
LoRaWAN_End_Node_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000153f0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010e0  08015530  08015530  00025530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016610  08016610  0003e5c0  2**0
                  CONTENTS
  4 .ARM          00000008  08016610  08016610  00026610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016618  08016618  0003e5c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08016618  08016618  00026618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08016620  08016620  00026620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .USER_embedded_Keys 000000c0  0803e500  0803e500  0003e500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000118  20000000  08016628  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 LW_NVM_RAM    00000b18  20008000  20008000  00048000  2**2
                  ALLOC
 11 .bss          00004408  20000118  20000118  00040118  2**2
                  ALLOC
 12 RAM1_region   00000000  20004520  20004520  0003e5c0  2**0
                  CONTENTS
 13 RAM2_region   00000000  20009000  20009000  0003e5c0  2**0
                  CONTENTS
 14 ._user_heap_stack 00000a00  20004520  20004520  00040118  2**0
                  ALLOC
 15 .ARM.attributes 0000002a  00000000  00000000  0003e5c0  2**0
                  CONTENTS, READONLY
 16 .debug_info   00073e13  00000000  00000000  0003e5ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 0000e268  00000000  00000000  000b23fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    0003b631  00000000  00000000  000c0665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00003ce0  00000000  00000000  000fbc98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_ranges 00003ff0  00000000  00000000  000ff978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  00030487  00000000  00000000  00103968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line   0006a7ce  00000000  00000000  00133def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_str    000f8d42  00000000  00000000  0019e5bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .comment      00000050  00000000  00000000  002972ff  2**0
                  CONTENTS, READONLY
 25 .debug_frame  0000ae5c  00000000  00000000  00297350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000118 	.word	0x20000118
 800015c:	00000000 	.word	0x00000000
 8000160:	08015518 	.word	0x08015518

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000011c 	.word	0x2000011c
 800017c:	08015518 	.word	0x08015518

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_dmul>:
 8000190:	b570      	push	{r4, r5, r6, lr}
 8000192:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000196:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800019a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800019e:	bf1d      	ittte	ne
 80001a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001a4:	ea94 0f0c 	teqne	r4, ip
 80001a8:	ea95 0f0c 	teqne	r5, ip
 80001ac:	f000 f8de 	bleq	800036c <__aeabi_dmul+0x1dc>
 80001b0:	442c      	add	r4, r5
 80001b2:	ea81 0603 	eor.w	r6, r1, r3
 80001b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001c2:	bf18      	it	ne
 80001c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80001c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80001cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001d0:	d038      	beq.n	8000244 <__aeabi_dmul+0xb4>
 80001d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001d6:	f04f 0500 	mov.w	r5, #0
 80001da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001e6:	f04f 0600 	mov.w	r6, #0
 80001ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ee:	f09c 0f00 	teq	ip, #0
 80001f2:	bf18      	it	ne
 80001f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000200:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000204:	d204      	bcs.n	8000210 <__aeabi_dmul+0x80>
 8000206:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800020a:	416d      	adcs	r5, r5
 800020c:	eb46 0606 	adc.w	r6, r6, r6
 8000210:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000214:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000218:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800021c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000220:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000224:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000228:	bf88      	it	hi
 800022a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800022e:	d81e      	bhi.n	800026e <__aeabi_dmul+0xde>
 8000230:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000234:	bf08      	it	eq
 8000236:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800023a:	f150 0000 	adcs.w	r0, r0, #0
 800023e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000242:	bd70      	pop	{r4, r5, r6, pc}
 8000244:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000248:	ea46 0101 	orr.w	r1, r6, r1
 800024c:	ea40 0002 	orr.w	r0, r0, r2
 8000250:	ea81 0103 	eor.w	r1, r1, r3
 8000254:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000258:	bfc2      	ittt	gt
 800025a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800025e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000262:	bd70      	popgt	{r4, r5, r6, pc}
 8000264:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000268:	f04f 0e00 	mov.w	lr, #0
 800026c:	3c01      	subs	r4, #1
 800026e:	f300 80ab 	bgt.w	80003c8 <__aeabi_dmul+0x238>
 8000272:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000276:	bfde      	ittt	le
 8000278:	2000      	movle	r0, #0
 800027a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800027e:	bd70      	pople	{r4, r5, r6, pc}
 8000280:	f1c4 0400 	rsb	r4, r4, #0
 8000284:	3c20      	subs	r4, #32
 8000286:	da35      	bge.n	80002f4 <__aeabi_dmul+0x164>
 8000288:	340c      	adds	r4, #12
 800028a:	dc1b      	bgt.n	80002c4 <__aeabi_dmul+0x134>
 800028c:	f104 0414 	add.w	r4, r4, #20
 8000290:	f1c4 0520 	rsb	r5, r4, #32
 8000294:	fa00 f305 	lsl.w	r3, r0, r5
 8000298:	fa20 f004 	lsr.w	r0, r0, r4
 800029c:	fa01 f205 	lsl.w	r2, r1, r5
 80002a0:	ea40 0002 	orr.w	r0, r0, r2
 80002a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b0:	fa21 f604 	lsr.w	r6, r1, r4
 80002b4:	eb42 0106 	adc.w	r1, r2, r6
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 040c 	rsb	r4, r4, #12
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f304 	lsl.w	r3, r0, r4
 80002d0:	fa20 f005 	lsr.w	r0, r0, r5
 80002d4:	fa01 f204 	lsl.w	r2, r1, r4
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ec:	bf08      	it	eq
 80002ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002f2:	bd70      	pop	{r4, r5, r6, pc}
 80002f4:	f1c4 0520 	rsb	r5, r4, #32
 80002f8:	fa00 f205 	lsl.w	r2, r0, r5
 80002fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000300:	fa20 f304 	lsr.w	r3, r0, r4
 8000304:	fa01 f205 	lsl.w	r2, r1, r5
 8000308:	ea43 0302 	orr.w	r3, r3, r2
 800030c:	fa21 f004 	lsr.w	r0, r1, r4
 8000310:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000314:	fa21 f204 	lsr.w	r2, r1, r4
 8000318:	ea20 0002 	bic.w	r0, r0, r2
 800031c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f094 0f00 	teq	r4, #0
 8000330:	d10f      	bne.n	8000352 <__aeabi_dmul+0x1c2>
 8000332:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000336:	0040      	lsls	r0, r0, #1
 8000338:	eb41 0101 	adc.w	r1, r1, r1
 800033c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000340:	bf08      	it	eq
 8000342:	3c01      	subeq	r4, #1
 8000344:	d0f7      	beq.n	8000336 <__aeabi_dmul+0x1a6>
 8000346:	ea41 0106 	orr.w	r1, r1, r6
 800034a:	f095 0f00 	teq	r5, #0
 800034e:	bf18      	it	ne
 8000350:	4770      	bxne	lr
 8000352:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000356:	0052      	lsls	r2, r2, #1
 8000358:	eb43 0303 	adc.w	r3, r3, r3
 800035c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000360:	bf08      	it	eq
 8000362:	3d01      	subeq	r5, #1
 8000364:	d0f7      	beq.n	8000356 <__aeabi_dmul+0x1c6>
 8000366:	ea43 0306 	orr.w	r3, r3, r6
 800036a:	4770      	bx	lr
 800036c:	ea94 0f0c 	teq	r4, ip
 8000370:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000374:	bf18      	it	ne
 8000376:	ea95 0f0c 	teqne	r5, ip
 800037a:	d00c      	beq.n	8000396 <__aeabi_dmul+0x206>
 800037c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000380:	bf18      	it	ne
 8000382:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000386:	d1d1      	bne.n	800032c <__aeabi_dmul+0x19c>
 8000388:	ea81 0103 	eor.w	r1, r1, r3
 800038c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000390:	f04f 0000 	mov.w	r0, #0
 8000394:	bd70      	pop	{r4, r5, r6, pc}
 8000396:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800039a:	bf06      	itte	eq
 800039c:	4610      	moveq	r0, r2
 800039e:	4619      	moveq	r1, r3
 80003a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003a4:	d019      	beq.n	80003da <__aeabi_dmul+0x24a>
 80003a6:	ea94 0f0c 	teq	r4, ip
 80003aa:	d102      	bne.n	80003b2 <__aeabi_dmul+0x222>
 80003ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003b0:	d113      	bne.n	80003da <__aeabi_dmul+0x24a>
 80003b2:	ea95 0f0c 	teq	r5, ip
 80003b6:	d105      	bne.n	80003c4 <__aeabi_dmul+0x234>
 80003b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003bc:	bf1c      	itt	ne
 80003be:	4610      	movne	r0, r2
 80003c0:	4619      	movne	r1, r3
 80003c2:	d10a      	bne.n	80003da <__aeabi_dmul+0x24a>
 80003c4:	ea81 0103 	eor.w	r1, r1, r3
 80003c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd70      	pop	{r4, r5, r6, pc}
 80003da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003e2:	bd70      	pop	{r4, r5, r6, pc}

080003e4 <__aeabi_fmul>:
 80003e4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80003e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003ec:	bf1e      	ittt	ne
 80003ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003f2:	ea92 0f0c 	teqne	r2, ip
 80003f6:	ea93 0f0c 	teqne	r3, ip
 80003fa:	d06f      	beq.n	80004dc <__aeabi_fmul+0xf8>
 80003fc:	441a      	add	r2, r3
 80003fe:	ea80 0c01 	eor.w	ip, r0, r1
 8000402:	0240      	lsls	r0, r0, #9
 8000404:	bf18      	it	ne
 8000406:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800040a:	d01e      	beq.n	800044a <__aeabi_fmul+0x66>
 800040c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000410:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000414:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000418:	fba0 3101 	umull	r3, r1, r0, r1
 800041c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000420:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000424:	bf3e      	ittt	cc
 8000426:	0049      	lslcc	r1, r1, #1
 8000428:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800042c:	005b      	lslcc	r3, r3, #1
 800042e:	ea40 0001 	orr.w	r0, r0, r1
 8000432:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000436:	2afd      	cmp	r2, #253	; 0xfd
 8000438:	d81d      	bhi.n	8000476 <__aeabi_fmul+0x92>
 800043a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800043e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000442:	bf08      	it	eq
 8000444:	f020 0001 	biceq.w	r0, r0, #1
 8000448:	4770      	bx	lr
 800044a:	f090 0f00 	teq	r0, #0
 800044e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000452:	bf08      	it	eq
 8000454:	0249      	lsleq	r1, r1, #9
 8000456:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800045a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800045e:	3a7f      	subs	r2, #127	; 0x7f
 8000460:	bfc2      	ittt	gt
 8000462:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000466:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800046a:	4770      	bxgt	lr
 800046c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000470:	f04f 0300 	mov.w	r3, #0
 8000474:	3a01      	subs	r2, #1
 8000476:	dc5d      	bgt.n	8000534 <__aeabi_fmul+0x150>
 8000478:	f112 0f19 	cmn.w	r2, #25
 800047c:	bfdc      	itt	le
 800047e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000482:	4770      	bxle	lr
 8000484:	f1c2 0200 	rsb	r2, r2, #0
 8000488:	0041      	lsls	r1, r0, #1
 800048a:	fa21 f102 	lsr.w	r1, r1, r2
 800048e:	f1c2 0220 	rsb	r2, r2, #32
 8000492:	fa00 fc02 	lsl.w	ip, r0, r2
 8000496:	ea5f 0031 	movs.w	r0, r1, rrx
 800049a:	f140 0000 	adc.w	r0, r0, #0
 800049e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004a2:	bf08      	it	eq
 80004a4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004a8:	4770      	bx	lr
 80004aa:	f092 0f00 	teq	r2, #0
 80004ae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80004b2:	bf02      	ittt	eq
 80004b4:	0040      	lsleq	r0, r0, #1
 80004b6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80004ba:	3a01      	subeq	r2, #1
 80004bc:	d0f9      	beq.n	80004b2 <__aeabi_fmul+0xce>
 80004be:	ea40 000c 	orr.w	r0, r0, ip
 80004c2:	f093 0f00 	teq	r3, #0
 80004c6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80004ca:	bf02      	ittt	eq
 80004cc:	0049      	lsleq	r1, r1, #1
 80004ce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80004d2:	3b01      	subeq	r3, #1
 80004d4:	d0f9      	beq.n	80004ca <__aeabi_fmul+0xe6>
 80004d6:	ea41 010c 	orr.w	r1, r1, ip
 80004da:	e78f      	b.n	80003fc <__aeabi_fmul+0x18>
 80004dc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004e0:	ea92 0f0c 	teq	r2, ip
 80004e4:	bf18      	it	ne
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d00a      	beq.n	8000502 <__aeabi_fmul+0x11e>
 80004ec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80004f0:	bf18      	it	ne
 80004f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80004f6:	d1d8      	bne.n	80004aa <__aeabi_fmul+0xc6>
 80004f8:	ea80 0001 	eor.w	r0, r0, r1
 80004fc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000500:	4770      	bx	lr
 8000502:	f090 0f00 	teq	r0, #0
 8000506:	bf17      	itett	ne
 8000508:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800050c:	4608      	moveq	r0, r1
 800050e:	f091 0f00 	teqne	r1, #0
 8000512:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000516:	d014      	beq.n	8000542 <__aeabi_fmul+0x15e>
 8000518:	ea92 0f0c 	teq	r2, ip
 800051c:	d101      	bne.n	8000522 <__aeabi_fmul+0x13e>
 800051e:	0242      	lsls	r2, r0, #9
 8000520:	d10f      	bne.n	8000542 <__aeabi_fmul+0x15e>
 8000522:	ea93 0f0c 	teq	r3, ip
 8000526:	d103      	bne.n	8000530 <__aeabi_fmul+0x14c>
 8000528:	024b      	lsls	r3, r1, #9
 800052a:	bf18      	it	ne
 800052c:	4608      	movne	r0, r1
 800052e:	d108      	bne.n	8000542 <__aeabi_fmul+0x15e>
 8000530:	ea80 0001 	eor.w	r0, r0, r1
 8000534:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000538:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800053c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000540:	4770      	bx	lr
 8000542:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000546:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800054a:	4770      	bx	lr

0800054c <__aeabi_drsub>:
 800054c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000550:	e002      	b.n	8000558 <__adddf3>
 8000552:	bf00      	nop

08000554 <__aeabi_dsub>:
 8000554:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000558 <__adddf3>:
 8000558:	b530      	push	{r4, r5, lr}
 800055a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800055e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000562:	ea94 0f05 	teq	r4, r5
 8000566:	bf08      	it	eq
 8000568:	ea90 0f02 	teqeq	r0, r2
 800056c:	bf1f      	itttt	ne
 800056e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000572:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000576:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800057a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800057e:	f000 80e2 	beq.w	8000746 <__adddf3+0x1ee>
 8000582:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000586:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800058a:	bfb8      	it	lt
 800058c:	426d      	neglt	r5, r5
 800058e:	dd0c      	ble.n	80005aa <__adddf3+0x52>
 8000590:	442c      	add	r4, r5
 8000592:	ea80 0202 	eor.w	r2, r0, r2
 8000596:	ea81 0303 	eor.w	r3, r1, r3
 800059a:	ea82 0000 	eor.w	r0, r2, r0
 800059e:	ea83 0101 	eor.w	r1, r3, r1
 80005a2:	ea80 0202 	eor.w	r2, r0, r2
 80005a6:	ea81 0303 	eor.w	r3, r1, r3
 80005aa:	2d36      	cmp	r5, #54	; 0x36
 80005ac:	bf88      	it	hi
 80005ae:	bd30      	pophi	{r4, r5, pc}
 80005b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80005b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80005bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005c0:	d002      	beq.n	80005c8 <__adddf3+0x70>
 80005c2:	4240      	negs	r0, r0
 80005c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80005cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005d4:	d002      	beq.n	80005dc <__adddf3+0x84>
 80005d6:	4252      	negs	r2, r2
 80005d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005dc:	ea94 0f05 	teq	r4, r5
 80005e0:	f000 80a7 	beq.w	8000732 <__adddf3+0x1da>
 80005e4:	f1a4 0401 	sub.w	r4, r4, #1
 80005e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80005ec:	db0d      	blt.n	800060a <__adddf3+0xb2>
 80005ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005f2:	fa22 f205 	lsr.w	r2, r2, r5
 80005f6:	1880      	adds	r0, r0, r2
 80005f8:	f141 0100 	adc.w	r1, r1, #0
 80005fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000600:	1880      	adds	r0, r0, r2
 8000602:	fa43 f305 	asr.w	r3, r3, r5
 8000606:	4159      	adcs	r1, r3
 8000608:	e00e      	b.n	8000628 <__adddf3+0xd0>
 800060a:	f1a5 0520 	sub.w	r5, r5, #32
 800060e:	f10e 0e20 	add.w	lr, lr, #32
 8000612:	2a01      	cmp	r2, #1
 8000614:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000618:	bf28      	it	cs
 800061a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800061e:	fa43 f305 	asr.w	r3, r3, r5
 8000622:	18c0      	adds	r0, r0, r3
 8000624:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800062c:	d507      	bpl.n	800063e <__adddf3+0xe6>
 800062e:	f04f 0e00 	mov.w	lr, #0
 8000632:	f1dc 0c00 	rsbs	ip, ip, #0
 8000636:	eb7e 0000 	sbcs.w	r0, lr, r0
 800063a:	eb6e 0101 	sbc.w	r1, lr, r1
 800063e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000642:	d31b      	bcc.n	800067c <__adddf3+0x124>
 8000644:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000648:	d30c      	bcc.n	8000664 <__adddf3+0x10c>
 800064a:	0849      	lsrs	r1, r1, #1
 800064c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000650:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000654:	f104 0401 	add.w	r4, r4, #1
 8000658:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800065c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000660:	f080 809a 	bcs.w	8000798 <__adddf3+0x240>
 8000664:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000668:	bf08      	it	eq
 800066a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800066e:	f150 0000 	adcs.w	r0, r0, #0
 8000672:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000676:	ea41 0105 	orr.w	r1, r1, r5
 800067a:	bd30      	pop	{r4, r5, pc}
 800067c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000680:	4140      	adcs	r0, r0
 8000682:	eb41 0101 	adc.w	r1, r1, r1
 8000686:	3c01      	subs	r4, #1
 8000688:	bf28      	it	cs
 800068a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800068e:	d2e9      	bcs.n	8000664 <__adddf3+0x10c>
 8000690:	f091 0f00 	teq	r1, #0
 8000694:	bf04      	itt	eq
 8000696:	4601      	moveq	r1, r0
 8000698:	2000      	moveq	r0, #0
 800069a:	fab1 f381 	clz	r3, r1
 800069e:	bf08      	it	eq
 80006a0:	3320      	addeq	r3, #32
 80006a2:	f1a3 030b 	sub.w	r3, r3, #11
 80006a6:	f1b3 0220 	subs.w	r2, r3, #32
 80006aa:	da0c      	bge.n	80006c6 <__adddf3+0x16e>
 80006ac:	320c      	adds	r2, #12
 80006ae:	dd08      	ble.n	80006c2 <__adddf3+0x16a>
 80006b0:	f102 0c14 	add.w	ip, r2, #20
 80006b4:	f1c2 020c 	rsb	r2, r2, #12
 80006b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80006bc:	fa21 f102 	lsr.w	r1, r1, r2
 80006c0:	e00c      	b.n	80006dc <__adddf3+0x184>
 80006c2:	f102 0214 	add.w	r2, r2, #20
 80006c6:	bfd8      	it	le
 80006c8:	f1c2 0c20 	rsble	ip, r2, #32
 80006cc:	fa01 f102 	lsl.w	r1, r1, r2
 80006d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006d4:	bfdc      	itt	le
 80006d6:	ea41 010c 	orrle.w	r1, r1, ip
 80006da:	4090      	lslle	r0, r2
 80006dc:	1ae4      	subs	r4, r4, r3
 80006de:	bfa2      	ittt	ge
 80006e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006e4:	4329      	orrge	r1, r5
 80006e6:	bd30      	popge	{r4, r5, pc}
 80006e8:	ea6f 0404 	mvn.w	r4, r4
 80006ec:	3c1f      	subs	r4, #31
 80006ee:	da1c      	bge.n	800072a <__adddf3+0x1d2>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc0e      	bgt.n	8000712 <__adddf3+0x1ba>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0220 	rsb	r2, r4, #32
 80006fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000700:	fa01 f302 	lsl.w	r3, r1, r2
 8000704:	ea40 0003 	orr.w	r0, r0, r3
 8000708:	fa21 f304 	lsr.w	r3, r1, r4
 800070c:	ea45 0103 	orr.w	r1, r5, r3
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	f1c4 040c 	rsb	r4, r4, #12
 8000716:	f1c4 0220 	rsb	r2, r4, #32
 800071a:	fa20 f002 	lsr.w	r0, r0, r2
 800071e:	fa01 f304 	lsl.w	r3, r1, r4
 8000722:	ea40 0003 	orr.w	r0, r0, r3
 8000726:	4629      	mov	r1, r5
 8000728:	bd30      	pop	{r4, r5, pc}
 800072a:	fa21 f004 	lsr.w	r0, r1, r4
 800072e:	4629      	mov	r1, r5
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	f094 0f00 	teq	r4, #0
 8000736:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800073a:	bf06      	itte	eq
 800073c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000740:	3401      	addeq	r4, #1
 8000742:	3d01      	subne	r5, #1
 8000744:	e74e      	b.n	80005e4 <__adddf3+0x8c>
 8000746:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800074a:	bf18      	it	ne
 800074c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000750:	d029      	beq.n	80007a6 <__adddf3+0x24e>
 8000752:	ea94 0f05 	teq	r4, r5
 8000756:	bf08      	it	eq
 8000758:	ea90 0f02 	teqeq	r0, r2
 800075c:	d005      	beq.n	800076a <__adddf3+0x212>
 800075e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000762:	bf04      	itt	eq
 8000764:	4619      	moveq	r1, r3
 8000766:	4610      	moveq	r0, r2
 8000768:	bd30      	pop	{r4, r5, pc}
 800076a:	ea91 0f03 	teq	r1, r3
 800076e:	bf1e      	ittt	ne
 8000770:	2100      	movne	r1, #0
 8000772:	2000      	movne	r0, #0
 8000774:	bd30      	popne	{r4, r5, pc}
 8000776:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800077a:	d105      	bne.n	8000788 <__adddf3+0x230>
 800077c:	0040      	lsls	r0, r0, #1
 800077e:	4149      	adcs	r1, r1
 8000780:	bf28      	it	cs
 8000782:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000786:	bd30      	pop	{r4, r5, pc}
 8000788:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800078c:	bf3c      	itt	cc
 800078e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000792:	bd30      	popcc	{r4, r5, pc}
 8000794:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000798:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd30      	pop	{r4, r5, pc}
 80007a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80007aa:	bf1a      	itte	ne
 80007ac:	4619      	movne	r1, r3
 80007ae:	4610      	movne	r0, r2
 80007b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80007b4:	bf1c      	itt	ne
 80007b6:	460b      	movne	r3, r1
 80007b8:	4602      	movne	r2, r0
 80007ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007be:	bf06      	itte	eq
 80007c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80007c4:	ea91 0f03 	teqeq	r1, r3
 80007c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80007cc:	bd30      	pop	{r4, r5, pc}
 80007ce:	bf00      	nop

080007d0 <__aeabi_ui2d>:
 80007d0:	f090 0f00 	teq	r0, #0
 80007d4:	bf04      	itt	eq
 80007d6:	2100      	moveq	r1, #0
 80007d8:	4770      	bxeq	lr
 80007da:	b530      	push	{r4, r5, lr}
 80007dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007e4:	f04f 0500 	mov.w	r5, #0
 80007e8:	f04f 0100 	mov.w	r1, #0
 80007ec:	e750      	b.n	8000690 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_i2d>:
 80007f0:	f090 0f00 	teq	r0, #0
 80007f4:	bf04      	itt	eq
 80007f6:	2100      	moveq	r1, #0
 80007f8:	4770      	bxeq	lr
 80007fa:	b530      	push	{r4, r5, lr}
 80007fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000800:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000804:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000808:	bf48      	it	mi
 800080a:	4240      	negmi	r0, r0
 800080c:	f04f 0100 	mov.w	r1, #0
 8000810:	e73e      	b.n	8000690 <__adddf3+0x138>
 8000812:	bf00      	nop

08000814 <__aeabi_f2d>:
 8000814:	0042      	lsls	r2, r0, #1
 8000816:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800081a:	ea4f 0131 	mov.w	r1, r1, rrx
 800081e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000822:	bf1f      	itttt	ne
 8000824:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000828:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800082c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000830:	4770      	bxne	lr
 8000832:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000836:	bf08      	it	eq
 8000838:	4770      	bxeq	lr
 800083a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800083e:	bf04      	itt	eq
 8000840:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000844:	4770      	bxeq	lr
 8000846:	b530      	push	{r4, r5, lr}
 8000848:	f44f 7460 	mov.w	r4, #896	; 0x380
 800084c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000850:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000854:	e71c      	b.n	8000690 <__adddf3+0x138>
 8000856:	bf00      	nop

08000858 <__aeabi_ul2d>:
 8000858:	ea50 0201 	orrs.w	r2, r0, r1
 800085c:	bf08      	it	eq
 800085e:	4770      	bxeq	lr
 8000860:	b530      	push	{r4, r5, lr}
 8000862:	f04f 0500 	mov.w	r5, #0
 8000866:	e00a      	b.n	800087e <__aeabi_l2d+0x16>

08000868 <__aeabi_l2d>:
 8000868:	ea50 0201 	orrs.w	r2, r0, r1
 800086c:	bf08      	it	eq
 800086e:	4770      	bxeq	lr
 8000870:	b530      	push	{r4, r5, lr}
 8000872:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000876:	d502      	bpl.n	800087e <__aeabi_l2d+0x16>
 8000878:	4240      	negs	r0, r0
 800087a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800087e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000882:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000886:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800088a:	f43f aed8 	beq.w	800063e <__adddf3+0xe6>
 800088e:	f04f 0203 	mov.w	r2, #3
 8000892:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000896:	bf18      	it	ne
 8000898:	3203      	addne	r2, #3
 800089a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800089e:	bf18      	it	ne
 80008a0:	3203      	addne	r2, #3
 80008a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80008a6:	f1c2 0320 	rsb	r3, r2, #32
 80008aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80008ae:	fa20 f002 	lsr.w	r0, r0, r2
 80008b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80008b6:	ea40 000e 	orr.w	r0, r0, lr
 80008ba:	fa21 f102 	lsr.w	r1, r1, r2
 80008be:	4414      	add	r4, r2
 80008c0:	e6bd      	b.n	800063e <__adddf3+0xe6>
 80008c2:	bf00      	nop

080008c4 <__gedf2>:
 80008c4:	f04f 3cff 	mov.w	ip, #4294967295
 80008c8:	e006      	b.n	80008d8 <__cmpdf2+0x4>
 80008ca:	bf00      	nop

080008cc <__ledf2>:
 80008cc:	f04f 0c01 	mov.w	ip, #1
 80008d0:	e002      	b.n	80008d8 <__cmpdf2+0x4>
 80008d2:	bf00      	nop

080008d4 <__cmpdf2>:
 80008d4:	f04f 0c01 	mov.w	ip, #1
 80008d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008e8:	bf18      	it	ne
 80008ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008ee:	d01b      	beq.n	8000928 <__cmpdf2+0x54>
 80008f0:	b001      	add	sp, #4
 80008f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008f6:	bf0c      	ite	eq
 80008f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008fc:	ea91 0f03 	teqne	r1, r3
 8000900:	bf02      	ittt	eq
 8000902:	ea90 0f02 	teqeq	r0, r2
 8000906:	2000      	moveq	r0, #0
 8000908:	4770      	bxeq	lr
 800090a:	f110 0f00 	cmn.w	r0, #0
 800090e:	ea91 0f03 	teq	r1, r3
 8000912:	bf58      	it	pl
 8000914:	4299      	cmppl	r1, r3
 8000916:	bf08      	it	eq
 8000918:	4290      	cmpeq	r0, r2
 800091a:	bf2c      	ite	cs
 800091c:	17d8      	asrcs	r0, r3, #31
 800091e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000922:	f040 0001 	orr.w	r0, r0, #1
 8000926:	4770      	bx	lr
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	d102      	bne.n	8000938 <__cmpdf2+0x64>
 8000932:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000936:	d107      	bne.n	8000948 <__cmpdf2+0x74>
 8000938:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800093c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000940:	d1d6      	bne.n	80008f0 <__cmpdf2+0x1c>
 8000942:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000946:	d0d3      	beq.n	80008f0 <__cmpdf2+0x1c>
 8000948:	f85d 0b04 	ldr.w	r0, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop

08000950 <__aeabi_cdrcmple>:
 8000950:	4684      	mov	ip, r0
 8000952:	4610      	mov	r0, r2
 8000954:	4662      	mov	r2, ip
 8000956:	468c      	mov	ip, r1
 8000958:	4619      	mov	r1, r3
 800095a:	4663      	mov	r3, ip
 800095c:	e000      	b.n	8000960 <__aeabi_cdcmpeq>
 800095e:	bf00      	nop

08000960 <__aeabi_cdcmpeq>:
 8000960:	b501      	push	{r0, lr}
 8000962:	f7ff ffb7 	bl	80008d4 <__cmpdf2>
 8000966:	2800      	cmp	r0, #0
 8000968:	bf48      	it	mi
 800096a:	f110 0f00 	cmnmi.w	r0, #0
 800096e:	bd01      	pop	{r0, pc}

08000970 <__aeabi_dcmpeq>:
 8000970:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000974:	f7ff fff4 	bl	8000960 <__aeabi_cdcmpeq>
 8000978:	bf0c      	ite	eq
 800097a:	2001      	moveq	r0, #1
 800097c:	2000      	movne	r0, #0
 800097e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000982:	bf00      	nop

08000984 <__aeabi_dcmplt>:
 8000984:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000988:	f7ff ffea 	bl	8000960 <__aeabi_cdcmpeq>
 800098c:	bf34      	ite	cc
 800098e:	2001      	movcc	r0, #1
 8000990:	2000      	movcs	r0, #0
 8000992:	f85d fb08 	ldr.w	pc, [sp], #8
 8000996:	bf00      	nop

08000998 <__aeabi_dcmple>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff ffe0 	bl	8000960 <__aeabi_cdcmpeq>
 80009a0:	bf94      	ite	ls
 80009a2:	2001      	movls	r0, #1
 80009a4:	2000      	movhi	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmpge>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffce 	bl	8000950 <__aeabi_cdrcmple>
 80009b4:	bf94      	ite	ls
 80009b6:	2001      	movls	r0, #1
 80009b8:	2000      	movhi	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmpgt>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffc4 	bl	8000950 <__aeabi_cdrcmple>
 80009c8:	bf34      	ite	cc
 80009ca:	2001      	movcc	r0, #1
 80009cc:	2000      	movcs	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_d2iz>:
 80009d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009d8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009dc:	d215      	bcs.n	8000a0a <__aeabi_d2iz+0x36>
 80009de:	d511      	bpl.n	8000a04 <__aeabi_d2iz+0x30>
 80009e0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009e4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009e8:	d912      	bls.n	8000a10 <__aeabi_d2iz+0x3c>
 80009ea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009f2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009f6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009fa:	fa23 f002 	lsr.w	r0, r3, r2
 80009fe:	bf18      	it	ne
 8000a00:	4240      	negne	r0, r0
 8000a02:	4770      	bx	lr
 8000a04:	f04f 0000 	mov.w	r0, #0
 8000a08:	4770      	bx	lr
 8000a0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a0e:	d105      	bne.n	8000a1c <__aeabi_d2iz+0x48>
 8000a10:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a14:	bf08      	it	eq
 8000a16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a1a:	4770      	bx	lr
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop

08000a24 <__aeabi_d2uiz>:
 8000a24:	004a      	lsls	r2, r1, #1
 8000a26:	d211      	bcs.n	8000a4c <__aeabi_d2uiz+0x28>
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d211      	bcs.n	8000a52 <__aeabi_d2uiz+0x2e>
 8000a2e:	d50d      	bpl.n	8000a4c <__aeabi_d2uiz+0x28>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d40e      	bmi.n	8000a58 <__aeabi_d2uiz+0x34>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d102      	bne.n	8000a5e <__aeabi_d2uiz+0x3a>
 8000a58:	f04f 30ff 	mov.w	r0, #4294967295
 8000a5c:	4770      	bx	lr
 8000a5e:	f04f 0000 	mov.w	r0, #0
 8000a62:	4770      	bx	lr

08000a64 <__aeabi_frsub>:
 8000a64:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a68:	e002      	b.n	8000a70 <__addsf3>
 8000a6a:	bf00      	nop

08000a6c <__aeabi_fsub>:
 8000a6c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a70 <__addsf3>:
 8000a70:	0042      	lsls	r2, r0, #1
 8000a72:	bf1f      	itttt	ne
 8000a74:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a78:	ea92 0f03 	teqne	r2, r3
 8000a7c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a80:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a84:	d06a      	beq.n	8000b5c <__addsf3+0xec>
 8000a86:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a8a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a8e:	bfc1      	itttt	gt
 8000a90:	18d2      	addgt	r2, r2, r3
 8000a92:	4041      	eorgt	r1, r0
 8000a94:	4048      	eorgt	r0, r1
 8000a96:	4041      	eorgt	r1, r0
 8000a98:	bfb8      	it	lt
 8000a9a:	425b      	neglt	r3, r3
 8000a9c:	2b19      	cmp	r3, #25
 8000a9e:	bf88      	it	hi
 8000aa0:	4770      	bxhi	lr
 8000aa2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aa6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aaa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ab6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000aba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000abe:	bf18      	it	ne
 8000ac0:	4249      	negne	r1, r1
 8000ac2:	ea92 0f03 	teq	r2, r3
 8000ac6:	d03f      	beq.n	8000b48 <__addsf3+0xd8>
 8000ac8:	f1a2 0201 	sub.w	r2, r2, #1
 8000acc:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad0:	eb10 000c 	adds.w	r0, r0, ip
 8000ad4:	f1c3 0320 	rsb	r3, r3, #32
 8000ad8:	fa01 f103 	lsl.w	r1, r1, r3
 8000adc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae0:	d502      	bpl.n	8000ae8 <__addsf3+0x78>
 8000ae2:	4249      	negs	r1, r1
 8000ae4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000aec:	d313      	bcc.n	8000b16 <__addsf3+0xa6>
 8000aee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000af2:	d306      	bcc.n	8000b02 <__addsf3+0x92>
 8000af4:	0840      	lsrs	r0, r0, #1
 8000af6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000afa:	f102 0201 	add.w	r2, r2, #1
 8000afe:	2afe      	cmp	r2, #254	; 0xfe
 8000b00:	d251      	bcs.n	8000ba6 <__addsf3+0x136>
 8000b02:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b06:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b0a:	bf08      	it	eq
 8000b0c:	f020 0001 	biceq.w	r0, r0, #1
 8000b10:	ea40 0003 	orr.w	r0, r0, r3
 8000b14:	4770      	bx	lr
 8000b16:	0049      	lsls	r1, r1, #1
 8000b18:	eb40 0000 	adc.w	r0, r0, r0
 8000b1c:	3a01      	subs	r2, #1
 8000b1e:	bf28      	it	cs
 8000b20:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b24:	d2ed      	bcs.n	8000b02 <__addsf3+0x92>
 8000b26:	fab0 fc80 	clz	ip, r0
 8000b2a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b2e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b32:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b36:	bfaa      	itet	ge
 8000b38:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b3c:	4252      	neglt	r2, r2
 8000b3e:	4318      	orrge	r0, r3
 8000b40:	bfbc      	itt	lt
 8000b42:	40d0      	lsrlt	r0, r2
 8000b44:	4318      	orrlt	r0, r3
 8000b46:	4770      	bx	lr
 8000b48:	f092 0f00 	teq	r2, #0
 8000b4c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b50:	bf06      	itte	eq
 8000b52:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b56:	3201      	addeq	r2, #1
 8000b58:	3b01      	subne	r3, #1
 8000b5a:	e7b5      	b.n	8000ac8 <__addsf3+0x58>
 8000b5c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b60:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b64:	bf18      	it	ne
 8000b66:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b6a:	d021      	beq.n	8000bb0 <__addsf3+0x140>
 8000b6c:	ea92 0f03 	teq	r2, r3
 8000b70:	d004      	beq.n	8000b7c <__addsf3+0x10c>
 8000b72:	f092 0f00 	teq	r2, #0
 8000b76:	bf08      	it	eq
 8000b78:	4608      	moveq	r0, r1
 8000b7a:	4770      	bx	lr
 8000b7c:	ea90 0f01 	teq	r0, r1
 8000b80:	bf1c      	itt	ne
 8000b82:	2000      	movne	r0, #0
 8000b84:	4770      	bxne	lr
 8000b86:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b8a:	d104      	bne.n	8000b96 <__addsf3+0x126>
 8000b8c:	0040      	lsls	r0, r0, #1
 8000b8e:	bf28      	it	cs
 8000b90:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b94:	4770      	bx	lr
 8000b96:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b9a:	bf3c      	itt	cc
 8000b9c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ba0:	4770      	bxcc	lr
 8000ba2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	4770      	bx	lr
 8000bb0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bb4:	bf16      	itet	ne
 8000bb6:	4608      	movne	r0, r1
 8000bb8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bbc:	4601      	movne	r1, r0
 8000bbe:	0242      	lsls	r2, r0, #9
 8000bc0:	bf06      	itte	eq
 8000bc2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bc6:	ea90 0f01 	teqeq	r0, r1
 8000bca:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bce:	4770      	bx	lr

08000bd0 <__aeabi_ui2f>:
 8000bd0:	f04f 0300 	mov.w	r3, #0
 8000bd4:	e004      	b.n	8000be0 <__aeabi_i2f+0x8>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_i2f>:
 8000bd8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bdc:	bf48      	it	mi
 8000bde:	4240      	negmi	r0, r0
 8000be0:	ea5f 0c00 	movs.w	ip, r0
 8000be4:	bf08      	it	eq
 8000be6:	4770      	bxeq	lr
 8000be8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bec:	4601      	mov	r1, r0
 8000bee:	f04f 0000 	mov.w	r0, #0
 8000bf2:	e01c      	b.n	8000c2e <__aeabi_l2f+0x2a>

08000bf4 <__aeabi_ul2f>:
 8000bf4:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf8:	bf08      	it	eq
 8000bfa:	4770      	bxeq	lr
 8000bfc:	f04f 0300 	mov.w	r3, #0
 8000c00:	e00a      	b.n	8000c18 <__aeabi_l2f+0x14>
 8000c02:	bf00      	nop

08000c04 <__aeabi_l2f>:
 8000c04:	ea50 0201 	orrs.w	r2, r0, r1
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c10:	d502      	bpl.n	8000c18 <__aeabi_l2f+0x14>
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	ea5f 0c01 	movs.w	ip, r1
 8000c1c:	bf02      	ittt	eq
 8000c1e:	4684      	moveq	ip, r0
 8000c20:	4601      	moveq	r1, r0
 8000c22:	2000      	moveq	r0, #0
 8000c24:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c28:	bf08      	it	eq
 8000c2a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c2e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c32:	fabc f28c 	clz	r2, ip
 8000c36:	3a08      	subs	r2, #8
 8000c38:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c3c:	db10      	blt.n	8000c60 <__aeabi_l2f+0x5c>
 8000c3e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c42:	4463      	add	r3, ip
 8000c44:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c48:	f1c2 0220 	rsb	r2, r2, #32
 8000c4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c50:	fa20 f202 	lsr.w	r2, r0, r2
 8000c54:	eb43 0002 	adc.w	r0, r3, r2
 8000c58:	bf08      	it	eq
 8000c5a:	f020 0001 	biceq.w	r0, r0, #1
 8000c5e:	4770      	bx	lr
 8000c60:	f102 0220 	add.w	r2, r2, #32
 8000c64:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c68:	f1c2 0220 	rsb	r2, r2, #32
 8000c6c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c70:	fa21 f202 	lsr.w	r2, r1, r2
 8000c74:	eb43 0002 	adc.w	r0, r3, r2
 8000c78:	bf08      	it	eq
 8000c7a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_f2iz>:
 8000c80:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c84:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000c88:	d30f      	bcc.n	8000caa <__aeabi_f2iz+0x2a>
 8000c8a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000c8e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000c92:	d90d      	bls.n	8000cb0 <__aeabi_f2iz+0x30>
 8000c94:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000c98:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c9c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ca0:	fa23 f002 	lsr.w	r0, r3, r2
 8000ca4:	bf18      	it	ne
 8000ca6:	4240      	negne	r0, r0
 8000ca8:	4770      	bx	lr
 8000caa:	f04f 0000 	mov.w	r0, #0
 8000cae:	4770      	bx	lr
 8000cb0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000cb4:	d101      	bne.n	8000cba <__aeabi_f2iz+0x3a>
 8000cb6:	0242      	lsls	r2, r0, #9
 8000cb8:	d105      	bne.n	8000cc6 <__aeabi_f2iz+0x46>
 8000cba:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000cbe:	bf08      	it	eq
 8000cc0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_uldivmod>:
 8000ccc:	b953      	cbnz	r3, 8000ce4 <__aeabi_uldivmod+0x18>
 8000cce:	b94a      	cbnz	r2, 8000ce4 <__aeabi_uldivmod+0x18>
 8000cd0:	2900      	cmp	r1, #0
 8000cd2:	bf08      	it	eq
 8000cd4:	2800      	cmpeq	r0, #0
 8000cd6:	bf1c      	itt	ne
 8000cd8:	f04f 31ff 	movne.w	r1, #4294967295
 8000cdc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce0:	f000 b974 	b.w	8000fcc <__aeabi_idiv0>
 8000ce4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cec:	f000 f806 	bl	8000cfc <__udivmoddi4>
 8000cf0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf8:	b004      	add	sp, #16
 8000cfa:	4770      	bx	lr

08000cfc <__udivmoddi4>:
 8000cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d00:	9e08      	ldr	r6, [sp, #32]
 8000d02:	460d      	mov	r5, r1
 8000d04:	4604      	mov	r4, r0
 8000d06:	4688      	mov	r8, r1
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d14d      	bne.n	8000da8 <__udivmoddi4+0xac>
 8000d0c:	428a      	cmp	r2, r1
 8000d0e:	4694      	mov	ip, r2
 8000d10:	d968      	bls.n	8000de4 <__udivmoddi4+0xe8>
 8000d12:	fab2 f282 	clz	r2, r2
 8000d16:	b152      	cbz	r2, 8000d2e <__udivmoddi4+0x32>
 8000d18:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1c:	f1c2 0120 	rsb	r1, r2, #32
 8000d20:	fa20 f101 	lsr.w	r1, r0, r1
 8000d24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d28:	ea41 0803 	orr.w	r8, r1, r3
 8000d2c:	4094      	lsls	r4, r2
 8000d2e:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000d32:	0c21      	lsrs	r1, r4, #16
 8000d34:	fbb8 fef5 	udiv	lr, r8, r5
 8000d38:	fa1f f78c 	uxth.w	r7, ip
 8000d3c:	fb05 831e 	mls	r3, r5, lr, r8
 8000d40:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d44:	fb0e f107 	mul.w	r1, lr, r7
 8000d48:	4299      	cmp	r1, r3
 8000d4a:	d90b      	bls.n	8000d64 <__udivmoddi4+0x68>
 8000d4c:	eb1c 0303 	adds.w	r3, ip, r3
 8000d50:	f10e 30ff 	add.w	r0, lr, #4294967295
 8000d54:	f080 811e 	bcs.w	8000f94 <__udivmoddi4+0x298>
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	f240 811b 	bls.w	8000f94 <__udivmoddi4+0x298>
 8000d5e:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d62:	4463      	add	r3, ip
 8000d64:	1a5b      	subs	r3, r3, r1
 8000d66:	b2a4      	uxth	r4, r4
 8000d68:	fbb3 f0f5 	udiv	r0, r3, r5
 8000d6c:	fb05 3310 	mls	r3, r5, r0, r3
 8000d70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d74:	fb00 f707 	mul.w	r7, r0, r7
 8000d78:	42a7      	cmp	r7, r4
 8000d7a:	d90a      	bls.n	8000d92 <__udivmoddi4+0x96>
 8000d7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d80:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d84:	f080 8108 	bcs.w	8000f98 <__udivmoddi4+0x29c>
 8000d88:	42a7      	cmp	r7, r4
 8000d8a:	f240 8105 	bls.w	8000f98 <__udivmoddi4+0x29c>
 8000d8e:	4464      	add	r4, ip
 8000d90:	3802      	subs	r0, #2
 8000d92:	1be4      	subs	r4, r4, r7
 8000d94:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000d98:	2100      	movs	r1, #0
 8000d9a:	b11e      	cbz	r6, 8000da4 <__udivmoddi4+0xa8>
 8000d9c:	40d4      	lsrs	r4, r2
 8000d9e:	2300      	movs	r3, #0
 8000da0:	e9c6 4300 	strd	r4, r3, [r6]
 8000da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0xc2>
 8000dac:	2e00      	cmp	r6, #0
 8000dae:	f000 80ee 	beq.w	8000f8e <__udivmoddi4+0x292>
 8000db2:	2100      	movs	r1, #0
 8000db4:	e9c6 0500 	strd	r0, r5, [r6]
 8000db8:	4608      	mov	r0, r1
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	fab3 f183 	clz	r1, r3
 8000dc2:	2900      	cmp	r1, #0
 8000dc4:	d14a      	bne.n	8000e5c <__udivmoddi4+0x160>
 8000dc6:	42ab      	cmp	r3, r5
 8000dc8:	d302      	bcc.n	8000dd0 <__udivmoddi4+0xd4>
 8000dca:	4282      	cmp	r2, r0
 8000dcc:	f200 80f9 	bhi.w	8000fc2 <__udivmoddi4+0x2c6>
 8000dd0:	1a84      	subs	r4, r0, r2
 8000dd2:	eb65 0303 	sbc.w	r3, r5, r3
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	4698      	mov	r8, r3
 8000dda:	2e00      	cmp	r6, #0
 8000ddc:	d0e2      	beq.n	8000da4 <__udivmoddi4+0xa8>
 8000dde:	e9c6 4800 	strd	r4, r8, [r6]
 8000de2:	e7df      	b.n	8000da4 <__udivmoddi4+0xa8>
 8000de4:	b902      	cbnz	r2, 8000de8 <__udivmoddi4+0xec>
 8000de6:	deff      	udf	#255	; 0xff
 8000de8:	fab2 f282 	clz	r2, r2
 8000dec:	2a00      	cmp	r2, #0
 8000dee:	f040 8091 	bne.w	8000f14 <__udivmoddi4+0x218>
 8000df2:	eba1 050c 	sub.w	r5, r1, ip
 8000df6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfa:	fa1f fe8c 	uxth.w	lr, ip
 8000dfe:	2101      	movs	r1, #1
 8000e00:	fbb5 f3f7 	udiv	r3, r5, r7
 8000e04:	fb07 5013 	mls	r0, r7, r3, r5
 8000e08:	0c25      	lsrs	r5, r4, #16
 8000e0a:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000e0e:	fb0e f003 	mul.w	r0, lr, r3
 8000e12:	42a8      	cmp	r0, r5
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x12c>
 8000e16:	eb1c 0505 	adds.w	r5, ip, r5
 8000e1a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0x12a>
 8000e20:	42a8      	cmp	r0, r5
 8000e22:	f200 80cb 	bhi.w	8000fbc <__udivmoddi4+0x2c0>
 8000e26:	4643      	mov	r3, r8
 8000e28:	1a2d      	subs	r5, r5, r0
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb5 f0f7 	udiv	r0, r5, r7
 8000e30:	fb07 5510 	mls	r5, r7, r0, r5
 8000e34:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e38:	fb0e fe00 	mul.w	lr, lr, r0
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x156>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x154>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	f200 80bb 	bhi.w	8000fc6 <__udivmoddi4+0x2ca>
 8000e50:	4628      	mov	r0, r5
 8000e52:	eba4 040e 	sub.w	r4, r4, lr
 8000e56:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e5a:	e79e      	b.n	8000d9a <__udivmoddi4+0x9e>
 8000e5c:	f1c1 0720 	rsb	r7, r1, #32
 8000e60:	408b      	lsls	r3, r1
 8000e62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6a:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6e:	fa05 f301 	lsl.w	r3, r5, r1
 8000e72:	431c      	orrs	r4, r3
 8000e74:	40fd      	lsrs	r5, r7
 8000e76:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e7a:	fa00 f301 	lsl.w	r3, r0, r1
 8000e7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e82:	0c20      	lsrs	r0, r4, #16
 8000e84:	fa1f fe8c 	uxth.w	lr, ip
 8000e88:	fb09 5518 	mls	r5, r9, r8, r5
 8000e8c:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000e90:	fb08 f00e 	mul.w	r0, r8, lr
 8000e94:	42a8      	cmp	r0, r5
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	d90b      	bls.n	8000eb4 <__udivmoddi4+0x1b8>
 8000e9c:	eb1c 0505 	adds.w	r5, ip, r5
 8000ea0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea4:	f080 8088 	bcs.w	8000fb8 <__udivmoddi4+0x2bc>
 8000ea8:	42a8      	cmp	r0, r5
 8000eaa:	f240 8085 	bls.w	8000fb8 <__udivmoddi4+0x2bc>
 8000eae:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb2:	4465      	add	r5, ip
 8000eb4:	1a2d      	subs	r5, r5, r0
 8000eb6:	b2a4      	uxth	r4, r4
 8000eb8:	fbb5 f0f9 	udiv	r0, r5, r9
 8000ebc:	fb09 5510 	mls	r5, r9, r0, r5
 8000ec0:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ec4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec8:	45ae      	cmp	lr, r5
 8000eca:	d908      	bls.n	8000ede <__udivmoddi4+0x1e2>
 8000ecc:	eb1c 0505 	adds.w	r5, ip, r5
 8000ed0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed4:	d26c      	bcs.n	8000fb0 <__udivmoddi4+0x2b4>
 8000ed6:	45ae      	cmp	lr, r5
 8000ed8:	d96a      	bls.n	8000fb0 <__udivmoddi4+0x2b4>
 8000eda:	3802      	subs	r0, #2
 8000edc:	4465      	add	r5, ip
 8000ede:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ee2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee6:	eba5 050e 	sub.w	r5, r5, lr
 8000eea:	42a5      	cmp	r5, r4
 8000eec:	46c8      	mov	r8, r9
 8000eee:	46a6      	mov	lr, r4
 8000ef0:	d356      	bcc.n	8000fa0 <__udivmoddi4+0x2a4>
 8000ef2:	d053      	beq.n	8000f9c <__udivmoddi4+0x2a0>
 8000ef4:	b15e      	cbz	r6, 8000f0e <__udivmoddi4+0x212>
 8000ef6:	ebb3 0208 	subs.w	r2, r3, r8
 8000efa:	eb65 050e 	sbc.w	r5, r5, lr
 8000efe:	fa05 f707 	lsl.w	r7, r5, r7
 8000f02:	fa22 f301 	lsr.w	r3, r2, r1
 8000f06:	40cd      	lsrs	r5, r1
 8000f08:	431f      	orrs	r7, r3
 8000f0a:	e9c6 7500 	strd	r7, r5, [r6]
 8000f0e:	2100      	movs	r1, #0
 8000f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f14:	f1c2 0320 	rsb	r3, r2, #32
 8000f18:	fa20 f103 	lsr.w	r1, r0, r3
 8000f1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f20:	fa25 f303 	lsr.w	r3, r5, r3
 8000f24:	4095      	lsls	r5, r2
 8000f26:	430d      	orrs	r5, r1
 8000f28:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f2c:	fa1f fe8c 	uxth.w	lr, ip
 8000f30:	fbb3 f1f7 	udiv	r1, r3, r7
 8000f34:	fb07 3011 	mls	r0, r7, r1, r3
 8000f38:	0c2b      	lsrs	r3, r5, #16
 8000f3a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000f3e:	fb01 f00e 	mul.w	r0, r1, lr
 8000f42:	4298      	cmp	r0, r3
 8000f44:	fa04 f402 	lsl.w	r4, r4, r2
 8000f48:	d908      	bls.n	8000f5c <__udivmoddi4+0x260>
 8000f4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4e:	f101 38ff 	add.w	r8, r1, #4294967295
 8000f52:	d22f      	bcs.n	8000fb4 <__udivmoddi4+0x2b8>
 8000f54:	4298      	cmp	r0, r3
 8000f56:	d92d      	bls.n	8000fb4 <__udivmoddi4+0x2b8>
 8000f58:	3902      	subs	r1, #2
 8000f5a:	4463      	add	r3, ip
 8000f5c:	1a1b      	subs	r3, r3, r0
 8000f5e:	b2ad      	uxth	r5, r5
 8000f60:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f64:	fb07 3310 	mls	r3, r7, r0, r3
 8000f68:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000f6c:	fb00 f30e 	mul.w	r3, r0, lr
 8000f70:	42ab      	cmp	r3, r5
 8000f72:	d908      	bls.n	8000f86 <__udivmoddi4+0x28a>
 8000f74:	eb1c 0505 	adds.w	r5, ip, r5
 8000f78:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7c:	d216      	bcs.n	8000fac <__udivmoddi4+0x2b0>
 8000f7e:	42ab      	cmp	r3, r5
 8000f80:	d914      	bls.n	8000fac <__udivmoddi4+0x2b0>
 8000f82:	3802      	subs	r0, #2
 8000f84:	4465      	add	r5, ip
 8000f86:	1aed      	subs	r5, r5, r3
 8000f88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f8c:	e738      	b.n	8000e00 <__udivmoddi4+0x104>
 8000f8e:	4631      	mov	r1, r6
 8000f90:	4630      	mov	r0, r6
 8000f92:	e707      	b.n	8000da4 <__udivmoddi4+0xa8>
 8000f94:	4686      	mov	lr, r0
 8000f96:	e6e5      	b.n	8000d64 <__udivmoddi4+0x68>
 8000f98:	4618      	mov	r0, r3
 8000f9a:	e6fa      	b.n	8000d92 <__udivmoddi4+0x96>
 8000f9c:	454b      	cmp	r3, r9
 8000f9e:	d2a9      	bcs.n	8000ef4 <__udivmoddi4+0x1f8>
 8000fa0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa8:	3801      	subs	r0, #1
 8000faa:	e7a3      	b.n	8000ef4 <__udivmoddi4+0x1f8>
 8000fac:	4640      	mov	r0, r8
 8000fae:	e7ea      	b.n	8000f86 <__udivmoddi4+0x28a>
 8000fb0:	4620      	mov	r0, r4
 8000fb2:	e794      	b.n	8000ede <__udivmoddi4+0x1e2>
 8000fb4:	4641      	mov	r1, r8
 8000fb6:	e7d1      	b.n	8000f5c <__udivmoddi4+0x260>
 8000fb8:	46d0      	mov	r8, sl
 8000fba:	e77b      	b.n	8000eb4 <__udivmoddi4+0x1b8>
 8000fbc:	3b02      	subs	r3, #2
 8000fbe:	4465      	add	r5, ip
 8000fc0:	e732      	b.n	8000e28 <__udivmoddi4+0x12c>
 8000fc2:	4608      	mov	r0, r1
 8000fc4:	e709      	b.n	8000dda <__udivmoddi4+0xde>
 8000fc6:	4464      	add	r4, ip
 8000fc8:	3802      	subs	r0, #2
 8000fca:	e742      	b.n	8000e52 <__udivmoddi4+0x156>

08000fcc <__aeabi_idiv0>:
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <LCD_Command>:
#include "LCD_I2C.h"

extern I2C_HandleTypeDef hi2c1;

void LCD_Command(char cmd)
{
 8000fd0:	b500      	push	{lr}
 8000fd2:	b085      	sub	sp, #20
	char i2cBuff[4];
	char data_H, data_L;
	data_H = cmd & 0xF0;
 8000fd4:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_L = (cmd & 0x0F) << 4;
 8000fd8:	0100      	lsls	r0, r0, #4
 8000fda:	b2c0      	uxtb	r0, r0

	i2cBuff[0] = data_H | En; //load new command byte with En high
 8000fdc:	f043 020c 	orr.w	r2, r3, #12
 8000fe0:	f88d 200c 	strb.w	r2, [sp, #12]
	i2cBuff[1] = data_H | LCD_BACKLIGHT; //update command while keeping backlight on
 8000fe4:	f043 0308 	orr.w	r3, r3, #8
 8000fe8:	f88d 300d 	strb.w	r3, [sp, #13]
	i2cBuff[2] = data_L | En; //load new command byte with En high
 8000fec:	f040 030c 	orr.w	r3, r0, #12
 8000ff0:	f88d 300e 	strb.w	r3, [sp, #14]
	i2cBuff[3] = data_L | LCD_BACKLIGHT; //update command while keeping backlight on
 8000ff4:	f040 0008 	orr.w	r0, r0, #8
 8000ff8:	f88d 000f 	strb.w	r0, [sp, #15]

	HAL_I2C_Master_Transmit (&hi2c1, LCD_ADDRESS,(uint8_t *) i2cBuff, 4, 100);
 8000ffc:	2364      	movs	r3, #100	; 0x64
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2304      	movs	r3, #4
 8001002:	aa03      	add	r2, sp, #12
 8001004:	214e      	movs	r1, #78	; 0x4e
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <LCD_Command+0x44>)
 8001008:	f003 fe3c 	bl	8004c84 <HAL_I2C_Master_Transmit>
}
 800100c:	b005      	add	sp, #20
 800100e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001012:	bf00      	nop
 8001014:	200001c0 	.word	0x200001c0

08001018 <LCD_Data>:

void LCD_Data(char data)
{
 8001018:	b500      	push	{lr}
 800101a:	b085      	sub	sp, #20

	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800101c:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_l = ((data<<4)&0xf0);
 8001020:	0100      	lsls	r0, r0, #4
 8001022:	b2c0      	uxtb	r0, r0
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001024:	f043 020d 	orr.w	r2, r3, #13
 8001028:	f88d 200c 	strb.w	r2, [sp, #12]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 800102c:	f043 0309 	orr.w	r3, r3, #9
 8001030:	f88d 300d 	strb.w	r3, [sp, #13]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8001034:	f040 030d 	orr.w	r3, r0, #13
 8001038:	f88d 300e 	strb.w	r3, [sp, #14]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 800103c:	f040 0009 	orr.w	r0, r0, #9
 8001040:	f88d 000f 	strb.w	r0, [sp, #15]
	HAL_I2C_Master_Transmit (&hi2c1, LCD_ADDRESS,(uint8_t *) data_t, 4, 100);
 8001044:	2364      	movs	r3, #100	; 0x64
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2304      	movs	r3, #4
 800104a:	aa03      	add	r2, sp, #12
 800104c:	214e      	movs	r1, #78	; 0x4e
 800104e:	4803      	ldr	r0, [pc, #12]	; (800105c <LCD_Data+0x44>)
 8001050:	f003 fe18 	bl	8004c84 <HAL_I2C_Master_Transmit>
}
 8001054:	b005      	add	sp, #20
 8001056:	f85d fb04 	ldr.w	pc, [sp], #4
 800105a:	bf00      	nop
 800105c:	200001c0 	.word	0x200001c0

08001060 <LCD_Init>:

void LCD_Init(void)
{
 8001060:	b508      	push	{r3, lr}
	HAL_Delay(50);
 8001062:	2032      	movs	r0, #50	; 0x32
 8001064:	f000 ffae 	bl	8001fc4 <HAL_Delay>
	LCD_Command (0x30);
 8001068:	2030      	movs	r0, #48	; 0x30
 800106a:	f7ff ffb1 	bl	8000fd0 <LCD_Command>
	HAL_Delay(5);
 800106e:	2005      	movs	r0, #5
 8001070:	f000 ffa8 	bl	8001fc4 <HAL_Delay>
	LCD_Command (0x30);
 8001074:	2030      	movs	r0, #48	; 0x30
 8001076:	f7ff ffab 	bl	8000fd0 <LCD_Command>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f000 ffa2 	bl	8001fc4 <HAL_Delay>
	LCD_Command (0x30);
 8001080:	2030      	movs	r0, #48	; 0x30
 8001082:	f7ff ffa5 	bl	8000fd0 <LCD_Command>
	HAL_Delay(10);
 8001086:	200a      	movs	r0, #10
 8001088:	f000 ff9c 	bl	8001fc4 <HAL_Delay>
	LCD_Command (0x20);
 800108c:	2020      	movs	r0, #32
 800108e:	f7ff ff9f 	bl	8000fd0 <LCD_Command>
	HAL_Delay(10);
 8001092:	200a      	movs	r0, #10
 8001094:	f000 ff96 	bl	8001fc4 <HAL_Delay>

  	LCD_Command (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001098:	2028      	movs	r0, #40	; 0x28
 800109a:	f7ff ff99 	bl	8000fd0 <LCD_Command>
	HAL_Delay(1);
 800109e:	2001      	movs	r0, #1
 80010a0:	f000 ff90 	bl	8001fc4 <HAL_Delay>
	LCD_Command (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80010a4:	2008      	movs	r0, #8
 80010a6:	f7ff ff93 	bl	8000fd0 <LCD_Command>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f000 ff8a 	bl	8001fc4 <HAL_Delay>
	LCD_Command (0x01);  // clear display
 80010b0:	2001      	movs	r0, #1
 80010b2:	f7ff ff8d 	bl	8000fd0 <LCD_Command>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f000 ff84 	bl	8001fc4 <HAL_Delay>
	LCD_Command (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80010bc:	2006      	movs	r0, #6
 80010be:	f7ff ff87 	bl	8000fd0 <LCD_Command>
	HAL_Delay(1);
 80010c2:	2001      	movs	r0, #1
 80010c4:	f000 ff7e 	bl	8001fc4 <HAL_Delay>
	LCD_Command (0x0E); //Display on/off control --> D = 1, C =1 and B = 0. (Cursor and blink, last two bits)
 80010c8:	200e      	movs	r0, #14
 80010ca:	f7ff ff81 	bl	8000fd0 <LCD_Command>
	HAL_Delay(1);
 80010ce:	2001      	movs	r0, #1
 80010d0:	f000 ff78 	bl	8001fc4 <HAL_Delay>
}
 80010d4:	bd08      	pop	{r3, pc}

080010d6 <LCD_MoveCursor>:

void LCD_MoveCursor(int row, int col)
{
 80010d6:	b508      	push	{r3, lr}
	//sanity check for 16x2 display
	if(row > 1)
 80010d8:	2801      	cmp	r0, #1
 80010da:	dd00      	ble.n	80010de <LCD_MoveCursor+0x8>
		row = 1;
 80010dc:	2001      	movs	r0, #1
	if(col > 15)
 80010de:	290f      	cmp	r1, #15
 80010e0:	dd00      	ble.n	80010e4 <LCD_MoveCursor+0xe>
		col = 15;
 80010e2:	210f      	movs	r1, #15

	switch(row)
 80010e4:	b128      	cbz	r0, 80010f2 <LCD_MoveCursor+0x1c>
 80010e6:	2801      	cmp	r0, #1
 80010e8:	d006      	beq.n	80010f8 <LCD_MoveCursor+0x22>
			break;
		case 1:
			col |= 0xC0;
			break;
	}
	LCD_Command(col);
 80010ea:	b2c8      	uxtb	r0, r1
 80010ec:	f7ff ff70 	bl	8000fd0 <LCD_Command>
}
 80010f0:	bd08      	pop	{r3, pc}
			col |= 0x80;
 80010f2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
			break;
 80010f6:	e7f8      	b.n	80010ea <LCD_MoveCursor+0x14>
			col |= 0xC0;
 80010f8:	f041 01c0 	orr.w	r1, r1, #192	; 0xc0
			break;
 80010fc:	e7f5      	b.n	80010ea <LCD_MoveCursor+0x14>

080010fe <escribir_LCD>:


void escribir_LCD (char *estado,char *intensidad)
{
 80010fe:	b538      	push	{r3, r4, r5, lr}
 8001100:	4605      	mov	r5, r0
 8001102:	460c      	mov	r4, r1

				  LCD_Init();
 8001104:	f7ff ffac 	bl	8001060 <LCD_Init>
				  //enviar a la pantalla
				  while(*estado){
 8001108:	e005      	b.n	8001116 <escribir_LCD+0x18>
				  	LCD_Data(*estado++);
 800110a:	3501      	adds	r5, #1
 800110c:	f7ff ff84 	bl	8001018 <LCD_Data>
				  	HAL_Delay(1);
 8001110:	2001      	movs	r0, #1
 8001112:	f000 ff57 	bl	8001fc4 <HAL_Delay>
				  while(*estado){
 8001116:	7828      	ldrb	r0, [r5, #0]
 8001118:	2800      	cmp	r0, #0
 800111a:	d1f6      	bne.n	800110a <escribir_LCD+0xc>
				   }
				  LCD_MoveCursor(1, 0);
 800111c:	2100      	movs	r1, #0
 800111e:	2001      	movs	r0, #1
 8001120:	f7ff ffd9 	bl	80010d6 <LCD_MoveCursor>
				  while(*intensidad){
 8001124:	e005      	b.n	8001132 <escribir_LCD+0x34>
				  	LCD_Data(*intensidad++);
 8001126:	3401      	adds	r4, #1
 8001128:	f7ff ff76 	bl	8001018 <LCD_Data>
				  	HAL_Delay(1);
 800112c:	2001      	movs	r0, #1
 800112e:	f000 ff49 	bl	8001fc4 <HAL_Delay>
				  while(*intensidad){
 8001132:	7820      	ldrb	r0, [r4, #0]
 8001134:	2800      	cmp	r0, #0
 8001136:	d1f6      	bne.n	8001126 <escribir_LCD+0x28>
                    }
}
 8001138:	bd38      	pop	{r3, r4, r5, pc}
	...

0800113c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 800113c:	b508      	push	{r3, lr}

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 800113e:	4813      	ldr	r0, [pc, #76]	; (800118c <MX_ADC_Init+0x50>)
 8001140:	4b13      	ldr	r3, [pc, #76]	; (8001190 <MX_ADC_Init+0x54>)
 8001142:	6003      	str	r3, [r0, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001144:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001148:	6043      	str	r3, [r0, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800114a:	2300      	movs	r3, #0
 800114c:	6083      	str	r3, [r0, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800114e:	60c3      	str	r3, [r0, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001150:	6103      	str	r3, [r0, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001152:	2204      	movs	r2, #4
 8001154:	6142      	str	r2, [r0, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001156:	7603      	strb	r3, [r0, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001158:	7643      	strb	r3, [r0, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800115a:	7683      	strb	r3, [r0, #26]
  hadc.Init.NbrOfConversion = 1;
 800115c:	2201      	movs	r2, #1
 800115e:	61c2      	str	r2, [r0, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001160:	f880 3020 	strb.w	r3, [r0, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001164:	6243      	str	r3, [r0, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001166:	6283      	str	r3, [r0, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001168:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800116c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001170:	6302      	str	r2, [r0, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8001172:	2207      	movs	r2, #7
 8001174:	6342      	str	r2, [r0, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001176:	6382      	str	r2, [r0, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8001178:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800117c:	64c3      	str	r3, [r0, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800117e:	f002 f91d 	bl	80033bc <HAL_ADC_Init>
 8001182:	b900      	cbnz	r0, 8001186 <MX_ADC_Init+0x4a>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001184:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001186:	f000 fcc1 	bl	8001b0c <Error_Handler>
}
 800118a:	e7fb      	b.n	8001184 <MX_ADC_Init+0x48>
 800118c:	20000134 	.word	0x20000134
 8001190:	40012400 	.word	0x40012400

08001194 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{

  if(adcHandle->Instance==ADC)
 8001194:	6802      	ldr	r2, [r0, #0]
 8001196:	4b09      	ldr	r3, [pc, #36]	; (80011bc <HAL_ADC_MspInit+0x28>)
 8001198:	429a      	cmp	r2, r3
 800119a:	d000      	beq.n	800119e <HAL_ADC_MspInit+0xa>
 800119c:	4770      	bx	lr
{
 800119e:	b082      	sub	sp, #8
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80011a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011aa:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80011ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80011b2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80011b4:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_ADC_CLK_ENABLE();
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80011b6:	b002      	add	sp, #8
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	40012400 	.word	0x40012400

080011c0 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{

  if(adcHandle->Instance==ADC)
 80011c0:	6802      	ldr	r2, [r0, #0]
 80011c2:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <HAL_ADC_MspDeInit+0x18>)
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d000      	beq.n	80011ca <HAL_ADC_MspDeInit+0xa>
    __HAL_RCC_ADC_CLK_DISABLE();
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80011c8:	4770      	bx	lr
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80011ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011ce:	6e13      	ldr	r3, [r2, #96]	; 0x60
 80011d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80011d4:	6613      	str	r3, [r2, #96]	; 0x60
 80011d6:	e7f7      	b.n	80011c8 <HAL_ADC_MspDeInit+0x8>
 80011d8:	40012400 	.word	0x40012400

080011dc <ADC_ReadChannels>:


/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80011dc:	b530      	push	{r4, r5, lr}
 80011de:	b085      	sub	sp, #20
 80011e0:	4604      	mov	r4, r0
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
  ADC_ChannelConfTypeDef sConfig = {0};
 80011e2:	2300      	movs	r3, #0
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	9302      	str	r3, [sp, #8]
 80011e8:	9303      	str	r3, [sp, #12]

  MX_ADC_Init();
 80011ea:	f7ff ffa7 	bl	800113c <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80011ee:	4816      	ldr	r0, [pc, #88]	; (8001248 <ADC_ReadChannels+0x6c>)
 80011f0:	f002 fd28 	bl	8003c44 <HAL_ADCEx_Calibration_Start>
 80011f4:	b9f8      	cbnz	r0, 8001236 <ADC_ReadChannels+0x5a>
  {
    Error_Handler();
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80011f6:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011f8:	2300      	movs	r3, #0
 80011fa:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80011fc:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80011fe:	a901      	add	r1, sp, #4
 8001200:	4811      	ldr	r0, [pc, #68]	; (8001248 <ADC_ReadChannels+0x6c>)
 8001202:	f002 fa69 	bl	80036d8 <HAL_ADC_ConfigChannel>
 8001206:	b9c8      	cbnz	r0, 800123c <ADC_ReadChannels+0x60>
  {
    Error_Handler();
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001208:	480f      	ldr	r0, [pc, #60]	; (8001248 <ADC_ReadChannels+0x6c>)
 800120a:	f002 fc29 	bl	8003a60 <HAL_ADC_Start>
 800120e:	b9c0      	cbnz	r0, 8001242 <ADC_ReadChannels+0x66>
  {
    /* Start Error */
    Error_Handler();
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001210:	4c0d      	ldr	r4, [pc, #52]	; (8001248 <ADC_ReadChannels+0x6c>)
 8001212:	f04f 31ff 	mov.w	r1, #4294967295
 8001216:	4620      	mov	r0, r4
 8001218:	f002 f9fc 	bl	8003614 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 800121c:	4620      	mov	r0, r4
 800121e:	f002 fcf1 	bl	8003c04 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001222:	4620      	mov	r0, r4
 8001224:	f002 fa55 	bl	80036d2 <HAL_ADC_GetValue>
 8001228:	4605      	mov	r5, r0

  HAL_ADC_DeInit(&hadc);
 800122a:	4620      	mov	r0, r4
 800122c:	f002 fc94 	bl	8003b58 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001230:	4628      	mov	r0, r5
 8001232:	b005      	add	sp, #20
 8001234:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8001236:	f000 fc69 	bl	8001b0c <Error_Handler>
 800123a:	e7dc      	b.n	80011f6 <ADC_ReadChannels+0x1a>
    Error_Handler();
 800123c:	f000 fc66 	bl	8001b0c <Error_Handler>
 8001240:	e7e2      	b.n	8001208 <ADC_ReadChannels+0x2c>
    Error_Handler();
 8001242:	f000 fc63 	bl	8001b0c <Error_Handler>
 8001246:	e7e3      	b.n	8001210 <ADC_ReadChannels+0x34>
 8001248:	20000134 	.word	0x20000134

0800124c <SYS_InitMeasurement>:
  hadc.Instance = ADC;
 800124c:	4b01      	ldr	r3, [pc, #4]	; (8001254 <SYS_InitMeasurement+0x8>)
 800124e:	4a02      	ldr	r2, [pc, #8]	; (8001258 <SYS_InitMeasurement+0xc>)
 8001250:	601a      	str	r2, [r3, #0]
}
 8001252:	4770      	bx	lr
 8001254:	20000134 	.word	0x20000134
 8001258:	40012400 	.word	0x40012400

0800125c <SYS_GetBatteryLevel>:
{
 800125c:	b508      	push	{r3, lr}
  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800125e:	480d      	ldr	r0, [pc, #52]	; (8001294 <SYS_GetBatteryLevel+0x38>)
 8001260:	f7ff ffbc 	bl	80011dc <ADC_ReadChannels>
  if (measuredLevel == 0)
 8001264:	b1a0      	cbz	r0, 8001290 <SYS_GetBatteryLevel+0x34>
 8001266:	4602      	mov	r2, r0
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 8001268:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <SYS_GetBatteryLevel+0x3c>)
 800126a:	f8b3 30aa 	ldrh.w	r3, [r3, #170]	; 0xaa
 800126e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001272:	428b      	cmp	r3, r1
 8001274:	d007      	beq.n	8001286 <SYS_GetBatteryLevel+0x2a>
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8001276:	f640 40e4 	movw	r0, #3300	; 0xce4
 800127a:	fb03 f000 	mul.w	r0, r3, r0
 800127e:	fbb0 f0f2 	udiv	r0, r0, r2
 8001282:	b280      	uxth	r0, r0
 8001284:	e005      	b.n	8001292 <SYS_GetBatteryLevel+0x36>
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <SYS_GetBatteryLevel+0x40>)
 8001288:	fbb0 f0f2 	udiv	r0, r0, r2
 800128c:	b280      	uxth	r0, r0
 800128e:	e000      	b.n	8001292 <SYS_GetBatteryLevel+0x36>
    batteryLevelmV = 0;
 8001290:	2000      	movs	r0, #0
}
 8001292:	bd08      	pop	{r3, pc}
 8001294:	b4002000 	.word	0xb4002000
 8001298:	1fff7500 	.word	0x1fff7500
 800129c:	004c08d8 	.word	0x004c08d8

080012a0 <SYS_GetTemperatureLevel>:
{
 80012a0:	b510      	push	{r4, lr}
 80012a2:	b082      	sub	sp, #8
  __IO int16_t temperatureDegreeC = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	f8ad 3006 	strh.w	r3, [sp, #6]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 80012aa:	f7ff ffd7 	bl	800125c <SYS_GetBatteryLevel>
 80012ae:	4604      	mov	r4, r0
  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 80012b0:	4821      	ldr	r0, [pc, #132]	; (8001338 <SYS_GetTemperatureLevel+0x98>)
 80012b2:	f7ff ff93 	bl	80011dc <ADC_ReadChannels>
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 80012b6:	4b21      	ldr	r3, [pc, #132]	; (800133c <SYS_GetTemperatureLevel+0x9c>)
 80012b8:	f8b3 20c8 	ldrh.w	r2, [r3, #200]	; 0xc8
 80012bc:	f8b3 10a8 	ldrh.w	r1, [r3, #168]	; 0xa8
 80012c0:	428a      	cmp	r2, r1
 80012c2:	d01d      	beq.n	8001300 <SYS_GetTemperatureLevel+0x60>
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 80012c4:	fb00 f304 	mul.w	r3, r0, r4
 80012c8:	089b      	lsrs	r3, r3, #2
 80012ca:	4c1d      	ldr	r4, [pc, #116]	; (8001340 <SYS_GetTemperatureLevel+0xa0>)
 80012cc:	fba4 0303 	umull	r0, r3, r4, r3
 80012d0:	ebc1 1353 	rsb	r3, r1, r3, lsr #5
 80012d4:	2064      	movs	r0, #100	; 0x64
 80012d6:	fb00 f303 	mul.w	r3, r0, r3
 80012da:	1a52      	subs	r2, r2, r1
 80012dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80012e0:	331e      	adds	r3, #30
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	f8ad 3006 	strh.w	r3, [sp, #6]
  temperatureDegreeC <<= 8;
 80012e8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80012ec:	b21b      	sxth	r3, r3
 80012ee:	021b      	lsls	r3, r3, #8
 80012f0:	b21b      	sxth	r3, r3
 80012f2:	f8ad 3006 	strh.w	r3, [sp, #6]
  return (int16_t) temperatureDegreeC;
 80012f6:	f8bd 0006 	ldrh.w	r0, [sp, #6]
}
 80012fa:	b200      	sxth	r0, r0
 80012fc:	b002      	add	sp, #8
 80012fe:	bd10      	pop	{r4, pc}
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8001300:	fb00 f404 	mul.w	r4, r0, r4
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <SYS_GetTemperatureLevel+0xa4>)
 8001306:	fba3 2304 	umull	r2, r3, r3, r4
 800130a:	1ae4      	subs	r4, r4, r3
 800130c:	eb03 0454 	add.w	r4, r3, r4, lsr #1
 8001310:	0ae4      	lsrs	r4, r4, #11
 8001312:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001316:	fb03 f404 	mul.w	r4, r3, r4
 800131a:	f5a4 2439 	sub.w	r4, r4, #757760	; 0xb9000
 800131e:	f5a4 640c 	sub.w	r4, r4, #2240	; 0x8c0
 8001322:	4b09      	ldr	r3, [pc, #36]	; (8001348 <SYS_GetTemperatureLevel+0xa8>)
 8001324:	fb83 2304 	smull	r2, r3, r3, r4
 8001328:	17e4      	asrs	r4, r4, #31
 800132a:	ebc4 24a3 	rsb	r4, r4, r3, asr #10
 800132e:	341e      	adds	r4, #30
 8001330:	b224      	sxth	r4, r4
 8001332:	f8ad 4006 	strh.w	r4, [sp, #6]
 8001336:	e7d7      	b.n	80012e8 <SYS_GetTemperatureLevel+0x48>
 8001338:	b0001000 	.word	0xb0001000
 800133c:	1fff7500 	.word	0x1fff7500
 8001340:	09ee009f 	.word	0x09ee009f
 8001344:	00100101 	.word	0x00100101
 8001348:	68db8bad 	.word	0x68db8bad
 800134c:	00000000 	.word	0x00000000

08001350 <SYS_Lectura_CP>:
{
 8001350:	b530      	push	{r4, r5, lr}
 8001352:	b09f      	sub	sp, #124	; 0x7c
	for (int i = 0; i < 60; i++){
 8001354:	2500      	movs	r5, #0
	uint16_t suma=0;
 8001356:	462c      	mov	r4, r5
	for (int i = 0; i < 60; i++){
 8001358:	e00b      	b.n	8001372 <SYS_Lectura_CP+0x22>
		medidas[i] = ADC_ReadChannels(ADC_CHANNEL_4);
 800135a:	4817      	ldr	r0, [pc, #92]	; (80013b8 <SYS_Lectura_CP+0x68>)
 800135c:	f7ff ff3e 	bl	80011dc <ADC_ReadChannels>
 8001360:	b280      	uxth	r0, r0
 8001362:	ab1e      	add	r3, sp, #120	; 0x78
 8001364:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 8001368:	f823 0c78 	strh.w	r0, [r3, #-120]
		suma = suma + medidas[i];
 800136c:	4404      	add	r4, r0
 800136e:	b2a4      	uxth	r4, r4
	for (int i = 0; i < 60; i++){
 8001370:	3501      	adds	r5, #1
 8001372:	2d3b      	cmp	r5, #59	; 0x3b
 8001374:	ddf1      	ble.n	800135a <SYS_Lectura_CP+0xa>
	media=suma/60;
 8001376:	4b11      	ldr	r3, [pc, #68]	; (80013bc <SYS_Lectura_CP+0x6c>)
 8001378:	fba3 2304 	umull	r2, r3, r3, r4
 800137c:	f3c3 134f 	ubfx	r3, r3, #5, #16
	voltaje_CP = (((media* 3300)/4095)*6.20);// factor correccion 100% / 16%
 8001380:	f640 40e4 	movw	r0, #3300	; 0xce4
 8001384:	fb00 f303 	mul.w	r3, r0, r3
 8001388:	480d      	ldr	r0, [pc, #52]	; (80013c0 <SYS_Lectura_CP+0x70>)
 800138a:	fb80 2003 	smull	r2, r0, r0, r3
 800138e:	4418      	add	r0, r3
 8001390:	17db      	asrs	r3, r3, #31
 8001392:	ebc3 20e0 	rsb	r0, r3, r0, asr #11
 8001396:	f7ff fa2b 	bl	80007f0 <__aeabi_i2d>
 800139a:	a305      	add	r3, pc, #20	; (adr r3, 80013b0 <SYS_Lectura_CP+0x60>)
 800139c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a0:	f7fe fef6 	bl	8000190 <__aeabi_dmul>
 80013a4:	f7ff fb3e 	bl	8000a24 <__aeabi_d2uiz>
}
 80013a8:	b280      	uxth	r0, r0
 80013aa:	b01f      	add	sp, #124	; 0x7c
 80013ac:	bd30      	pop	{r4, r5, pc}
 80013ae:	bf00      	nop
 80013b0:	cccccccd 	.word	0xcccccccd
 80013b4:	4018cccc 	.word	0x4018cccc
 80013b8:	10000010 	.word	0x10000010
 80013bc:	88888889 	.word	0x88888889
 80013c0:	80080081 	.word	0x80080081

080013c4 <WakeUpTimer_Cb>:
/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
static void  WakeUpTimer_Cb(void *context)
{
  /*Nothing to do*/
}
 80013c4:	4770      	bx	lr

080013c6 <app_freertos_ms_to_tick>:
  if (configTICK_RATE_HZ != configTICK_RATE_HZ_1MS)
  {
    tick = (uint32_t)((((uint64_t)(ms)) * configTICK_RATE_HZ) / configTICK_RATE_HZ_1MS);
  }
  return tick;
}
 80013c6:	4770      	bx	lr

080013c8 <app_freertos_tick_to_ms>:
  if (configTICK_RATE_HZ != configTICK_RATE_HZ_1MS)
  {
    ms = (uint32_t)((((uint64_t)(tick)) * configTICK_RATE_HZ_1MS) / configTICK_RATE_HZ);
  }
  return ms;
}
 80013c8:	4770      	bx	lr

080013ca <Cargador_Coche>:
	{
 80013ca:	b508      	push	{r3, lr}
		cargador_coche_inicio();
 80013cc:	f000 f8a2 	bl	8001514 <cargador_coche_inicio>
		HAL_Delay(4000); // Tarea periódica para la FSM
 80013d0:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80013d4:	f000 fdf6 	bl	8001fc4 <HAL_Delay>
		while(1){
 80013d8:	e7f8      	b.n	80013cc <Cargador_Coche+0x2>

080013da <StartDefaultTask>:
{
 80013da:	b508      	push	{r3, lr}
  MX_LoRaWAN_Init();
 80013dc:	f001 fa10 	bl	8002800 <MX_LoRaWAN_Init>
    osThreadFlagsWait(1, osFlagsWaitAll, osWaitForever);
 80013e0:	f04f 32ff 	mov.w	r2, #4294967295
 80013e4:	2101      	movs	r1, #1
 80013e6:	4608      	mov	r0, r1
 80013e8:	f007 f962 	bl	80086b0 <osThreadFlagsWait>
  for(;;)
 80013ec:	e7f8      	b.n	80013e0 <StartDefaultTask+0x6>
	...

080013f0 <PreSleepProcessing>:
{
 80013f0:	b570      	push	{r4, r5, r6, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	4604      	mov	r4, r0
  uint32_t WakeUpTimer_timeOut_ms = app_freertos_tick_to_ms(*ulExpectedIdleTime);
 80013f6:	6800      	ldr	r0, [r0, #0]
 80013f8:	f7ff ffe6 	bl	80013c8 <app_freertos_tick_to_ms>
 80013fc:	4601      	mov	r1, r0
  UTIL_TIMER_Create(&WakeUpTimer, WakeUpTimer_timeOut_ms, UTIL_TIMER_ONESHOT, WakeUpTimer_Cb, NULL);
 80013fe:	4e0a      	ldr	r6, [pc, #40]	; (8001428 <PreSleepProcessing+0x38>)
 8001400:	2500      	movs	r5, #0
 8001402:	9500      	str	r5, [sp, #0]
 8001404:	4b09      	ldr	r3, [pc, #36]	; (800142c <PreSleepProcessing+0x3c>)
 8001406:	462a      	mov	r2, r5
 8001408:	4630      	mov	r0, r6
 800140a:	f013 fd0d 	bl	8014e28 <UTIL_TIMER_Create>
  UTIL_TIMER_Start(&WakeUpTimer);
 800140e:	4630      	mov	r0, r6
 8001410:	f013 fdc2 	bl	8014f98 <UTIL_TIMER_Start>
  Time_BeforeSleep = UTIL_TIMER_GetCurrentTime();
 8001414:	f013 fd26 	bl	8014e64 <UTIL_TIMER_GetCurrentTime>
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <PreSleepProcessing+0x40>)
 800141a:	6018      	str	r0, [r3, #0]
  UTIL_LPM_EnterLowPower();
 800141c:	f013 fbdc 	bl	8014bd8 <UTIL_LPM_EnterLowPower>
  *ulExpectedIdleTime = 0;
 8001420:	6025      	str	r5, [r4, #0]
}
 8001422:	b002      	add	sp, #8
 8001424:	bd70      	pop	{r4, r5, r6, pc}
 8001426:	bf00      	nop
 8001428:	200001a0 	.word	0x200001a0
 800142c:	080013c5 	.word	0x080013c5
 8001430:	2000019c 	.word	0x2000019c

08001434 <PostSleepProcessing>:
{
 8001434:	b538      	push	{r3, r4, r5, lr}
 8001436:	4604      	mov	r4, r0
  uint32_t SleepDuration = UTIL_TIMER_GetElapsedTime(Time_BeforeSleep);
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <PostSleepProcessing+0x20>)
 800143a:	6818      	ldr	r0, [r3, #0]
 800143c:	f013 fd1c 	bl	8014e78 <UTIL_TIMER_GetElapsedTime>
 8001440:	4605      	mov	r5, r0
  UTIL_TIMER_Stop(&WakeUpTimer);
 8001442:	4805      	ldr	r0, [pc, #20]	; (8001458 <PostSleepProcessing+0x24>)
 8001444:	f013 fd4e 	bl	8014ee4 <UTIL_TIMER_Stop>
  *ulExpectedIdleTime = app_freertos_ms_to_tick(SleepDuration);
 8001448:	4628      	mov	r0, r5
 800144a:	f7ff ffbc 	bl	80013c6 <app_freertos_ms_to_tick>
 800144e:	6020      	str	r0, [r4, #0]
}
 8001450:	bd38      	pop	{r3, r4, r5, pc}
 8001452:	bf00      	nop
 8001454:	2000019c 	.word	0x2000019c
 8001458:	200001a0 	.word	0x200001a0

0800145c <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 800145c:	b508      	push	{r3, lr}
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800145e:	4a07      	ldr	r2, [pc, #28]	; (800147c <MX_FREERTOS_Init+0x20>)
 8001460:	2100      	movs	r1, #0
 8001462:	4807      	ldr	r0, [pc, #28]	; (8001480 <MX_FREERTOS_Init+0x24>)
 8001464:	f007 f870 	bl	8008548 <osThreadNew>
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <MX_FREERTOS_Init+0x28>)
 800146a:	6018      	str	r0, [r3, #0]
  THREADHandle = osThreadNew(Cargador_Coche, NULL, &THREAD_attributes);//Hilo para el CARGADOR DEL COCHE
 800146c:	4a06      	ldr	r2, [pc, #24]	; (8001488 <MX_FREERTOS_Init+0x2c>)
 800146e:	2100      	movs	r1, #0
 8001470:	4806      	ldr	r0, [pc, #24]	; (800148c <MX_FREERTOS_Init+0x30>)
 8001472:	f007 f869 	bl	8008548 <osThreadNew>
 8001476:	4b06      	ldr	r3, [pc, #24]	; (8001490 <MX_FREERTOS_Init+0x34>)
 8001478:	6018      	str	r0, [r3, #0]
}
 800147a:	bd08      	pop	{r3, pc}
 800147c:	080155f0 	.word	0x080155f0
 8001480:	080013db 	.word	0x080013db
 8001484:	200001b8 	.word	0x200001b8
 8001488:	080155cc 	.word	0x080155cc
 800148c:	080013cb 	.word	0x080013cb
 8001490:	20000198 	.word	0x20000198

08001494 <decodifica_estado>:
ESTADO_CARGADOR estado;


void decodifica_estado(uint16_t voltaje_CP, uint16_t temperature)
{
	if ( voltaje_CP > 2800 && temperature < 60 ) // 3299mV -> +12V
 8001494:	f5b0 6f2f 	cmp.w	r0, #2800	; 0xaf0
 8001498:	d905      	bls.n	80014a6 <decodifica_estado+0x12>
 800149a:	293b      	cmp	r1, #59	; 0x3b
 800149c:	d803      	bhi.n	80014a6 <decodifica_estado+0x12>
			{
				estado = STANDBY;
 800149e:	4b1c      	ldr	r3, [pc, #112]	; (8001510 <decodifica_estado+0x7c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
 80014a4:	4770      	bx	lr
			}

	else if  ((voltaje_CP > 1900  && voltaje_CP < 2800 )&&(temperature < 60)) // 2250mV -> +9V +-1
 80014a6:	f2a0 736d 	subw	r3, r0, #1901	; 0x76d
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	f240 3282 	movw	r2, #898	; 0x382
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d805      	bhi.n	80014c0 <decodifica_estado+0x2c>
 80014b4:	293b      	cmp	r1, #59	; 0x3b
 80014b6:	d803      	bhi.n	80014c0 <decodifica_estado+0x2c>
			{
				estado = VEHICULO_DETECTADO;
 80014b8:	4b15      	ldr	r3, [pc, #84]	; (8001510 <decodifica_estado+0x7c>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
 80014be:	4770      	bx	lr
			}

	else if (( voltaje_CP > 1000  && voltaje_CP < 1900 )&&(temperature < 60)) // 1500mV -> + 6V +-1
 80014c0:	f2a0 33e9 	subw	r3, r0, #1001	; 0x3e9
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	f240 3282 	movw	r2, #898	; 0x382
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d805      	bhi.n	80014da <decodifica_estado+0x46>
 80014ce:	293b      	cmp	r1, #59	; 0x3b
 80014d0:	d803      	bhi.n	80014da <decodifica_estado+0x46>
			{
				estado = CARGANDO;
 80014d2:	4b0f      	ldr	r3, [pc, #60]	; (8001510 <decodifica_estado+0x7c>)
 80014d4:	2202      	movs	r2, #2
 80014d6:	701a      	strb	r2, [r3, #0]
 80014d8:	4770      	bx	lr
			}

	else if (( voltaje_CP > 600  && voltaje_CP < 1000 )&&(temperature < 60)) // 750mV -> + 3V +-1
 80014da:	f2a0 2359 	subw	r3, r0, #601	; 0x259
 80014de:	b29b      	uxth	r3, r3
 80014e0:	f5b3 7fc7 	cmp.w	r3, #398	; 0x18e
 80014e4:	d805      	bhi.n	80014f2 <decodifica_estado+0x5e>
 80014e6:	293b      	cmp	r1, #59	; 0x3b
 80014e8:	d803      	bhi.n	80014f2 <decodifica_estado+0x5e>
			{
				estado = VENTILACION;
 80014ea:	4b09      	ldr	r3, [pc, #36]	; (8001510 <decodifica_estado+0x7c>)
 80014ec:	2203      	movs	r2, #3
 80014ee:	701a      	strb	r2, [r3, #0]
 80014f0:	4770      	bx	lr
			}

	else if (( voltaje_CP > 50  && voltaje_CP < 600 )&&(temperature < 60)) //  0V
 80014f2:	3833      	subs	r0, #51	; 0x33
 80014f4:	b280      	uxth	r0, r0
 80014f6:	f5b0 7f09 	cmp.w	r0, #548	; 0x224
 80014fa:	d805      	bhi.n	8001508 <decodifica_estado+0x74>
 80014fc:	293b      	cmp	r1, #59	; 0x3b
 80014fe:	d803      	bhi.n	8001508 <decodifica_estado+0x74>
			{
				estado = NO_POWER;
 8001500:	4b03      	ldr	r3, [pc, #12]	; (8001510 <decodifica_estado+0x7c>)
 8001502:	2204      	movs	r2, #4
 8001504:	701a      	strb	r2, [r3, #0]
 8001506:	4770      	bx	lr
			}
	else
			{
				estado = FALLO; //  - 12V
 8001508:	4b01      	ldr	r3, [pc, #4]	; (8001510 <decodifica_estado+0x7c>)
 800150a:	2205      	movs	r2, #5
 800150c:	701a      	strb	r2, [r3, #0]
			}

}
 800150e:	4770      	bx	lr
 8001510:	200001bc 	.word	0x200001bc

08001514 <cargador_coche_inicio>:

/* Functions */


void cargador_coche_inicio()
{
 8001514:	b510      	push	{r4, lr}

	LCD_Command (0x01); //borrar pantalla
 8001516:	2001      	movs	r0, #1
 8001518:	f7ff fd5a 	bl	8000fd0 <LCD_Command>

	voltaje_CP=GetLectura_CP();
 800151c:	f000 fd20 	bl	8001f60 <GetLectura_CP>
 8001520:	4c35      	ldr	r4, [pc, #212]	; (80015f8 <cargador_coche_inicio+0xe4>)
 8001522:	8020      	strh	r0, [r4, #0]
	uint16_t temperature=GetTemperatureLevel();
 8001524:	f000 fcda 	bl	8001edc <GetTemperatureLevel>

	decodifica_estado(voltaje_CP, temperature);
 8001528:	b281      	uxth	r1, r0
 800152a:	8820      	ldrh	r0, [r4, #0]
 800152c:	f7ff ffb2 	bl	8001494 <decodifica_estado>


	    switch (estado) {
 8001530:	4b32      	ldr	r3, [pc, #200]	; (80015fc <cargador_coche_inicio+0xe8>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b05      	cmp	r3, #5
 8001536:	d812      	bhi.n	800155e <cargador_coche_inicio+0x4a>
 8001538:	e8df f003 	tbb	[pc, r3]
 800153c:	30211203 	.word	0x30211203
 8001540:	4e3f      	.short	0x4e3f
	        case STANDBY:
	          	HAL_GPIO_WritePin(CONTROL_CONTACTOR_GPIO_Port, CONTROL_CONTACTOR_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	2140      	movs	r1, #64	; 0x40
 8001546:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800154a:	f003 f9dd 	bl	8004908 <HAL_GPIO_WritePin>
	        	escribir_LCD ("EN ESPERA !!!", "Con I = 0A        ");
 800154e:	492c      	ldr	r1, [pc, #176]	; (8001600 <cargador_coche_inicio+0xec>)
 8001550:	482c      	ldr	r0, [pc, #176]	; (8001604 <cargador_coche_inicio+0xf0>)
 8001552:	f7ff fdd4 	bl	80010fe <escribir_LCD>
	            HAL_Delay(1000);
 8001556:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800155a:	f000 fd33 	bl	8001fc4 <HAL_Delay>
	       	    break;

	        default:
	            break;
	    }
}
 800155e:	bd10      	pop	{r4, pc}
	        	escribir_LCD ("COCHE CONECTADO !!!", "Con I = 0A        ");
 8001560:	4927      	ldr	r1, [pc, #156]	; (8001600 <cargador_coche_inicio+0xec>)
 8001562:	4829      	ldr	r0, [pc, #164]	; (8001608 <cargador_coche_inicio+0xf4>)
 8001564:	f7ff fdcb 	bl	80010fe <escribir_LCD>
	        	HAL_Delay(3000);
 8001568:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800156c:	f000 fd2a 	bl	8001fc4 <HAL_Delay>
	        	HAL_GPIO_WritePin(CONTROL_CONTACTOR_GPIO_Port, CONTROL_CONTACTOR_Pin, GPIO_PIN_SET);
 8001570:	2201      	movs	r2, #1
 8001572:	2140      	movs	r1, #64	; 0x40
 8001574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001578:	f003 f9c6 	bl	8004908 <HAL_GPIO_WritePin>
	            break;
 800157c:	e7ef      	b.n	800155e <cargador_coche_inicio+0x4a>
	        	HAL_GPIO_WritePin(CONTROL_CONTACTOR_GPIO_Port, CONTROL_CONTACTOR_Pin, GPIO_PIN_SET);
 800157e:	2201      	movs	r2, #1
 8001580:	2140      	movs	r1, #64	; 0x40
 8001582:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001586:	f003 f9bf 	bl	8004908 <HAL_GPIO_WritePin>
	        	escribir_LCD ("CARGANDO !!!", "Con I = 9,6A        ");
 800158a:	4920      	ldr	r1, [pc, #128]	; (800160c <cargador_coche_inicio+0xf8>)
 800158c:	4820      	ldr	r0, [pc, #128]	; (8001610 <cargador_coche_inicio+0xfc>)
 800158e:	f7ff fdb6 	bl	80010fe <escribir_LCD>
	        	HAL_Delay(1000);
 8001592:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001596:	f000 fd15 	bl	8001fc4 <HAL_Delay>
	            break;
 800159a:	e7e0      	b.n	800155e <cargador_coche_inicio+0x4a>
	        	HAL_GPIO_WritePin(CONTROL_CONTACTOR_GPIO_Port, CONTROL_CONTACTOR_Pin, GPIO_PIN_RESET);
 800159c:	2200      	movs	r2, #0
 800159e:	2140      	movs	r1, #64	; 0x40
 80015a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015a4:	f003 f9b0 	bl	8004908 <HAL_GPIO_WritePin>
	        	escribir_LCD ("VENTILACION !!!", "Con I = 0A        ");
 80015a8:	4915      	ldr	r1, [pc, #84]	; (8001600 <cargador_coche_inicio+0xec>)
 80015aa:	481a      	ldr	r0, [pc, #104]	; (8001614 <cargador_coche_inicio+0x100>)
 80015ac:	f7ff fda7 	bl	80010fe <escribir_LCD>
	        	HAL_Delay(1000);
 80015b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015b4:	f000 fd06 	bl	8001fc4 <HAL_Delay>
	            break;
 80015b8:	e7d1      	b.n	800155e <cargador_coche_inicio+0x4a>
	        	HAL_GPIO_WritePin(CONTROL_CONTACTOR_GPIO_Port, CONTROL_CONTACTOR_Pin, GPIO_PIN_RESET);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2140      	movs	r1, #64	; 0x40
 80015be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c2:	f003 f9a1 	bl	8004908 <HAL_GPIO_WritePin>
	        	escribir_LCD ("FIN DE CARGA !!!", "Con I = 0A        ");
 80015c6:	490e      	ldr	r1, [pc, #56]	; (8001600 <cargador_coche_inicio+0xec>)
 80015c8:	4813      	ldr	r0, [pc, #76]	; (8001618 <cargador_coche_inicio+0x104>)
 80015ca:	f7ff fd98 	bl	80010fe <escribir_LCD>
	        	HAL_Delay(1000);
 80015ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015d2:	f000 fcf7 	bl	8001fc4 <HAL_Delay>
	        	break;
 80015d6:	e7c2      	b.n	800155e <cargador_coche_inicio+0x4a>
	        	HAL_GPIO_WritePin(CONTROL_CONTACTOR_GPIO_Port, CONTROL_CONTACTOR_Pin, GPIO_PIN_RESET);
 80015d8:	2200      	movs	r2, #0
 80015da:	2140      	movs	r1, #64	; 0x40
 80015dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015e0:	f003 f992 	bl	8004908 <HAL_GPIO_WritePin>
	        	escribir_LCD ("FALLO !!!", "RETIRE CABLE !!!       ");
 80015e4:	490d      	ldr	r1, [pc, #52]	; (800161c <cargador_coche_inicio+0x108>)
 80015e6:	480e      	ldr	r0, [pc, #56]	; (8001620 <cargador_coche_inicio+0x10c>)
 80015e8:	f7ff fd89 	bl	80010fe <escribir_LCD>
	        	HAL_Delay(1000);
 80015ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015f0:	f000 fce8 	bl	8001fc4 <HAL_Delay>
}
 80015f4:	e7b3      	b.n	800155e <cargador_coche_inicio+0x4a>
 80015f6:	bf00      	nop
 80015f8:	200001be 	.word	0x200001be
 80015fc:	200001bc 	.word	0x200001bc
 8001600:	08015614 	.word	0x08015614
 8001604:	08015628 	.word	0x08015628
 8001608:	08015638 	.word	0x08015638
 800160c:	0801564c 	.word	0x0801564c
 8001610:	08015664 	.word	0x08015664
 8001614:	08015674 	.word	0x08015674
 8001618:	08015684 	.word	0x08015684
 800161c:	08015698 	.word	0x08015698
 8001620:	080156b0 	.word	0x080156b0

08001624 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001624:	b500      	push	{lr}
 8001626:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001628:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800162c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800162e:	f042 0204 	orr.w	r2, r2, #4
 8001632:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001634:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001636:	f002 0204 	and.w	r2, r2, #4
 800163a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800163c:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800163e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001640:	f042 0201 	orr.w	r2, r2, #1
 8001644:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001646:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001648:	f003 0301 	and.w	r3, r3, #1
 800164c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800164e:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 7, 0);
 8001650:	2200      	movs	r2, #0
 8001652:	2107      	movs	r1, #7
 8001654:	200f      	movs	r0, #15
 8001656:	f002 fba7 	bl	8003da8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800165a:	200f      	movs	r0, #15
 800165c:	f002 fbdc 	bl	8003e18 <HAL_NVIC_EnableIRQ>

}
 8001660:	b003      	add	sp, #12
 8001662:	f85d fb04 	ldr.w	pc, [sp], #4

08001666 <FLASH_IF_IsEmpty>:
  /* USER CODE END FLASH_IF_IsEmpty_1 */
  uint64_t *addr64;
  uint32_t i;

  /* start memory NOT 64bits aligned */
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 8001666:	e000      	b.n	800166a <FLASH_IF_IsEmpty+0x4>
  {
    if (*addr++ != UINT8_MAX)
    {
      return FLASH_NOT_EMPTY;
    }
    size--;
 8001668:	3901      	subs	r1, #1
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 800166a:	f010 0307 	ands.w	r3, r0, #7
 800166e:	d012      	beq.n	8001696 <FLASH_IF_IsEmpty+0x30>
    if (*addr++ != UINT8_MAX)
 8001670:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001674:	2bff      	cmp	r3, #255	; 0xff
 8001676:	d0f7      	beq.n	8001668 <FLASH_IF_IsEmpty+0x2>
      return FLASH_NOT_EMPTY;
 8001678:	2001      	movs	r0, #1
 800167a:	4770      	bx	lr
  {
    if (*addr++ != UINT8_MAX)
    {
      return FLASH_NOT_EMPTY;
    }
    size--;
 800167c:	3901      	subs	r1, #1
  while (size != 0)
 800167e:	b129      	cbz	r1, 800168c <FLASH_IF_IsEmpty+0x26>
    if (*addr++ != UINT8_MAX)
 8001680:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001684:	2bff      	cmp	r3, #255	; 0xff
 8001686:	d0f9      	beq.n	800167c <FLASH_IF_IsEmpty+0x16>
      return FLASH_NOT_EMPTY;
 8001688:	2001      	movs	r0, #1
 800168a:	e002      	b.n	8001692 <FLASH_IF_IsEmpty+0x2c>
  }
  return FLASH_EMPTY;
 800168c:	2000      	movs	r0, #0
 800168e:	e000      	b.n	8001692 <FLASH_IF_IsEmpty+0x2c>
      return FLASH_NOT_EMPTY;
 8001690:	2001      	movs	r0, #1
  /* USER CODE BEGIN FLASH_IF_IsEmpty_2 */

  /* USER CODE END FLASH_IF_IsEmpty_2 */
}
 8001692:	bc10      	pop	{r4}
 8001694:	4770      	bx	lr
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 8001696:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800169a:	d212      	bcs.n	80016c2 <FLASH_IF_IsEmpty+0x5c>
{
 800169c:	b410      	push	{r4}
    if (*addr64++ != UINT64_MAX)
 800169e:	4602      	mov	r2, r0
 80016a0:	f852 4b08 	ldr.w	r4, [r2], #8
 80016a4:	6840      	ldr	r0, [r0, #4]
 80016a6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80016aa:	bf08      	it	eq
 80016ac:	f1b4 3fff 	cmpeq.w	r4, #4294967295
 80016b0:	d1ee      	bne.n	8001690 <FLASH_IF_IsEmpty+0x2a>
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 80016b2:	3301      	adds	r3, #1
    if (*addr64++ != UINT64_MAX)
 80016b4:	4610      	mov	r0, r2
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 80016b6:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80016ba:	d3f0      	bcc.n	800169e <FLASH_IF_IsEmpty+0x38>
  size -= sizeof(uint64_t) * i;
 80016bc:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
  while (size != 0)
 80016c0:	e7dd      	b.n	800167e <FLASH_IF_IsEmpty+0x18>
  size -= sizeof(uint64_t) * i;
 80016c2:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
  while (size != 0)
 80016c6:	b129      	cbz	r1, 80016d4 <FLASH_IF_IsEmpty+0x6e>
    if (*addr++ != UINT8_MAX)
 80016c8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80016cc:	2bff      	cmp	r3, #255	; 0xff
 80016ce:	d103      	bne.n	80016d8 <FLASH_IF_IsEmpty+0x72>
    size--;
 80016d0:	3901      	subs	r1, #1
 80016d2:	e7f8      	b.n	80016c6 <FLASH_IF_IsEmpty+0x60>
  return FLASH_EMPTY;
 80016d4:	2000      	movs	r0, #0
 80016d6:	4770      	bx	lr
      return FLASH_NOT_EMPTY;
 80016d8:	2001      	movs	r0, #1
}
 80016da:	4770      	bx	lr

080016dc <FLASH_IF_Write64>:
{
 80016dc:	b570      	push	{r4, r5, r6, lr}
 80016de:	4604      	mov	r4, r0
 80016e0:	4616      	mov	r6, r2
 80016e2:	461d      	mov	r5, r3
  while (*(uint64_t *)address != data)
 80016e4:	e005      	b.n	80016f2 <FLASH_IF_Write64+0x16>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data);
 80016e6:	4632      	mov	r2, r6
 80016e8:	462b      	mov	r3, r5
 80016ea:	4621      	mov	r1, r4
 80016ec:	2001      	movs	r0, #1
 80016ee:	f002 febf 	bl	8004470 <HAL_FLASH_Program>
  while (*(uint64_t *)address != data)
 80016f2:	6822      	ldr	r2, [r4, #0]
 80016f4:	6863      	ldr	r3, [r4, #4]
 80016f6:	42ab      	cmp	r3, r5
 80016f8:	bf08      	it	eq
 80016fa:	42b2      	cmpeq	r2, r6
 80016fc:	d005      	beq.n	800170a <FLASH_IF_Write64+0x2e>
__STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
{
#if defined(CORE_CM0PLUS)
  return ((READ_BIT(FLASH->C2SR, FLASH_C2SR_PESD) == (FLASH_C2SR_PESD)) ? 1UL : 0UL);
#else
  return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
 80016fe:	4904      	ldr	r1, [pc, #16]	; (8001710 <FLASH_IF_Write64+0x34>)
 8001700:	6909      	ldr	r1, [r1, #16]
 8001702:	f411 2f00 	tst.w	r1, #524288	; 0x80000
 8001706:	d1fa      	bne.n	80016fe <FLASH_IF_Write64+0x22>
 8001708:	e7ed      	b.n	80016e6 <FLASH_IF_Write64+0xa>
}
 800170a:	2000      	movs	r0, #0
 800170c:	bd70      	pop	{r4, r5, r6, pc}
 800170e:	bf00      	nop
 8001710:	58004000 	.word	0x58004000

08001714 <FLASH_IF_Write_Buffer>:
{
 8001714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001718:	b082      	sub	sp, #8
 800171a:	4606      	mov	r6, r0
 800171c:	460c      	mov	r4, r1
 800171e:	4690      	mov	r8, r2
  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 8001720:	2500      	movs	r5, #0
  int32_t status = FLASH_OK;
 8001722:	462f      	mov	r7, r5
  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 8001724:	e003      	b.n	800172e <FLASH_IF_Write_Buffer+0x1a>
    pDestination += sizeof(uint64_t);
 8001726:	3608      	adds	r6, #8
    pSrc += sizeof(uint64_t);
 8001728:	3408      	adds	r4, #8
    if (status != FLASH_OK)
 800172a:	b9af      	cbnz	r7, 8001758 <FLASH_IF_Write_Buffer+0x44>
  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 800172c:	3501      	adds	r5, #1
 800172e:	ebb5 0fd8 	cmp.w	r5, r8, lsr #3
 8001732:	d211      	bcs.n	8001758 <FLASH_IF_Write_Buffer+0x44>
    UTIL_MEM_cpy_8(&src_value, pSrc, sizeof(uint64_t));
 8001734:	2208      	movs	r2, #8
 8001736:	4621      	mov	r1, r4
 8001738:	4668      	mov	r0, sp
 800173a:	f013 fa71 	bl	8014c20 <UTIL_MEM_cpy_8>
    if (src_value != UINT64_MAX)
 800173e:	9a00      	ldr	r2, [sp, #0]
 8001740:	9b01      	ldr	r3, [sp, #4]
 8001742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001746:	bf08      	it	eq
 8001748:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 800174c:	d0eb      	beq.n	8001726 <FLASH_IF_Write_Buffer+0x12>
      status = FLASH_IF_Write64(pDestination, src_value);
 800174e:	4630      	mov	r0, r6
 8001750:	f7ff ffc4 	bl	80016dc <FLASH_IF_Write64>
 8001754:	4607      	mov	r7, r0
 8001756:	e7e6      	b.n	8001726 <FLASH_IF_Write_Buffer+0x12>
}
 8001758:	4638      	mov	r0, r7
 800175a:	b002      	add	sp, #8
 800175c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001760 <FLASH_IF_EraseByPages>:
{
 8001760:	b500      	push	{lr}
 8001762:	b085      	sub	sp, #20
  erase_str.TypeErase = FLASH_TYPEERASE_PAGES;
 8001764:	2302      	movs	r3, #2
 8001766:	9301      	str	r3, [sp, #4]
  erase_str.Page = page;
 8001768:	9002      	str	r0, [sp, #8]
  erase_str.NbPages = n;
 800176a:	9103      	str	r1, [sp, #12]
  if (interrupt)
 800176c:	b13a      	cbz	r2, 800177e <FLASH_IF_EraseByPages+0x1e>
    hal_status = HAL_FLASHEx_Erase_IT(&erase_str);
 800176e:	a801      	add	r0, sp, #4
 8001770:	f002 ff46 	bl	8004600 <HAL_FLASHEx_Erase_IT>
  return ((hal_status == HAL_OK) ? FLASH_OK : ((hal_status == HAL_BUSY) ? FLASH_BUSY : FLASH_ERASE_ERROR));
 8001774:	b140      	cbz	r0, 8001788 <FLASH_IF_EraseByPages+0x28>
 8001776:	2802      	cmp	r0, #2
 8001778:	d10a      	bne.n	8001790 <FLASH_IF_EraseByPages+0x30>
 800177a:	2001      	movs	r0, #1
 800177c:	e005      	b.n	800178a <FLASH_IF_EraseByPages+0x2a>
    hal_status = HAL_FLASHEx_Erase(&erase_str, &page_error);
 800177e:	4669      	mov	r1, sp
 8001780:	a801      	add	r0, sp, #4
 8001782:	f002 fefd 	bl	8004580 <HAL_FLASHEx_Erase>
 8001786:	e7f5      	b.n	8001774 <FLASH_IF_EraseByPages+0x14>
  return ((hal_status == HAL_OK) ? FLASH_OK : ((hal_status == HAL_BUSY) ? FLASH_BUSY : FLASH_ERASE_ERROR));
 8001788:	2000      	movs	r0, #0
}
 800178a:	b005      	add	sp, #20
 800178c:	f85d fb04 	ldr.w	pc, [sp], #4
  return ((hal_status == HAL_OK) ? FLASH_OK : ((hal_status == HAL_BUSY) ? FLASH_BUSY : FLASH_ERASE_ERROR));
 8001790:	f06f 0001 	mvn.w	r0, #1
 8001794:	e7f9      	b.n	800178a <FLASH_IF_EraseByPages+0x2a>
	...

08001798 <FLASH_IF_Write>:
{
 8001798:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800179c:	4693      	mov	fp, r2
 800179e:	4699      	mov	r9, r3
  uint32_t page_start_index = PAGE(address);
 80017a0:	f100 4578 	add.w	r5, r0, #4160749568	; 0xf8000000
 80017a4:	4b3e      	ldr	r3, [pc, #248]	; (80018a0 <FLASH_IF_Write+0x108>)
 80017a6:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	; 0x5e0
 80017aa:	4b3e      	ldr	r3, [pc, #248]	; (80018a4 <FLASH_IF_Write+0x10c>)
 80017ac:	ea03 2382 	and.w	r3, r3, r2, lsl #10
 80017b0:	fbb5 f2f3 	udiv	r2, r5, r3
 80017b4:	fb03 5512 	mls	r5, r3, r2, r5
  uint32_t page_end_index = PAGE(address + size - 1);
 80017b8:	eb00 0a0b 	add.w	sl, r0, fp
 80017bc:	f10a 4a78 	add.w	sl, sl, #4160749568	; 0xf8000000
 80017c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80017c4:	fbba f2f3 	udiv	r2, sl, r3
 80017c8:	fb03 aa12 	mls	sl, r3, r2, sl
  if ((data == NULL) || ((size % sizeof(uint64_t)) != 0) || ((address % sizeof(uint64_t)) != 0))
 80017cc:	2900      	cmp	r1, #0
 80017ce:	d052      	beq.n	8001876 <FLASH_IF_Write+0xde>
 80017d0:	4606      	mov	r6, r0
 80017d2:	0aed      	lsrs	r5, r5, #11
 80017d4:	ea4f 2ada 	mov.w	sl, sl, lsr #11
 80017d8:	4688      	mov	r8, r1
 80017da:	f01b 0f07 	tst.w	fp, #7
 80017de:	d14d      	bne.n	800187c <FLASH_IF_Write+0xe4>
 80017e0:	f010 0f07 	tst.w	r0, #7
 80017e4:	d14d      	bne.n	8001882 <FLASH_IF_Write+0xea>
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80017e6:	4b30      	ldr	r3, [pc, #192]	; (80018a8 <FLASH_IF_Write+0x110>)
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	db4c      	blt.n	8001888 <FLASH_IF_Write+0xf0>
  if (page_start_index != page_end_index)
 80017ee:	4555      	cmp	r5, sl
 80017f0:	d004      	beq.n	80017fc <FLASH_IF_Write+0x64>
    curr_size = FLASH_PAGE_SIZE - (address % FLASH_PAGE_SIZE);
 80017f2:	f3c0 040a 	ubfx	r4, r0, #0, #11
 80017f6:	f5c4 6400 	rsb	r4, r4, #2048	; 0x800
 80017fa:	e00d      	b.n	8001818 <FLASH_IF_Write+0x80>
  uint32_t curr_size = size;
 80017fc:	465c      	mov	r4, fp
 80017fe:	e00b      	b.n	8001818 <FLASH_IF_Write+0x80>
      if (FLASH_IF_Write_Buffer(curr_dest_addr, (uint8_t *)curr_src_addr, curr_size) != FLASH_OK)
 8001800:	4622      	mov	r2, r4
 8001802:	4641      	mov	r1, r8
 8001804:	4630      	mov	r0, r6
 8001806:	f7ff ff85 	bl	8001714 <FLASH_IF_Write_Buffer>
 800180a:	2800      	cmp	r0, #0
 800180c:	d145      	bne.n	800189a <FLASH_IF_Write+0x102>
    curr_dest_addr += curr_size;
 800180e:	4426      	add	r6, r4
    curr_src_addr += curr_size;
 8001810:	44a0      	add	r8, r4
    curr_size = size - curr_size;
 8001812:	ebab 0404 	sub.w	r4, fp, r4
  for (uint32_t idx = page_start_index; idx <= page_end_index; idx++)
 8001816:	3501      	adds	r5, #1
 8001818:	4555      	cmp	r5, sl
 800181a:	d829      	bhi.n	8001870 <FLASH_IF_Write+0xd8>
    if (FLASH_IF_IsEmpty((uint8_t *)curr_dest_addr, curr_size) != FLASH_EMPTY)
 800181c:	4621      	mov	r1, r4
 800181e:	4630      	mov	r0, r6
 8001820:	f7ff ff21 	bl	8001666 <FLASH_IF_IsEmpty>
 8001824:	2800      	cmp	r0, #0
 8001826:	d0eb      	beq.n	8001800 <FLASH_IF_Write+0x68>
      if (dataTempPage == NULL)
 8001828:	f1b9 0f00 	cmp.w	r9, #0
 800182c:	d02f      	beq.n	800188e <FLASH_IF_Write+0xf6>
      UTIL_MEM_cpy_8(dataTempPage, (uint8_t *)(idx * FLASH_PAGE_SIZE + FLASH_BASE), FLASH_PAGE_SIZE);
 800182e:	f505 3780 	add.w	r7, r5, #65536	; 0x10000
 8001832:	02ff      	lsls	r7, r7, #11
 8001834:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001838:	4639      	mov	r1, r7
 800183a:	4648      	mov	r0, r9
 800183c:	f013 f9f0 	bl	8014c20 <UTIL_MEM_cpy_8>
      UTIL_MEM_cpy_8(&dataTempPage[((uint32_t)curr_dest_addr) % FLASH_PAGE_SIZE], (uint8_t *)curr_src_addr, curr_size);
 8001840:	f3c6 000a 	ubfx	r0, r6, #0, #11
 8001844:	b2a2      	uxth	r2, r4
 8001846:	4641      	mov	r1, r8
 8001848:	4448      	add	r0, r9
 800184a:	f013 f9e9 	bl	8014c20 <UTIL_MEM_cpy_8>
      if (FLASH_IF_EraseByPages(idx, 1, 0) != FLASH_OK)
 800184e:	2200      	movs	r2, #0
 8001850:	2101      	movs	r1, #1
 8001852:	4628      	mov	r0, r5
 8001854:	f7ff ff84 	bl	8001760 <FLASH_IF_EraseByPages>
 8001858:	b9e0      	cbnz	r0, 8001894 <FLASH_IF_Write+0xfc>
        if (FLASH_IF_Write_Buffer(idx * FLASH_PAGE_SIZE + FLASH_BASE, dataTempPage, FLASH_PAGE_SIZE) != FLASH_OK)
 800185a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800185e:	4649      	mov	r1, r9
 8001860:	4638      	mov	r0, r7
 8001862:	f7ff ff57 	bl	8001714 <FLASH_IF_Write_Buffer>
 8001866:	2800      	cmp	r0, #0
 8001868:	d0d1      	beq.n	800180e <FLASH_IF_Write+0x76>
          status = FLASH_WRITE_ERROR;
 800186a:	f06f 0002 	mvn.w	r0, #2
 800186e:	e000      	b.n	8001872 <FLASH_IF_Write+0xda>
  int32_t status = FLASH_OK;
 8001870:	2000      	movs	r0, #0
}
 8001872:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return FLASH_PARAM_ERROR;
 8001876:	f06f 0004 	mvn.w	r0, #4
 800187a:	e7fa      	b.n	8001872 <FLASH_IF_Write+0xda>
 800187c:	f06f 0004 	mvn.w	r0, #4
 8001880:	e7f7      	b.n	8001872 <FLASH_IF_Write+0xda>
 8001882:	f06f 0004 	mvn.w	r0, #4
 8001886:	e7f4      	b.n	8001872 <FLASH_IF_Write+0xda>
    return FLASH_LOCK_ERROR;
 8001888:	f06f 0003 	mvn.w	r0, #3
 800188c:	e7f1      	b.n	8001872 <FLASH_IF_Write+0xda>
        return FLASH_PARAM_ERROR;
 800188e:	f06f 0004 	mvn.w	r0, #4
 8001892:	e7ee      	b.n	8001872 <FLASH_IF_Write+0xda>
        status = FLASH_ERASE_ERROR;
 8001894:	f06f 0001 	mvn.w	r0, #1
 8001898:	e7eb      	b.n	8001872 <FLASH_IF_Write+0xda>
        status = FLASH_WRITE_ERROR;
 800189a:	f06f 0002 	mvn.w	r0, #2
 800189e:	e7e8      	b.n	8001872 <FLASH_IF_Write+0xda>
 80018a0:	1fff7000 	.word	0x1fff7000
 80018a4:	03fffc00 	.word	0x03fffc00
 80018a8:	58004000 	.word	0x58004000

080018ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018b0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b2:	2400      	movs	r4, #0
 80018b4:	9403      	str	r4, [sp, #12]
 80018b6:	9404      	str	r4, [sp, #16]
 80018b8:	9405      	str	r4, [sp, #20]
 80018ba:	9406      	str	r4, [sp, #24]
 80018bc:	9407      	str	r4, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018c4:	f042 0201 	orr.w	r2, r2, #1
 80018c8:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018cc:	f002 0201 	and.w	r2, r2, #1
 80018d0:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80018d2:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018d6:	f042 0202 	orr.w	r2, r2, #2
 80018da:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018de:	f002 0202 	and.w	r2, r2, #2
 80018e2:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80018e4:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018e8:	f042 0204 	orr.w	r2, r2, #4
 80018ec:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f0:	f003 0304 	and.w	r3, r3, #4
 80018f4:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80018f6:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|PROB2_Pin|PROB1_Pin
 80018f8:	4e2e      	ldr	r6, [pc, #184]	; (80019b4 <MX_GPIO_Init+0x108>)
 80018fa:	4622      	mov	r2, r4
 80018fc:	f44f 413a 	mov.w	r1, #47616	; 0xba00
 8001900:	4630      	mov	r0, r6
 8001902:	f003 f801 	bl	8004908 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CONTROL_CONTACTOR_GPIO_Port, CONTROL_CONTACTOR_Pin, GPIO_PIN_RESET);
 8001906:	4622      	mov	r2, r4
 8001908:	2140      	movs	r1, #64	; 0x40
 800190a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800190e:	f002 fffb 	bl	8004908 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8001912:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 8001916:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	2501      	movs	r5, #1
 800191a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800191e:	2302      	movs	r3, #2
 8001920:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001922:	a903      	add	r1, sp, #12
 8001924:	4630      	mov	r0, r6
 8001926:	f002 fe9f 	bl	8004668 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 800192a:	f04f 0803 	mov.w	r8, #3
 800192e:	f8cd 800c 	str.w	r8, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001932:	f44f 1704 	mov.w	r7, #2162688	; 0x210000
 8001936:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001938:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193a:	a903      	add	r1, sp, #12
 800193c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001940:	f002 fe92 	bl	8004668 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PROB2_Pin|PROB1_Pin;
 8001944:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001948:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194e:	f8cd 8018 	str.w	r8, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001952:	a903      	add	r1, sp, #12
 8001954:	4630      	mov	r0, r6
 8001956:	f002 fe87 	bl	8004668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CONTROL_CONTACTOR_Pin;
 800195a:	2640      	movs	r6, #64	; 0x40
 800195c:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001960:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001962:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(CONTROL_CONTACTOR_GPIO_Port, &GPIO_InitStruct);
 8001964:	a903      	add	r1, sp, #12
 8001966:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800196a:	f002 fe7d 	bl	8004668 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 800196e:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001970:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001972:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 8001974:	a903      	add	r1, sp, #12
 8001976:	4810      	ldr	r0, [pc, #64]	; (80019b8 <MX_GPIO_Init+0x10c>)
 8001978:	f002 fe76 	bl	8004668 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800197c:	4622      	mov	r2, r4
 800197e:	2105      	movs	r1, #5
 8001980:	2006      	movs	r0, #6
 8001982:	f002 fa11 	bl	8003da8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001986:	2006      	movs	r0, #6
 8001988:	f002 fa46 	bl	8003e18 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800198c:	4622      	mov	r2, r4
 800198e:	2105      	movs	r1, #5
 8001990:	2007      	movs	r0, #7
 8001992:	f002 fa09 	bl	8003da8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001996:	2007      	movs	r0, #7
 8001998:	f002 fa3e 	bl	8003e18 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800199c:	4622      	mov	r2, r4
 800199e:	2105      	movs	r1, #5
 80019a0:	2016      	movs	r0, #22
 80019a2:	f002 fa01 	bl	8003da8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80019a6:	2016      	movs	r0, #22
 80019a8:	f002 fa36 	bl	8003e18 <HAL_NVIC_EnableIRQ>

}
 80019ac:	b008      	add	sp, #32
 80019ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80019b2:	bf00      	nop
 80019b4:	48000400 	.word	0x48000400
 80019b8:	48000800 	.word	0x48000800

080019bc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80019bc:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019be:	4813      	ldr	r0, [pc, #76]	; (8001a0c <MX_I2C1_Init+0x50>)
 80019c0:	4b13      	ldr	r3, [pc, #76]	; (8001a10 <MX_I2C1_Init+0x54>)
 80019c2:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x0000090F;
 80019c4:	f640 130f 	movw	r3, #2319	; 0x90f
 80019c8:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019ce:	2201      	movs	r2, #1
 80019d0:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019d2:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019d4:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019d6:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d8:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019da:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019dc:	f003 f8f4 	bl	8004bc8 <HAL_I2C_Init>
 80019e0:	b950      	cbnz	r0, 80019f8 <MX_I2C1_Init+0x3c>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019e2:	2100      	movs	r1, #0
 80019e4:	4809      	ldr	r0, [pc, #36]	; (8001a0c <MX_I2C1_Init+0x50>)
 80019e6:	f003 fa0b 	bl	8004e00 <HAL_I2CEx_ConfigAnalogFilter>
 80019ea:	b940      	cbnz	r0, 80019fe <MX_I2C1_Init+0x42>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80019ec:	2100      	movs	r1, #0
 80019ee:	4807      	ldr	r0, [pc, #28]	; (8001a0c <MX_I2C1_Init+0x50>)
 80019f0:	f003 fa34 	bl	8004e5c <HAL_I2CEx_ConfigDigitalFilter>
 80019f4:	b930      	cbnz	r0, 8001a04 <MX_I2C1_Init+0x48>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019f6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80019f8:	f000 f888 	bl	8001b0c <Error_Handler>
 80019fc:	e7f1      	b.n	80019e2 <MX_I2C1_Init+0x26>
    Error_Handler();
 80019fe:	f000 f885 	bl	8001b0c <Error_Handler>
 8001a02:	e7f3      	b.n	80019ec <MX_I2C1_Init+0x30>
    Error_Handler();
 8001a04:	f000 f882 	bl	8001b0c <Error_Handler>
}
 8001a08:	e7f5      	b.n	80019f6 <MX_I2C1_Init+0x3a>
 8001a0a:	bf00      	nop
 8001a0c:	200001c0 	.word	0x200001c0
 8001a10:	40005400 	.word	0x40005400

08001a14 <HAL_I2C_MspInit>:
  /* USER CODE END I2C2_Init 2 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a14:	b510      	push	{r4, lr}
 8001a16:	b098      	sub	sp, #96	; 0x60
 8001a18:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	9113      	str	r1, [sp, #76]	; 0x4c
 8001a1e:	9114      	str	r1, [sp, #80]	; 0x50
 8001a20:	9115      	str	r1, [sp, #84]	; 0x54
 8001a22:	9116      	str	r1, [sp, #88]	; 0x58
 8001a24:	9117      	str	r1, [sp, #92]	; 0x5c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a26:	2238      	movs	r2, #56	; 0x38
 8001a28:	a805      	add	r0, sp, #20
 8001a2a:	f013 fced 	bl	8015408 <memset>
  if(i2cHandle->Instance==I2C1)
 8001a2e:	6823      	ldr	r3, [r4, #0]
 8001a30:	4a33      	ldr	r2, [pc, #204]	; (8001b00 <HAL_I2C_MspInit+0xec>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d004      	beq.n	8001a40 <HAL_I2C_MspInit+0x2c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(i2cHandle->Instance==I2C2)
 8001a36:	4a33      	ldr	r2, [pc, #204]	; (8001b04 <HAL_I2C_MspInit+0xf0>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d031      	beq.n	8001aa0 <HAL_I2C_MspInit+0x8c>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001a3c:	b018      	add	sp, #96	; 0x60
 8001a3e:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001a40:	2340      	movs	r3, #64	; 0x40
 8001a42:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001a44:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001a48:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a4a:	a805      	add	r0, sp, #20
 8001a4c:	f004 f85c 	bl	8005b08 <HAL_RCCEx_PeriphCLKConfig>
 8001a50:	bb18      	cbnz	r0, 8001a9a <HAL_I2C_MspInit+0x86>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a52:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 8001a56:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001a58:	f043 0302 	orr.w	r3, r3, #2
 8001a5c:	64e3      	str	r3, [r4, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a5e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8001a66:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001a68:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001a6c:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a6e:	2312      	movs	r3, #18
 8001a70:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a72:	2301      	movs	r3, #1
 8001a74:	9315      	str	r3, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a76:	2302      	movs	r3, #2
 8001a78:	9316      	str	r3, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a7a:	2304      	movs	r3, #4
 8001a7c:	9317      	str	r3, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7e:	a913      	add	r1, sp, #76	; 0x4c
 8001a80:	4821      	ldr	r0, [pc, #132]	; (8001b08 <HAL_I2C_MspInit+0xf4>)
 8001a82:	f002 fdf1 	bl	8004668 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001a86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001a88:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a8c:	65a3      	str	r3, [r4, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001a90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a94:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001a96:	9b01      	ldr	r3, [sp, #4]
}
 8001a98:	e7d0      	b.n	8001a3c <HAL_I2C_MspInit+0x28>
      Error_Handler();
 8001a9a:	f000 f837 	bl	8001b0c <Error_Handler>
 8001a9e:	e7d8      	b.n	8001a52 <HAL_I2C_MspInit+0x3e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001aa0:	2380      	movs	r3, #128	; 0x80
 8001aa2:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001aa4:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001aa8:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aaa:	a805      	add	r0, sp, #20
 8001aac:	f004 f82c 	bl	8005b08 <HAL_RCCEx_PeriphCLKConfig>
 8001ab0:	bb18      	cbnz	r0, 8001afa <HAL_I2C_MspInit+0xe6>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ab2:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 8001ab6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	64e3      	str	r3, [r4, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001abe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 8001ac6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_15;
 8001ac8:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8001acc:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ace:	2312      	movs	r3, #18
 8001ad0:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	9315      	str	r3, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	9316      	str	r3, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ad8:	2304      	movs	r3, #4
 8001ada:	9317      	str	r3, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001adc:	a913      	add	r1, sp, #76	; 0x4c
 8001ade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae2:	f002 fdc1 	bl	8004668 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ae6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ae8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001aec:	65a3      	str	r3, [r4, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001aee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001af0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001af4:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8001af6:	9b03      	ldr	r3, [sp, #12]
}
 8001af8:	e7a0      	b.n	8001a3c <HAL_I2C_MspInit+0x28>
      Error_Handler();
 8001afa:	f000 f807 	bl	8001b0c <Error_Handler>
 8001afe:	e7d8      	b.n	8001ab2 <HAL_I2C_MspInit+0x9e>
 8001b00:	40005400 	.word	0x40005400
 8001b04:	40005800 	.word	0x40005800
 8001b08:	48000400 	.word	0x48000400

08001b0c <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b0c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b0e:	e7fe      	b.n	8001b0e <Error_Handler+0x2>

08001b10 <SystemClock_Config>:
{
 8001b10:	b510      	push	{r4, lr}
 8001b12:	b09a      	sub	sp, #104	; 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b14:	2248      	movs	r2, #72	; 0x48
 8001b16:	2100      	movs	r1, #0
 8001b18:	a808      	add	r0, sp, #32
 8001b1a:	f013 fc75 	bl	8015408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b1e:	2400      	movs	r4, #0
 8001b20:	9401      	str	r4, [sp, #4]
 8001b22:	9402      	str	r4, [sp, #8]
 8001b24:	9403      	str	r4, [sp, #12]
 8001b26:	9404      	str	r4, [sp, #16]
 8001b28:	9405      	str	r4, [sp, #20]
 8001b2a:	9406      	str	r4, [sp, #24]
 8001b2c:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 8001b2e:	f003 f9c1 	bl	8004eb4 <HAL_PWR_EnableBkUpAccess>
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001b32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b36:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001b3a:	f023 0318 	bic.w	r3, r3, #24
 8001b3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b46:	6813      	ldr	r3, [r2, #0]
 8001b48:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	6813      	ldr	r3, [r2, #0]
 8001b54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b58:	9300      	str	r3, [sp, #0]
 8001b5a:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001b5c:	2324      	movs	r3, #36	; 0x24
 8001b5e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b60:	2381      	movs	r3, #129	; 0x81
 8001b62:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b64:	2301      	movs	r3, #1
 8001b66:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001b68:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001b6a:	23b0      	movs	r3, #176	; 0xb0
 8001b6c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b6e:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b70:	a808      	add	r0, sp, #32
 8001b72:	f003 fb39 	bl	80051e8 <HAL_RCC_OscConfig>
 8001b76:	b988      	cbnz	r0, 8001b9c <SystemClock_Config+0x8c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001b78:	234f      	movs	r3, #79	; 0x4f
 8001b7a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001b80:	2280      	movs	r2, #128	; 0x80
 8001b82:	9203      	str	r2, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001b84:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001b88:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001b8a:	9205      	str	r2, [sp, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001b8c:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b8e:	2102      	movs	r1, #2
 8001b90:	a801      	add	r0, sp, #4
 8001b92:	f003 fe65 	bl	8005860 <HAL_RCC_ClockConfig>
 8001b96:	b918      	cbnz	r0, 8001ba0 <SystemClock_Config+0x90>
}
 8001b98:	b01a      	add	sp, #104	; 0x68
 8001b9a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001b9c:	f7ff ffb6 	bl	8001b0c <Error_Handler>
    Error_Handler();
 8001ba0:	f7ff ffb4 	bl	8001b0c <Error_Handler>

08001ba4 <main>:
{
 8001ba4:	b508      	push	{r3, lr}
  HAL_Init();
 8001ba6:	f001 fbbb 	bl	8003320 <HAL_Init>
  SystemClock_Config();
 8001baa:	f7ff ffb1 	bl	8001b10 <SystemClock_Config>
  MX_GPIO_Init();
 8001bae:	f7ff fe7d 	bl	80018ac <MX_GPIO_Init>
  MX_I2C1_Init();
 8001bb2:	f7ff ff03 	bl	80019bc <MX_I2C1_Init>
  MX_TIM1_Init();
 8001bb6:	f000 fabd 	bl	8002134 <MX_TIM1_Init>
  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) //Aquí inicio el PWM para el CP.
 8001bba:	2104      	movs	r1, #4
 8001bbc:	4806      	ldr	r0, [pc, #24]	; (8001bd8 <main+0x34>)
 8001bbe:	f005 f9e3 	bl	8006f88 <HAL_TIM_PWM_Start>
 8001bc2:	b108      	cbz	r0, 8001bc8 <main+0x24>
     Error_Handler();
 8001bc4:	f7ff ffa2 	bl	8001b0c <Error_Handler>
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001bc8:	f006 fc7c 	bl	80084c4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001bcc:	f7ff fc46 	bl	800145c <MX_FREERTOS_Init>
  osKernelStart();
 8001bd0:	f006 fc96 	bl	8008500 <osKernelStart>
  while (1)
 8001bd4:	e7fe      	b.n	8001bd4 <main+0x30>
 8001bd6:	bf00      	nop
 8001bd8:	20000254 	.word	0x20000254

08001bdc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001bdc:	b500      	push	{lr}
 8001bde:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001be0:	222c      	movs	r2, #44	; 0x2c
 8001be2:	2100      	movs	r1, #0
 8001be4:	a801      	add	r0, sp, #4
 8001be6:	f013 fc0f 	bl	8015408 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001bea:	4819      	ldr	r0, [pc, #100]	; (8001c50 <MX_RTC_Init+0x74>)
 8001bec:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <MX_RTC_Init+0x78>)
 8001bee:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001bf0:	231f      	movs	r3, #31
 8001bf2:	6083      	str	r3, [r0, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001bf8:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001bfa:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001bfc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c00:	61c2      	str	r2, [r0, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001c02:	6203      	str	r3, [r0, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001c04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c08:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001c0a:	f004 f98f 	bl	8005f2c <HAL_RTC_Init>
 8001c0e:	b9a8      	cbnz	r0, 8001c3c <MX_RTC_Init+0x60>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001c10:	480f      	ldr	r0, [pc, #60]	; (8001c50 <MX_RTC_Init+0x74>)
 8001c12:	f004 fac5 	bl	80061a0 <HAL_RTCEx_SetSSRU_IT>
 8001c16:	b9a0      	cbnz	r0, 8001c42 <MX_RTC_Init+0x66>
    Error_Handler();
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001c18:	2200      	movs	r2, #0
 8001c1a:	9208      	str	r2, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001c1c:	9202      	str	r2, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001c1e:	9206      	str	r2, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001c20:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001c24:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001c26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c2a:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001c2c:	a901      	add	r1, sp, #4
 8001c2e:	4808      	ldr	r0, [pc, #32]	; (8001c50 <MX_RTC_Init+0x74>)
 8001c30:	f004 f9da 	bl	8005fe8 <HAL_RTC_SetAlarm_IT>
 8001c34:	b940      	cbnz	r0, 8001c48 <MX_RTC_Init+0x6c>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001c36:	b00d      	add	sp, #52	; 0x34
 8001c38:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001c3c:	f7ff ff66 	bl	8001b0c <Error_Handler>
 8001c40:	e7e6      	b.n	8001c10 <MX_RTC_Init+0x34>
    Error_Handler();
 8001c42:	f7ff ff63 	bl	8001b0c <Error_Handler>
 8001c46:	e7e7      	b.n	8001c18 <MX_RTC_Init+0x3c>
    Error_Handler();
 8001c48:	f7ff ff60 	bl	8001b0c <Error_Handler>
}
 8001c4c:	e7f3      	b.n	8001c36 <MX_RTC_Init+0x5a>
 8001c4e:	bf00      	nop
 8001c50:	2000020c 	.word	0x2000020c
 8001c54:	40002800 	.word	0x40002800

08001c58 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001c58:	b510      	push	{r4, lr}
 8001c5a:	b090      	sub	sp, #64	; 0x40
 8001c5c:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c5e:	2238      	movs	r2, #56	; 0x38
 8001c60:	2100      	movs	r1, #0
 8001c62:	a802      	add	r0, sp, #8
 8001c64:	f013 fbd0 	bl	8015408 <memset>
  if(rtcHandle->Instance==RTC)
 8001c68:	6822      	ldr	r2, [r4, #0]
 8001c6a:	4b1a      	ldr	r3, [pc, #104]	; (8001cd4 <HAL_RTC_MspInit+0x7c>)
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d001      	beq.n	8001c74 <HAL_RTC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001c70:	b010      	add	sp, #64	; 0x40
 8001c72:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c78:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001c7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c7e:	930f      	str	r3, [sp, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c80:	a802      	add	r0, sp, #8
 8001c82:	f003 ff41 	bl	8005b08 <HAL_RCCEx_PeriphCLKConfig>
 8001c86:	bb08      	cbnz	r0, 8001ccc <HAL_RTC_MspInit+0x74>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001c88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c8c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001c90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c94:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001c98:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c9e:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ca6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001ca8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 5, 0);
 8001caa:	2200      	movs	r2, #0
 8001cac:	2105      	movs	r1, #5
 8001cae:	2002      	movs	r0, #2
 8001cb0:	f002 f87a 	bl	8003da8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001cb4:	2002      	movs	r0, #2
 8001cb6:	f002 f8af 	bl	8003e18 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	2105      	movs	r1, #5
 8001cbe:	202a      	movs	r0, #42	; 0x2a
 8001cc0:	f002 f872 	bl	8003da8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001cc4:	202a      	movs	r0, #42	; 0x2a
 8001cc6:	f002 f8a7 	bl	8003e18 <HAL_NVIC_EnableIRQ>
}
 8001cca:	e7d1      	b.n	8001c70 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 8001ccc:	f7ff ff1e 	bl	8001b0c <Error_Handler>
 8001cd0:	e7da      	b.n	8001c88 <HAL_RTC_MspInit+0x30>
 8001cd2:	bf00      	nop
 8001cd4:	40002800 	.word	0x40002800

08001cd8 <PWR_EnterOffMode>:
void PWR_EnterOffMode(void)
{
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001cd8:	4770      	bx	lr

08001cda <PWR_ExitOffMode>:
void PWR_ExitOffMode(void)
{
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001cda:	4770      	bx	lr

08001cdc <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001cdc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001cde:	f001 fb35 	bl	800334c <HAL_SuspendTick>
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001ce2:	2001      	movs	r0, #1
 8001ce4:	4b02      	ldr	r3, [pc, #8]	; (8001cf0 <PWR_EnterStopMode+0x14>)
 8001ce6:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  LL_PWR_ClearFlag_C1STOP_C1STB();

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001cea:	f003 f947 	bl	8004f7c <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001cee:	bd08      	pop	{r3, pc}
 8001cf0:	58000400 	.word	0x58000400

08001cf4 <PWR_ExitSleepMode>:

  /* USER CODE END EnterSleepMode_3 */
}

void PWR_ExitSleepMode(void)
{
 8001cf4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8001cf6:	f001 fb30 	bl	800335a <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001cfa:	bd08      	pop	{r3, pc}

08001cfc <PWR_ExitStopMode>:
{
 8001cfc:	b508      	push	{r3, lr}
  HAL_ResumeTick();
 8001cfe:	f001 fb2c 	bl	800335a <HAL_ResumeTick>
  vcom_Resume();
 8001d02:	f000 fcdf 	bl	80026c4 <vcom_Resume>
}
 8001d06:	bd08      	pop	{r3, pc}

08001d08 <PWR_EnterSleepMode>:
{
 8001d08:	b508      	push	{r3, lr}
  HAL_SuspendTick();
 8001d0a:	f001 fb1f 	bl	800334c <HAL_SuspendTick>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001d0e:	2101      	movs	r1, #1
 8001d10:	2000      	movs	r0, #0
 8001d12:	f003 f8d7 	bl	8004ec4 <HAL_PWR_EnterSLEEPMode>
}
 8001d16:	bd08      	pop	{r3, pc}

08001d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d18:	b508      	push	{r3, lr}

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	210f      	movs	r1, #15
 8001d1e:	f06f 0001 	mvn.w	r0, #1
 8001d22:	f002 f841 	bl	8003da8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d26:	bd08      	pop	{r3, pc}

08001d28 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d28:	e7fe      	b.n	8001d28 <NMI_Handler>

08001d2a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d2a:	e7fe      	b.n	8001d2a <HardFault_Handler>

08001d2c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d2c:	e7fe      	b.n	8001d2c <MemManage_Handler>

08001d2e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d2e:	e7fe      	b.n	8001d2e <BusFault_Handler>

08001d30 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d30:	e7fe      	b.n	8001d30 <UsageFault_Handler>

08001d32 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d32:	4770      	bx	lr

08001d34 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001d34:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001d36:	4802      	ldr	r0, [pc, #8]	; (8001d40 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0xc>)
 8001d38:	f004 fa5e 	bl	80061f8 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001d3c:	bd08      	pop	{r3, pc}
 8001d3e:	bf00      	nop
 8001d40:	2000020c 	.word	0x2000020c

08001d44 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8001d46:	2001      	movs	r0, #1
 8001d48:	f002 fdec 	bl	8004924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d4c:	bd08      	pop	{r3, pc}

08001d4e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001d4e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT2_Pin);
 8001d50:	2002      	movs	r0, #2
 8001d52:	f002 fde7 	bl	8004924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001d56:	bd08      	pop	{r3, pc}

08001d58 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001d58:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001d5a:	4802      	ldr	r0, [pc, #8]	; (8001d64 <DMA1_Channel5_IRQHandler+0xc>)
 8001d5c:	f002 fa7a 	bl	8004254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001d60:	bd08      	pop	{r3, pc}
 8001d62:	bf00      	nop
 8001d64:	200002a8 	.word	0x200002a8

08001d68 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [9:5] Interrupt.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT3_Pin);
 8001d6a:	2040      	movs	r0, #64	; 0x40
 8001d6c:	f002 fdda 	bl	8004924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d70:	bd08      	pop	{r3, pc}
	...

08001d74 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001d74:	b508      	push	{r3, lr}
    //HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
   // HAL_Delay(1000);
	//}

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d76:	4802      	ldr	r0, [pc, #8]	; (8001d80 <TIM1_UP_IRQHandler+0xc>)
 8001d78:	f004 fee9 	bl	8006b4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001d7c:	bd08      	pop	{r3, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000254 	.word	0x20000254

08001d84 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d86:	4802      	ldr	r0, [pc, #8]	; (8001d90 <USART2_IRQHandler+0xc>)
 8001d88:	f005 fb30 	bl	80073ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d8c:	bd08      	pop	{r3, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000308 	.word	0x20000308

08001d94 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001d94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001d96:	4802      	ldr	r0, [pc, #8]	; (8001da0 <RTC_Alarm_IRQHandler+0xc>)
 8001d98:	f004 f840 	bl	8005e1c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001d9c:	bd08      	pop	{r3, pc}
 8001d9e:	bf00      	nop
 8001da0:	2000020c 	.word	0x2000020c

08001da4 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001da4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001da6:	4802      	ldr	r0, [pc, #8]	; (8001db0 <SUBGHZ_Radio_IRQHandler+0xc>)
 8001da8:	f004 fcd0 	bl	800674c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001dac:	bd08      	pop	{r3, pc}
 8001dae:	bf00      	nop
 8001db0:	20000244 	.word	0x20000244

08001db4 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001db4:	b508      	push	{r3, lr}
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001db6:	4805      	ldr	r0, [pc, #20]	; (8001dcc <MX_SUBGHZ_Init+0x18>)
 8001db8:	2308      	movs	r3, #8
 8001dba:	6003      	str	r3, [r0, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001dbc:	f004 fa52 	bl	8006264 <HAL_SUBGHZ_Init>
 8001dc0:	b900      	cbnz	r0, 8001dc4 <MX_SUBGHZ_Init+0x10>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001dc2:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001dc4:	f7ff fea2 	bl	8001b0c <Error_Handler>
}
 8001dc8:	e7fb      	b.n	8001dc2 <MX_SUBGHZ_Init+0xe>
 8001dca:	bf00      	nop
 8001dcc:	20000244 	.word	0x20000244

08001dd0 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001dd0:	b500      	push	{lr}
 8001dd2:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001dd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001dda:	f042 0201 	orr.w	r2, r2, #1
 8001dde:	665a      	str	r2, [r3, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001de0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001de8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 5, 0);
 8001dea:	2200      	movs	r2, #0
 8001dec:	2105      	movs	r1, #5
 8001dee:	2032      	movs	r0, #50	; 0x32
 8001df0:	f001 ffda 	bl	8003da8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001df4:	2032      	movs	r0, #50	; 0x32
 8001df6:	f002 f80f 	bl	8003e18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001dfa:	b003      	add	sp, #12
 8001dfc:	f85d fb04 	ldr.w	pc, [sp], #4

08001e00 <tiny_snprintf_like>:

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001e00:	b40c      	push	{r2, r3}
 8001e02:	b500      	push	{lr}
 8001e04:	b083      	sub	sp, #12
 8001e06:	ab04      	add	r3, sp, #16
 8001e08:	f853 2b04 	ldr.w	r2, [r3], #4
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001e0c:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001e0e:	f013 fa05 	bl	801521c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001e12:	b003      	add	sp, #12
 8001e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8001e18:	b002      	add	sp, #8
 8001e1a:	4770      	bx	lr

08001e1c <TimestampNow>:
{
 8001e1c:	b530      	push	{r4, r5, lr}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	4604      	mov	r4, r0
 8001e22:	460d      	mov	r5, r1
  SysTime_t curtime = SysTimeGet();
 8001e24:	a802      	add	r0, sp, #8
 8001e26:	f012 ff6f 	bl	8014d08 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001e2a:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	9b02      	ldr	r3, [sp, #8]
 8001e32:	4a05      	ldr	r2, [pc, #20]	; (8001e48 <TimestampNow+0x2c>)
 8001e34:	2110      	movs	r1, #16
 8001e36:	4620      	mov	r0, r4
 8001e38:	f7ff ffe2 	bl	8001e00 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	f7fe f99f 	bl	8000180 <strlen>
 8001e42:	8028      	strh	r0, [r5, #0]
}
 8001e44:	b005      	add	sp, #20
 8001e46:	bd30      	pop	{r4, r5, pc}
 8001e48:	080156d4 	.word	0x080156d4

08001e4c <SystemApp_Init>:
{
 8001e4c:	b510      	push	{r4, lr}
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001e4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e52:	6893      	ldr	r3, [r2, #8]
 8001e54:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001e58:	6093      	str	r3, [r2, #8]
  UTIL_TIMER_Init();
 8001e5a:	f012 ffd9 	bl	8014e10 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001e5e:	2401      	movs	r4, #1
 8001e60:	4b0d      	ldr	r3, [pc, #52]	; (8001e98 <SystemApp_Init+0x4c>)
 8001e62:	701c      	strb	r4, [r3, #0]
  DBG_Init();
 8001e64:	f000 f8b8 	bl	8001fd8 <DBG_Init>
  UTIL_ADV_TRACE_Init();
 8001e68:	f012 fd50 	bl	801490c <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001e6c:	480b      	ldr	r0, [pc, #44]	; (8001e9c <SystemApp_Init+0x50>)
 8001e6e:	f012 fd67 	bl	8014940 <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <SystemApp_Init+0x54>)
 8001e74:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001e78:	611a      	str	r2, [r3, #16]
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001e7a:	2002      	movs	r0, #2
 8001e7c:	f012 fd66 	bl	801494c <UTIL_ADV_TRACE_SetVerboseLevel>
  SYS_InitMeasurement();
 8001e80:	f7ff f9e4 	bl	800124c <SYS_InitMeasurement>
  EnvSensors_Init();
 8001e84:	f000 f908 	bl	8002098 <EnvSensors_Init>
  UTIL_LPM_Init();
 8001e88:	f012 fe70 	bl	8014b6c <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001e8c:	4621      	mov	r1, r4
 8001e8e:	4620      	mov	r0, r4
 8001e90:	f012 fe8c 	bl	8014bac <UTIL_LPM_SetOffMode>
}
 8001e94:	bd10      	pop	{r4, pc}
 8001e96:	bf00      	nop
 8001e98:	20000250 	.word	0x20000250
 8001e9c:	08001e1d 	.word	0x08001e1d
 8001ea0:	58004000 	.word	0x58004000

08001ea4 <GetBatteryLevel>:
{
 8001ea4:	b508      	push	{r3, lr}
  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001ea6:	f7ff f9d9 	bl	800125c <SYS_GetBatteryLevel>
  if (batteryLevelmV > VDD_BAT)
 8001eaa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001eae:	4298      	cmp	r0, r3
 8001eb0:	d80d      	bhi.n	8001ece <GetBatteryLevel+0x2a>
  else if (batteryLevelmV < VDD_MIN)
 8001eb2:	f5b0 6fe1 	cmp.w	r0, #1800	; 0x708
 8001eb6:	d30c      	bcc.n	8001ed2 <GetBatteryLevel+0x2e>
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001eb8:	f5a0 60e1 	sub.w	r0, r0, #1800	; 0x708
 8001ebc:	ebc0 10c0 	rsb	r0, r0, r0, lsl #7
 8001ec0:	0040      	lsls	r0, r0, #1
 8001ec2:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <GetBatteryLevel+0x34>)
 8001ec4:	fba3 3000 	umull	r3, r0, r3, r0
 8001ec8:	f3c0 10c7 	ubfx	r0, r0, #7, #8
 8001ecc:	e000      	b.n	8001ed0 <GetBatteryLevel+0x2c>
    batteryLevel = LORAWAN_MAX_BAT;
 8001ece:	20fe      	movs	r0, #254	; 0xfe
}
 8001ed0:	bd08      	pop	{r3, pc}
    batteryLevel = 0;
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	e7fc      	b.n	8001ed0 <GetBatteryLevel+0x2c>
 8001ed6:	bf00      	nop
 8001ed8:	1b4e81b5 	.word	0x1b4e81b5

08001edc <GetTemperatureLevel>:
{
 8001edc:	b500      	push	{lr}
 8001ede:	b087      	sub	sp, #28
  EnvSensors_Read(&sensor_data);
 8001ee0:	4668      	mov	r0, sp
 8001ee2:	f000 f8bd 	bl	8002060 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8001ee6:	9801      	ldr	r0, [sp, #4]
 8001ee8:	f7fe feca 	bl	8000c80 <__aeabi_f2iz>
}
 8001eec:	b200      	sxth	r0, r0
 8001eee:	b007      	add	sp, #28
 8001ef0:	f85d fb04 	ldr.w	pc, [sp], #4

08001ef4 <GetUniqueId>:
{
 8001ef4:	b538      	push	{r3, r4, r5, lr}
 8001ef6:	4604      	mov	r4, r0
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001ef8:	4b18      	ldr	r3, [pc, #96]	; (8001f5c <GetUniqueId+0x68>)
 8001efa:	f8d3 3580 	ldr.w	r3, [r3, #1408]	; 0x580
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f02:	d013      	beq.n	8001f2c <GetUniqueId+0x38>
    id[7] = val & 0xFF;
 8001f04:	71c3      	strb	r3, [r0, #7]
    id[6] = (val >> 8) & 0xFF;
 8001f06:	0a1a      	lsrs	r2, r3, #8
 8001f08:	7182      	strb	r2, [r0, #6]
    id[5] = (val >> 16) & 0xFF;
 8001f0a:	0c1a      	lsrs	r2, r3, #16
 8001f0c:	7142      	strb	r2, [r0, #5]
    id[4] = (val >> 24) & 0xFF;
 8001f0e:	0e1b      	lsrs	r3, r3, #24
 8001f10:	7103      	strb	r3, [r0, #4]
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001f12:	4b12      	ldr	r3, [pc, #72]	; (8001f5c <GetUniqueId+0x68>)
 8001f14:	f8d3 2584 	ldr.w	r2, [r3, #1412]	; 0x584
    id[3] = val & 0xFF;
 8001f18:	70c2      	strb	r2, [r0, #3]
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001f1a:	f8d3 3584 	ldr.w	r3, [r3, #1412]	; 0x584
 8001f1e:	0a1a      	lsrs	r2, r3, #8
    id[2] = val & 0xFF;
 8001f20:	7082      	strb	r2, [r0, #2]
    id[1] = (val >> 8) & 0xFF;
 8001f22:	0c1a      	lsrs	r2, r3, #16
 8001f24:	7042      	strb	r2, [r0, #1]
    id[0] = (val >> 16) & 0xFF;
 8001f26:	0e1b      	lsrs	r3, r3, #24
 8001f28:	7003      	strb	r3, [r0, #0]
}
 8001f2a:	bd38      	pop	{r3, r4, r5, pc}
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001f2c:	f001 fa1c 	bl	8003368 <HAL_GetUIDw0>
 8001f30:	4605      	mov	r5, r0
 8001f32:	f001 fa25 	bl	8003380 <HAL_GetUIDw2>
 8001f36:	4405      	add	r5, r0
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001f38:	f001 fa1c 	bl	8003374 <HAL_GetUIDw1>
    id[7] = (ID_1_3_val) >> 24;
 8001f3c:	0e2b      	lsrs	r3, r5, #24
 8001f3e:	71e3      	strb	r3, [r4, #7]
    id[6] = (ID_1_3_val) >> 16;
 8001f40:	0c2b      	lsrs	r3, r5, #16
 8001f42:	71a3      	strb	r3, [r4, #6]
    id[5] = (ID_1_3_val) >> 8;
 8001f44:	0a2b      	lsrs	r3, r5, #8
 8001f46:	7163      	strb	r3, [r4, #5]
    id[4] = (ID_1_3_val);
 8001f48:	7125      	strb	r5, [r4, #4]
    id[3] = (ID_2_val) >> 24;
 8001f4a:	0e03      	lsrs	r3, r0, #24
 8001f4c:	70e3      	strb	r3, [r4, #3]
    id[2] = (ID_2_val) >> 16;
 8001f4e:	0c03      	lsrs	r3, r0, #16
 8001f50:	70a3      	strb	r3, [r4, #2]
    id[1] = (ID_2_val) >> 8;
 8001f52:	0a03      	lsrs	r3, r0, #8
 8001f54:	7063      	strb	r3, [r4, #1]
    id[0] = (ID_2_val);
 8001f56:	7020      	strb	r0, [r4, #0]
 8001f58:	e7e7      	b.n	8001f2a <GetUniqueId+0x36>
 8001f5a:	bf00      	nop
 8001f5c:	1fff7000 	.word	0x1fff7000

08001f60 <GetLectura_CP>:
  {
 8001f60:	b508      	push	{r3, lr}
	  voltaje_CP = (uint16_t) SYS_Lectura_CP();
 8001f62:	f7ff f9f5 	bl	8001350 <SYS_Lectura_CP>
  }
 8001f66:	bd08      	pop	{r3, pc}

08001f68 <GetDevAddr>:
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001f68:	4b08      	ldr	r3, [pc, #32]	; (8001f8c <GetDevAddr+0x24>)
 8001f6a:	f8d3 0580 	ldr.w	r0, [r3, #1408]	; 0x580
  if (val == 0xFFFFFFFF)
 8001f6e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001f72:	d000      	beq.n	8001f76 <GetDevAddr+0xe>
}
 8001f74:	4770      	bx	lr
{
 8001f76:	b510      	push	{r4, lr}
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001f78:	f001 f9f6 	bl	8003368 <HAL_GetUIDw0>
 8001f7c:	4604      	mov	r4, r0
 8001f7e:	f001 f9f9 	bl	8003374 <HAL_GetUIDw1>
 8001f82:	4044      	eors	r4, r0
 8001f84:	f001 f9fc 	bl	8003380 <HAL_GetUIDw2>
 8001f88:	4060      	eors	r0, r4
}
 8001f8a:	bd10      	pop	{r4, pc}
 8001f8c:	1fff7000 	.word	0x1fff7000

08001f90 <UTIL_ADV_TRACE_PreSendHook>:
{
 8001f90:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001f92:	2101      	movs	r1, #1
 8001f94:	2002      	movs	r0, #2
 8001f96:	f012 fdf3 	bl	8014b80 <UTIL_LPM_SetStopMode>
}
 8001f9a:	bd08      	pop	{r3, pc}

08001f9c <UTIL_ADV_TRACE_PostSendHook>:
{
 8001f9c:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	2002      	movs	r0, #2
 8001fa2:	f012 fded 	bl	8014b80 <UTIL_LPM_SetStopMode>
}
 8001fa6:	bd08      	pop	{r3, pc}

08001fa8 <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8001fa8:	2000      	movs	r0, #0
 8001faa:	4770      	bx	lr

08001fac <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8001fac:	b508      	push	{r3, lr}
  uint32_t ret = 0;
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8001fae:	4b04      	ldr	r3, [pc, #16]	; (8001fc0 <HAL_GetTick+0x14>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	b90b      	cbnz	r3, 8001fb8 <HAL_GetTick+0xc>
  uint32_t ret = 0;
 8001fb4:	2000      	movs	r0, #0
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
}
 8001fb6:	bd08      	pop	{r3, pc}
    ret = TIMER_IF_GetTimerValue();
 8001fb8:	f000 f94e 	bl	8002258 <TIMER_IF_GetTimerValue>
 8001fbc:	e7fb      	b.n	8001fb6 <HAL_GetTick+0xa>
 8001fbe:	bf00      	nop
 8001fc0:	20000250 	.word	0x20000250

08001fc4 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001fc4:	b500      	push	{lr}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	9001      	str	r0, [sp, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8001fca:	9801      	ldr	r0, [sp, #4]
 8001fcc:	f000 fa2a 	bl	8002424 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001fd0:	b003      	add	sp, #12
 8001fd2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001fd8 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8001fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fda:	b089      	sub	sp, #36	; 0x24

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8001fdc:	f001 f9d6 	bl	800338c <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8001fe0:	f001 f9dc 	bl	800339c <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8001fe4:	f001 f9e2 	bl	80033ac <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8001fe8:	2400      	movs	r4, #0
 8001fea:	9403      	str	r4, [sp, #12]
 8001fec:	9404      	str	r4, [sp, #16]
 8001fee:	9405      	str	r4, [sp, #20]
 8001ff0:	9406      	str	r4, [sp, #24]
 8001ff2:	9407      	str	r4, [sp, #28]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	9306      	str	r3, [sp, #24]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ffc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002000:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002002:	f042 0202 	orr.w	r2, r2, #2
 8002006:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002008:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800200a:	f002 0202 	and.w	r2, r2, #2
 800200e:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8002010:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002012:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002014:	f042 0202 	orr.w	r2, r2, #2
 8002018:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800201a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002022:	9b01      	ldr	r3, [sp, #4]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
  PROBE_LINE2_CLK_ENABLE();

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8002024:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8002028:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 800202a:	4d0c      	ldr	r5, [pc, #48]	; (800205c <DBG_Init+0x84>)
 800202c:	a903      	add	r1, sp, #12
 800202e:	4628      	mov	r0, r5
 8002030:	f002 fb1a 	bl	8004668 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8002034:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8002038:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 800203a:	a903      	add	r1, sp, #12
 800203c:	4628      	mov	r0, r5
 800203e:	f002 fb13 	bl	8004668 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8002042:	4622      	mov	r2, r4
 8002044:	4639      	mov	r1, r7
 8002046:	4628      	mov	r0, r5
 8002048:	f002 fc5e 	bl	8004908 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 800204c:	4622      	mov	r2, r4
 800204e:	4631      	mov	r1, r6
 8002050:	4628      	mov	r0, r5
 8002052:	f002 fc59 	bl	8004908 <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8002056:	b009      	add	sp, #36	; 0x24
 8002058:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800205a:	bf00      	nop
 800205c:	48000400 	.word	0x48000400

08002060 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8002060:	b510      	push	{r4, lr}
 8002062:	4604      	mov	r4, r0
#if (USE_IKS01A3_ENV_SENSOR_LPS22HH_0 == 1)
  IKS01A3_ENV_SENSOR_GetValue(IKS01A3_LPS22HH_0, ENV_PRESSURE, &PRESSURE_Value);
  IKS01A3_ENV_SENSOR_GetValue(IKS01A3_LPS22HH_0, ENV_TEMPERATURE, &TEMPERATURE_Value);
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#else
  TEMPERATURE_Value = (SYS_GetTemperatureLevel() >> 8);
 8002064:	f7ff f91c 	bl	80012a0 <SYS_GetTemperatureLevel>
 8002068:	f340 200f 	sbfx	r0, r0, #8, #16
 800206c:	f7fe fdb4 	bl	8000bd8 <__aeabi_i2f>
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8002070:	4b05      	ldr	r3, [pc, #20]	; (8002088 <EnvSensors_Read+0x28>)
 8002072:	60a3      	str	r3, [r4, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002074:	6060      	str	r0, [r4, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8002076:	4b05      	ldr	r3, [pc, #20]	; (800208c <EnvSensors_Read+0x2c>)
 8002078:	6023      	str	r3, [r4, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800207a:	4b05      	ldr	r3, [pc, #20]	; (8002090 <EnvSensors_Read+0x30>)
 800207c:	60e3      	str	r3, [r4, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 800207e:	4b05      	ldr	r3, [pc, #20]	; (8002094 <EnvSensors_Read+0x34>)
 8002080:	6123      	str	r3, [r4, #16]

  return 0;
  /* USER CODE END EnvSensors_Read */
}
 8002082:	2000      	movs	r0, #0
 8002084:	bd10      	pop	{r4, pc}
 8002086:	bf00      	nop
 8002088:	42480000 	.word	0x42480000
 800208c:	447a0000 	.word	0x447a0000
 8002090:	003e090d 	.word	0x003e090d
 8002094:	000503ab 	.word	0x000503ab

08002098 <EnvSensors_Init>:
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8002098:	2000      	movs	r0, #0
 800209a:	4770      	bx	lr

0800209c <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 800209c:	6802      	ldr	r2, [r0, #0]
 800209e:	4b0e      	ldr	r3, [pc, #56]	; (80020d8 <HAL_TIM_PWM_MspInit+0x3c>)
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d000      	beq.n	80020a6 <HAL_TIM_PWM_MspInit+0xa>
 80020a4:	4770      	bx	lr
{
 80020a6:	b500      	push	{lr}
 80020a8:	b083      	sub	sp, #12
  SET_BIT(RCC->APB2ENR, Periphs);
 80020aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020ae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020b4:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80020b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020bc:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80020be:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0); //cambiado era TIM1_UP_IRQn
 80020c0:	2200      	movs	r2, #0
 80020c2:	2105      	movs	r1, #5
 80020c4:	201a      	movs	r0, #26
 80020c6:	f001 fe6f 	bl	8003da8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);//cambiado era TIM1_UP_IRQn
 80020ca:	201a      	movs	r0, #26
 80020cc:	f001 fea4 	bl	8003e18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80020d0:	b003      	add	sp, #12
 80020d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80020d6:	bf00      	nop
 80020d8:	40012c00 	.word	0x40012c00

080020dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020dc:	b500      	push	{lr}
 80020de:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e0:	2300      	movs	r3, #0
 80020e2:	9301      	str	r3, [sp, #4]
 80020e4:	9302      	str	r3, [sp, #8]
 80020e6:	9303      	str	r3, [sp, #12]
 80020e8:	9304      	str	r3, [sp, #16]
 80020ea:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM1)
 80020ec:	6802      	ldr	r2, [r0, #0]
 80020ee:	4b10      	ldr	r3, [pc, #64]	; (8002130 <HAL_TIM_MspPostInit+0x54>)
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d002      	beq.n	80020fa <HAL_TIM_MspPostInit+0x1e>


  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020f4:	b007      	add	sp, #28
 80020f6:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->AHB2ENR, Periphs);
 80020fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002100:	f042 0201 	orr.w	r2, r2, #1
 8002104:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800210e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002110:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002114:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002116:	2302      	movs	r3, #2
 8002118:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800211a:	2301      	movs	r3, #1
 800211c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800211e:	2203      	movs	r2, #3
 8002120:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002122:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002124:	a901      	add	r1, sp, #4
 8002126:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800212a:	f002 fa9d 	bl	8004668 <HAL_GPIO_Init>
}
 800212e:	e7e1      	b.n	80020f4 <HAL_TIM_MspPostInit+0x18>
 8002130:	40012c00 	.word	0x40012c00

08002134 <MX_TIM1_Init>:
{
 8002134:	b510      	push	{r4, lr}
 8002136:	b098      	sub	sp, #96	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002138:	2400      	movs	r4, #0
 800213a:	9415      	str	r4, [sp, #84]	; 0x54
 800213c:	9416      	str	r4, [sp, #88]	; 0x58
 800213e:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002140:	940e      	str	r4, [sp, #56]	; 0x38
 8002142:	940f      	str	r4, [sp, #60]	; 0x3c
 8002144:	9410      	str	r4, [sp, #64]	; 0x40
 8002146:	9411      	str	r4, [sp, #68]	; 0x44
 8002148:	9412      	str	r4, [sp, #72]	; 0x48
 800214a:	9413      	str	r4, [sp, #76]	; 0x4c
 800214c:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800214e:	2234      	movs	r2, #52	; 0x34
 8002150:	4621      	mov	r1, r4
 8002152:	a801      	add	r0, sp, #4
 8002154:	f013 f958 	bl	8015408 <memset>
  htim1.Instance = TIM1;
 8002158:	4828      	ldr	r0, [pc, #160]	; (80021fc <MX_TIM1_Init+0xc8>)
 800215a:	4b29      	ldr	r3, [pc, #164]	; (8002200 <MX_TIM1_Init+0xcc>)
 800215c:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 800215e:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002160:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 6000;
 8002162:	f241 7370 	movw	r3, #6000	; 0x1770
 8002166:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002168:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800216a:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800216e:	f004 fdf3 	bl	8006d58 <HAL_TIM_PWM_Init>
 8002172:	2800      	cmp	r0, #0
 8002174:	d136      	bne.n	80021e4 <MX_TIM1_Init+0xb0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002176:	2300      	movs	r3, #0
 8002178:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800217a:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800217c:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800217e:	a915      	add	r1, sp, #84	; 0x54
 8002180:	481e      	ldr	r0, [pc, #120]	; (80021fc <MX_TIM1_Init+0xc8>)
 8002182:	f004 ff93 	bl	80070ac <HAL_TIMEx_MasterConfigSynchronization>
 8002186:	2800      	cmp	r0, #0
 8002188:	d12f      	bne.n	80021ea <MX_TIM1_Init+0xb6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800218a:	2360      	movs	r3, #96	; 0x60
 800218c:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 960;
 800218e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002192:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002194:	2300      	movs	r3, #0
 8002196:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002198:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800219a:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800219c:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800219e:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021a0:	2204      	movs	r2, #4
 80021a2:	a90e      	add	r1, sp, #56	; 0x38
 80021a4:	4815      	ldr	r0, [pc, #84]	; (80021fc <MX_TIM1_Init+0xc8>)
 80021a6:	f004 fe43 	bl	8006e30 <HAL_TIM_PWM_ConfigChannel>
 80021aa:	bb08      	cbnz	r0, 80021f0 <MX_TIM1_Init+0xbc>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021ac:	2300      	movs	r3, #0
 80021ae:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021b0:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021b2:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80021b4:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80021b6:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021bc:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80021be:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80021c0:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80021c2:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021c8:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80021ca:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80021cc:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021ce:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80021d0:	a901      	add	r1, sp, #4
 80021d2:	480a      	ldr	r0, [pc, #40]	; (80021fc <MX_TIM1_Init+0xc8>)
 80021d4:	f004 ff9e 	bl	8007114 <HAL_TIMEx_ConfigBreakDeadTime>
 80021d8:	b968      	cbnz	r0, 80021f6 <MX_TIM1_Init+0xc2>
  HAL_TIM_MspPostInit(&htim1);
 80021da:	4808      	ldr	r0, [pc, #32]	; (80021fc <MX_TIM1_Init+0xc8>)
 80021dc:	f7ff ff7e 	bl	80020dc <HAL_TIM_MspPostInit>
}
 80021e0:	b018      	add	sp, #96	; 0x60
 80021e2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80021e4:	f7ff fc92 	bl	8001b0c <Error_Handler>
 80021e8:	e7c5      	b.n	8002176 <MX_TIM1_Init+0x42>
    Error_Handler();
 80021ea:	f7ff fc8f 	bl	8001b0c <Error_Handler>
 80021ee:	e7cc      	b.n	800218a <MX_TIM1_Init+0x56>
    Error_Handler();
 80021f0:	f7ff fc8c 	bl	8001b0c <Error_Handler>
 80021f4:	e7da      	b.n	80021ac <MX_TIM1_Init+0x78>
    Error_Handler();
 80021f6:	f7ff fc89 	bl	8001b0c <Error_Handler>
 80021fa:	e7ee      	b.n	80021da <MX_TIM1_Init+0xa6>
 80021fc:	20000254 	.word	0x20000254
 8002200:	40012c00 	.word	0x40012c00

08002204 <TIMER_IF_SetTimerContext>:
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <TIMER_IF_SetTimerContext+0x1c>)
 8002206:	6898      	ldr	r0, [r3, #8]
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002208:	e001      	b.n	800220e <TIMER_IF_SetTimerContext+0xa>
 800220a:	4b05      	ldr	r3, [pc, #20]	; (8002220 <TIMER_IF_SetTimerContext+0x1c>)
 800220c:	6898      	ldr	r0, [r3, #8]
 800220e:	4b04      	ldr	r3, [pc, #16]	; (8002220 <TIMER_IF_SetTimerContext+0x1c>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	4283      	cmp	r3, r0
 8002214:	d1f9      	bne.n	800220a <TIMER_IF_SetTimerContext+0x6>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
  }
  return UINT32_MAX - ssr;
 8002216:	43c0      	mvns	r0, r0
  RtcTimerContext = GetTimerTicks();
 8002218:	4b02      	ldr	r3, [pc, #8]	; (8002224 <TIMER_IF_SetTimerContext+0x20>)
 800221a:	6018      	str	r0, [r3, #0]
}
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	40002800 	.word	0x40002800
 8002224:	200002a4 	.word	0x200002a4

08002228 <TIMER_IF_GetTimerContext>:
}
 8002228:	4b01      	ldr	r3, [pc, #4]	; (8002230 <TIMER_IF_GetTimerContext+0x8>)
 800222a:	6818      	ldr	r0, [r3, #0]
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	200002a4 	.word	0x200002a4

08002234 <TIMER_IF_GetTimerElapsedTime>:
 8002234:	4b06      	ldr	r3, [pc, #24]	; (8002250 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8002236:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002238:	e001      	b.n	800223e <TIMER_IF_GetTimerElapsedTime+0xa>
 800223a:	4b05      	ldr	r3, [pc, #20]	; (8002250 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 800223c:	6898      	ldr	r0, [r3, #8]
 800223e:	4b04      	ldr	r3, [pc, #16]	; (8002250 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	4283      	cmp	r3, r0
 8002244:	d1f9      	bne.n	800223a <TIMER_IF_GetTimerElapsedTime+0x6>
  return UINT32_MAX - ssr;
 8002246:	43c0      	mvns	r0, r0
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002248:	4b02      	ldr	r3, [pc, #8]	; (8002254 <TIMER_IF_GetTimerElapsedTime+0x20>)
 800224a:	681b      	ldr	r3, [r3, #0]
}
 800224c:	1ac0      	subs	r0, r0, r3
 800224e:	4770      	bx	lr
 8002250:	40002800 	.word	0x40002800
 8002254:	200002a4 	.word	0x200002a4

08002258 <TIMER_IF_GetTimerValue>:
  if (RTC_Initialized == true)
 8002258:	4b07      	ldr	r3, [pc, #28]	; (8002278 <TIMER_IF_GetTimerValue+0x20>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	b153      	cbz	r3, 8002274 <TIMER_IF_GetTimerValue+0x1c>
 800225e:	4b07      	ldr	r3, [pc, #28]	; (800227c <TIMER_IF_GetTimerValue+0x24>)
 8002260:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002262:	e001      	b.n	8002268 <TIMER_IF_GetTimerValue+0x10>
 8002264:	4b05      	ldr	r3, [pc, #20]	; (800227c <TIMER_IF_GetTimerValue+0x24>)
 8002266:	6898      	ldr	r0, [r3, #8]
 8002268:	4b04      	ldr	r3, [pc, #16]	; (800227c <TIMER_IF_GetTimerValue+0x24>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	4283      	cmp	r3, r0
 800226e:	d1f9      	bne.n	8002264 <TIMER_IF_GetTimerValue+0xc>
  return UINT32_MAX - ssr;
 8002270:	43c0      	mvns	r0, r0
 8002272:	4770      	bx	lr
  uint32_t ret = 0;
 8002274:	2000      	movs	r0, #0
}
 8002276:	4770      	bx	lr
 8002278:	200002a0 	.word	0x200002a0
 800227c:	40002800 	.word	0x40002800

08002280 <TIMER_IF_GetMinimumTimeout>:
}
 8002280:	2003      	movs	r0, #3
 8002282:	4770      	bx	lr

08002284 <TIMER_IF_Convert_ms2Tick>:
{
 8002284:	b508      	push	{r3, lr}
 8002286:	4601      	mov	r1, r0
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002288:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800228c:	2300      	movs	r3, #0
 800228e:	0280      	lsls	r0, r0, #10
 8002290:	0d89      	lsrs	r1, r1, #22
 8002292:	f7fe fd1b 	bl	8000ccc <__aeabi_uldivmod>
}
 8002296:	bd08      	pop	{r3, pc}

08002298 <TIMER_IF_Convert_Tick2ms>:
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002298:	0ec2      	lsrs	r2, r0, #27
 800229a:	0143      	lsls	r3, r0, #5
 800229c:	1a1b      	subs	r3, r3, r0
 800229e:	f162 0200 	sbc.w	r2, r2, #0
 80022a2:	0092      	lsls	r2, r2, #2
 80022a4:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	181b      	adds	r3, r3, r0
 80022ac:	f142 0000 	adc.w	r0, r2, #0
 80022b0:	00c0      	lsls	r0, r0, #3
 80022b2:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80022b6:	f3c3 13d5 	ubfx	r3, r3, #7, #22
}
 80022ba:	ea43 5080 	orr.w	r0, r3, r0, lsl #22
 80022be:	4770      	bx	lr

080022c0 <TIMER_IF_StopTimer>:
{
 80022c0:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80022c2:	4b07      	ldr	r3, [pc, #28]	; (80022e0 <TIMER_IF_StopTimer+0x20>)
 80022c4:	2201      	movs	r2, #1
 80022c6:	65da      	str	r2, [r3, #92]	; 0x5c
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80022c8:	4c06      	ldr	r4, [pc, #24]	; (80022e4 <TIMER_IF_StopTimer+0x24>)
 80022ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022ce:	4620      	mov	r0, r4
 80022d0:	f003 fd64 	bl	8005d9c <HAL_RTC_DeactivateAlarm>
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80022d4:	f04f 33ff 	mov.w	r3, #4294967295
 80022d8:	6323      	str	r3, [r4, #48]	; 0x30
}
 80022da:	2000      	movs	r0, #0
 80022dc:	bd10      	pop	{r4, pc}
 80022de:	bf00      	nop
 80022e0:	40002800 	.word	0x40002800
 80022e4:	2000020c 	.word	0x2000020c

080022e8 <TIMER_IF_BkUp_Write_MSBticks>:
{
 80022e8:	b508      	push	{r3, lr}
 80022ea:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80022ec:	2102      	movs	r1, #2
 80022ee:	4802      	ldr	r0, [pc, #8]	; (80022f8 <TIMER_IF_BkUp_Write_MSBticks+0x10>)
 80022f0:	f003 ff97 	bl	8006222 <HAL_RTCEx_BKUPWrite>
}
 80022f4:	bd08      	pop	{r3, pc}
 80022f6:	bf00      	nop
 80022f8:	2000020c 	.word	0x2000020c

080022fc <TIMER_IF_Init>:
{
 80022fc:	b538      	push	{r3, r4, r5, lr}
  if (RTC_Initialized == false)
 80022fe:	4b0f      	ldr	r3, [pc, #60]	; (800233c <TIMER_IF_Init+0x40>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b10b      	cbz	r3, 8002308 <TIMER_IF_Init+0xc>
}
 8002304:	2000      	movs	r0, #0
 8002306:	bd38      	pop	{r3, r4, r5, pc}
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002308:	4c0d      	ldr	r4, [pc, #52]	; (8002340 <TIMER_IF_Init+0x44>)
 800230a:	f04f 35ff 	mov.w	r5, #4294967295
 800230e:	6325      	str	r5, [r4, #48]	; 0x30
    MX_RTC_Init();
 8002310:	f7ff fc64 	bl	8001bdc <MX_RTC_Init>
    TIMER_IF_StopTimer();
 8002314:	f7ff ffd4 	bl	80022c0 <TIMER_IF_StopTimer>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002318:	f44f 7180 	mov.w	r1, #256	; 0x100
 800231c:	4620      	mov	r0, r4
 800231e:	f003 fd3d 	bl	8005d9c <HAL_RTC_DeactivateAlarm>
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002322:	6325      	str	r5, [r4, #48]	; 0x30
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002324:	4620      	mov	r0, r4
 8002326:	f003 ff1b 	bl	8006160 <HAL_RTCEx_EnableBypassShadow>
    TIMER_IF_BkUp_Write_MSBticks(0);
 800232a:	2000      	movs	r0, #0
 800232c:	f7ff ffdc 	bl	80022e8 <TIMER_IF_BkUp_Write_MSBticks>
    TIMER_IF_SetTimerContext();
 8002330:	f7ff ff68 	bl	8002204 <TIMER_IF_SetTimerContext>
    RTC_Initialized = true;
 8002334:	4b01      	ldr	r3, [pc, #4]	; (800233c <TIMER_IF_Init+0x40>)
 8002336:	2201      	movs	r2, #1
 8002338:	701a      	strb	r2, [r3, #0]
 800233a:	e7e3      	b.n	8002304 <TIMER_IF_Init+0x8>
 800233c:	200002a0 	.word	0x200002a0
 8002340:	2000020c 	.word	0x2000020c

08002344 <TIMER_IF_BkUp_Write_Seconds>:
{
 8002344:	b508      	push	{r3, lr}
 8002346:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002348:	2100      	movs	r1, #0
 800234a:	4802      	ldr	r0, [pc, #8]	; (8002354 <TIMER_IF_BkUp_Write_Seconds+0x10>)
 800234c:	f003 ff69 	bl	8006222 <HAL_RTCEx_BKUPWrite>
}
 8002350:	bd08      	pop	{r3, pc}
 8002352:	bf00      	nop
 8002354:	2000020c 	.word	0x2000020c

08002358 <TIMER_IF_BkUp_Write_SubSeconds>:
{
 8002358:	b508      	push	{r3, lr}
 800235a:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800235c:	2101      	movs	r1, #1
 800235e:	4802      	ldr	r0, [pc, #8]	; (8002368 <TIMER_IF_BkUp_Write_SubSeconds+0x10>)
 8002360:	f003 ff5f 	bl	8006222 <HAL_RTCEx_BKUPWrite>
}
 8002364:	bd08      	pop	{r3, pc}
 8002366:	bf00      	nop
 8002368:	2000020c 	.word	0x2000020c

0800236c <TIMER_IF_StartTimer>:
{
 800236c:	b510      	push	{r4, lr}
 800236e:	b08c      	sub	sp, #48	; 0x30
 8002370:	4604      	mov	r4, r0
  RTC_AlarmTypeDef sAlarm = {0};
 8002372:	222c      	movs	r2, #44	; 0x2c
 8002374:	2100      	movs	r1, #0
 8002376:	a801      	add	r0, sp, #4
 8002378:	f013 f846 	bl	8015408 <memset>
  TIMER_IF_StopTimer();
 800237c:	f7ff ffa0 	bl	80022c0 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002380:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <TIMER_IF_StartTimer+0x48>)
 8002382:	6818      	ldr	r0, [r3, #0]
 8002384:	4404      	add	r4, r0
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002386:	2300      	movs	r3, #0
 8002388:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800238a:	43e4      	mvns	r4, r4
 800238c:	9402      	str	r4, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800238e:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002390:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002394:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8002396:	f44f 7380 	mov.w	r3, #256	; 0x100
 800239a:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800239c:	2201      	movs	r2, #1
 800239e:	a901      	add	r1, sp, #4
 80023a0:	4805      	ldr	r0, [pc, #20]	; (80023b8 <TIMER_IF_StartTimer+0x4c>)
 80023a2:	f003 fe21 	bl	8005fe8 <HAL_RTC_SetAlarm_IT>
 80023a6:	b910      	cbnz	r0, 80023ae <TIMER_IF_StartTimer+0x42>
}
 80023a8:	2000      	movs	r0, #0
 80023aa:	b00c      	add	sp, #48	; 0x30
 80023ac:	bd10      	pop	{r4, pc}
    Error_Handler();
 80023ae:	f7ff fbad 	bl	8001b0c <Error_Handler>
 80023b2:	e7f9      	b.n	80023a8 <TIMER_IF_StartTimer+0x3c>
 80023b4:	200002a4 	.word	0x200002a4
 80023b8:	2000020c 	.word	0x2000020c

080023bc <TIMER_IF_BkUp_Read_MSBticks>:
{
 80023bc:	b508      	push	{r3, lr}
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80023be:	2102      	movs	r1, #2
 80023c0:	4801      	ldr	r0, [pc, #4]	; (80023c8 <TIMER_IF_BkUp_Read_MSBticks+0xc>)
 80023c2:	f003 ff35 	bl	8006230 <HAL_RTCEx_BKUPRead>
}
 80023c6:	bd08      	pop	{r3, pc}
 80023c8:	2000020c 	.word	0x2000020c

080023cc <TIMER_IF_GetTime>:
{
 80023cc:	b538      	push	{r3, r4, r5, lr}
 80023ce:	4605      	mov	r5, r0
 80023d0:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <TIMER_IF_GetTime+0x34>)
 80023d2:	689c      	ldr	r4, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80023d4:	e001      	b.n	80023da <TIMER_IF_GetTime+0xe>
 80023d6:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <TIMER_IF_GetTime+0x34>)
 80023d8:	689c      	ldr	r4, [r3, #8]
 80023da:	4a09      	ldr	r2, [pc, #36]	; (8002400 <TIMER_IF_GetTime+0x34>)
 80023dc:	6892      	ldr	r2, [r2, #8]
 80023de:	42a2      	cmp	r2, r4
 80023e0:	d1f9      	bne.n	80023d6 <TIMER_IF_GetTime+0xa>
  return UINT32_MAX - ssr;
 80023e2:	43e4      	mvns	r4, r4
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80023e4:	f7ff ffea 	bl	80023bc <TIMER_IF_BkUp_Read_MSBticks>
  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80023e8:	4623      	mov	r3, r4
  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80023ea:	0aa4      	lsrs	r4, r4, #10
 80023ec:	ea44 5480 	orr.w	r4, r4, r0, lsl #22
  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 80023f0:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80023f4:	f7ff ff50 	bl	8002298 <TIMER_IF_Convert_Tick2ms>
 80023f8:	8028      	strh	r0, [r5, #0]
}
 80023fa:	4620      	mov	r0, r4
 80023fc:	bd38      	pop	{r3, r4, r5, pc}
 80023fe:	bf00      	nop
 8002400:	40002800 	.word	0x40002800

08002404 <TIMER_IF_BkUp_Read_Seconds>:
{
 8002404:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002406:	2100      	movs	r1, #0
 8002408:	4801      	ldr	r0, [pc, #4]	; (8002410 <TIMER_IF_BkUp_Read_Seconds+0xc>)
 800240a:	f003 ff11 	bl	8006230 <HAL_RTCEx_BKUPRead>
}
 800240e:	bd08      	pop	{r3, pc}
 8002410:	2000020c 	.word	0x2000020c

08002414 <TIMER_IF_BkUp_Read_SubSeconds>:
{
 8002414:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002416:	2101      	movs	r1, #1
 8002418:	4801      	ldr	r0, [pc, #4]	; (8002420 <TIMER_IF_BkUp_Read_SubSeconds+0xc>)
 800241a:	f003 ff09 	bl	8006230 <HAL_RTCEx_BKUPRead>
}
 800241e:	bd08      	pop	{r3, pc}
 8002420:	2000020c 	.word	0x2000020c

08002424 <TIMER_IF_DelayMs>:
{
 8002424:	b508      	push	{r3, lr}
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002426:	f7ff ff2d 	bl	8002284 <TIMER_IF_Convert_ms2Tick>
 800242a:	4b0d      	ldr	r3, [pc, #52]	; (8002460 <TIMER_IF_DelayMs+0x3c>)
 800242c:	6899      	ldr	r1, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800242e:	e001      	b.n	8002434 <TIMER_IF_DelayMs+0x10>
 8002430:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <TIMER_IF_DelayMs+0x3c>)
 8002432:	6899      	ldr	r1, [r3, #8]
 8002434:	4a0a      	ldr	r2, [pc, #40]	; (8002460 <TIMER_IF_DelayMs+0x3c>)
 8002436:	6892      	ldr	r2, [r2, #8]
 8002438:	428a      	cmp	r2, r1
 800243a:	d1f9      	bne.n	8002430 <TIMER_IF_DelayMs+0xc>
  return UINT32_MAX - ssr;
 800243c:	43c9      	mvns	r1, r1
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800243e:	e00a      	b.n	8002456 <TIMER_IF_DelayMs+0x32>
 8002440:	4b07      	ldr	r3, [pc, #28]	; (8002460 <TIMER_IF_DelayMs+0x3c>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	4a06      	ldr	r2, [pc, #24]	; (8002460 <TIMER_IF_DelayMs+0x3c>)
 8002446:	6892      	ldr	r2, [r2, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002448:	429a      	cmp	r2, r3
 800244a:	d1f9      	bne.n	8002440 <TIMER_IF_DelayMs+0x1c>
  return UINT32_MAX - ssr;
 800244c:	43db      	mvns	r3, r3
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800244e:	1a5b      	subs	r3, r3, r1
 8002450:	4283      	cmp	r3, r0
 8002452:	d203      	bcs.n	800245c <TIMER_IF_DelayMs+0x38>
    __NOP();
 8002454:	bf00      	nop
 8002456:	4b02      	ldr	r3, [pc, #8]	; (8002460 <TIMER_IF_DelayMs+0x3c>)
 8002458:	689b      	ldr	r3, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800245a:	e7f3      	b.n	8002444 <TIMER_IF_DelayMs+0x20>
}
 800245c:	bd08      	pop	{r3, pc}
 800245e:	bf00      	nop
 8002460:	40002800 	.word	0x40002800

08002464 <HAL_RTC_AlarmAEventCallback>:
{
 8002464:	b508      	push	{r3, lr}
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002466:	f012 fdf7 	bl	8015058 <UTIL_TIMER_IRQ_Handler>
}
 800246a:	bd08      	pop	{r3, pc}

0800246c <HAL_RTCEx_SSRUEventCallback>:
{
 800246c:	b508      	push	{r3, lr}
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 800246e:	f7ff ffa5 	bl	80023bc <TIMER_IF_BkUp_Read_MSBticks>
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002472:	3001      	adds	r0, #1
 8002474:	f7ff ff38 	bl	80022e8 <TIMER_IF_BkUp_Write_MSBticks>
}
 8002478:	bd08      	pop	{r3, pc}
	...

0800247c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800247c:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800247e:	4817      	ldr	r0, [pc, #92]	; (80024dc <MX_USART2_UART_Init+0x60>)
 8002480:	4b17      	ldr	r3, [pc, #92]	; (80024e0 <MX_USART2_UART_Init+0x64>)
 8002482:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8002484:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002488:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800248a:	2300      	movs	r3, #0
 800248c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800248e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002490:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002492:	220c      	movs	r2, #12
 8002494:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002496:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002498:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800249a:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800249c:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800249e:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024a0:	f005 fe03 	bl	80080aa <HAL_UART_Init>
 80024a4:	b970      	cbnz	r0, 80024c4 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024a6:	2100      	movs	r1, #0
 80024a8:	480c      	ldr	r0, [pc, #48]	; (80024dc <MX_USART2_UART_Init+0x60>)
 80024aa:	f005 ffc0 	bl	800842e <HAL_UARTEx_SetTxFifoThreshold>
 80024ae:	b960      	cbnz	r0, 80024ca <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024b0:	2100      	movs	r1, #0
 80024b2:	480a      	ldr	r0, [pc, #40]	; (80024dc <MX_USART2_UART_Init+0x60>)
 80024b4:	f005 ffe0 	bl	8008478 <HAL_UARTEx_SetRxFifoThreshold>
 80024b8:	b950      	cbnz	r0, 80024d0 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 80024ba:	4808      	ldr	r0, [pc, #32]	; (80024dc <MX_USART2_UART_Init+0x60>)
 80024bc:	f005 ff93 	bl	80083e6 <HAL_UARTEx_EnableFifoMode>
 80024c0:	b948      	cbnz	r0, 80024d6 <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024c2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80024c4:	f7ff fb22 	bl	8001b0c <Error_Handler>
 80024c8:	e7ed      	b.n	80024a6 <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 80024ca:	f7ff fb1f 	bl	8001b0c <Error_Handler>
 80024ce:	e7ef      	b.n	80024b0 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 80024d0:	f7ff fb1c 	bl	8001b0c <Error_Handler>
 80024d4:	e7f1      	b.n	80024ba <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 80024d6:	f7ff fb19 	bl	8001b0c <Error_Handler>
}
 80024da:	e7f2      	b.n	80024c2 <MX_USART2_UART_Init+0x46>
 80024dc:	20000308 	.word	0x20000308
 80024e0:	40004400 	.word	0x40004400

080024e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024e4:	b530      	push	{r4, r5, lr}
 80024e6:	b097      	sub	sp, #92	; 0x5c
 80024e8:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ea:	2100      	movs	r1, #0
 80024ec:	9111      	str	r1, [sp, #68]	; 0x44
 80024ee:	9112      	str	r1, [sp, #72]	; 0x48
 80024f0:	9113      	str	r1, [sp, #76]	; 0x4c
 80024f2:	9114      	str	r1, [sp, #80]	; 0x50
 80024f4:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024f6:	2238      	movs	r2, #56	; 0x38
 80024f8:	a803      	add	r0, sp, #12
 80024fa:	f012 ff85 	bl	8015408 <memset>
  if(uartHandle->Instance==USART2)
 80024fe:	6822      	ldr	r2, [r4, #0]
 8002500:	4b2d      	ldr	r3, [pc, #180]	; (80025b8 <HAL_UART_MspInit+0xd4>)
 8002502:	429a      	cmp	r2, r3
 8002504:	d001      	beq.n	800250a <HAL_UART_MspInit+0x26>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002506:	b017      	add	sp, #92	; 0x5c
 8002508:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800250a:	2302      	movs	r3, #2
 800250c:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800250e:	4b2b      	ldr	r3, [pc, #172]	; (80025bc <HAL_UART_MspInit+0xd8>)
 8002510:	9305      	str	r3, [sp, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002512:	a803      	add	r0, sp, #12
 8002514:	f003 faf8 	bl	8005b08 <HAL_RCCEx_PeriphCLKConfig>
 8002518:	2800      	cmp	r0, #0
 800251a:	d144      	bne.n	80025a6 <HAL_UART_MspInit+0xc2>
  SET_BIT(RCC->APB1ENR1, Periphs);
 800251c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002520:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002522:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002526:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002528:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800252a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800252e:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8002530:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002532:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002534:	f042 0201 	orr.w	r2, r2, #1
 8002538:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800253a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002542:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002544:	230c      	movs	r3, #12
 8002546:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002548:	2302      	movs	r3, #2
 800254a:	9312      	str	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2500      	movs	r5, #0
 800254e:	9513      	str	r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002550:	2303      	movs	r3, #3
 8002552:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002554:	2307      	movs	r3, #7
 8002556:	9315      	str	r3, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002558:	a911      	add	r1, sp, #68	; 0x44
 800255a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800255e:	f002 f883 	bl	8004668 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8002562:	4817      	ldr	r0, [pc, #92]	; (80025c0 <HAL_UART_MspInit+0xdc>)
 8002564:	4b17      	ldr	r3, [pc, #92]	; (80025c4 <HAL_UART_MspInit+0xe0>)
 8002566:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002568:	2314      	movs	r3, #20
 800256a:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800256c:	2310      	movs	r3, #16
 800256e:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002570:	60c5      	str	r5, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002572:	2380      	movs	r3, #128	; 0x80
 8002574:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002576:	6145      	str	r5, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002578:	6185      	str	r5, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800257a:	61c5      	str	r5, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800257c:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800257e:	f001 fcdb 	bl	8003f38 <HAL_DMA_Init>
 8002582:	b998      	cbnz	r0, 80025ac <HAL_UART_MspInit+0xc8>
    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8002584:	2110      	movs	r1, #16
 8002586:	480e      	ldr	r0, [pc, #56]	; (80025c0 <HAL_UART_MspInit+0xdc>)
 8002588:	f001 fed8 	bl	800433c <HAL_DMA_ConfigChannelAttributes>
 800258c:	b988      	cbnz	r0, 80025b2 <HAL_UART_MspInit+0xce>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800258e:	4b0c      	ldr	r3, [pc, #48]	; (80025c0 <HAL_UART_MspInit+0xdc>)
 8002590:	67a3      	str	r3, [r4, #120]	; 0x78
 8002592:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 8002594:	2200      	movs	r2, #0
 8002596:	2107      	movs	r1, #7
 8002598:	2025      	movs	r0, #37	; 0x25
 800259a:	f001 fc05 	bl	8003da8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800259e:	2025      	movs	r0, #37	; 0x25
 80025a0:	f001 fc3a 	bl	8003e18 <HAL_NVIC_EnableIRQ>
}
 80025a4:	e7af      	b.n	8002506 <HAL_UART_MspInit+0x22>
      Error_Handler();
 80025a6:	f7ff fab1 	bl	8001b0c <Error_Handler>
 80025aa:	e7b7      	b.n	800251c <HAL_UART_MspInit+0x38>
      Error_Handler();
 80025ac:	f7ff faae 	bl	8001b0c <Error_Handler>
 80025b0:	e7e8      	b.n	8002584 <HAL_UART_MspInit+0xa0>
      Error_Handler();
 80025b2:	f7ff faab 	bl	8001b0c <Error_Handler>
 80025b6:	e7ea      	b.n	800258e <HAL_UART_MspInit+0xaa>
 80025b8:	40004400 	.word	0x40004400
 80025bc:	000c0004 	.word	0x000c0004
 80025c0:	200002a8 	.word	0x200002a8
 80025c4:	40020058 	.word	0x40020058

080025c8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART2)
 80025c8:	6802      	ldr	r2, [r0, #0]
 80025ca:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <HAL_UART_MspDeInit+0x34>)
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d000      	beq.n	80025d2 <HAL_UART_MspDeInit+0xa>
 80025d0:	4770      	bx	lr
{
 80025d2:	b510      	push	{r4, lr}
 80025d4:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80025d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025da:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80025dc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80025e0:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 80025e2:	210c      	movs	r1, #12
 80025e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025e8:	f002 f910 	bl	800480c <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80025ec:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 80025ee:	f001 fd15 	bl	800401c <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80025f2:	2025      	movs	r0, #37	; 0x25
 80025f4:	f001 fc1e 	bl	8003e34 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80025f8:	bd10      	pop	{r4, pc}
 80025fa:	bf00      	nop
 80025fc:	40004400 	.word	0x40004400

08002600 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002600:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002602:	4b07      	ldr	r3, [pc, #28]	; (8002620 <vcom_Init+0x20>)
 8002604:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 8002606:	f7ff f80d 	bl	8001624 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800260a:	f7ff ff37 	bl	800247c <MX_USART2_UART_Init>
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR1, ExtiLine);
 800260e:	4a05      	ldr	r2, [pc, #20]	; (8002624 <vcom_Init+0x24>)
 8002610:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8002614:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002618:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 800261c:	2000      	movs	r0, #0
 800261e:	bd08      	pop	{r3, pc}
 8002620:	2000039c 	.word	0x2000039c
 8002624:	58000800 	.word	0x58000800

08002628 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002628:	b508      	push	{r3, lr}
  SET_BIT(RCC->APB1RSTR1, Periphs);
 800262a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800262e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002630:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002634:	639a      	str	r2, [r3, #56]	; 0x38
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8002636:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002638:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800263c:	639a      	str	r2, [r3, #56]	; 0x38
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
  __HAL_RCC_USART2_RELEASE_RESET();

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 800263e:	4804      	ldr	r0, [pc, #16]	; (8002650 <vcom_DeInit+0x28>)
 8002640:	f7ff ffc2 	bl	80025c8 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002644:	200f      	movs	r0, #15
 8002646:	f001 fbf5 	bl	8003e34 <HAL_NVIC_DisableIRQ>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 800264a:	2000      	movs	r0, #0
 800264c:	bd08      	pop	{r3, pc}
 800264e:	bf00      	nop
 8002650:	20000308 	.word	0x20000308

08002654 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002654:	b508      	push	{r3, lr}
 8002656:	460a      	mov	r2, r1
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8002658:	4601      	mov	r1, r0
 800265a:	4802      	ldr	r0, [pc, #8]	; (8002664 <vcom_Trace_DMA+0x10>)
 800265c:	f004 fdf2 	bl	8007244 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002660:	2000      	movs	r0, #0
 8002662:	bd08      	pop	{r3, pc}
 8002664:	20000308 	.word	0x20000308

08002668 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002668:	b510      	push	{r4, lr}
 800266a:	b082      	sub	sp, #8

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 800266c:	4b12      	ldr	r3, [pc, #72]	; (80026b8 <vcom_ReceiveInit+0x50>)
 800266e:	6018      	str	r0, [r3, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002670:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002674:	9300      	str	r3, [sp, #0]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8002676:	ab02      	add	r3, sp, #8
 8002678:	e913 0006 	ldmdb	r3, {r1, r2}
 800267c:	480f      	ldr	r0, [pc, #60]	; (80026bc <vcom_ReceiveInit+0x54>)
 800267e:	f005 fe5a 	bl	8008336 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8002682:	4b0e      	ldr	r3, [pc, #56]	; (80026bc <vcom_ReceiveInit+0x54>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	69da      	ldr	r2, [r3, #28]
 8002688:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800268c:	d1f9      	bne.n	8002682 <vcom_ReceiveInit+0x1a>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 800268e:	69da      	ldr	r2, [r3, #28]
 8002690:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 8002694:	d0fb      	beq.n	800268e <vcom_ReceiveInit+0x26>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800269c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 800269e:	4c07      	ldr	r4, [pc, #28]	; (80026bc <vcom_ReceiveInit+0x54>)
 80026a0:	4620      	mov	r0, r4
 80026a2:	f005 fe89 	bl	80083b8 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 80026a6:	2201      	movs	r2, #1
 80026a8:	4905      	ldr	r1, [pc, #20]	; (80026c0 <vcom_ReceiveInit+0x58>)
 80026aa:	4620      	mov	r0, r4
 80026ac:	f005 fdd4 	bl	8008258 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80026b0:	2000      	movs	r0, #0
 80026b2:	b002      	add	sp, #8
 80026b4:	bd10      	pop	{r4, pc}
 80026b6:	bf00      	nop
 80026b8:	20000398 	.word	0x20000398
 80026bc:	20000308 	.word	0x20000308
 80026c0:	200003a0 	.word	0x200003a0

080026c4 <vcom_Resume>:

void vcom_Resume(void)
{
 80026c4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026c6:	4807      	ldr	r0, [pc, #28]	; (80026e4 <vcom_Resume+0x20>)
 80026c8:	f005 fcef 	bl	80080aa <HAL_UART_Init>
 80026cc:	b920      	cbnz	r0, 80026d8 <vcom_Resume+0x14>
  {
    Error_Handler();
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80026ce:	4806      	ldr	r0, [pc, #24]	; (80026e8 <vcom_Resume+0x24>)
 80026d0:	f001 fc32 	bl	8003f38 <HAL_DMA_Init>
 80026d4:	b918      	cbnz	r0, 80026de <vcom_Resume+0x1a>
    Error_Handler();
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 80026d6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80026d8:	f7ff fa18 	bl	8001b0c <Error_Handler>
 80026dc:	e7f7      	b.n	80026ce <vcom_Resume+0xa>
    Error_Handler();
 80026de:	f7ff fa15 	bl	8001b0c <Error_Handler>
}
 80026e2:	e7f8      	b.n	80026d6 <vcom_Resume+0x12>
 80026e4:	20000308 	.word	0x20000308
 80026e8:	200002a8 	.word	0x200002a8

080026ec <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80026ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 80026ee:	6802      	ldr	r2, [r0, #0]
 80026f0:	4b04      	ldr	r3, [pc, #16]	; (8002704 <HAL_UART_TxCpltCallback+0x18>)
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d000      	beq.n	80026f8 <HAL_UART_TxCpltCallback+0xc>
    TxCpltCallback(NULL);
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80026f6:	bd08      	pop	{r3, pc}
    TxCpltCallback(NULL);
 80026f8:	4b03      	ldr	r3, [pc, #12]	; (8002708 <HAL_UART_TxCpltCallback+0x1c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2000      	movs	r0, #0
 80026fe:	4798      	blx	r3
}
 8002700:	e7f9      	b.n	80026f6 <HAL_UART_TxCpltCallback+0xa>
 8002702:	bf00      	nop
 8002704:	40004400 	.word	0x40004400
 8002708:	2000039c 	.word	0x2000039c

0800270c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 800270c:	6802      	ldr	r2, [r0, #0]
 800270e:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <HAL_UART_RxCpltCallback+0x2c>)
 8002710:	429a      	cmp	r2, r3
 8002712:	d000      	beq.n	8002716 <HAL_UART_RxCpltCallback+0xa>
 8002714:	4770      	bx	lr
{
 8002716:	b510      	push	{r4, lr}
 8002718:	4604      	mov	r4, r0
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 800271a:	4b08      	ldr	r3, [pc, #32]	; (800273c <HAL_UART_RxCpltCallback+0x30>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	b12b      	cbz	r3, 800272c <HAL_UART_RxCpltCallback+0x20>
 8002720:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8002724:	b912      	cbnz	r2, 800272c <HAL_UART_RxCpltCallback+0x20>
    {
      RxCpltCallback(&charRx, 1, 0);
 8002726:	2101      	movs	r1, #1
 8002728:	4805      	ldr	r0, [pc, #20]	; (8002740 <HAL_UART_RxCpltCallback+0x34>)
 800272a:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 800272c:	2201      	movs	r2, #1
 800272e:	4904      	ldr	r1, [pc, #16]	; (8002740 <HAL_UART_RxCpltCallback+0x34>)
 8002730:	4620      	mov	r0, r4
 8002732:	f005 fd91 	bl	8008258 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002736:	bd10      	pop	{r4, pc}
 8002738:	40004400 	.word	0x40004400
 800273c:	20000398 	.word	0x20000398
 8002740:	200003a0 	.word	0x200003a0

08002744 <CayenneLppReset>:
  /* USER CODE END CayenneLppCursor */
}

void CayenneLppReset(void)
{
  CayenneLppCursor = 0;
 8002744:	4b01      	ldr	r3, [pc, #4]	; (800274c <CayenneLppReset+0x8>)
 8002746:	2200      	movs	r2, #0
 8002748:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN CayenneLppReset */

  /* USER CODE END CayenneLppReset */
}
 800274a:	4770      	bx	lr
 800274c:	20000496 	.word	0x20000496

08002750 <CayenneLppAddTemperature>:
  /* USER CODE END CayenneLppAddPresence_2 */
  return CayenneLppCursor;
}

uint8_t CayenneLppAddTemperature(uint8_t channel, float celsius)
{
 8002750:	b570      	push	{r4, r5, r6, lr}
  /* USER CODE BEGIN CayenneLppAddTemperature_1 */

  /* USER CODE END CayenneLppAddTemperature_1 */
  if ((CayenneLppCursor + LPP_TEMPERATURE_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 8002752:	4b12      	ldr	r3, [pc, #72]	; (800279c <CayenneLppAddTemperature+0x4c>)
 8002754:	781d      	ldrb	r5, [r3, #0]
 8002756:	2dee      	cmp	r5, #238	; 0xee
 8002758:	d81e      	bhi.n	8002798 <CayenneLppAddTemperature+0x48>
 800275a:	4604      	mov	r4, r0
 800275c:	4608      	mov	r0, r1
  {
    return 0;
  }
  int16_t val = (int16_t)(celsius * 10);
 800275e:	4910      	ldr	r1, [pc, #64]	; (80027a0 <CayenneLppAddTemperature+0x50>)
 8002760:	f7fd fe40 	bl	80003e4 <__aeabi_fmul>
 8002764:	f7fe fa8c 	bl	8000c80 <__aeabi_f2iz>
 8002768:	4684      	mov	ip, r0
  CayenneLppBuffer[CayenneLppCursor++] = channel;
 800276a:	1c6a      	adds	r2, r5, #1
 800276c:	b2d2      	uxtb	r2, r2
 800276e:	4e0b      	ldr	r6, [pc, #44]	; (800279c <CayenneLppAddTemperature+0x4c>)
 8002770:	7032      	strb	r2, [r6, #0]
 8002772:	490c      	ldr	r1, [pc, #48]	; (80027a4 <CayenneLppAddTemperature+0x54>)
 8002774:	554c      	strb	r4, [r1, r5]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_TEMPERATURE;
 8002776:	1c53      	adds	r3, r2, #1
 8002778:	b2db      	uxtb	r3, r3
 800277a:	7033      	strb	r3, [r6, #0]
 800277c:	2067      	movs	r0, #103	; 0x67
 800277e:	5488      	strb	r0, [r1, r2]
  CayenneLppBuffer[CayenneLppCursor++] = val >> 8;
 8002780:	1c5a      	adds	r2, r3, #1
 8002782:	b2d2      	uxtb	r2, r2
 8002784:	7032      	strb	r2, [r6, #0]
 8002786:	f34c 2007 	sbfx	r0, ip, #8, #8
 800278a:	54c8      	strb	r0, [r1, r3]
  CayenneLppBuffer[CayenneLppCursor++] = val;
 800278c:	1c53      	adds	r3, r2, #1
 800278e:	b2d8      	uxtb	r0, r3
 8002790:	7030      	strb	r0, [r6, #0]
 8002792:	f801 c002 	strb.w	ip, [r1, r2]
  /* USER CODE BEGIN CayenneLppAddTemperature_2 */

  /* USER CODE END CayenneLppAddTemperature_2 */
  return CayenneLppCursor;
}
 8002796:	bd70      	pop	{r4, r5, r6, pc}
    return 0;
 8002798:	2000      	movs	r0, #0
 800279a:	e7fc      	b.n	8002796 <CayenneLppAddTemperature+0x46>
 800279c:	20000496 	.word	0x20000496
 80027a0:	41200000 	.word	0x41200000
 80027a4:	200003a4 	.word	0x200003a4

080027a8 <CayenneLppAddBarometricPressure>:
  /* USER CODE END CayenneLppAddAccelerometer_2 */
  return CayenneLppCursor;
}

uint8_t CayenneLppAddBarometricPressure(uint8_t channel, float hpa)
{
 80027a8:	b570      	push	{r4, r5, r6, lr}
  /* USER CODE BEGIN CayenneLppAddBarometricPressure_1 */

  /* USER CODE END CayenneLppAddBarometricPressure_1 */
  if ((CayenneLppCursor + LPP_BAROMETRIC_PRESSURE_SIZE) > CAYENNE_LPP_MAXBUFFER_SIZE)
 80027aa:	4b12      	ldr	r3, [pc, #72]	; (80027f4 <CayenneLppAddBarometricPressure+0x4c>)
 80027ac:	781d      	ldrb	r5, [r3, #0]
 80027ae:	2dee      	cmp	r5, #238	; 0xee
 80027b0:	d81e      	bhi.n	80027f0 <CayenneLppAddBarometricPressure+0x48>
 80027b2:	4604      	mov	r4, r0
 80027b4:	4608      	mov	r0, r1
  {
    return 0;
  }
  int16_t val = (int16_t)(hpa * 10);
 80027b6:	4910      	ldr	r1, [pc, #64]	; (80027f8 <CayenneLppAddBarometricPressure+0x50>)
 80027b8:	f7fd fe14 	bl	80003e4 <__aeabi_fmul>
 80027bc:	f7fe fa60 	bl	8000c80 <__aeabi_f2iz>
 80027c0:	4684      	mov	ip, r0

  CayenneLppBuffer[CayenneLppCursor++] = channel;
 80027c2:	1c6a      	adds	r2, r5, #1
 80027c4:	b2d2      	uxtb	r2, r2
 80027c6:	4e0b      	ldr	r6, [pc, #44]	; (80027f4 <CayenneLppAddBarometricPressure+0x4c>)
 80027c8:	7032      	strb	r2, [r6, #0]
 80027ca:	490c      	ldr	r1, [pc, #48]	; (80027fc <CayenneLppAddBarometricPressure+0x54>)
 80027cc:	554c      	strb	r4, [r1, r5]
  CayenneLppBuffer[CayenneLppCursor++] = LPP_BAROMETRIC_PRESSURE;
 80027ce:	1c53      	adds	r3, r2, #1
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	7033      	strb	r3, [r6, #0]
 80027d4:	2073      	movs	r0, #115	; 0x73
 80027d6:	5488      	strb	r0, [r1, r2]
  CayenneLppBuffer[CayenneLppCursor++] = val >> 8;
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	b2d2      	uxtb	r2, r2
 80027dc:	7032      	strb	r2, [r6, #0]
 80027de:	f34c 2007 	sbfx	r0, ip, #8, #8
 80027e2:	54c8      	strb	r0, [r1, r3]
  CayenneLppBuffer[CayenneLppCursor++] = val;
 80027e4:	1c53      	adds	r3, r2, #1
 80027e6:	b2d8      	uxtb	r0, r3
 80027e8:	7030      	strb	r0, [r6, #0]
 80027ea:	f801 c002 	strb.w	ip, [r1, r2]
  /* USER CODE BEGIN CayenneLppAddBarometricPressure_2 */

  /* USER CODE END CayenneLppAddBarometricPressure_2 */
  return CayenneLppCursor;
}
 80027ee:	bd70      	pop	{r4, r5, r6, pc}
    return 0;
 80027f0:	2000      	movs	r0, #0
 80027f2:	e7fc      	b.n	80027ee <CayenneLppAddBarometricPressure+0x46>
 80027f4:	20000496 	.word	0x20000496
 80027f8:	41200000 	.word	0x41200000
 80027fc:	200003a4 	.word	0x200003a4

08002800 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8002800:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8002802:	f7ff fb23 	bl	8001e4c <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8002806:	f000 fadb 	bl	8002dc0 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800280a:	bd08      	pop	{r3, pc}

0800280c <OnTxFrameCtrlChanged>:
static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800280c:	4b01      	ldr	r3, [pc, #4]	; (8002814 <OnTxFrameCtrlChanged+0x8>)
 800280e:	70d8      	strb	r0, [r3, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	20000058 	.word	0x20000058

08002818 <OnPingSlotPeriodicityChanged>:
static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 8002818:	4b01      	ldr	r3, [pc, #4]	; (8002820 <OnPingSlotPeriodicityChanged+0x8>)
 800281a:	7318      	strb	r0, [r3, #12]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	20000058 	.word	0x20000058

08002824 <OnBeaconStatusChange>:
  if (params != NULL)
 8002824:	2800      	cmp	r0, #0
 8002826:	d03f      	beq.n	80028a8 <OnBeaconStatusChange+0x84>
{
 8002828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800282c:	b08c      	sub	sp, #48	; 0x30
 800282e:	4603      	mov	r3, r0
    switch (params->State)
 8002830:	7842      	ldrb	r2, [r0, #1]
 8002832:	2a02      	cmp	r2, #2
 8002834:	d00a      	beq.n	800284c <OnBeaconStatusChange+0x28>
 8002836:	2a03      	cmp	r2, #3
 8002838:	d02f      	beq.n	800289a <OnBeaconStatusChange+0x76>
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800283a:	4b1c      	ldr	r3, [pc, #112]	; (80028ac <OnBeaconStatusChange+0x88>)
 800283c:	2200      	movs	r2, #0
 800283e:	4611      	mov	r1, r2
 8002840:	2002      	movs	r0, #2
 8002842:	f012 f8d7 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8002846:	b00c      	add	sp, #48	; 0x30
 8002848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        APP_LOG(TS_OFF, VLEVEL_M,
 800284c:	7c02      	ldrb	r2, [r0, #16]
 800284e:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
 8002852:	f990 0014 	ldrsb.w	r0, [r0, #20]
 8002856:	7d9c      	ldrb	r4, [r3, #22]
 8002858:	7ddd      	ldrb	r5, [r3, #23]
 800285a:	7e1e      	ldrb	r6, [r3, #24]
 800285c:	7e5f      	ldrb	r7, [r3, #25]
 800285e:	f893 c01a 	ldrb.w	ip, [r3, #26]
 8002862:	f893 e01b 	ldrb.w	lr, [r3, #27]
 8002866:	f893 801c 	ldrb.w	r8, [r3, #28]
 800286a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800286e:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 8002872:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8002876:	9708      	str	r7, [sp, #32]
 8002878:	9607      	str	r6, [sp, #28]
 800287a:	9506      	str	r5, [sp, #24]
 800287c:	9405      	str	r4, [sp, #20]
 800287e:	685c      	ldr	r4, [r3, #4]
 8002880:	9404      	str	r4, [sp, #16]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	9303      	str	r3, [sp, #12]
 8002886:	9002      	str	r0, [sp, #8]
 8002888:	9101      	str	r1, [sp, #4]
 800288a:	9200      	str	r2, [sp, #0]
 800288c:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <OnBeaconStatusChange+0x8c>)
 800288e:	2200      	movs	r2, #0
 8002890:	4611      	mov	r1, r2
 8002892:	2002      	movs	r0, #2
 8002894:	f012 f8ae 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8002898:	e7d5      	b.n	8002846 <OnBeaconStatusChange+0x22>
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800289a:	4b06      	ldr	r3, [pc, #24]	; (80028b4 <OnBeaconStatusChange+0x90>)
 800289c:	2200      	movs	r2, #0
 800289e:	4611      	mov	r1, r2
 80028a0:	2002      	movs	r0, #2
 80028a2:	f012 f8a7 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 80028a6:	e7ce      	b.n	8002846 <OnBeaconStatusChange+0x22>
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	08015730 	.word	0x08015730
 80028b0:	08015748 	.word	0x08015748
 80028b4:	080157bc 	.word	0x080157bc

080028b8 <OnClassChange>:
{
 80028b8:	b500      	push	{lr}
 80028ba:	b083      	sub	sp, #12
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 80028bc:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <OnClassChange+0x1c>)
 80028be:	5c1b      	ldrb	r3, [r3, r0]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	4b05      	ldr	r3, [pc, #20]	; (80028d8 <OnClassChange+0x20>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	4611      	mov	r1, r2
 80028c8:	2002      	movs	r0, #2
 80028ca:	f012 f893 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 80028ce:	b003      	add	sp, #12
 80028d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80028d4:	080157f8 	.word	0x080157f8
 80028d8:	080157dc 	.word	0x080157dc

080028dc <OnNvmDataChange>:

  /* USER CODE END StoreContext_Last */
}

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 80028dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 80028de:	2801      	cmp	r0, #1
 80028e0:	d006      	beq.n	80028f0 <OnNvmDataChange+0x14>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 80028e2:	4b07      	ldr	r3, [pc, #28]	; (8002900 <OnNvmDataChange+0x24>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	4611      	mov	r1, r2
 80028e8:	2002      	movs	r0, #2
 80028ea:	f012 f883 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 80028ee:	bd08      	pop	{r3, pc}
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 80028f0:	4b04      	ldr	r3, [pc, #16]	; (8002904 <OnNvmDataChange+0x28>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	4611      	mov	r1, r2
 80028f6:	2002      	movs	r0, #2
 80028f8:	f012 f87c 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 80028fc:	e7f7      	b.n	80028ee <OnNvmDataChange+0x12>
 80028fe:	bf00      	nop
 8002900:	08015810 	.word	0x08015810
 8002904:	080157fc 	.word	0x080157fc

08002908 <OnTxTimerEvent>:
{
 8002908:	b508      	push	{r3, lr}
  osThreadFlagsSet(Thd_LoraSendProcessId, 1);
 800290a:	2101      	movs	r1, #1
 800290c:	4b03      	ldr	r3, [pc, #12]	; (800291c <OnTxTimerEvent+0x14>)
 800290e:	6818      	ldr	r0, [r3, #0]
 8002910:	f005 fe86 	bl	8008620 <osThreadFlagsSet>
  UTIL_TIMER_Start(&TxTimer);
 8002914:	4802      	ldr	r0, [pc, #8]	; (8002920 <OnTxTimerEvent+0x18>)
 8002916:	f012 fb3f 	bl	8014f98 <UTIL_TIMER_Start>
}
 800291a:	bd08      	pop	{r3, pc}
 800291c:	200005d8 	.word	0x200005d8
 8002920:	200005fc 	.word	0x200005fc

08002924 <OnMacProcessNotify>:
{
 8002924:	b508      	push	{r3, lr}
  osThreadFlagsSet(Thd_LmHandlerProcessId, 1);
 8002926:	2101      	movs	r1, #1
 8002928:	4b02      	ldr	r3, [pc, #8]	; (8002934 <OnMacProcessNotify+0x10>)
 800292a:	6818      	ldr	r0, [r3, #0]
 800292c:	f005 fe78 	bl	8008620 <osThreadFlagsSet>
}
 8002930:	bd08      	pop	{r3, pc}
 8002932:	bf00      	nop
 8002934:	200005d4 	.word	0x200005d4

08002938 <OnSystemReset>:
{
 8002938:	b508      	push	{r3, lr}
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800293a:	f008 fb9b 	bl	800b074 <LmHandlerHalt>
 800293e:	b100      	cbz	r0, 8002942 <OnSystemReset+0xa>
}
 8002940:	bd08      	pop	{r3, pc}
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 8002942:	f008 f819 	bl	800a978 <LmHandlerJoinStatus>
 8002946:	2801      	cmp	r0, #1
 8002948:	d1fa      	bne.n	8002940 <OnSystemReset+0x8>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800294a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800294e:	4905      	ldr	r1, [pc, #20]	; (8002964 <OnSystemReset+0x2c>)
 8002950:	68ca      	ldr	r2, [r1, #12]
 8002952:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002956:	4b04      	ldr	r3, [pc, #16]	; (8002968 <OnSystemReset+0x30>)
 8002958:	4313      	orrs	r3, r2
 800295a:	60cb      	str	r3, [r1, #12]
 800295c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002960:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002962:	e7fd      	b.n	8002960 <OnSystemReset+0x28>
 8002964:	e000ed00 	.word	0xe000ed00
 8002968:	05fa0004 	.word	0x05fa0004

0800296c <OnTxPeriodicityChanged>:
{
 800296c:	b510      	push	{r4, lr}
  TxPeriodicity = periodicity;
 800296e:	4b09      	ldr	r3, [pc, #36]	; (8002994 <OnTxPeriodicityChanged+0x28>)
 8002970:	6018      	str	r0, [r3, #0]
  if (TxPeriodicity == 0)
 8002972:	b910      	cbnz	r0, 800297a <OnTxPeriodicityChanged+0xe>
    TxPeriodicity = APP_TX_DUTYCYCLE;
 8002974:	f242 7210 	movw	r2, #10000	; 0x2710
 8002978:	601a      	str	r2, [r3, #0]
  UTIL_TIMER_Stop(&TxTimer);
 800297a:	4c07      	ldr	r4, [pc, #28]	; (8002998 <OnTxPeriodicityChanged+0x2c>)
 800297c:	4620      	mov	r0, r4
 800297e:	f012 fab1 	bl	8014ee4 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 8002982:	4b04      	ldr	r3, [pc, #16]	; (8002994 <OnTxPeriodicityChanged+0x28>)
 8002984:	6819      	ldr	r1, [r3, #0]
 8002986:	4620      	mov	r0, r4
 8002988:	f012 fb4c 	bl	8015024 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800298c:	4620      	mov	r0, r4
 800298e:	f012 fb03 	bl	8014f98 <UTIL_TIMER_Start>
}
 8002992:	bd10      	pop	{r4, pc}
 8002994:	2000006c 	.word	0x2000006c
 8002998:	200005fc 	.word	0x200005fc

0800299c <OnTxData>:
  if ((params != NULL))
 800299c:	2800      	cmp	r0, #0
 800299e:	d042      	beq.n	8002a26 <OnTxData+0x8a>
{
 80029a0:	b510      	push	{r4, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	4604      	mov	r4, r0
    if (params->IsMcpsConfirm != 0)
 80029a6:	7803      	ldrb	r3, [r0, #0]
 80029a8:	b90b      	cbnz	r3, 80029ae <OnTxData+0x12>
}
 80029aa:	b004      	add	sp, #16
 80029ac:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
 80029ae:	2201      	movs	r2, #1
 80029b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029b4:	481c      	ldr	r0, [pc, #112]	; (8002a28 <OnTxData+0x8c>)
 80029b6:	f001 ffa7 	bl	8004908 <HAL_GPIO_WritePin>
      UTIL_TIMER_Start(&TxLedTimer);
 80029ba:	481c      	ldr	r0, [pc, #112]	; (8002a2c <OnTxData+0x90>)
 80029bc:	f012 faec 	bl	8014f98 <UTIL_TIMER_Start>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 80029c0:	4b1b      	ldr	r3, [pc, #108]	; (8002a30 <OnTxData+0x94>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	4611      	mov	r1, r2
 80029c6:	2002      	movs	r0, #2
 80029c8:	f012 f814 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 80029cc:	7c23      	ldrb	r3, [r4, #16]
 80029ce:	f994 200a 	ldrsb.w	r2, [r4, #10]
 80029d2:	f994 1018 	ldrsb.w	r1, [r4, #24]
 80029d6:	9103      	str	r1, [sp, #12]
 80029d8:	9202      	str	r2, [sp, #8]
 80029da:	9301      	str	r3, [sp, #4]
 80029dc:	68e3      	ldr	r3, [r4, #12]
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	4b14      	ldr	r3, [pc, #80]	; (8002a34 <OnTxData+0x98>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	4611      	mov	r1, r2
 80029e6:	2003      	movs	r0, #3
 80029e8:	f012 f804 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 80029ec:	4b12      	ldr	r3, [pc, #72]	; (8002a38 <OnTxData+0x9c>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	4611      	mov	r1, r2
 80029f2:	2003      	movs	r0, #3
 80029f4:	f011 fffe 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 80029f8:	7a23      	ldrb	r3, [r4, #8]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d10c      	bne.n	8002a18 <OnTxData+0x7c>
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 80029fe:	7a63      	ldrb	r3, [r4, #9]
 8002a00:	b143      	cbz	r3, 8002a14 <OnTxData+0x78>
 8002a02:	4b0e      	ldr	r3, [pc, #56]	; (8002a3c <OnTxData+0xa0>)
 8002a04:	9300      	str	r3, [sp, #0]
 8002a06:	4b0e      	ldr	r3, [pc, #56]	; (8002a40 <OnTxData+0xa4>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	4611      	mov	r1, r2
 8002a0c:	2003      	movs	r0, #3
 8002a0e:	f011 fff1 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 8002a12:	e7ca      	b.n	80029aa <OnTxData+0xe>
 8002a14:	4b0b      	ldr	r3, [pc, #44]	; (8002a44 <OnTxData+0xa8>)
 8002a16:	e7f5      	b.n	8002a04 <OnTxData+0x68>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 8002a18:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <OnTxData+0xac>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	4611      	mov	r1, r2
 8002a1e:	2003      	movs	r0, #3
 8002a20:	f011 ffe8 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8002a24:	e7c1      	b.n	80029aa <OnTxData+0xe>
 8002a26:	4770      	bx	lr
 8002a28:	48000400 	.word	0x48000400
 8002a2c:	200005e4 	.word	0x200005e4
 8002a30:	08015830 	.word	0x08015830
 8002a34:	08015864 	.word	0x08015864
 8002a38:	08015898 	.word	0x08015898
 8002a3c:	0801582c 	.word	0x0801582c
 8002a40:	080158a8 	.word	0x080158a8
 8002a44:	08015824 	.word	0x08015824
 8002a48:	080158bc 	.word	0x080158bc

08002a4c <OnJoinRequest>:
  if (joinParams != NULL)
 8002a4c:	b358      	cbz	r0, 8002aa6 <OnJoinRequest+0x5a>
{
 8002a4e:	b510      	push	{r4, lr}
 8002a50:	4604      	mov	r4, r0
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 8002a52:	f990 3005 	ldrsb.w	r3, [r0, #5]
 8002a56:	b9fb      	cbnz	r3, 8002a98 <OnJoinRequest+0x4c>
      UTIL_TIMER_Stop(&JoinLedTimer);
 8002a58:	4813      	ldr	r0, [pc, #76]	; (8002aa8 <OnJoinRequest+0x5c>)
 8002a5a:	f012 fa43 	bl	8014ee4 <UTIL_TIMER_Stop>
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a64:	4811      	ldr	r0, [pc, #68]	; (8002aac <OnJoinRequest+0x60>)
 8002a66:	f001 ff4f 	bl	8004908 <HAL_GPIO_WritePin>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 8002a6a:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <OnJoinRequest+0x64>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	4611      	mov	r1, r2
 8002a70:	2002      	movs	r0, #2
 8002a72:	f011 ffbf 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 8002a76:	79a3      	ldrb	r3, [r4, #6]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d006      	beq.n	8002a8a <OnJoinRequest+0x3e>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 8002a7c:	4b0d      	ldr	r3, [pc, #52]	; (8002ab4 <OnJoinRequest+0x68>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	4611      	mov	r1, r2
 8002a82:	2002      	movs	r0, #2
 8002a84:	f011 ffb6 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 8002a88:	e00c      	b.n	8002aa4 <OnJoinRequest+0x58>
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 8002a8a:	4b0b      	ldr	r3, [pc, #44]	; (8002ab8 <OnJoinRequest+0x6c>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	4611      	mov	r1, r2
 8002a90:	2002      	movs	r0, #2
 8002a92:	f011 ffaf 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 8002a96:	e005      	b.n	8002aa4 <OnJoinRequest+0x58>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 8002a98:	4b08      	ldr	r3, [pc, #32]	; (8002abc <OnJoinRequest+0x70>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	4611      	mov	r1, r2
 8002a9e:	2002      	movs	r0, #2
 8002aa0:	f011 ffa8 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8002aa4:	bd10      	pop	{r4, pc}
 8002aa6:	4770      	bx	lr
 8002aa8:	2000058c 	.word	0x2000058c
 8002aac:	48000400 	.word	0x48000400
 8002ab0:	080158cc 	.word	0x080158cc
 8002ab4:	08015904 	.word	0x08015904
 8002ab8:	080158e4 	.word	0x080158e4
 8002abc:	08015924 	.word	0x08015924

08002ac0 <OnStopJoinTimerEvent>:
{
 8002ac0:	b510      	push	{r4, lr}
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 8002ac2:	4b0f      	ldr	r3, [pc, #60]	; (8002b00 <OnStopJoinTimerEvent+0x40>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d013      	beq.n	8002af2 <OnStopJoinTimerEvent+0x32>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
 8002aca:	4c0e      	ldr	r4, [pc, #56]	; (8002b04 <OnStopJoinTimerEvent+0x44>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	f001 ff18 	bl	8004908 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ade:	4620      	mov	r0, r4
 8002ae0:	f001 ff12 	bl	8004908 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002aea:	4620      	mov	r0, r4
 8002aec:	f001 ff0c 	bl	8004908 <HAL_GPIO_WritePin>
}
 8002af0:	bd10      	pop	{r4, pc}
    osThreadFlagsSet(Thd_LoraStopJoinId, 1);
 8002af2:	2101      	movs	r1, #1
 8002af4:	4b04      	ldr	r3, [pc, #16]	; (8002b08 <OnStopJoinTimerEvent+0x48>)
 8002af6:	6818      	ldr	r0, [r3, #0]
 8002af8:	f005 fd92 	bl	8008620 <osThreadFlagsSet>
 8002afc:	e7e5      	b.n	8002aca <OnStopJoinTimerEvent+0xa>
 8002afe:	bf00      	nop
 8002b00:	20000000 	.word	0x20000000
 8002b04:	48000400 	.word	0x48000400
 8002b08:	200005dc 	.word	0x200005dc

08002b0c <OnRxTimerLedEvent>:
{
 8002b0c:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b14:	4801      	ldr	r0, [pc, #4]	; (8002b1c <OnRxTimerLedEvent+0x10>)
 8002b16:	f001 fef7 	bl	8004908 <HAL_GPIO_WritePin>
}
 8002b1a:	bd08      	pop	{r3, pc}
 8002b1c:	48000400 	.word	0x48000400

08002b20 <OnTxTimerLedEvent>:
{
 8002b20:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
 8002b22:	2200      	movs	r2, #0
 8002b24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b28:	4801      	ldr	r0, [pc, #4]	; (8002b30 <OnTxTimerLedEvent+0x10>)
 8002b2a:	f001 feed 	bl	8004908 <HAL_GPIO_WritePin>
}
 8002b2e:	bd08      	pop	{r3, pc}
 8002b30:	48000400 	.word	0x48000400

08002b34 <OnRxData>:
  if (params != NULL)
 8002b34:	2900      	cmp	r1, #0
 8002b36:	d06e      	beq.n	8002c16 <OnRxData+0xe2>
{
 8002b38:	b570      	push	{r4, r5, r6, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	4604      	mov	r4, r0
 8002b3e:	460d      	mov	r5, r1
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
 8002b40:	2201      	movs	r2, #1
 8002b42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b46:	4834      	ldr	r0, [pc, #208]	; (8002c18 <OnRxData+0xe4>)
 8002b48:	f001 fede 	bl	8004908 <HAL_GPIO_WritePin>
    UTIL_TIMER_Start(&RxLedTimer);
 8002b4c:	4833      	ldr	r0, [pc, #204]	; (8002c1c <OnRxData+0xe8>)
 8002b4e:	f012 fa23 	bl	8014f98 <UTIL_TIMER_Start>
    if (params->IsMcpsIndication)
 8002b52:	782e      	ldrb	r6, [r5, #0]
 8002b54:	2e00      	cmp	r6, #0
 8002b56:	d042      	beq.n	8002bde <OnRxData+0xaa>
      if (appData != NULL)
 8002b58:	2c00      	cmp	r4, #0
 8002b5a:	d03f      	beq.n	8002bdc <OnRxData+0xa8>
        RxPort = appData->Port;
 8002b5c:	7826      	ldrb	r6, [r4, #0]
        if (appData->Buffer != NULL)
 8002b5e:	6863      	ldr	r3, [r4, #4]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d03c      	beq.n	8002bde <OnRxData+0xaa>
          switch (appData->Port)
 8002b64:	2e02      	cmp	r6, #2
 8002b66:	d016      	beq.n	8002b96 <OnRxData+0x62>
 8002b68:	2e03      	cmp	r6, #3
 8002b6a:	d138      	bne.n	8002bde <OnRxData+0xaa>
              if (appData->BufferSize == 1)
 8002b6c:	7862      	ldrb	r2, [r4, #1]
 8002b6e:	2a01      	cmp	r2, #1
 8002b70:	d135      	bne.n	8002bde <OnRxData+0xaa>
                switch (appData->Buffer[0])
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d006      	beq.n	8002b86 <OnRxData+0x52>
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d008      	beq.n	8002b8e <OnRxData+0x5a>
 8002b7c:	bb7b      	cbnz	r3, 8002bde <OnRxData+0xaa>
                    LmHandlerRequestClass(CLASS_A);
 8002b7e:	2000      	movs	r0, #0
 8002b80:	f007 ffae 	bl	800aae0 <LmHandlerRequestClass>
                    break;
 8002b84:	e02b      	b.n	8002bde <OnRxData+0xaa>
                    LmHandlerRequestClass(CLASS_B);
 8002b86:	2001      	movs	r0, #1
 8002b88:	f007 ffaa 	bl	800aae0 <LmHandlerRequestClass>
                    break;
 8002b8c:	e027      	b.n	8002bde <OnRxData+0xaa>
                    LmHandlerRequestClass(CLASS_C);
 8002b8e:	2002      	movs	r0, #2
 8002b90:	f007 ffa6 	bl	800aae0 <LmHandlerRequestClass>
                    break;
 8002b94:	e023      	b.n	8002bde <OnRxData+0xaa>
              if (appData->BufferSize == 1)
 8002b96:	7862      	ldrb	r2, [r4, #1]
 8002b98:	2a01      	cmp	r2, #1
 8002b9a:	d120      	bne.n	8002bde <OnRxData+0xaa>
                AppLedStateOn = appData->Buffer[0] & 0x01;
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	4a1f      	ldr	r2, [pc, #124]	; (8002c20 <OnRxData+0xec>)
 8002ba4:	7013      	strb	r3, [r2, #0]
                if (AppLedStateOn == RESET)
 8002ba6:	b963      	cbnz	r3, 8002bc2 <OnRxData+0x8e>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 8002ba8:	4b1e      	ldr	r3, [pc, #120]	; (8002c24 <OnRxData+0xf0>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	4611      	mov	r1, r2
 8002bae:	2003      	movs	r0, #3
 8002bb0:	f011 ff20 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002bba:	4817      	ldr	r0, [pc, #92]	; (8002c18 <OnRxData+0xe4>)
 8002bbc:	f001 fea4 	bl	8004908 <HAL_GPIO_WritePin>
 8002bc0:	e00d      	b.n	8002bde <OnRxData+0xaa>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 8002bc2:	4b19      	ldr	r3, [pc, #100]	; (8002c28 <OnRxData+0xf4>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	2003      	movs	r0, #3
 8002bca:	f011 ff13 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); /* LED_RED */
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002bd4:	4810      	ldr	r0, [pc, #64]	; (8002c18 <OnRxData+0xe4>)
 8002bd6:	f001 fe97 	bl	8004908 <HAL_GPIO_WritePin>
 8002bda:	e000      	b.n	8002bde <OnRxData+0xaa>
  uint8_t RxPort = 0;
 8002bdc:	2600      	movs	r6, #0
    if (params->RxSlot < RX_SLOT_NONE)
 8002bde:	7c2b      	ldrb	r3, [r5, #16]
 8002be0:	2b05      	cmp	r3, #5
 8002be2:	d901      	bls.n	8002be8 <OnRxData+0xb4>
}
 8002be4:	b006      	add	sp, #24
 8002be6:	bd70      	pop	{r4, r5, r6, pc}
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 8002be8:	f995 2008 	ldrsb.w	r2, [r5, #8]
 8002bec:	f995 1009 	ldrsb.w	r1, [r5, #9]
 8002bf0:	f995 000a 	ldrsb.w	r0, [r5, #10]
 8002bf4:	9005      	str	r0, [sp, #20]
 8002bf6:	9104      	str	r1, [sp, #16]
 8002bf8:	490c      	ldr	r1, [pc, #48]	; (8002c2c <OnRxData+0xf8>)
 8002bfa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002bfe:	9303      	str	r3, [sp, #12]
 8002c00:	9202      	str	r2, [sp, #8]
 8002c02:	9601      	str	r6, [sp, #4]
 8002c04:	68eb      	ldr	r3, [r5, #12]
 8002c06:	9300      	str	r3, [sp, #0]
 8002c08:	4b09      	ldr	r3, [pc, #36]	; (8002c30 <OnRxData+0xfc>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	4611      	mov	r1, r2
 8002c0e:	2003      	movs	r0, #3
 8002c10:	f011 fef0 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8002c14:	e7e6      	b.n	8002be4 <OnRxData+0xb0>
 8002c16:	4770      	bx	lr
 8002c18:	48000400 	.word	0x48000400
 8002c1c:	200005a4 	.word	0x200005a4
 8002c20:	2000058a 	.word	0x2000058a
 8002c24:	08015940 	.word	0x08015940
 8002c28:	0801594c 	.word	0x0801594c
 8002c2c:	08015c24 	.word	0x08015c24
 8002c30:	08015958 	.word	0x08015958

08002c34 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 8002c34:	b538      	push	{r3, r4, r5, lr}
 8002c36:	4605      	mov	r5, r0
 8002c38:	460c      	mov	r4, r1
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8002c3a:	f001 fbbd 	bl	80043b8 <HAL_FLASH_Unlock>
 8002c3e:	b100      	cbz	r0, 8002c42 <OnStoreContextRequest+0xe>
    HAL_FLASH_Lock();
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 8002c40:	bd38      	pop	{r3, r4, r5, pc}
    if (FLASH_IF_EraseByPages(PAGE(LORAWAN_NVM_BASE_ADDRESS), 1, 0U) == FLASH_OK)
 8002c42:	4b0f      	ldr	r3, [pc, #60]	; (8002c80 <OnStoreContextRequest+0x4c>)
 8002c44:	f8d3 05e0 	ldr.w	r0, [r3, #1504]	; 0x5e0
 8002c48:	4b0e      	ldr	r3, [pc, #56]	; (8002c84 <OnStoreContextRequest+0x50>)
 8002c4a:	ea03 2080 	and.w	r0, r3, r0, lsl #10
 8002c4e:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
 8002c52:	fbb3 f3f0 	udiv	r3, r3, r0
 8002c56:	fb00 f303 	mul.w	r3, r0, r3
 8002c5a:	f5c3 337c 	rsb	r3, r3, #258048	; 0x3f000
 8002c5e:	2200      	movs	r2, #0
 8002c60:	2101      	movs	r1, #1
 8002c62:	0ad8      	lsrs	r0, r3, #11
 8002c64:	f7fe fd7c 	bl	8001760 <FLASH_IF_EraseByPages>
 8002c68:	b110      	cbz	r0, 8002c70 <OnStoreContextRequest+0x3c>
    HAL_FLASH_Lock();
 8002c6a:	f001 fbbd 	bl	80043e8 <HAL_FLASH_Lock>
}
 8002c6e:	e7e7      	b.n	8002c40 <OnStoreContextRequest+0xc>
      FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (uint8_t *)nvm, nvm_size, NULL);
 8002c70:	2300      	movs	r3, #0
 8002c72:	4622      	mov	r2, r4
 8002c74:	4629      	mov	r1, r5
 8002c76:	4804      	ldr	r0, [pc, #16]	; (8002c88 <OnStoreContextRequest+0x54>)
 8002c78:	f7fe fd8e 	bl	8001798 <FLASH_IF_Write>
 8002c7c:	e7f5      	b.n	8002c6a <OnStoreContextRequest+0x36>
 8002c7e:	bf00      	nop
 8002c80:	1fff7000 	.word	0x1fff7000
 8002c84:	03fffc00 	.word	0x03fffc00
 8002c88:	0803f000 	.word	0x0803f000

08002c8c <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 8002c8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  UTIL_MEM_cpy_8(nvm, (void *)LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 8002c8e:	b28a      	uxth	r2, r1
 8002c90:	4901      	ldr	r1, [pc, #4]	; (8002c98 <OnRestoreContextRequest+0xc>)
 8002c92:	f011 ffc5 	bl	8014c20 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 8002c96:	bd08      	pop	{r3, pc}
 8002c98:	0803f000 	.word	0x0803f000

08002c9c <StopJoin>:
{
 8002c9c:	b538      	push	{r3, r4, r5, lr}
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
 8002c9e:	4c1e      	ldr	r4, [pc, #120]	; (8002d18 <StopJoin+0x7c>)
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ca6:	4620      	mov	r0, r4
 8002ca8:	f001 fe2e 	bl	8004908 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
 8002cac:	2201      	movs	r2, #1
 8002cae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	f001 fe28 	bl	8004908 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); /* LED_RED */
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002cbe:	4620      	mov	r0, r4
 8002cc0:	f001 fe22 	bl	8004908 <HAL_GPIO_WritePin>
  UTIL_TIMER_Stop(&TxTimer);
 8002cc4:	4815      	ldr	r0, [pc, #84]	; (8002d1c <StopJoin+0x80>)
 8002cc6:	f012 f90d 	bl	8014ee4 <UTIL_TIMER_Stop>
  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 8002cca:	f008 f9cb 	bl	800b064 <LmHandlerStop>
 8002cce:	b148      	cbz	r0, 8002ce4 <StopJoin+0x48>
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 8002cd0:	4b13      	ldr	r3, [pc, #76]	; (8002d20 <StopJoin+0x84>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	4611      	mov	r1, r2
 8002cd6:	2002      	movs	r0, #2
 8002cd8:	f011 fe8c 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Start(&StopJoinTimer);
 8002cdc:	4811      	ldr	r0, [pc, #68]	; (8002d24 <StopJoin+0x88>)
 8002cde:	f012 f95b 	bl	8014f98 <UTIL_TIMER_Start>
}
 8002ce2:	bd38      	pop	{r3, r4, r5, pc}
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 8002ce4:	4b10      	ldr	r3, [pc, #64]	; (8002d28 <StopJoin+0x8c>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	4611      	mov	r1, r2
 8002cea:	2002      	movs	r0, #2
 8002cec:	f011 fe82 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_ABP;
 8002cf0:	4c0e      	ldr	r4, [pc, #56]	; (8002d2c <StopJoin+0x90>)
 8002cf2:	2501      	movs	r5, #1
 8002cf4:	7025      	strb	r5, [r4, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 8002cf6:	4b0e      	ldr	r3, [pc, #56]	; (8002d30 <StopJoin+0x94>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	2002      	movs	r0, #2
 8002cfe:	f011 fe79 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
    LmHandlerConfigure(&LmHandlerParams);
 8002d02:	480c      	ldr	r0, [pc, #48]	; (8002d34 <StopJoin+0x98>)
 8002d04:	f008 f82a 	bl	800ad5c <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 8002d08:	4629      	mov	r1, r5
 8002d0a:	7820      	ldrb	r0, [r4, #0]
 8002d0c:	f007 fdbc 	bl	800a888 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 8002d10:	4802      	ldr	r0, [pc, #8]	; (8002d1c <StopJoin+0x80>)
 8002d12:	f012 f941 	bl	8014f98 <UTIL_TIMER_Start>
 8002d16:	e7e1      	b.n	8002cdc <StopJoin+0x40>
 8002d18:	48000400 	.word	0x48000400
 8002d1c:	200005fc 	.word	0x200005fc
 8002d20:	080159a0 	.word	0x080159a0
 8002d24:	200005bc 	.word	0x200005bc
 8002d28:	080159c0 	.word	0x080159c0
 8002d2c:	20000000 	.word	0x20000000
 8002d30:	080159d4 	.word	0x080159d4
 8002d34:	20000058 	.word	0x20000058

08002d38 <Thd_LoraStopJoin>:
{
 8002d38:	b508      	push	{r3, lr}
    osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d3e:	2100      	movs	r1, #0
 8002d40:	2001      	movs	r0, #1
 8002d42:	f005 fcb5 	bl	80086b0 <osThreadFlagsWait>
    StopJoin();  /*what you want to do*/
 8002d46:	f7ff ffa9 	bl	8002c9c <StopJoin>
  for (;;)
 8002d4a:	e7f6      	b.n	8002d3a <Thd_LoraStopJoin+0x2>

08002d4c <StoreContext>:
{
 8002d4c:	b508      	push	{r3, lr}
  status = LmHandlerNvmDataStore();
 8002d4e:	f008 f999 	bl	800b084 <LmHandlerNvmDataStore>
  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 8002d52:	f110 0f08 	cmn.w	r0, #8
 8002d56:	d003      	beq.n	8002d60 <StoreContext+0x14>
  else if (status == LORAMAC_HANDLER_ERROR)
 8002d58:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002d5c:	d007      	beq.n	8002d6e <StoreContext+0x22>
}
 8002d5e:	bd08      	pop	{r3, pc}
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 8002d60:	4b06      	ldr	r3, [pc, #24]	; (8002d7c <StoreContext+0x30>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	4611      	mov	r1, r2
 8002d66:	2002      	movs	r0, #2
 8002d68:	f011 fe44 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 8002d6c:	e7f7      	b.n	8002d5e <StoreContext+0x12>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 8002d6e:	4b04      	ldr	r3, [pc, #16]	; (8002d80 <StoreContext+0x34>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	4611      	mov	r1, r2
 8002d74:	2002      	movs	r0, #2
 8002d76:	f011 fe3d 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8002d7a:	e7f0      	b.n	8002d5e <StoreContext+0x12>
 8002d7c:	080159f4 	.word	0x080159f4
 8002d80:	08015a0c 	.word	0x08015a0c

08002d84 <Thd_LoraStoreContext>:
{
 8002d84:	b508      	push	{r3, lr}
    osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002d86:	f04f 32ff 	mov.w	r2, #4294967295
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	f005 fc8f 	bl	80086b0 <osThreadFlagsWait>
    StoreContext();  /*what you want to do*/
 8002d92:	f7ff ffdb 	bl	8002d4c <StoreContext>
  for (;;)
 8002d96:	e7f6      	b.n	8002d86 <Thd_LoraStoreContext+0x2>

08002d98 <Thd_LmHandlerProcess>:
{
 8002d98:	b508      	push	{r3, lr}
    osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d9e:	2100      	movs	r1, #0
 8002da0:	2001      	movs	r0, #1
 8002da2:	f005 fc85 	bl	80086b0 <osThreadFlagsWait>
    LmHandlerProcess(); /*what you want to do*/
 8002da6:	f007 fe77 	bl	800aa98 <LmHandlerProcess>
  for (;;)
 8002daa:	e7f6      	b.n	8002d9a <Thd_LmHandlerProcess+0x2>

08002dac <OnJoinTimerLedEvent>:
{
 8002dac:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
 8002dae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002db2:	4802      	ldr	r0, [pc, #8]	; (8002dbc <OnJoinTimerLedEvent+0x10>)
 8002db4:	f001 fdad 	bl	8004912 <HAL_GPIO_TogglePin>
}
 8002db8:	bd08      	pop	{r3, pc}
 8002dba:	bf00      	nop
 8002dbc:	48000400 	.word	0x48000400

08002dc0 <LoRaWAN_Init>:
{
 8002dc0:	b570      	push	{r4, r5, r6, lr}
 8002dc2:	b086      	sub	sp, #24
  uint32_t feature_version = 0UL;
 8002dc4:	2400      	movs	r4, #0
 8002dc6:	9405      	str	r4, [sp, #20]
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 8002dc8:	9402      	str	r4, [sp, #8]
 8002dca:	2502      	movs	r5, #2
 8002dcc:	9501      	str	r5, [sp, #4]
 8002dce:	2601      	movs	r6, #1
 8002dd0:	9600      	str	r6, [sp, #0]
 8002dd2:	4b57      	ldr	r3, [pc, #348]	; (8002f30 <LoRaWAN_Init+0x170>)
 8002dd4:	4622      	mov	r2, r4
 8002dd6:	4621      	mov	r1, r4
 8002dd8:	4628      	mov	r0, r5
 8002dda:	f011 fe0b 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 8002dde:	9402      	str	r4, [sp, #8]
 8002de0:	2304      	movs	r3, #4
 8002de2:	9301      	str	r3, [sp, #4]
 8002de4:	9500      	str	r5, [sp, #0]
 8002de6:	4b53      	ldr	r3, [pc, #332]	; (8002f34 <LoRaWAN_Init+0x174>)
 8002de8:	4622      	mov	r2, r4
 8002dea:	4621      	mov	r1, r4
 8002dec:	4628      	mov	r0, r5
 8002dee:	f011 fe01 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 8002df2:	9402      	str	r4, [sp, #8]
 8002df4:	9501      	str	r5, [sp, #4]
 8002df6:	9600      	str	r6, [sp, #0]
 8002df8:	4b4f      	ldr	r3, [pc, #316]	; (8002f38 <LoRaWAN_Init+0x178>)
 8002dfa:	4622      	mov	r2, r4
 8002dfc:	4621      	mov	r1, r4
 8002dfe:	4628      	mov	r0, r5
 8002e00:	f011 fdf8 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 8002e04:	a905      	add	r1, sp, #20
 8002e06:	4620      	mov	r0, r4
 8002e08:	f008 f916 	bl	800b038 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 8002e0c:	9b05      	ldr	r3, [sp, #20]
 8002e0e:	0e1a      	lsrs	r2, r3, #24
 8002e10:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8002e14:	9102      	str	r1, [sp, #8]
 8002e16:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8002e1a:	9301      	str	r3, [sp, #4]
 8002e1c:	9200      	str	r2, [sp, #0]
 8002e1e:	4b47      	ldr	r3, [pc, #284]	; (8002f3c <LoRaWAN_Init+0x17c>)
 8002e20:	4622      	mov	r2, r4
 8002e22:	4621      	mov	r1, r4
 8002e24:	4628      	mov	r0, r5
 8002e26:	f011 fde5 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 8002e2a:	a905      	add	r1, sp, #20
 8002e2c:	4630      	mov	r0, r6
 8002e2e:	f008 f903 	bl	800b038 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 8002e32:	9b05      	ldr	r3, [sp, #20]
 8002e34:	0e1a      	lsrs	r2, r3, #24
 8002e36:	b2d9      	uxtb	r1, r3
 8002e38:	9103      	str	r1, [sp, #12]
 8002e3a:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8002e3e:	9102      	str	r1, [sp, #8]
 8002e40:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8002e44:	9301      	str	r3, [sp, #4]
 8002e46:	9200      	str	r2, [sp, #0]
 8002e48:	4b3d      	ldr	r3, [pc, #244]	; (8002f40 <LoRaWAN_Init+0x180>)
 8002e4a:	4622      	mov	r2, r4
 8002e4c:	4621      	mov	r1, r4
 8002e4e:	4628      	mov	r0, r5
 8002e50:	f011 fdd0 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 8002e54:	9400      	str	r4, [sp, #0]
 8002e56:	4b3b      	ldr	r3, [pc, #236]	; (8002f44 <LoRaWAN_Init+0x184>)
 8002e58:	4622      	mov	r2, r4
 8002e5a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002e5e:	483a      	ldr	r0, [pc, #232]	; (8002f48 <LoRaWAN_Init+0x188>)
 8002e60:	f011 ffe2 	bl	8014e28 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8002e64:	9400      	str	r4, [sp, #0]
 8002e66:	4b39      	ldr	r3, [pc, #228]	; (8002f4c <LoRaWAN_Init+0x18c>)
 8002e68:	4622      	mov	r2, r4
 8002e6a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002e6e:	4838      	ldr	r0, [pc, #224]	; (8002f50 <LoRaWAN_Init+0x190>)
 8002e70:	f011 ffda 	bl	8014e28 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 8002e74:	9400      	str	r4, [sp, #0]
 8002e76:	4b37      	ldr	r3, [pc, #220]	; (8002f54 <LoRaWAN_Init+0x194>)
 8002e78:	4632      	mov	r2, r6
 8002e7a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002e7e:	4836      	ldr	r0, [pc, #216]	; (8002f58 <LoRaWAN_Init+0x198>)
 8002e80:	f011 ffd2 	bl	8014e28 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 8002e84:	9400      	str	r4, [sp, #0]
 8002e86:	4b35      	ldr	r3, [pc, #212]	; (8002f5c <LoRaWAN_Init+0x19c>)
 8002e88:	4622      	mov	r2, r4
 8002e8a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002e8e:	4834      	ldr	r0, [pc, #208]	; (8002f60 <LoRaWAN_Init+0x1a0>)
 8002e90:	f011 ffca 	bl	8014e28 <UTIL_TIMER_Create>
  Thd_LmHandlerProcessId = osThreadNew(Thd_LmHandlerProcess, NULL, &Thd_LmHandlerProcess_attr);
 8002e94:	4a33      	ldr	r2, [pc, #204]	; (8002f64 <LoRaWAN_Init+0x1a4>)
 8002e96:	4621      	mov	r1, r4
 8002e98:	4833      	ldr	r0, [pc, #204]	; (8002f68 <LoRaWAN_Init+0x1a8>)
 8002e9a:	f005 fb55 	bl	8008548 <osThreadNew>
 8002e9e:	4b33      	ldr	r3, [pc, #204]	; (8002f6c <LoRaWAN_Init+0x1ac>)
 8002ea0:	6018      	str	r0, [r3, #0]
  if (Thd_LmHandlerProcessId == NULL)
 8002ea2:	2800      	cmp	r0, #0
 8002ea4:	d038      	beq.n	8002f18 <LoRaWAN_Init+0x158>
  Thd_LoraSendProcessId = osThreadNew(Thd_LoraSendProcess, NULL, &Thd_LoraSendProcess_attr);
 8002ea6:	4a32      	ldr	r2, [pc, #200]	; (8002f70 <LoRaWAN_Init+0x1b0>)
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	4832      	ldr	r0, [pc, #200]	; (8002f74 <LoRaWAN_Init+0x1b4>)
 8002eac:	f005 fb4c 	bl	8008548 <osThreadNew>
 8002eb0:	4b31      	ldr	r3, [pc, #196]	; (8002f78 <LoRaWAN_Init+0x1b8>)
 8002eb2:	6018      	str	r0, [r3, #0]
  if (Thd_LoraSendProcessId == NULL)
 8002eb4:	2800      	cmp	r0, #0
 8002eb6:	d032      	beq.n	8002f1e <LoRaWAN_Init+0x15e>
  Thd_LoraStoreContextId = osThreadNew(Thd_LoraStoreContext, NULL, &Thd_LoraStoreContext_attr);
 8002eb8:	4a30      	ldr	r2, [pc, #192]	; (8002f7c <LoRaWAN_Init+0x1bc>)
 8002eba:	2100      	movs	r1, #0
 8002ebc:	4830      	ldr	r0, [pc, #192]	; (8002f80 <LoRaWAN_Init+0x1c0>)
 8002ebe:	f005 fb43 	bl	8008548 <osThreadNew>
 8002ec2:	4b30      	ldr	r3, [pc, #192]	; (8002f84 <LoRaWAN_Init+0x1c4>)
 8002ec4:	6018      	str	r0, [r3, #0]
  if (Thd_LoraStoreContextId == NULL)
 8002ec6:	b368      	cbz	r0, 8002f24 <LoRaWAN_Init+0x164>
  Thd_LoraStopJoinId = osThreadNew(Thd_LoraStopJoin, NULL, &Thd_LoraStopJoin_attr);
 8002ec8:	4a2f      	ldr	r2, [pc, #188]	; (8002f88 <LoRaWAN_Init+0x1c8>)
 8002eca:	2100      	movs	r1, #0
 8002ecc:	482f      	ldr	r0, [pc, #188]	; (8002f8c <LoRaWAN_Init+0x1cc>)
 8002ece:	f005 fb3b 	bl	8008548 <osThreadNew>
 8002ed2:	4b2f      	ldr	r3, [pc, #188]	; (8002f90 <LoRaWAN_Init+0x1d0>)
 8002ed4:	6018      	str	r0, [r3, #0]
  if (Thd_LoraStopJoinId == NULL)
 8002ed6:	b340      	cbz	r0, 8002f2a <LoRaWAN_Init+0x16a>
  LoraInfo_Init();
 8002ed8:	f000 f930 	bl	800313c <LoraInfo_Init>
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 8002edc:	f04f 7181 	mov.w	r1, #16908288	; 0x1020000
 8002ee0:	482c      	ldr	r0, [pc, #176]	; (8002f94 <LoRaWAN_Init+0x1d4>)
 8002ee2:	f008 f86f 	bl	800afc4 <LmHandlerInit>
  LmHandlerConfigure(&LmHandlerParams);
 8002ee6:	482c      	ldr	r0, [pc, #176]	; (8002f98 <LoRaWAN_Init+0x1d8>)
 8002ee8:	f007 ff38 	bl	800ad5c <LmHandlerConfigure>
  UTIL_TIMER_Start(&JoinLedTimer);
 8002eec:	481a      	ldr	r0, [pc, #104]	; (8002f58 <LoRaWAN_Init+0x198>)
 8002eee:	f012 f853 	bl	8014f98 <UTIL_TIMER_Start>
  LmHandlerJoin(ActivationType, ForceRejoin);
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	4b29      	ldr	r3, [pc, #164]	; (8002f9c <LoRaWAN_Init+0x1dc>)
 8002ef6:	7818      	ldrb	r0, [r3, #0]
 8002ef8:	f007 fcc6 	bl	800a888 <LmHandlerJoin>
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 8002efc:	4c28      	ldr	r4, [pc, #160]	; (8002fa0 <LoRaWAN_Init+0x1e0>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	9200      	str	r2, [sp, #0]
 8002f02:	4b28      	ldr	r3, [pc, #160]	; (8002fa4 <LoRaWAN_Init+0x1e4>)
 8002f04:	4928      	ldr	r1, [pc, #160]	; (8002fa8 <LoRaWAN_Init+0x1e8>)
 8002f06:	6809      	ldr	r1, [r1, #0]
 8002f08:	4620      	mov	r0, r4
 8002f0a:	f011 ff8d 	bl	8014e28 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 8002f0e:	4620      	mov	r0, r4
 8002f10:	f012 f842 	bl	8014f98 <UTIL_TIMER_Start>
}
 8002f14:	b006      	add	sp, #24
 8002f16:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8002f18:	f7fe fdf8 	bl	8001b0c <Error_Handler>
 8002f1c:	e7c3      	b.n	8002ea6 <LoRaWAN_Init+0xe6>
    Error_Handler();
 8002f1e:	f7fe fdf5 	bl	8001b0c <Error_Handler>
 8002f22:	e7c9      	b.n	8002eb8 <LoRaWAN_Init+0xf8>
    Error_Handler();
 8002f24:	f7fe fdf2 	bl	8001b0c <Error_Handler>
 8002f28:	e7ce      	b.n	8002ec8 <LoRaWAN_Init+0x108>
    Error_Handler();
 8002f2a:	f7fe fdef 	bl	8001b0c <Error_Handler>
 8002f2e:	e7d3      	b.n	8002ed8 <LoRaWAN_Init+0x118>
 8002f30:	08015a24 	.word	0x08015a24
 8002f34:	08015a48 	.word	0x08015a48
 8002f38:	08015a6c 	.word	0x08015a6c
 8002f3c:	08015a90 	.word	0x08015a90
 8002f40:	08015ab4 	.word	0x08015ab4
 8002f44:	08002b21 	.word	0x08002b21
 8002f48:	200005e4 	.word	0x200005e4
 8002f4c:	08002b0d 	.word	0x08002b0d
 8002f50:	200005a4 	.word	0x200005a4
 8002f54:	08002dad 	.word	0x08002dad
 8002f58:	2000058c 	.word	0x2000058c
 8002f5c:	08002ac1 	.word	0x08002ac1
 8002f60:	200005bc 	.word	0x200005bc
 8002f64:	08015b94 	.word	0x08015b94
 8002f68:	08002d99 	.word	0x08002d99
 8002f6c:	200005d4 	.word	0x200005d4
 8002f70:	08015bb8 	.word	0x08015bb8
 8002f74:	08003129 	.word	0x08003129
 8002f78:	200005d8 	.word	0x200005d8
 8002f7c:	08015c00 	.word	0x08015c00
 8002f80:	08002d85 	.word	0x08002d85
 8002f84:	200005e0 	.word	0x200005e0
 8002f88:	08015bdc 	.word	0x08015bdc
 8002f8c:	08002d39 	.word	0x08002d39
 8002f90:	200005dc 	.word	0x200005dc
 8002f94:	2000000c 	.word	0x2000000c
 8002f98:	20000058 	.word	0x20000058
 8002f9c:	20000000 	.word	0x20000000
 8002fa0:	200005fc 	.word	0x200005fc
 8002fa4:	08002909 	.word	0x08002909
 8002fa8:	2000006c 	.word	0x2000006c

08002fac <HAL_GPIO_EXTI_Callback>:
{
 8002fac:	b508      	push	{r3, lr}
  switch (GPIO_Pin)
 8002fae:	2802      	cmp	r0, #2
 8002fb0:	d002      	beq.n	8002fb8 <HAL_GPIO_EXTI_Callback+0xc>
 8002fb2:	2840      	cmp	r0, #64	; 0x40
 8002fb4:	d006      	beq.n	8002fc4 <HAL_GPIO_EXTI_Callback+0x18>
}
 8002fb6:	bd08      	pop	{r3, pc}
      osThreadFlagsSet(Thd_LoraStopJoinId, 1);
 8002fb8:	2101      	movs	r1, #1
 8002fba:	4b05      	ldr	r3, [pc, #20]	; (8002fd0 <HAL_GPIO_EXTI_Callback+0x24>)
 8002fbc:	6818      	ldr	r0, [r3, #0]
 8002fbe:	f005 fb2f 	bl	8008620 <osThreadFlagsSet>
      break;
 8002fc2:	e7f8      	b.n	8002fb6 <HAL_GPIO_EXTI_Callback+0xa>
      osThreadFlagsSet(Thd_LoraStoreContextId, 1);
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	4b03      	ldr	r3, [pc, #12]	; (8002fd4 <HAL_GPIO_EXTI_Callback+0x28>)
 8002fc8:	6818      	ldr	r0, [r3, #0]
 8002fca:	f005 fb29 	bl	8008620 <osThreadFlagsSet>
}
 8002fce:	e7f2      	b.n	8002fb6 <HAL_GPIO_EXTI_Callback+0xa>
 8002fd0:	200005dc 	.word	0x200005dc
 8002fd4:	200005e0 	.word	0x200005e0

08002fd8 <estado_CARGA>:
	if ( voltaje_CP > 50  && voltaje_CP < 1000 )
 8002fd8:	f1a0 0333 	sub.w	r3, r0, #51	; 0x33
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	f5b3 7f6d 	cmp.w	r3, #948	; 0x3b4
 8002fe2:	d805      	bhi.n	8002ff0 <estado_CARGA+0x18>
				estado_carga = 100;
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <estado_CARGA+0x38>)
 8002fe6:	2264      	movs	r2, #100	; 0x64
 8002fe8:	801a      	strh	r2, [r3, #0]
}
 8002fea:	4b09      	ldr	r3, [pc, #36]	; (8003010 <estado_CARGA+0x38>)
 8002fec:	8818      	ldrh	r0, [r3, #0]
 8002fee:	4770      	bx	lr
	else if ( voltaje_CP > 1000  && voltaje_CP < 1900 )
 8002ff0:	f2a0 30e9 	subw	r0, r0, #1001	; 0x3e9
 8002ff4:	b280      	uxth	r0, r0
 8002ff6:	f240 3382 	movw	r3, #898	; 0x382
 8002ffa:	4298      	cmp	r0, r3
 8002ffc:	d803      	bhi.n	8003006 <estado_CARGA+0x2e>
				estado_carga = 50;
 8002ffe:	4b04      	ldr	r3, [pc, #16]	; (8003010 <estado_CARGA+0x38>)
 8003000:	2232      	movs	r2, #50	; 0x32
 8003002:	801a      	strh	r2, [r3, #0]
 8003004:	e7f1      	b.n	8002fea <estado_CARGA+0x12>
				estado_carga = 0;
 8003006:	4b02      	ldr	r3, [pc, #8]	; (8003010 <estado_CARGA+0x38>)
 8003008:	2200      	movs	r2, #0
 800300a:	801a      	strh	r2, [r3, #0]
 800300c:	e7ed      	b.n	8002fea <estado_CARGA+0x12>
 800300e:	bf00      	nop
 8003010:	20000614 	.word	0x20000614

08003014 <SendTxData>:
{
 8003014:	b530      	push	{r4, r5, lr}
 8003016:	b089      	sub	sp, #36	; 0x24
  EnvSensors_Read(&sensor_data);
 8003018:	a802      	add	r0, sp, #8
 800301a:	f7ff f821 	bl	8002060 <EnvSensors_Read>
  APP_LOG(TS_ON, VLEVEL_M, "Voltaje_CP: %d\r\n", voltaje_CP); // Aparece en terminal el valor CP
 800301e:	4c36      	ldr	r4, [pc, #216]	; (80030f8 <SendTxData+0xe4>)
 8003020:	8823      	ldrh	r3, [r4, #0]
 8003022:	9300      	str	r3, [sp, #0]
 8003024:	4b35      	ldr	r3, [pc, #212]	; (80030fc <SendTxData+0xe8>)
 8003026:	2201      	movs	r2, #1
 8003028:	2100      	movs	r1, #0
 800302a:	2002      	movs	r0, #2
 800302c:	f011 fce2 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_M, "temp: %d\r\n", (int16_t)(sensor_data.temperature));
 8003030:	9803      	ldr	r0, [sp, #12]
 8003032:	f7fd fe25 	bl	8000c80 <__aeabi_f2iz>
 8003036:	b200      	sxth	r0, r0
 8003038:	9000      	str	r0, [sp, #0]
 800303a:	4b31      	ldr	r3, [pc, #196]	; (8003100 <SendTxData+0xec>)
 800303c:	2201      	movs	r2, #1
 800303e:	2100      	movs	r1, #0
 8003040:	2002      	movs	r0, #2
 8003042:	f011 fcd7 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  AppData.Port = LORAWAN_USER_APP_PORT;
 8003046:	4b2f      	ldr	r3, [pc, #188]	; (8003104 <SendTxData+0xf0>)
 8003048:	2202      	movs	r2, #2
 800304a:	701a      	strb	r2, [r3, #0]
  CayenneLppReset();
 800304c:	f7ff fb7a 	bl	8002744 <CayenneLppReset>
  CayenneLppAddBarometricPressure(channel++, estado_CARGA(voltaje_CP)); //CayenneLppAddBarometricPressure(channel++, sensor_data.pressure);
 8003050:	8820      	ldrh	r0, [r4, #0]
 8003052:	f7ff ffc1 	bl	8002fd8 <estado_CARGA>
 8003056:	f7fd fdbb 	bl	8000bd0 <__aeabi_ui2f>
 800305a:	4601      	mov	r1, r0
 800305c:	2000      	movs	r0, #0
 800305e:	f7ff fba3 	bl	80027a8 <CayenneLppAddBarometricPressure>
  CayenneLppAddTemperature(channel++, sensor_data.temperature);
 8003062:	9903      	ldr	r1, [sp, #12]
 8003064:	2001      	movs	r0, #1
 8003066:	f7ff fb73 	bl	8002750 <CayenneLppAddTemperature>
  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800306a:	4b27      	ldr	r3, [pc, #156]	; (8003108 <SendTxData+0xf4>)
 800306c:	7a5b      	ldrb	r3, [r3, #9]
 800306e:	b9db      	cbnz	r3, 80030a8 <SendTxData+0x94>
  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 8003070:	2200      	movs	r2, #0
 8003072:	4b26      	ldr	r3, [pc, #152]	; (800310c <SendTxData+0xf8>)
 8003074:	78d9      	ldrb	r1, [r3, #3]
 8003076:	4823      	ldr	r0, [pc, #140]	; (8003104 <SendTxData+0xf0>)
 8003078:	f007 fc90 	bl	800a99c <LmHandlerSend>
  if (LORAMAC_HANDLER_SUCCESS == status)
 800307c:	b310      	cbz	r0, 80030c4 <SendTxData+0xb0>
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800307e:	f110 0f06 	cmn.w	r0, #6
 8003082:	d027      	beq.n	80030d4 <SendTxData+0xc0>
  UTIL_TIMER_Time_t nextTxIn = 0;
 8003084:	2500      	movs	r5, #0
    UTIL_TIMER_Stop(&TxTimer);
 8003086:	4c22      	ldr	r4, [pc, #136]	; (8003110 <SendTxData+0xfc>)
 8003088:	4620      	mov	r0, r4
 800308a:	f011 ff2b 	bl	8014ee4 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800308e:	4b21      	ldr	r3, [pc, #132]	; (8003114 <SendTxData+0x100>)
 8003090:	6819      	ldr	r1, [r3, #0]
 8003092:	42a9      	cmp	r1, r5
 8003094:	bf38      	it	cc
 8003096:	4629      	movcc	r1, r5
 8003098:	4620      	mov	r0, r4
 800309a:	f011 ffc3 	bl	8015024 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800309e:	4620      	mov	r0, r4
 80030a0:	f011 ff7a 	bl	8014f98 <UTIL_TIMER_Start>
}
 80030a4:	b009      	add	sp, #36	; 0x24
 80030a6:	bd30      	pop	{r4, r5, pc}
  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 80030a8:	f007 fc66 	bl	800a978 <LmHandlerJoinStatus>
 80030ac:	2801      	cmp	r0, #1
 80030ae:	d1df      	bne.n	8003070 <SendTxData+0x5c>
    UTIL_TIMER_Stop(&JoinLedTimer);
 80030b0:	4815      	ldr	r0, [pc, #84]	; (8003108 <SendTxData+0xf4>)
 80030b2:	f011 ff17 	bl	8014ee4 <UTIL_TIMER_Stop>
    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
 80030b6:	2200      	movs	r2, #0
 80030b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030bc:	4816      	ldr	r0, [pc, #88]	; (8003118 <SendTxData+0x104>)
 80030be:	f001 fc23 	bl	8004908 <HAL_GPIO_WritePin>
 80030c2:	e7d5      	b.n	8003070 <SendTxData+0x5c>
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 80030c4:	4b15      	ldr	r3, [pc, #84]	; (800311c <SendTxData+0x108>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	2100      	movs	r1, #0
 80030ca:	4610      	mov	r0, r2
 80030cc:	f011 fc92 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Time_t nextTxIn = 0;
 80030d0:	2500      	movs	r5, #0
 80030d2:	e7d8      	b.n	8003086 <SendTxData+0x72>
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 80030d4:	f007 fc4a 	bl	800a96c <LmHandlerGetDutyCycleWaitTime>
    if (nextTxIn > 0)
 80030d8:	4605      	mov	r5, r0
 80030da:	2800      	cmp	r0, #0
 80030dc:	d0d3      	beq.n	8003086 <SendTxData+0x72>
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 80030de:	4b10      	ldr	r3, [pc, #64]	; (8003120 <SendTxData+0x10c>)
 80030e0:	fba3 2300 	umull	r2, r3, r3, r0
 80030e4:	099b      	lsrs	r3, r3, #6
 80030e6:	9300      	str	r3, [sp, #0]
 80030e8:	4b0e      	ldr	r3, [pc, #56]	; (8003124 <SendTxData+0x110>)
 80030ea:	2201      	movs	r2, #1
 80030ec:	2100      	movs	r1, #0
 80030ee:	4610      	mov	r0, r2
 80030f0:	f011 fc80 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 80030f4:	e7c7      	b.n	8003086 <SendTxData+0x72>
 80030f6:	bf00      	nop
 80030f8:	200001be 	.word	0x200001be
 80030fc:	08015ad8 	.word	0x08015ad8
 8003100:	08015aec 	.word	0x08015aec
 8003104:	20000004 	.word	0x20000004
 8003108:	2000058c 	.word	0x2000058c
 800310c:	20000058 	.word	0x20000058
 8003110:	200005fc 	.word	0x200005fc
 8003114:	2000006c 	.word	0x2000006c
 8003118:	48000400 	.word	0x48000400
 800311c:	08015af8 	.word	0x08015af8
 8003120:	10624dd3 	.word	0x10624dd3
 8003124:	08015b08 	.word	0x08015b08

08003128 <Thd_LoraSendProcess>:
{
 8003128:	b508      	push	{r3, lr}
    osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 800312a:	f04f 32ff 	mov.w	r2, #4294967295
 800312e:	2100      	movs	r1, #0
 8003130:	2001      	movs	r0, #1
 8003132:	f005 fabd 	bl	80086b0 <osThreadFlagsWait>
    SendTxData();  /*what you want to do*/
 8003136:	f7ff ff6d 	bl	8003014 <SendTxData>
  for (;;)
 800313a:	e7f6      	b.n	800312a <Thd_LoraSendProcess+0x2>

0800313c <LoraInfo_Init>:
/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
  loraInfo.ActivationMode = 0;
 800313c:	4b06      	ldr	r3, [pc, #24]	; (8003158 <LoraInfo_Init+0x1c>)
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 8003142:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 8003144:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 8003146:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 8003148:	2220      	movs	r2, #32
 800314a:	605a      	str	r2, [r3, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800314c:	f44f 7290 	mov.w	r2, #288	; 0x120
 8003150:	605a      	str	r2, [r3, #4]
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
  loraInfo.ActivationMode = 3;
 8003152:	2203      	movs	r2, #3
 8003154:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALIZATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 8003156:	4770      	bx	lr
 8003158:	20000618 	.word	0x20000618

0800315c <LoraInfo_GetPtr>:
{
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
}
 800315c:	4800      	ldr	r0, [pc, #0]	; (8003160 <LoraInfo_GetPtr+0x4>)
 800315e:	4770      	bx	lr
 8003160:	20000618 	.word	0x20000618

08003164 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8003164:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8003166:	f000 f83f 	bl	80031e8 <BSP_RADIO_Init>
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800316a:	bd08      	pop	{r3, pc}

0800316c <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800316c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800316e:	f000 f87d 	bl	800326c <BSP_RADIO_ConfigRFSwitch>
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8003172:	bd08      	pop	{r3, pc}

08003174 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8003174:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8003176:	f000 f8c7 	bl	8003308 <BSP_RADIO_GetTxConfig>
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800317a:	bd08      	pop	{r3, pc}

0800317c <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800317c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800317e:	f000 f8c5 	bl	800330c <BSP_RADIO_IsTCXO>
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8003182:	bd08      	pop	{r3, pc}

08003184 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8003184:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 8003186:	f000 f8c3 	bl	8003310 <BSP_RADIO_IsDCDC>
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800318a:	bd08      	pop	{r3, pc}

0800318c <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800318c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800318e:	f000 f8c1 	bl	8003314 <BSP_RADIO_GetRFOMaxPowerConfig>
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8003192:	bd08      	pop	{r3, pc}

08003194 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003194:	480d      	ldr	r0, [pc, #52]	; (80031cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003196:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003198:	f000 f8c1 	bl	800331e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800319c:	480c      	ldr	r0, [pc, #48]	; (80031d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800319e:	490d      	ldr	r1, [pc, #52]	; (80031d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80031a0:	4a0d      	ldr	r2, [pc, #52]	; (80031d8 <LoopForever+0xe>)
  movs r3, #0
 80031a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031a4:	e002      	b.n	80031ac <LoopCopyDataInit>

080031a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031aa:	3304      	adds	r3, #4

080031ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031b0:	d3f9      	bcc.n	80031a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031b2:	4a0a      	ldr	r2, [pc, #40]	; (80031dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80031b4:	4c0a      	ldr	r4, [pc, #40]	; (80031e0 <LoopForever+0x16>)
  movs r3, #0
 80031b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031b8:	e001      	b.n	80031be <LoopFillZerobss>

080031ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031bc:	3204      	adds	r2, #4

080031be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031c0:	d3fb      	bcc.n	80031ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80031c2:	f012 f8ef 	bl	80153a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031c6:	f7fe fced 	bl	8001ba4 <main>

080031ca <LoopForever>:

LoopForever:
    b LoopForever
 80031ca:	e7fe      	b.n	80031ca <LoopForever>
  ldr   r0, =_estack
 80031cc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80031d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031d4:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 80031d8:	08016628 	.word	0x08016628
  ldr r2, =_sbss
 80031dc:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 80031e0:	20004520 	.word	0x20004520

080031e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031e4:	e7fe      	b.n	80031e4 <ADC_IRQHandler>
	...

080031e8 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 80031e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031ec:	b086      	sub	sp, #24
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80031ee:	2400      	movs	r4, #0
 80031f0:	9401      	str	r4, [sp, #4]
 80031f2:	9402      	str	r4, [sp, #8]
 80031f4:	9403      	str	r4, [sp, #12]
 80031f6:	9404      	str	r4, [sp, #16]
 80031f8:	9405      	str	r4, [sp, #20]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80031fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003200:	f042 0204 	orr.w	r2, r2, #4
 8003204:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800320e:	9b00      	ldr	r3, [sp, #0]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8003210:	2710      	movs	r7, #16
 8003212:	9701      	str	r7, [sp, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8003214:	2301      	movs	r3, #1
 8003216:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003218:	2303      	movs	r3, #3
 800321a:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800321c:	4d12      	ldr	r5, [pc, #72]	; (8003268 <BSP_RADIO_Init+0x80>)
 800321e:	a901      	add	r1, sp, #4
 8003220:	4628      	mov	r0, r5
 8003222:	f001 fa21 	bl	8004668 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8003226:	f04f 0820 	mov.w	r8, #32
 800322a:	f8cd 8004 	str.w	r8, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800322e:	a901      	add	r1, sp, #4
 8003230:	4628      	mov	r0, r5
 8003232:	f001 fa19 	bl	8004668 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8003236:	2608      	movs	r6, #8
 8003238:	9601      	str	r6, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800323a:	a901      	add	r1, sp, #4
 800323c:	4628      	mov	r0, r5
 800323e:	f001 fa13 	bl	8004668 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8003242:	4622      	mov	r2, r4
 8003244:	4641      	mov	r1, r8
 8003246:	4628      	mov	r0, r5
 8003248:	f001 fb5e 	bl	8004908 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800324c:	4622      	mov	r2, r4
 800324e:	4639      	mov	r1, r7
 8003250:	4628      	mov	r0, r5
 8003252:	f001 fb59 	bl	8004908 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8003256:	4622      	mov	r2, r4
 8003258:	4631      	mov	r1, r6
 800325a:	4628      	mov	r0, r5
 800325c:	f001 fb54 	bl	8004908 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 8003260:	4620      	mov	r0, r4
 8003262:	b006      	add	sp, #24
 8003264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003268:	48000800 	.word	0x48000800

0800326c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 800326c:	b510      	push	{r4, lr}
  switch (Config)
 800326e:	2803      	cmp	r0, #3
 8003270:	d813      	bhi.n	800329a <BSP_RADIO_ConfigRFSwitch+0x2e>
 8003272:	e8df f000 	tbb	[pc, r0]
 8003276:	1402      	.short	0x1402
 8003278:	3625      	.short	0x3625
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800327a:	4c22      	ldr	r4, [pc, #136]	; (8003304 <BSP_RADIO_ConfigRFSwitch+0x98>)
 800327c:	2200      	movs	r2, #0
 800327e:	2108      	movs	r1, #8
 8003280:	4620      	mov	r0, r4
 8003282:	f001 fb41 	bl	8004908 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8003286:	2200      	movs	r2, #0
 8003288:	2110      	movs	r1, #16
 800328a:	4620      	mov	r0, r4
 800328c:	f001 fb3c 	bl	8004908 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8003290:	2200      	movs	r2, #0
 8003292:	2120      	movs	r1, #32
 8003294:	4620      	mov	r0, r4
 8003296:	f001 fb37 	bl	8004908 <HAL_GPIO_WritePin>
    default:
      break;    
  }  

  return BSP_ERROR_NONE;
}
 800329a:	2000      	movs	r0, #0
 800329c:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800329e:	4c19      	ldr	r4, [pc, #100]	; (8003304 <BSP_RADIO_ConfigRFSwitch+0x98>)
 80032a0:	2201      	movs	r2, #1
 80032a2:	2108      	movs	r1, #8
 80032a4:	4620      	mov	r0, r4
 80032a6:	f001 fb2f 	bl	8004908 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80032aa:	2201      	movs	r2, #1
 80032ac:	2110      	movs	r1, #16
 80032ae:	4620      	mov	r0, r4
 80032b0:	f001 fb2a 	bl	8004908 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80032b4:	2200      	movs	r2, #0
 80032b6:	2120      	movs	r1, #32
 80032b8:	4620      	mov	r0, r4
 80032ba:	f001 fb25 	bl	8004908 <HAL_GPIO_WritePin>
      break;
 80032be:	e7ec      	b.n	800329a <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80032c0:	4c10      	ldr	r4, [pc, #64]	; (8003304 <BSP_RADIO_ConfigRFSwitch+0x98>)
 80032c2:	2201      	movs	r2, #1
 80032c4:	2108      	movs	r1, #8
 80032c6:	4620      	mov	r0, r4
 80032c8:	f001 fb1e 	bl	8004908 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80032cc:	2201      	movs	r2, #1
 80032ce:	2110      	movs	r1, #16
 80032d0:	4620      	mov	r0, r4
 80032d2:	f001 fb19 	bl	8004908 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80032d6:	2201      	movs	r2, #1
 80032d8:	2120      	movs	r1, #32
 80032da:	4620      	mov	r0, r4
 80032dc:	f001 fb14 	bl	8004908 <HAL_GPIO_WritePin>
      break;
 80032e0:	e7db      	b.n	800329a <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80032e2:	4c08      	ldr	r4, [pc, #32]	; (8003304 <BSP_RADIO_ConfigRFSwitch+0x98>)
 80032e4:	2201      	movs	r2, #1
 80032e6:	2108      	movs	r1, #8
 80032e8:	4620      	mov	r0, r4
 80032ea:	f001 fb0d 	bl	8004908 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80032ee:	2200      	movs	r2, #0
 80032f0:	2110      	movs	r1, #16
 80032f2:	4620      	mov	r0, r4
 80032f4:	f001 fb08 	bl	8004908 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80032f8:	2201      	movs	r2, #1
 80032fa:	2120      	movs	r1, #32
 80032fc:	4620      	mov	r0, r4
 80032fe:	f001 fb03 	bl	8004908 <HAL_GPIO_WritePin>
      break;
 8003302:	e7ca      	b.n	800329a <BSP_RADIO_ConfigRFSwitch+0x2e>
 8003304:	48000800 	.word	0x48000800

08003308 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
  return RADIO_CONF_RFO_LP_HP;
}
 8003308:	2000      	movs	r0, #0
 800330a:	4770      	bx	lr

0800330c <BSP_RADIO_IsTCXO>:
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
  return RADIO_CONF_TCXO_SUPPORTED;
}
 800330c:	2001      	movs	r0, #1
 800330e:	4770      	bx	lr

08003310 <BSP_RADIO_IsDCDC>:
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
  return RADIO_CONF_DCDC_SUPPORTED;
}
 8003310:	2001      	movs	r0, #1
 8003312:	4770      	bx	lr

08003314 <BSP_RADIO_GetRFOMaxPowerConfig>:
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8003314:	b908      	cbnz	r0, 800331a <BSP_RADIO_GetRFOMaxPowerConfig+0x6>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8003316:	200f      	movs	r0, #15
 8003318:	4770      	bx	lr
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 800331a:	2016      	movs	r0, #22
  }

  return ret;
}
 800331c:	4770      	bx	lr

0800331e <SystemInit>:

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 800331e:	4770      	bx	lr

08003320 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003320:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003322:	2003      	movs	r0, #3
 8003324:	f000 fd2e 	bl	8003d84 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003328:	f001 ff4e 	bl	80051c8 <HAL_RCC_GetHCLKFreq>
 800332c:	4b06      	ldr	r3, [pc, #24]	; (8003348 <HAL_Init+0x28>)
 800332e:	6018      	str	r0, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003330:	200f      	movs	r0, #15
 8003332:	f7fe fe39 	bl	8001fa8 <HAL_InitTick>
 8003336:	b110      	cbz	r0, 800333e <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8003338:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 800333a:	4620      	mov	r0, r4
 800333c:	bd10      	pop	{r4, pc}
 800333e:	4604      	mov	r4, r0
    HAL_MspInit();
 8003340:	f7fe fcea 	bl	8001d18 <HAL_MspInit>
 8003344:	e7f9      	b.n	800333a <HAL_Init+0x1a>
 8003346:	bf00      	nop
 8003348:	20000070 	.word	0x20000070

0800334c <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800334c:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8003350:	6913      	ldr	r3, [r2, #16]
 8003352:	f023 0302 	bic.w	r3, r3, #2
 8003356:	6113      	str	r3, [r2, #16]
}
 8003358:	4770      	bx	lr

0800335a <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800335a:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 800335e:	6913      	ldr	r3, [r2, #16]
 8003360:	f043 0302 	orr.w	r3, r3, #2
 8003364:	6113      	str	r3, [r2, #16]
}
 8003366:	4770      	bx	lr

08003368 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
}
 8003368:	4b01      	ldr	r3, [pc, #4]	; (8003370 <HAL_GetUIDw0+0x8>)
 800336a:	f8d3 0590 	ldr.w	r0, [r3, #1424]	; 0x590
 800336e:	4770      	bx	lr
 8003370:	1fff7000 	.word	0x1fff7000

08003374 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 8003374:	4b01      	ldr	r3, [pc, #4]	; (800337c <HAL_GetUIDw1+0x8>)
 8003376:	f8d3 0594 	ldr.w	r0, [r3, #1428]	; 0x594
 800337a:	4770      	bx	lr
 800337c:	1fff7000 	.word	0x1fff7000

08003380 <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 8003380:	4b01      	ldr	r3, [pc, #4]	; (8003388 <HAL_GetUIDw2+0x8>)
 8003382:	f8d3 0598 	ldr.w	r0, [r3, #1432]	; 0x598
 8003386:	4770      	bx	lr
 8003388:	1fff7000 	.word	0x1fff7000

0800338c <HAL_DBGMCU_DisableDBGSleepMode>:
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800338c:	4a02      	ldr	r2, [pc, #8]	; (8003398 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 800338e:	6853      	ldr	r3, [r2, #4]
 8003390:	f023 0301 	bic.w	r3, r3, #1
 8003394:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  LL_DBGMCU_DisableDBGSleepMode();
}
 8003396:	4770      	bx	lr
 8003398:	e0042000 	.word	0xe0042000

0800339c <HAL_DBGMCU_DisableDBGStopMode>:
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800339c:	4a02      	ldr	r2, [pc, #8]	; (80033a8 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 800339e:	6853      	ldr	r3, [r2, #4]
 80033a0:	f023 0302 	bic.w	r3, r3, #2
 80033a4:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  LL_DBGMCU_DisableDBGStopMode();
}
 80033a6:	4770      	bx	lr
 80033a8:	e0042000 	.word	0xe0042000

080033ac <HAL_DBGMCU_DisableDBGStandbyMode>:
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80033ac:	4a02      	ldr	r2, [pc, #8]	; (80033b8 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 80033ae:	6853      	ldr	r3, [r2, #4]
 80033b0:	f023 0304 	bic.w	r3, r3, #4
 80033b4:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  LL_DBGMCU_DisableDBGStandbyMode();
}
 80033b6:	4770      	bx	lr
 80033b8:	e0042000 	.word	0xe0042000

080033bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80033bc:	b570      	push	{r4, r5, r6, lr}
 80033be:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80033c0:	2300      	movs	r3, #0
 80033c2:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80033c4:	2800      	cmp	r0, #0
 80033c6:	f000 811b 	beq.w	8003600 <HAL_ADC_Init+0x244>
 80033ca:	4604      	mov	r4, r0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80033cc:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80033ce:	b1bb      	cbz	r3, 8003400 <HAL_ADC_Init+0x44>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033d0:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80033d2:	6893      	ldr	r3, [r2, #8]
 80033d4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80033d8:	d11f      	bne.n	800341a <HAL_ADC_Init+0x5e>
  MODIFY_REG(ADCx->CR,
 80033da:	6893      	ldr	r3, [r2, #8]
 80033dc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80033e0:	f023 0317 	bic.w	r3, r3, #23
 80033e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033e8:	6093      	str	r3, [r2, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033ea:	4b86      	ldr	r3, [pc, #536]	; (8003604 <HAL_ADC_Init+0x248>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	099b      	lsrs	r3, r3, #6
 80033f0:	4a85      	ldr	r2, [pc, #532]	; (8003608 <HAL_ADC_Init+0x24c>)
 80033f2:	fba2 2303 	umull	r2, r3, r2, r3
 80033f6:	099b      	lsrs	r3, r3, #6
 80033f8:	3301      	adds	r3, #1
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80033fe:	e009      	b.n	8003414 <HAL_ADC_Init+0x58>
    HAL_ADC_MspInit(hadc);
 8003400:	f7fd fec8 	bl	8001194 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003404:	2300      	movs	r3, #0
 8003406:	65e3      	str	r3, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8003408:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 800340c:	e7e0      	b.n	80033d0 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 800340e:	9b01      	ldr	r3, [sp, #4]
 8003410:	3b01      	subs	r3, #1
 8003412:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003414:	9b01      	ldr	r3, [sp, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1f9      	bne.n	800340e <HAL_ADC_Init+0x52>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800341a:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800341c:	6893      	ldr	r3, [r2, #8]
 800341e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003422:	f040 809c 	bne.w	800355e <HAL_ADC_Init+0x1a2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003426:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003428:	f043 0310 	orr.w	r3, r3, #16
 800342c:	65a3      	str	r3, [r4, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800342e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003430:	f043 0301 	orr.w	r3, r3, #1
 8003434:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003436:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003438:	6893      	ldr	r3, [r2, #8]
 800343a:	f013 0304 	ands.w	r3, r3, #4
 800343e:	d000      	beq.n	8003442 <HAL_ADC_Init+0x86>
 8003440:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003442:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003444:	f011 0f10 	tst.w	r1, #16
 8003448:	f040 80d3 	bne.w	80035f2 <HAL_ADC_Init+0x236>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800344c:	2b00      	cmp	r3, #0
 800344e:	f040 80d0 	bne.w	80035f2 <HAL_ADC_Init+0x236>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003452:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003454:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 8003458:	f041 0102 	orr.w	r1, r1, #2
 800345c:	65a1      	str	r1, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800345e:	6891      	ldr	r1, [r2, #8]
 8003460:	f011 0f01 	tst.w	r1, #1
 8003464:	d151      	bne.n	800350a <HAL_ADC_Init+0x14e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003466:	68a1      	ldr	r1, [r4, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003468:	7e25      	ldrb	r5, [r4, #24]
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800346a:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800346e:	7e65      	ldrb	r5, [r4, #25]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003470:	ea41 31c5 	orr.w	r1, r1, r5, lsl #15
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003474:	7ea6      	ldrb	r6, [r4, #26]
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003476:	ea41 3146 	orr.w	r1, r1, r6, lsl #13
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800347a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800347c:	b10d      	cbz	r5, 8003482 <HAL_ADC_Init+0xc6>
 800347e:	f44f 5580 	mov.w	r5, #4096	; 0x1000
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003482:	4329      	orrs	r1, r5
                   hadc->Init.DataAlign                                           |
 8003484:	68e5      	ldr	r5, [r4, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003486:	4329      	orrs	r1, r5
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003488:	6925      	ldr	r5, [r4, #16]
 800348a:	2d00      	cmp	r5, #0
 800348c:	db69      	blt.n	8003562 <HAL_ADC_Init+0x1a6>
 800348e:	f44f 1500 	mov.w	r5, #2097152	; 0x200000
                   hadc->Init.DataAlign                                           |
 8003492:	4329      	orrs	r1, r5
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003494:	f894 502c 	ldrb.w	r5, [r4, #44]	; 0x2c
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003498:	ea41 0145 	orr.w	r1, r1, r5, lsl #1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800349c:	f894 5020 	ldrb.w	r5, [r4, #32]
 80034a0:	2d01      	cmp	r5, #1
 80034a2:	d061      	beq.n	8003568 <HAL_ADC_Init+0x1ac>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034a4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80034a6:	b125      	cbz	r5, 80034b2 <HAL_ADC_Init+0xf6>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80034a8:	f405 75e0 	and.w	r5, r5, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 80034ac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80034ae:	4335      	orrs	r5, r6
 80034b0:	4329      	orrs	r1, r5
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80034b2:	68d5      	ldr	r5, [r2, #12]
 80034b4:	f425 3cfe 	bic.w	ip, r5, #130048	; 0x1fc00
 80034b8:	f42c 7cff 	bic.w	ip, ip, #510	; 0x1fe
 80034bc:	ea4c 0101 	orr.w	r1, ip, r1
 80034c0:	60d1      	str	r1, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80034c2:	6862      	ldr	r2, [r4, #4]
 80034c4:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 80034c8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80034ca:	ea42 0501 	orr.w	r5, r2, r1
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80034ce:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 80034d2:	2901      	cmp	r1, #1
 80034d4:	d055      	beq.n	8003582 <HAL_ADC_Init+0x1c6>
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80034d6:	6822      	ldr	r2, [r4, #0]
 80034d8:	6916      	ldr	r6, [r2, #16]
 80034da:	494c      	ldr	r1, [pc, #304]	; (800360c <HAL_ADC_Init+0x250>)
 80034dc:	4031      	ands	r1, r6
 80034de:	4329      	orrs	r1, r5
 80034e0:	6111      	str	r1, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80034e2:	6862      	ldr	r2, [r4, #4]
 80034e4:	f1b2 4f40 	cmp.w	r2, #3221225472	; 0xc0000000
 80034e8:	d00f      	beq.n	800350a <HAL_ADC_Init+0x14e>
 80034ea:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80034ee:	d00c      	beq.n	800350a <HAL_ADC_Init+0x14e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80034f0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80034f4:	d009      	beq.n	800350a <HAL_ADC_Init+0x14e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC_COMMON->CCR,
 80034f6:	4d46      	ldr	r5, [pc, #280]	; (8003610 <HAL_ADC_Init+0x254>)
 80034f8:	f8d5 1708 	ldr.w	r1, [r5, #1800]	; 0x708
 80034fc:	f421 1170 	bic.w	r1, r1, #3932160	; 0x3c0000
 8003500:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
 8003504:	430a      	orrs	r2, r1
 8003506:	f8c5 2708 	str.w	r2, [r5, #1800]	; 0x708
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800350a:	6825      	ldr	r5, [r4, #0]
 800350c:	6b62      	ldr	r2, [r4, #52]	; 0x34
  MODIFY_REG(ADCx->SMPR,
 800350e:	6969      	ldr	r1, [r5, #20]
 8003510:	f021 0107 	bic.w	r1, r1, #7
 8003514:	430a      	orrs	r2, r1
 8003516:	616a      	str	r2, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003518:	6821      	ldr	r1, [r4, #0]
 800351a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800351c:	694a      	ldr	r2, [r1, #20]
 800351e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003522:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8003526:	614a      	str	r2, [r1, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003528:	6922      	ldr	r2, [r4, #16]
 800352a:	2a00      	cmp	r2, #0
 800352c:	d133      	bne.n	8003596 <HAL_ADC_Init+0x1da>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800352e:	6822      	ldr	r2, [r4, #0]
 8003530:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003532:	f063 030f 	orn	r3, r3, #15
 8003536:	6293      	str	r3, [r2, #40]	; 0x28
      }
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003538:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	f003 0307 	and.w	r3, r3, #7
      == hadc->Init.SamplingTimeCommon1)
 8003540:	6b62      	ldr	r2, [r4, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003542:	429a      	cmp	r2, r3
 8003544:	d04c      	beq.n	80035e0 <HAL_ADC_Init+0x224>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003546:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003548:	f023 0312 	bic.w	r3, r3, #18
 800354c:	f043 0310 	orr.w	r3, r3, #16
 8003550:	65a3      	str	r3, [r4, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003552:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	65e3      	str	r3, [r4, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800355a:	2001      	movs	r0, #1
 800355c:	e04e      	b.n	80035fc <HAL_ADC_Init+0x240>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800355e:	2000      	movs	r0, #0
 8003560:	e76a      	b.n	8003438 <HAL_ADC_Init+0x7c>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003562:	f025 4500 	bic.w	r5, r5, #2147483648	; 0x80000000
 8003566:	e794      	b.n	8003492 <HAL_ADC_Init+0xd6>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003568:	b916      	cbnz	r6, 8003570 <HAL_ADC_Init+0x1b4>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800356a:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800356e:	e799      	b.n	80034a4 <HAL_ADC_Init+0xe8>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003570:	6da5      	ldr	r5, [r4, #88]	; 0x58
 8003572:	f045 0520 	orr.w	r5, r5, #32
 8003576:	65a5      	str	r5, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003578:	6de5      	ldr	r5, [r4, #92]	; 0x5c
 800357a:	f045 0501 	orr.w	r5, r5, #1
 800357e:	65e5      	str	r5, [r4, #92]	; 0x5c
 8003580:	e790      	b.n	80034a4 <HAL_ADC_Init+0xe8>
                     hadc->Init.Oversampling.Ratio         |
 8003582:	6c21      	ldr	r1, [r4, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003584:	430a      	orrs	r2, r1
                     hadc->Init.Oversampling.RightBitShift |
 8003586:	6c61      	ldr	r1, [r4, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003588:	430a      	orrs	r2, r1
                     hadc->Init.Oversampling.TriggeredMode
 800358a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800358c:	430a      	orrs	r2, r1
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800358e:	432a      	orrs	r2, r5
 8003590:	f042 0501 	orr.w	r5, r2, #1
 8003594:	e79f      	b.n	80034d6 <HAL_ADC_Init+0x11a>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003596:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800359a:	d1cd      	bne.n	8003538 <HAL_ADC_Init+0x17c>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800359c:	2b07      	cmp	r3, #7
 800359e:	d808      	bhi.n	80035b2 <HAL_ADC_Init+0x1f6>
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 80035a0:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80035a2:	0099      	lsls	r1, r3, #2
 80035a4:	40ca      	lsrs	r2, r1
 80035a6:	f002 020f 	and.w	r2, r2, #15
 80035aa:	2a0f      	cmp	r2, #15
 80035ac:	d001      	beq.n	80035b2 <HAL_ADC_Init+0x1f6>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80035ae:	3301      	adds	r3, #1
 80035b0:	e7f4      	b.n	800359c <HAL_ADC_Init+0x1e0>
      if (ADCGroupRegularSequencerRanksCount == 1UL)
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d00e      	beq.n	80035d4 <HAL_ADC_Init+0x218>
        MODIFY_REG(hadc->Instance->CHSELR,
 80035b6:	6821      	ldr	r1, [r4, #0]
 80035b8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 80035ba:	69e3      	ldr	r3, [r4, #28]
 80035bc:	3b01      	subs	r3, #1
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	f003 031c 	and.w	r3, r3, #28
 80035c4:	f06f 020f 	mvn.w	r2, #15
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80035ce:	4313      	orrs	r3, r2
 80035d0:	628b      	str	r3, [r1, #40]	; 0x28
 80035d2:	e7b1      	b.n	8003538 <HAL_ADC_Init+0x17c>
        SET_BIT(hadc->Instance->CHSELR,
 80035d4:	6822      	ldr	r2, [r4, #0]
 80035d6:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80035d8:	f063 030f 	orn	r3, r3, #15
 80035dc:	6293      	str	r3, [r2, #40]	; 0x28
 80035de:	e7ab      	b.n	8003538 <HAL_ADC_Init+0x17c>
      ADC_CLEAR_ERRORCODE(hadc);
 80035e0:	2300      	movs	r3, #0
 80035e2:	65e3      	str	r3, [r4, #92]	; 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 80035e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80035e6:	f023 0303 	bic.w	r3, r3, #3
 80035ea:	f043 0301 	orr.w	r3, r3, #1
 80035ee:	65a3      	str	r3, [r4, #88]	; 0x58
 80035f0:	e004      	b.n	80035fc <HAL_ADC_Init+0x240>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80035f4:	f043 0310 	orr.w	r3, r3, #16
 80035f8:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80035fa:	2001      	movs	r0, #1
  }

  return tmp_hal_status;
}
 80035fc:	b002      	add	sp, #8
 80035fe:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003600:	2001      	movs	r0, #1
 8003602:	e7fb      	b.n	80035fc <HAL_ADC_Init+0x240>
 8003604:	20000070 	.word	0x20000070
 8003608:	053e2d63 	.word	0x053e2d63
 800360c:	1ffffc02 	.word	0x1ffffc02
 8003610:	40012000 	.word	0x40012000

08003614 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003616:	4604      	mov	r4, r0
 8003618:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800361a:	6946      	ldr	r6, [r0, #20]
 800361c:	2e08      	cmp	r6, #8
 800361e:	d005      	beq.n	800362c <HAL_ADC_PollForConversion+0x18>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003620:	6803      	ldr	r3, [r0, #0]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	f013 0f01 	tst.w	r3, #1
 8003628:	d11e      	bne.n	8003668 <HAL_ADC_PollForConversion+0x54>

      return HAL_ERROR;
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800362a:	2604      	movs	r6, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800362c:	f7fe fcbe 	bl	8001fac <HAL_GetTick>
 8003630:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003632:	6823      	ldr	r3, [r4, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	4232      	tst	r2, r6
 8003638:	d11c      	bne.n	8003674 <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800363a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800363e:	d0f8      	beq.n	8003632 <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003640:	f7fe fcb4 	bl	8001fac <HAL_GetTick>
 8003644:	1bc3      	subs	r3, r0, r7
 8003646:	42ab      	cmp	r3, r5
 8003648:	d801      	bhi.n	800364e <HAL_ADC_PollForConversion+0x3a>
 800364a:	2d00      	cmp	r5, #0
 800364c:	d1f1      	bne.n	8003632 <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800364e:	6823      	ldr	r3, [r4, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4233      	tst	r3, r6
 8003654:	d1ed      	bne.n	8003632 <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003656:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003658:	f043 0304 	orr.w	r3, r3, #4
 800365c:	65a3      	str	r3, [r4, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 800365e:	2300      	movs	r3, #0
 8003660:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54

          return HAL_TIMEOUT;
 8003664:	2003      	movs	r0, #3
 8003666:	e028      	b.n	80036ba <HAL_ADC_PollForConversion+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003668:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800366a:	f043 0320 	orr.w	r3, r3, #32
 800366e:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 8003670:	2001      	movs	r0, #1
 8003672:	e022      	b.n	80036ba <HAL_ADC_PollForConversion+0xa6>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003674:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8003676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800367a:	65a2      	str	r2, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800367c:	68da      	ldr	r2, [r3, #12]
 800367e:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003682:	d115      	bne.n	80036b0 <HAL_ADC_PollForConversion+0x9c>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003684:	7ea2      	ldrb	r2, [r4, #26]
 8003686:	b99a      	cbnz	r2, 80036b0 <HAL_ADC_PollForConversion+0x9c>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	f012 0f08 	tst.w	r2, #8
 800368e:	d00f      	beq.n	80036b0 <HAL_ADC_PollForConversion+0x9c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	f012 0f04 	tst.w	r2, #4
 8003696:	d111      	bne.n	80036bc <HAL_ADC_PollForConversion+0xa8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	f022 020c 	bic.w	r2, r2, #12
 800369e:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80036a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80036a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036a6:	f023 0301 	bic.w	r3, r3, #1
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	65a3      	str	r3, [r4, #88]	; 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80036b0:	7e20      	ldrb	r0, [r4, #24]
 80036b2:	b960      	cbnz	r0, 80036ce <HAL_ADC_PollForConversion+0xba>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80036b4:	6823      	ldr	r3, [r4, #0]
 80036b6:	220c      	movs	r2, #12
 80036b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80036ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80036be:	f043 0320 	orr.w	r3, r3, #32
 80036c2:	65a3      	str	r3, [r4, #88]	; 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036c4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80036c6:	f043 0301 	orr.w	r3, r3, #1
 80036ca:	65e3      	str	r3, [r4, #92]	; 0x5c
 80036cc:	e7f0      	b.n	80036b0 <HAL_ADC_PollForConversion+0x9c>
  return HAL_OK;
 80036ce:	2000      	movs	r0, #0
 80036d0:	e7f3      	b.n	80036ba <HAL_ADC_PollForConversion+0xa6>

080036d2 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80036d2:	6803      	ldr	r3, [r0, #0]
 80036d4:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80036d6:	4770      	bx	lr

080036d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80036d8:	b470      	push	{r4, r5, r6}
 80036da:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80036dc:	2200      	movs	r2, #0
 80036de:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80036e0:	6904      	ldr	r4, [r0, #16]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80036e2:	f890 2054 	ldrb.w	r2, [r0, #84]	; 0x54
 80036e6:	2a01      	cmp	r2, #1
 80036e8:	f000 8105 	beq.w	80038f6 <HAL_ADC_ConfigChannel+0x21e>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2201      	movs	r2, #1
 80036f0:	f880 2054 	strb.w	r2, [r0, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036f4:	6802      	ldr	r2, [r0, #0]
 80036f6:	6890      	ldr	r0, [r2, #8]
 80036f8:	f010 0f04 	tst.w	r0, #4
 80036fc:	d00a      	beq.n	8003714 <HAL_ADC_ConfigChannel+0x3c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036fe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003700:	f042 0220 	orr.w	r2, r2, #32
 8003704:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003706:	2001      	movs	r0, #1
  }

  __HAL_UNLOCK(hadc);
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
}
 800370e:	b003      	add	sp, #12
 8003710:	bc70      	pop	{r4, r5, r6}
 8003712:	4770      	bx	lr
    if (pConfig->Rank != ADC_RANK_NONE)
 8003714:	6848      	ldr	r0, [r1, #4]
 8003716:	2802      	cmp	r0, #2
 8003718:	f000 809e 	beq.w	8003858 <HAL_ADC_ConfigChannel+0x180>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800371c:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 8003720:	d029      	beq.n	8003776 <HAL_ADC_ConfigChannel+0x9e>
 8003722:	4d76      	ldr	r5, [pc, #472]	; (80038fc <HAL_ADC_ConfigChannel+0x224>)
 8003724:	42ac      	cmp	r4, r5
 8003726:	d026      	beq.n	8003776 <HAL_ADC_ConfigChannel+0x9e>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003728:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 800372a:	f000 001f 	and.w	r0, r0, #31
 800372e:	250f      	movs	r5, #15
 8003730:	4085      	lsls	r5, r0
 8003732:	ea24 0505 	bic.w	r5, r4, r5
 8003736:	680c      	ldr	r4, [r1, #0]
 8003738:	f3c4 0611 	ubfx	r6, r4, #0, #18
 800373c:	2e00      	cmp	r6, #0
 800373e:	d133      	bne.n	80037a8 <HAL_ADC_ConfigChannel+0xd0>
 8003740:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8003744:	fa04 f000 	lsl.w	r0, r4, r0
 8003748:	4328      	orrs	r0, r5
 800374a:	6618      	str	r0, [r3, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800374c:	684c      	ldr	r4, [r1, #4]
 800374e:	08a0      	lsrs	r0, r4, #2
 8003750:	3001      	adds	r0, #1
 8003752:	69dd      	ldr	r5, [r3, #28]
 8003754:	42a8      	cmp	r0, r5
 8003756:	d814      	bhi.n	8003782 <HAL_ADC_ConfigChannel+0xaa>
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003758:	680d      	ldr	r5, [r1, #0]
  MODIFY_REG(ADCx->CHSELR,
 800375a:	6a90      	ldr	r0, [r2, #40]	; 0x28
 800375c:	f004 041f 	and.w	r4, r4, #31
 8003760:	260f      	movs	r6, #15
 8003762:	40a6      	lsls	r6, r4
 8003764:	ea20 0006 	bic.w	r0, r0, r6
 8003768:	f3c5 6583 	ubfx	r5, r5, #26, #4
 800376c:	fa05 f404 	lsl.w	r4, r5, r4
 8003770:	4304      	orrs	r4, r0
 8003772:	6294      	str	r4, [r2, #40]	; 0x28
}
 8003774:	e005      	b.n	8003782 <HAL_ADC_ConfigChannel+0xaa>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003776:	680c      	ldr	r4, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003778:	6a90      	ldr	r0, [r2, #40]	; 0x28
 800377a:	f3c4 0411 	ubfx	r4, r4, #0, #18
 800377e:	4320      	orrs	r0, r4
 8003780:	6290      	str	r0, [r2, #40]	; 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003782:	681c      	ldr	r4, [r3, #0]
 8003784:	680d      	ldr	r5, [r1, #0]
 8003786:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(ADCx->SMPR,
 8003788:	6960      	ldr	r0, [r4, #20]
 800378a:	ea20 2005 	bic.w	r0, r0, r5, lsl #8
 800378e:	ea02 2205 	and.w	r2, r2, r5, lsl #8
 8003792:	f022 427c 	bic.w	r2, r2, #4227858432	; 0xfc000000
 8003796:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800379a:	4302      	orrs	r2, r0
 800379c:	6162      	str	r2, [r4, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800379e:	680a      	ldr	r2, [r1, #0]
 80037a0:	2a00      	cmp	r2, #0
 80037a2:	db09      	blt.n	80037b8 <HAL_ADC_ConfigChannel+0xe0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037a4:	2000      	movs	r0, #0
 80037a6:	e7af      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a8:	fa94 f4a4 	rbit	r4, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80037ac:	b114      	cbz	r4, 80037b4 <HAL_ADC_ConfigChannel+0xdc>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80037ae:	fab4 f484 	clz	r4, r4
 80037b2:	e7c7      	b.n	8003744 <HAL_ADC_ConfigChannel+0x6c>
    return 32U;
 80037b4:	2420      	movs	r4, #32
 80037b6:	e7c5      	b.n	8003744 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80037b8:	4951      	ldr	r1, [pc, #324]	; (8003900 <HAL_ADC_ConfigChannel+0x228>)
 80037ba:	f8d1 0708 	ldr.w	r0, [r1, #1800]	; 0x708
 80037be:	f000 71e0 	and.w	r1, r0, #29360128	; 0x1c00000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80037c2:	4c50      	ldr	r4, [pc, #320]	; (8003904 <HAL_ADC_ConfigChannel+0x22c>)
 80037c4:	42a2      	cmp	r2, r4
 80037c6:	d007      	beq.n	80037d8 <HAL_ADC_ConfigChannel+0x100>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037c8:	4c4f      	ldr	r4, [pc, #316]	; (8003908 <HAL_ADC_ConfigChannel+0x230>)
 80037ca:	42a2      	cmp	r2, r4
 80037cc:	d026      	beq.n	800381c <HAL_ADC_ConfigChannel+0x144>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80037ce:	4c4f      	ldr	r4, [pc, #316]	; (800390c <HAL_ADC_ConfigChannel+0x234>)
 80037d0:	42a2      	cmp	r2, r4
 80037d2:	d032      	beq.n	800383a <HAL_ADC_ConfigChannel+0x162>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037d4:	2000      	movs	r0, #0
 80037d6:	e797      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80037d8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80037dc:	d1f4      	bne.n	80037c8 <HAL_ADC_ConfigChannel+0xf0>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80037e2:	4847      	ldr	r0, [pc, #284]	; (8003900 <HAL_ADC_ConfigChannel+0x228>)
 80037e4:	f8d0 2708 	ldr.w	r2, [r0, #1800]	; 0x708
 80037e8:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80037ec:	4311      	orrs	r1, r2
 80037ee:	f8c0 1708 	str.w	r1, [r0, #1800]	; 0x708
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037f2:	4a47      	ldr	r2, [pc, #284]	; (8003910 <HAL_ADC_ConfigChannel+0x238>)
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	0992      	lsrs	r2, r2, #6
 80037f8:	4946      	ldr	r1, [pc, #280]	; (8003914 <HAL_ADC_ConfigChannel+0x23c>)
 80037fa:	fba1 1202 	umull	r1, r2, r1, r2
 80037fe:	0992      	lsrs	r2, r2, #6
 8003800:	3201      	adds	r2, #1
 8003802:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003806:	0092      	lsls	r2, r2, #2
 8003808:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800380a:	e002      	b.n	8003812 <HAL_ADC_ConfigChannel+0x13a>
            wait_loop_index--;
 800380c:	9a01      	ldr	r2, [sp, #4]
 800380e:	3a01      	subs	r2, #1
 8003810:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003812:	9a01      	ldr	r2, [sp, #4]
 8003814:	2a00      	cmp	r2, #0
 8003816:	d1f9      	bne.n	800380c <HAL_ADC_ConfigChannel+0x134>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003818:	2000      	movs	r0, #0
 800381a:	e775      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800381c:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8003820:	d1d5      	bne.n	80037ce <HAL_ADC_ConfigChannel+0xf6>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003822:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8003826:	4836      	ldr	r0, [pc, #216]	; (8003900 <HAL_ADC_ConfigChannel+0x228>)
 8003828:	f8d0 2708 	ldr.w	r2, [r0, #1800]	; 0x708
 800382c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003830:	4311      	orrs	r1, r2
 8003832:	f8c0 1708 	str.w	r1, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003836:	2000      	movs	r0, #0
}
 8003838:	e766      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800383a:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 800383e:	d158      	bne.n	80038f2 <HAL_ADC_ConfigChannel+0x21a>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003840:	f441 0280 	orr.w	r2, r1, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003844:	482e      	ldr	r0, [pc, #184]	; (8003900 <HAL_ADC_ConfigChannel+0x228>)
 8003846:	f8d0 1708 	ldr.w	r1, [r0, #1800]	; 0x708
 800384a:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800384e:	430a      	orrs	r2, r1
 8003850:	f8c0 2708 	str.w	r2, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003854:	2000      	movs	r0, #0
}
 8003856:	e757      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003858:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 800385c:	d002      	beq.n	8003864 <HAL_ADC_ConfigChannel+0x18c>
 800385e:	4827      	ldr	r0, [pc, #156]	; (80038fc <HAL_ADC_ConfigChannel+0x224>)
 8003860:	4284      	cmp	r4, r0
 8003862:	d106      	bne.n	8003872 <HAL_ADC_ConfigChannel+0x19a>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003864:	680c      	ldr	r4, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003866:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8003868:	f3c4 0411 	ubfx	r4, r4, #0, #18
 800386c:	ea20 0004 	bic.w	r0, r0, r4
 8003870:	6290      	str	r0, [r2, #40]	; 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003872:	680a      	ldr	r2, [r1, #0]
 8003874:	2a00      	cmp	r2, #0
 8003876:	db01      	blt.n	800387c <HAL_ADC_ConfigChannel+0x1a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003878:	2000      	movs	r0, #0
 800387a:	e745      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800387c:	4920      	ldr	r1, [pc, #128]	; (8003900 <HAL_ADC_ConfigChannel+0x228>)
 800387e:	f8d1 1708 	ldr.w	r1, [r1, #1800]	; 0x708
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003882:	4820      	ldr	r0, [pc, #128]	; (8003904 <HAL_ADC_ConfigChannel+0x22c>)
 8003884:	4282      	cmp	r2, r0
 8003886:	d007      	beq.n	8003898 <HAL_ADC_ConfigChannel+0x1c0>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003888:	481f      	ldr	r0, [pc, #124]	; (8003908 <HAL_ADC_ConfigChannel+0x230>)
 800388a:	4282      	cmp	r2, r0
 800388c:	d013      	beq.n	80038b6 <HAL_ADC_ConfigChannel+0x1de>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800388e:	481f      	ldr	r0, [pc, #124]	; (800390c <HAL_ADC_ConfigChannel+0x234>)
 8003890:	4282      	cmp	r2, r0
 8003892:	d01f      	beq.n	80038d4 <HAL_ADC_ConfigChannel+0x1fc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003894:	2000      	movs	r0, #0
 8003896:	e737      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003898:	f001 71a0 	and.w	r1, r1, #20971520	; 0x1400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800389c:	f100 4010 	add.w	r0, r0, #2415919104	; 0x90000000
 80038a0:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 80038a4:	f8d0 2708 	ldr.w	r2, [r0, #1800]	; 0x708
 80038a8:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80038ac:	4311      	orrs	r1, r2
 80038ae:	f8c0 1708 	str.w	r1, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038b2:	2000      	movs	r0, #0
}
 80038b4:	e728      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038b6:	f401 0240 	and.w	r2, r1, #12582912	; 0xc00000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80038ba:	f100 4008 	add.w	r0, r0, #2281701376	; 0x88000000
 80038be:	f500 4060 	add.w	r0, r0, #57344	; 0xe000
 80038c2:	f8d0 1708 	ldr.w	r1, [r0, #1800]	; 0x708
 80038c6:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80038ca:	430a      	orrs	r2, r1
 80038cc:	f8c0 2708 	str.w	r2, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038d0:	2000      	movs	r0, #0
}
 80038d2:	e719      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038d4:	f001 72c0 	and.w	r2, r1, #25165824	; 0x1800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80038d8:	f100 400c 	add.w	r0, r0, #2348810240	; 0x8c000000
 80038dc:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 80038e0:	f8d0 1708 	ldr.w	r1, [r0, #1800]	; 0x708
 80038e4:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80038e8:	430a      	orrs	r2, r1
 80038ea:	f8c0 2708 	str.w	r2, [r0, #1800]	; 0x708
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038ee:	2000      	movs	r0, #0
}
 80038f0:	e70a      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
 80038f2:	2000      	movs	r0, #0
 80038f4:	e708      	b.n	8003708 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 80038f6:	2002      	movs	r0, #2
 80038f8:	e709      	b.n	800370e <HAL_ADC_ConfigChannel+0x36>
 80038fa:	bf00      	nop
 80038fc:	80000004 	.word	0x80000004
 8003900:	40012000 	.word	0x40012000
 8003904:	b0001000 	.word	0xb0001000
 8003908:	b8004000 	.word	0xb8004000
 800390c:	b4002000 	.word	0xb4002000
 8003910:	20000070 	.word	0x20000070
 8003914:	053e2d63 	.word	0x053e2d63

08003918 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003918:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800391a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800391c:	689a      	ldr	r2, [r3, #8]
 800391e:	f012 0f04 	tst.w	r2, #4
 8003922:	d02a      	beq.n	800397a <ADC_ConversionStop+0x62>
 8003924:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	f012 0f02 	tst.w	r2, #2
 800392c:	d107      	bne.n	800393e <ADC_ConversionStop+0x26>
  MODIFY_REG(ADCx->CR,
 800392e:	689a      	ldr	r2, [r3, #8]
 8003930:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003934:	f022 0217 	bic.w	r2, r2, #23
 8003938:	f042 0210 	orr.w	r2, r2, #16
 800393c:	609a      	str	r2, [r3, #8]
      LL_ADC_REG_StopConversion(hadc->Instance);
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800393e:	f7fe fb35 	bl	8001fac <HAL_GetTick>
 8003942:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003944:	6823      	ldr	r3, [r4, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f013 0f04 	tst.w	r3, #4
 800394c:	d013      	beq.n	8003976 <ADC_ConversionStop+0x5e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800394e:	f7fe fb2d 	bl	8001fac <HAL_GetTick>
 8003952:	1b43      	subs	r3, r0, r5
 8003954:	2b02      	cmp	r3, #2
 8003956:	d9f5      	bls.n	8003944 <ADC_ConversionStop+0x2c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003958:	6823      	ldr	r3, [r4, #0]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f013 0f04 	tst.w	r3, #4
 8003960:	d0f0      	beq.n	8003944 <ADC_ConversionStop+0x2c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003962:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003964:	f043 0310 	orr.w	r3, r3, #16
 8003968:	65a3      	str	r3, [r4, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800396a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800396c:	f043 0301 	orr.w	r3, r3, #1
 8003970:	65e3      	str	r3, [r4, #92]	; 0x5c

          return HAL_ERROR;
 8003972:	2001      	movs	r0, #1
 8003974:	e002      	b.n	800397c <ADC_ConversionStop+0x64>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003976:	2000      	movs	r0, #0
 8003978:	e000      	b.n	800397c <ADC_ConversionStop+0x64>
 800397a:	2000      	movs	r0, #0
}
 800397c:	bd38      	pop	{r3, r4, r5, pc}
	...

08003980 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003980:	b530      	push	{r4, r5, lr}
 8003982:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003984:	2300      	movs	r3, #0
 8003986:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003988:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	f012 0f01 	tst.w	r2, #1
 8003990:	d15b      	bne.n	8003a4a <ADC_Enable+0xca>
 8003992:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003994:	6899      	ldr	r1, [r3, #8]
 8003996:	4a2e      	ldr	r2, [pc, #184]	; (8003a50 <ADC_Enable+0xd0>)
 8003998:	4211      	tst	r1, r2
 800399a:	d117      	bne.n	80039cc <ADC_Enable+0x4c>
  MODIFY_REG(ADCx->CR,
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80039a2:	f022 0217 	bic.w	r2, r2, #23
 80039a6:	f042 0201 	orr.w	r2, r2, #1
 80039aa:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80039ac:	4b29      	ldr	r3, [pc, #164]	; (8003a54 <ADC_Enable+0xd4>)
 80039ae:	f8d3 3708 	ldr.w	r3, [r3, #1800]	; 0x708
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80039b2:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80039b6:	d019      	beq.n	80039ec <ADC_Enable+0x6c>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039b8:	4b27      	ldr	r3, [pc, #156]	; (8003a58 <ADC_Enable+0xd8>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	099b      	lsrs	r3, r3, #6
 80039be:	4a27      	ldr	r2, [pc, #156]	; (8003a5c <ADC_Enable+0xdc>)
 80039c0:	fba2 2303 	umull	r2, r3, r2, r3
 80039c4:	099b      	lsrs	r3, r3, #6
 80039c6:	3301      	adds	r3, #1
 80039c8:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80039ca:	e00c      	b.n	80039e6 <ADC_Enable+0x66>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039cc:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80039ce:	f043 0310 	orr.w	r3, r3, #16
 80039d2:	6583      	str	r3, [r0, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039d4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80039d6:	f043 0301 	orr.w	r3, r3, #1
 80039da:	65c3      	str	r3, [r0, #92]	; 0x5c
      return HAL_ERROR;
 80039dc:	2001      	movs	r0, #1
 80039de:	e035      	b.n	8003a4c <ADC_Enable+0xcc>
      {
        wait_loop_index--;
 80039e0:	9b01      	ldr	r3, [sp, #4]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80039e6:	9b01      	ldr	r3, [sp, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1f9      	bne.n	80039e0 <ADC_Enable+0x60>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80039ec:	7e63      	ldrb	r3, [r4, #25]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d101      	bne.n	80039f6 <ADC_Enable+0x76>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039f2:	2000      	movs	r0, #0
 80039f4:	e02a      	b.n	8003a4c <ADC_Enable+0xcc>
      tickstart = HAL_GetTick();
 80039f6:	f7fe fad9 	bl	8001fac <HAL_GetTick>
 80039fa:	4605      	mov	r5, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039fc:	6823      	ldr	r3, [r4, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	f012 0f01 	tst.w	r2, #1
 8003a04:	d11f      	bne.n	8003a46 <ADC_Enable+0xc6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	f012 0f01 	tst.w	r2, #1
 8003a0c:	d107      	bne.n	8003a1e <ADC_Enable+0x9e>
  MODIFY_REG(ADCx->CR,
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003a14:	f022 0217 	bic.w	r2, r2, #23
 8003a18:	f042 0201 	orr.w	r2, r2, #1
 8003a1c:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a1e:	f7fe fac5 	bl	8001fac <HAL_GetTick>
 8003a22:	1b40      	subs	r0, r0, r5
 8003a24:	2802      	cmp	r0, #2
 8003a26:	d9e9      	bls.n	80039fc <ADC_Enable+0x7c>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a28:	6823      	ldr	r3, [r4, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f013 0f01 	tst.w	r3, #1
 8003a30:	d1e4      	bne.n	80039fc <ADC_Enable+0x7c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a34:	f043 0310 	orr.w	r3, r3, #16
 8003a38:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a3a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003a3c:	f043 0301 	orr.w	r3, r3, #1
 8003a40:	65e3      	str	r3, [r4, #92]	; 0x5c
            return HAL_ERROR;
 8003a42:	2001      	movs	r0, #1
 8003a44:	e002      	b.n	8003a4c <ADC_Enable+0xcc>
  return HAL_OK;
 8003a46:	2000      	movs	r0, #0
 8003a48:	e000      	b.n	8003a4c <ADC_Enable+0xcc>
 8003a4a:	2000      	movs	r0, #0
}
 8003a4c:	b003      	add	sp, #12
 8003a4e:	bd30      	pop	{r4, r5, pc}
 8003a50:	80000017 	.word	0x80000017
 8003a54:	40012000 	.word	0x40012000
 8003a58:	20000070 	.word	0x20000070
 8003a5c:	053e2d63 	.word	0x053e2d63

08003a60 <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a60:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f013 0f04 	tst.w	r3, #4
 8003a68:	d128      	bne.n	8003abc <HAL_ADC_Start+0x5c>
{
 8003a6a:	b510      	push	{r4, lr}
 8003a6c:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 8003a6e:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d024      	beq.n	8003ac0 <HAL_ADC_Start+0x60>
 8003a76:	2301      	movs	r3, #1
 8003a78:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    tmp_hal_status = ADC_Enable(hadc);
 8003a7c:	f7ff ff80 	bl	8003980 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003a80:	b9c0      	cbnz	r0, 8003ab4 <HAL_ADC_Start+0x54>
      ADC_STATE_CLR_SET(hadc->State,
 8003a82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a84:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a88:	f023 0301 	bic.w	r3, r3, #1
 8003a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a90:	65a3      	str	r3, [r4, #88]	; 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8003a92:	2300      	movs	r3, #0
 8003a94:	65e3      	str	r3, [r4, #92]	; 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003a96:	6822      	ldr	r2, [r4, #0]
 8003a98:	211c      	movs	r1, #28
 8003a9a:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 8003a9c:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003aa0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003aa2:	6893      	ldr	r3, [r2, #8]
 8003aa4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003aa8:	f023 0317 	bic.w	r3, r3, #23
 8003aac:	f043 0304 	orr.w	r3, r3, #4
 8003ab0:	6093      	str	r3, [r2, #8]
}
 8003ab2:	bd10      	pop	{r4, pc}
      __HAL_UNLOCK(hadc);
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
 8003aba:	e7fa      	b.n	8003ab2 <HAL_ADC_Start+0x52>
    tmp_hal_status = HAL_BUSY;
 8003abc:	2002      	movs	r0, #2
}
 8003abe:	4770      	bx	lr
    __HAL_LOCK(hadc);
 8003ac0:	2002      	movs	r0, #2
 8003ac2:	e7f6      	b.n	8003ab2 <HAL_ADC_Start+0x52>

08003ac4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ac4:	b538      	push	{r3, r4, r5, lr}
 8003ac6:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ac8:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003aca:	6893      	ldr	r3, [r2, #8]
 8003acc:	f013 0302 	ands.w	r3, r3, #2
 8003ad0:	d000      	beq.n	8003ad4 <ADC_Disable+0x10>
 8003ad2:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ad4:	6891      	ldr	r1, [r2, #8]
 8003ad6:	f011 0f01 	tst.w	r1, #1
 8003ada:	d039      	beq.n	8003b50 <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d139      	bne.n	8003b54 <ADC_Disable+0x90>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003ae0:	6893      	ldr	r3, [r2, #8]
 8003ae2:	f003 0305 	and.w	r3, r3, #5
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d009      	beq.n	8003afe <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003aec:	f043 0310 	orr.w	r3, r3, #16
 8003af0:	65a3      	str	r3, [r4, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003af2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003af4:	f043 0301 	orr.w	r3, r3, #1
 8003af8:	65e3      	str	r3, [r4, #92]	; 0x5c

      return HAL_ERROR;
 8003afa:	2001      	movs	r0, #1
 8003afc:	e029      	b.n	8003b52 <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 8003afe:	6893      	ldr	r3, [r2, #8]
 8003b00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b04:	f023 0317 	bic.w	r3, r3, #23
 8003b08:	f043 0302 	orr.w	r3, r3, #2
 8003b0c:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b0e:	6823      	ldr	r3, [r4, #0]
 8003b10:	2203      	movs	r2, #3
 8003b12:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b14:	f7fe fa4a 	bl	8001fac <HAL_GetTick>
 8003b18:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b1a:	6823      	ldr	r3, [r4, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f013 0f01 	tst.w	r3, #1
 8003b22:	d013      	beq.n	8003b4c <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b24:	f7fe fa42 	bl	8001fac <HAL_GetTick>
 8003b28:	1b40      	subs	r0, r0, r5
 8003b2a:	2802      	cmp	r0, #2
 8003b2c:	d9f5      	bls.n	8003b1a <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b2e:	6823      	ldr	r3, [r4, #0]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f013 0f01 	tst.w	r3, #1
 8003b36:	d0f0      	beq.n	8003b1a <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b38:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b3a:	f043 0310 	orr.w	r3, r3, #16
 8003b3e:	65a3      	str	r3, [r4, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b40:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b42:	f043 0301 	orr.w	r3, r3, #1
 8003b46:	65e3      	str	r3, [r4, #92]	; 0x5c

          return HAL_ERROR;
 8003b48:	2001      	movs	r0, #1
 8003b4a:	e002      	b.n	8003b52 <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b4c:	2000      	movs	r0, #0
 8003b4e:	e000      	b.n	8003b52 <ADC_Disable+0x8e>
 8003b50:	2000      	movs	r0, #0
}
 8003b52:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8003b54:	2000      	movs	r0, #0
 8003b56:	e7fc      	b.n	8003b52 <ADC_Disable+0x8e>

08003b58 <HAL_ADC_DeInit>:
{
 8003b58:	b570      	push	{r4, r5, r6, lr}
  if (hadc == NULL)
 8003b5a:	2800      	cmp	r0, #0
 8003b5c:	d04c      	beq.n	8003bf8 <HAL_ADC_DeInit+0xa0>
 8003b5e:	4604      	mov	r4, r0
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003b60:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003b62:	f043 0302 	orr.w	r3, r3, #2
 8003b66:	6583      	str	r3, [r0, #88]	; 0x58
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003b68:	f7ff fed6 	bl	8003918 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8003b6c:	4606      	mov	r6, r0
 8003b6e:	2800      	cmp	r0, #0
 8003b70:	d033      	beq.n	8003bda <HAL_ADC_DeInit+0x82>
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003b72:	6822      	ldr	r2, [r4, #0]
 8003b74:	6853      	ldr	r3, [r2, #4]
 8003b76:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8003b7a:	f023 0303 	bic.w	r3, r3, #3
 8003b7e:	6053      	str	r3, [r2, #4]
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	f240 329f 	movw	r2, #927	; 0x39f
 8003b86:	601a      	str	r2, [r3, #0]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003b88:	6822      	ldr	r2, [r4, #0]
 8003b8a:	68d1      	ldr	r1, [r2, #12]
 8003b8c:	4b1b      	ldr	r3, [pc, #108]	; (8003bfc <HAL_ADC_DeInit+0xa4>)
 8003b8e:	400b      	ands	r3, r1
 8003b90:	60d3      	str	r3, [r2, #12]
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003b92:	6822      	ldr	r2, [r4, #0]
 8003b94:	6913      	ldr	r3, [r2, #16]
 8003b96:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003b9a:	6113      	str	r3, [r2, #16]
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003b9c:	6822      	ldr	r2, [r4, #0]
 8003b9e:	6953      	ldr	r3, [r2, #20]
 8003ba0:	f023 0307 	bic.w	r3, r3, #7
 8003ba4:	6153      	str	r3, [r2, #20]
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8003ba6:	6822      	ldr	r2, [r4, #0]
 8003ba8:	6a13      	ldr	r3, [r2, #32]
 8003baa:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 8003bae:	6213      	str	r3, [r2, #32]
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003bb0:	6823      	ldr	r3, [r4, #0]
 8003bb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bb4:	2500      	movs	r5, #0
 8003bb6:	629d      	str	r5, [r3, #40]	; 0x28
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003bb8:	4a11      	ldr	r2, [pc, #68]	; (8003c00 <HAL_ADC_DeInit+0xa8>)
 8003bba:	f8d2 3708 	ldr.w	r3, [r2, #1800]	; 0x708
 8003bbe:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8003bc2:	f8c2 3708 	str.w	r3, [r2, #1800]	; 0x708
  HAL_ADC_MspDeInit(hadc);
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	f7fd fafa 	bl	80011c0 <HAL_ADC_MspDeInit>
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003bcc:	6625      	str	r5, [r4, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(hadc);
 8003bce:	65e5      	str	r5, [r4, #92]	; 0x5c
  hadc->State = HAL_ADC_STATE_RESET;
 8003bd0:	65a5      	str	r5, [r4, #88]	; 0x58
  __HAL_UNLOCK(hadc);
 8003bd2:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
}
 8003bd6:	4630      	mov	r0, r6
 8003bd8:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8003bda:	4620      	mov	r0, r4
 8003bdc:	f7ff ff72 	bl	8003ac4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003be0:	4606      	mov	r6, r0
 8003be2:	b908      	cbnz	r0, 8003be8 <HAL_ADC_DeInit+0x90>
      hadc->State = HAL_ADC_STATE_READY;
 8003be4:	2301      	movs	r3, #1
 8003be6:	65a3      	str	r3, [r4, #88]	; 0x58
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003be8:	6822      	ldr	r2, [r4, #0]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8003bea:	6893      	ldr	r3, [r2, #8]
 8003bec:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003bf0:	f023 0317 	bic.w	r3, r3, #23
 8003bf4:	6093      	str	r3, [r2, #8]
}
 8003bf6:	e7bc      	b.n	8003b72 <HAL_ADC_DeInit+0x1a>
    return HAL_ERROR;
 8003bf8:	2601      	movs	r6, #1
 8003bfa:	e7ec      	b.n	8003bd6 <HAL_ADC_DeInit+0x7e>
 8003bfc:	833e0200 	.word	0x833e0200
 8003c00:	40012000 	.word	0x40012000

08003c04 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8003c04:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d019      	beq.n	8003c40 <HAL_ADC_Stop+0x3c>
{
 8003c0c:	b510      	push	{r4, lr}
 8003c0e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8003c10:	2301      	movs	r3, #1
 8003c12:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003c16:	f7ff fe7f 	bl	8003918 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8003c1a:	b118      	cbz	r0, 8003c24 <HAL_ADC_Stop+0x20>
  __HAL_UNLOCK(hadc);
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
}
 8003c22:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8003c24:	4620      	mov	r0, r4
 8003c26:	f7ff ff4d 	bl	8003ac4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003c2a:	2800      	cmp	r0, #0
 8003c2c:	d1f6      	bne.n	8003c1c <HAL_ADC_Stop+0x18>
      ADC_STATE_CLR_SET(hadc->State,
 8003c2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003c30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c34:	f023 0301 	bic.w	r3, r3, #1
 8003c38:	f043 0301 	orr.w	r3, r3, #1
 8003c3c:	65a3      	str	r3, [r4, #88]	; 0x58
 8003c3e:	e7ed      	b.n	8003c1c <HAL_ADC_Stop+0x18>
  __HAL_LOCK(hadc);
 8003c40:	2002      	movs	r0, #2
}
 8003c42:	4770      	bx	lr

08003c44 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c46:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	9301      	str	r3, [sp, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003c4c:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	f000 8094 	beq.w	8003d7e <HAL_ADCEx_Calibration_Start+0x13a>
 8003c56:	4604      	mov	r4, r0
 8003c58:	2301      	movs	r3, #1
 8003c5a:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003c5e:	f7ff ff31 	bl	8003ac4 <ADC_Disable>
 8003c62:	4605      	mov	r5, r0

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c64:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c66:	689a      	ldr	r2, [r3, #8]
 8003c68:	f012 0201 	ands.w	r2, r2, #1
 8003c6c:	d009      	beq.n	8003c82 <HAL_ADCEx_Calibration_Start+0x3e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003c70:	f043 0310 	orr.w	r3, r3, #16
 8003c74:	65a3      	str	r3, [r4, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8003c76:	2300      	movs	r3, #0
 8003c78:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54

  return tmp_hal_status;
}
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	b003      	add	sp, #12
 8003c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8003c82:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003c84:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 8003c88:	f041 0102 	orr.w	r1, r1, #2
 8003c8c:	65a1      	str	r1, [r4, #88]	; 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003c8e:	68de      	ldr	r6, [r3, #12]
 8003c90:	f426 46ff 	bic.w	r6, r6, #32640	; 0x7f80
 8003c94:	f026 067c 	bic.w	r6, r6, #124	; 0x7c
 8003c98:	0436      	lsls	r6, r6, #16
 8003c9a:	0c36      	lsrs	r6, r6, #16
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003c9c:	68d9      	ldr	r1, [r3, #12]
 8003c9e:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8003ca2:	f021 0103 	bic.w	r1, r1, #3
 8003ca6:	60d9      	str	r1, [r3, #12]
  uint32_t calibration_factor_accumulated = 0;
 8003ca8:	4610      	mov	r0, r2
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003caa:	e005      	b.n	8003cb8 <HAL_ADCEx_Calibration_Start+0x74>
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8003cac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003cb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8003cb4:	4418      	add	r0, r3
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003cb6:	3201      	adds	r2, #1
 8003cb8:	2a07      	cmp	r2, #7
 8003cba:	d81e      	bhi.n	8003cfa <HAL_ADCEx_Calibration_Start+0xb6>
      LL_ADC_StartCalibration(hadc->Instance);
 8003cbc:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003cbe:	688b      	ldr	r3, [r1, #8]
 8003cc0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003cc4:	f023 0317 	bic.w	r3, r3, #23
 8003cc8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003ccc:	608b      	str	r3, [r1, #8]
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003cce:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003cd0:	6899      	ldr	r1, [r3, #8]
 8003cd2:	2900      	cmp	r1, #0
 8003cd4:	daea      	bge.n	8003cac <HAL_ADCEx_Calibration_Start+0x68>
        wait_loop_index++;
 8003cd6:	9b01      	ldr	r3, [sp, #4]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	9301      	str	r3, [sp, #4]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003cdc:	9b01      	ldr	r3, [sp, #4]
 8003cde:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8003ce2:	d3f4      	bcc.n	8003cce <HAL_ADCEx_Calibration_Start+0x8a>
          ADC_STATE_CLR_SET(hadc->State,
 8003ce4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003ce6:	f023 0312 	bic.w	r3, r3, #18
 8003cea:	f043 0310 	orr.w	r3, r3, #16
 8003cee:	65a3      	str	r3, [r4, #88]	; 0x58
          __HAL_UNLOCK(hadc);
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8003cf6:	2501      	movs	r5, #1
 8003cf8:	e7c0      	b.n	8003c7c <HAL_ADCEx_Calibration_Start+0x38>
    calibration_factor_accumulated /= calibration_index;
 8003cfa:	fbb0 f2f2 	udiv	r2, r0, r2
    LL_ADC_Enable(hadc->Instance);
 8003cfe:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003d00:	688b      	ldr	r3, [r1, #8]
 8003d02:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d06:	f023 0317 	bic.w	r3, r3, #23
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	608b      	str	r3, [r1, #8]
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8003d10:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003d12:	f8d3 00b4 	ldr.w	r0, [r3, #180]	; 0xb4
 8003d16:	f020 007f 	bic.w	r0, r0, #127	; 0x7f
 8003d1a:	4302      	orrs	r2, r0
 8003d1c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    LL_ADC_Disable(hadc->Instance);
 8003d20:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003d22:	6893      	ldr	r3, [r2, #8]
 8003d24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d28:	f023 0317 	bic.w	r3, r3, #23
 8003d2c:	f043 0302 	orr.w	r3, r3, #2
 8003d30:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8003d32:	f7fe f93b 	bl	8001fac <HAL_GetTick>
 8003d36:	4607      	mov	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d38:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	f012 0f01 	tst.w	r2, #1
 8003d40:	d109      	bne.n	8003d56 <HAL_ADCEx_Calibration_Start+0x112>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003d42:	68da      	ldr	r2, [r3, #12]
 8003d44:	4316      	orrs	r6, r2
 8003d46:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8003d48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d4a:	f023 0303 	bic.w	r3, r3, #3
 8003d4e:	f043 0301 	orr.w	r3, r3, #1
 8003d52:	65a3      	str	r3, [r4, #88]	; 0x58
 8003d54:	e78f      	b.n	8003c76 <HAL_ADCEx_Calibration_Start+0x32>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003d56:	f7fe f929 	bl	8001fac <HAL_GetTick>
 8003d5a:	1bc3      	subs	r3, r0, r7
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d9eb      	bls.n	8003d38 <HAL_ADCEx_Calibration_Start+0xf4>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f013 0f01 	tst.w	r3, #1
 8003d68:	d0e6      	beq.n	8003d38 <HAL_ADCEx_Calibration_Start+0xf4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d6a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d6c:	f043 0310 	orr.w	r3, r3, #16
 8003d70:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d72:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d74:	f043 0301 	orr.w	r3, r3, #1
 8003d78:	65e3      	str	r3, [r4, #92]	; 0x5c
          return HAL_ERROR;
 8003d7a:	2501      	movs	r5, #1
 8003d7c:	e77e      	b.n	8003c7c <HAL_ADCEx_Calibration_Start+0x38>
  __HAL_LOCK(hadc);
 8003d7e:	2502      	movs	r5, #2
 8003d80:	e77c      	b.n	8003c7c <HAL_ADCEx_Calibration_Start+0x38>
	...

08003d84 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d84:	4a07      	ldr	r2, [pc, #28]	; (8003da4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003d86:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d88:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003d8c:	041b      	lsls	r3, r3, #16
 8003d8e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d90:	0200      	lsls	r0, r0, #8
 8003d92:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d96:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003d98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003da0:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003da2:	4770      	bx	lr
 8003da4:	e000ed00 	.word	0xe000ed00

08003da8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da8:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003daa:	4b19      	ldr	r3, [pc, #100]	; (8003e10 <HAL_NVIC_SetPriority+0x68>)
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003db2:	f1c3 0c07 	rsb	ip, r3, #7
 8003db6:	f1bc 0f04 	cmp.w	ip, #4
 8003dba:	bf28      	it	cs
 8003dbc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dc0:	f103 0e04 	add.w	lr, r3, #4
 8003dc4:	f1be 0f06 	cmp.w	lr, #6
 8003dc8:	d918      	bls.n	8003dfc <HAL_NVIC_SetPriority+0x54>
 8003dca:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dcc:	f04f 3eff 	mov.w	lr, #4294967295
 8003dd0:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003dd4:	ea21 010c 	bic.w	r1, r1, ip
 8003dd8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dda:	fa0e f303 	lsl.w	r3, lr, r3
 8003dde:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003de2:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8003de4:	2800      	cmp	r0, #0
 8003de6:	db0b      	blt.n	8003e00 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003de8:	0109      	lsls	r1, r1, #4
 8003dea:	b2c9      	uxtb	r1, r1
 8003dec:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003df0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003df4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003df8:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	e7e5      	b.n	8003dcc <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e00:	f000 000f 	and.w	r0, r0, #15
 8003e04:	0109      	lsls	r1, r1, #4
 8003e06:	b2c9      	uxtb	r1, r1
 8003e08:	4b02      	ldr	r3, [pc, #8]	; (8003e14 <HAL_NVIC_SetPriority+0x6c>)
 8003e0a:	5419      	strb	r1, [r3, r0]
 8003e0c:	e7f4      	b.n	8003df8 <HAL_NVIC_SetPriority+0x50>
 8003e0e:	bf00      	nop
 8003e10:	e000ed00 	.word	0xe000ed00
 8003e14:	e000ed14 	.word	0xe000ed14

08003e18 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003e18:	2800      	cmp	r0, #0
 8003e1a:	db07      	blt.n	8003e2c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e1c:	f000 021f 	and.w	r2, r0, #31
 8003e20:	0940      	lsrs	r0, r0, #5
 8003e22:	2301      	movs	r3, #1
 8003e24:	4093      	lsls	r3, r2
 8003e26:	4a02      	ldr	r2, [pc, #8]	; (8003e30 <HAL_NVIC_EnableIRQ+0x18>)
 8003e28:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	e000e100 	.word	0xe000e100

08003e34 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003e34:	2800      	cmp	r0, #0
 8003e36:	db0c      	blt.n	8003e52 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e38:	f000 021f 	and.w	r2, r0, #31
 8003e3c:	0940      	lsrs	r0, r0, #5
 8003e3e:	2301      	movs	r3, #1
 8003e40:	4093      	lsls	r3, r2
 8003e42:	3020      	adds	r0, #32
 8003e44:	4a03      	ldr	r2, [pc, #12]	; (8003e54 <HAL_NVIC_DisableIRQ+0x20>)
 8003e46:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e4a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003e4e:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003e52:	4770      	bx	lr
 8003e54:	e000e100 	.word	0xe000e100

08003e58 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e58:	b410      	push	{r4}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e5a:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003e5c:	f8d0 c050 	ldr.w	ip, [r0, #80]	; 0x50
 8003e60:	f8c4 c004 	str.w	ip, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003e64:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8003e66:	b124      	cbz	r4, 8003e72 <DMA_SetConfig+0x1a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e68:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003e6a:	f8d0 c05c 	ldr.w	ip, [r0, #92]	; 0x5c
 8003e6e:	f8c4 c004 	str.w	ip, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e72:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003e74:	f004 0c1c 	and.w	ip, r4, #28
 8003e78:	2401      	movs	r4, #1
 8003e7a:	fa04 f40c 	lsl.w	r4, r4, ip
 8003e7e:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
 8003e82:	f8cc 4004 	str.w	r4, [ip, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e86:	6804      	ldr	r4, [r0, #0]
 8003e88:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e8a:	6883      	ldr	r3, [r0, #8]
 8003e8c:	2b10      	cmp	r3, #16
 8003e8e:	d005      	beq.n	8003e9c <DMA_SetConfig+0x44>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003e90:	6803      	ldr	r3, [r0, #0]
 8003e92:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003e94:	6803      	ldr	r3, [r0, #0]
 8003e96:	60da      	str	r2, [r3, #12]
  }
}
 8003e98:	bc10      	pop	{r4}
 8003e9a:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003e9c:	6803      	ldr	r3, [r0, #0]
 8003e9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003ea0:	6803      	ldr	r3, [r0, #0]
 8003ea2:	60d9      	str	r1, [r3, #12]
 8003ea4:	e7f8      	b.n	8003e98 <DMA_SetConfig+0x40>
	...

08003ea8 <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003ea8:	6803      	ldr	r3, [r0, #0]
 8003eaa:	4a14      	ldr	r2, [pc, #80]	; (8003efc <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d816      	bhi.n	8003ede <DMA_CalcDMAMUXChannelBaseAndMask+0x36>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003eb0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003eb2:	f022 0203 	bic.w	r2, r2, #3
 8003eb6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003eba:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
 8003ebe:	6482      	str	r2, [r0, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	3b08      	subs	r3, #8
 8003ec4:	4a0e      	ldr	r2, [pc, #56]	; (8003f00 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8003ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eca:	091b      	lsrs	r3, r3, #4
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ecc:	4a0d      	ldr	r2, [pc, #52]	; (8003f04 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 8003ece:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ed0:	f003 031f 	and.w	r3, r3, #31
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	6503      	str	r3, [r0, #80]	; 0x50
}
 8003edc:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003ede:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003ee0:	f022 0103 	bic.w	r1, r2, #3
 8003ee4:	4a08      	ldr	r2, [pc, #32]	; (8003f08 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>)
 8003ee6:	440a      	add	r2, r1
 8003ee8:	6482      	str	r2, [r0, #72]	; 0x48
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	3b08      	subs	r3, #8
 8003eee:	4a04      	ldr	r2, [pc, #16]	; (8003f00 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8003ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef4:	091b      	lsrs	r3, r3, #4
 8003ef6:	3307      	adds	r3, #7
 8003ef8:	e7e8      	b.n	8003ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x24>
 8003efa:	bf00      	nop
 8003efc:	40020407 	.word	0x40020407
 8003f00:	cccccccd 	.word	0xcccccccd
 8003f04:	40020880 	.word	0x40020880
 8003f08:	4002081c 	.word	0x4002081c

08003f0c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f0c:	6843      	ldr	r3, [r0, #4]
 8003f0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f12:	4a07      	ldr	r2, [pc, #28]	; (8003f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8003f14:	441a      	add	r2, r3
 8003f16:	0092      	lsls	r2, r2, #2
 8003f18:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f1a:	4a06      	ldr	r2, [pc, #24]	; (8003f34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>)
 8003f1c:	6582      	str	r2, [r0, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	f003 0303 	and.w	r3, r3, #3
 8003f24:	2201      	movs	r2, #1
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	1000823f 	.word	0x1000823f
 8003f34:	40020940 	.word	0x40020940

08003f38 <HAL_DMA_Init>:
  if (hdma == NULL)
 8003f38:	2800      	cmp	r0, #0
 8003f3a:	d060      	beq.n	8003ffe <HAL_DMA_Init+0xc6>
{
 8003f3c:	b510      	push	{r4, lr}
 8003f3e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f40:	6802      	ldr	r2, [r0, #0]
 8003f42:	4b30      	ldr	r3, [pc, #192]	; (8004004 <HAL_DMA_Init+0xcc>)
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d842      	bhi.n	8003fce <HAL_DMA_Init+0x96>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f48:	4b2f      	ldr	r3, [pc, #188]	; (8004008 <HAL_DMA_Init+0xd0>)
 8003f4a:	4413      	add	r3, r2
 8003f4c:	492f      	ldr	r1, [pc, #188]	; (800400c <HAL_DMA_Init+0xd4>)
 8003f4e:	fba1 1303 	umull	r1, r3, r1, r3
 8003f52:	091b      	lsrs	r3, r3, #4
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f58:	4b2d      	ldr	r3, [pc, #180]	; (8004010 <HAL_DMA_Init+0xd8>)
 8003f5a:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f62:	6813      	ldr	r3, [r2, #0]
 8003f64:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003f68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6c:	6013      	str	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003f6e:	6821      	ldr	r1, [r4, #0]
 8003f70:	680a      	ldr	r2, [r1, #0]
 8003f72:	68a3      	ldr	r3, [r4, #8]
 8003f74:	68e0      	ldr	r0, [r4, #12]
 8003f76:	4303      	orrs	r3, r0
 8003f78:	6920      	ldr	r0, [r4, #16]
 8003f7a:	4303      	orrs	r3, r0
 8003f7c:	6960      	ldr	r0, [r4, #20]
 8003f7e:	4303      	orrs	r3, r0
 8003f80:	69a0      	ldr	r0, [r4, #24]
 8003f82:	4303      	orrs	r3, r0
 8003f84:	69e0      	ldr	r0, [r4, #28]
 8003f86:	4303      	orrs	r3, r0
 8003f88:	6a20      	ldr	r0, [r4, #32]
 8003f8a:	4303      	orrs	r3, r0
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003f90:	4620      	mov	r0, r4
 8003f92:	f7ff ff89 	bl	8003ea8 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003f96:	68a3      	ldr	r3, [r4, #8]
 8003f98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f9c:	d022      	beq.n	8003fe4 <HAL_DMA_Init+0xac>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003f9e:	6863      	ldr	r3, [r4, #4]
 8003fa0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8003fa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fa6:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fa8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003faa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003fac:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003fae:	6863      	ldr	r3, [r4, #4]
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	2b03      	cmp	r3, #3
 8003fb4:	d919      	bls.n	8003fea <HAL_DMA_Init+0xb2>
    hdma->DMAmuxRequestGen = 0U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003fba:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003fbc:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fbe:	2000      	movs	r0, #0
 8003fc0:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8003fc8:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8003fcc:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003fce:	4b11      	ldr	r3, [pc, #68]	; (8004014 <HAL_DMA_Init+0xdc>)
 8003fd0:	4413      	add	r3, r2
 8003fd2:	490e      	ldr	r1, [pc, #56]	; (800400c <HAL_DMA_Init+0xd4>)
 8003fd4:	fba1 1303 	umull	r1, r3, r1, r3
 8003fd8:	091b      	lsrs	r3, r3, #4
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003fde:	4b0e      	ldr	r3, [pc, #56]	; (8004018 <HAL_DMA_Init+0xe0>)
 8003fe0:	6403      	str	r3, [r0, #64]	; 0x40
 8003fe2:	e7bb      	b.n	8003f5c <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	6063      	str	r3, [r4, #4]
 8003fe8:	e7d9      	b.n	8003f9e <HAL_DMA_Init+0x66>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003fea:	4620      	mov	r0, r4
 8003fec:	f7ff ff8e 	bl	8003f0c <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ff0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ff6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003ff8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003ffa:	605a      	str	r2, [r3, #4]
 8003ffc:	e7df      	b.n	8003fbe <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 8003ffe:	2001      	movs	r0, #1
}
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	40020407 	.word	0x40020407
 8004008:	bffdfff8 	.word	0xbffdfff8
 800400c:	cccccccd 	.word	0xcccccccd
 8004010:	40020000 	.word	0x40020000
 8004014:	bffdfbf8 	.word	0xbffdfbf8
 8004018:	40020400 	.word	0x40020400

0800401c <HAL_DMA_DeInit>:
  if (NULL == hdma)
 800401c:	2800      	cmp	r0, #0
 800401e:	d04b      	beq.n	80040b8 <HAL_DMA_DeInit+0x9c>
{
 8004020:	b538      	push	{r3, r4, r5, lr}
 8004022:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8004024:	6802      	ldr	r2, [r0, #0]
 8004026:	6813      	ldr	r3, [r2, #0]
 8004028:	f023 0301 	bic.w	r3, r3, #1
 800402c:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800402e:	6802      	ldr	r2, [r0, #0]
 8004030:	4b22      	ldr	r3, [pc, #136]	; (80040bc <HAL_DMA_DeInit+0xa0>)
 8004032:	429a      	cmp	r2, r3
 8004034:	d82c      	bhi.n	8004090 <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004036:	4b22      	ldr	r3, [pc, #136]	; (80040c0 <HAL_DMA_DeInit+0xa4>)
 8004038:	4413      	add	r3, r2
 800403a:	4922      	ldr	r1, [pc, #136]	; (80040c4 <HAL_DMA_DeInit+0xa8>)
 800403c:	fba1 1303 	umull	r1, r3, r1, r3
 8004040:	091b      	lsrs	r3, r3, #4
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004046:	4b20      	ldr	r3, [pc, #128]	; (80040c8 <HAL_DMA_DeInit+0xac>)
 8004048:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->Instance->CCR = 0U;
 800404a:	2500      	movs	r5, #0
 800404c:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800404e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004050:	f003 021c 	and.w	r2, r3, #28
 8004054:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004056:	2301      	movs	r3, #1
 8004058:	4093      	lsls	r3, r2
 800405a:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800405c:	4620      	mov	r0, r4
 800405e:	f7ff ff23 	bl	8003ea8 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 8004062:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004064:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004066:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004068:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800406a:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800406c:	6863      	ldr	r3, [r4, #4]
 800406e:	3b01      	subs	r3, #1
 8004070:	2b03      	cmp	r3, #3
 8004072:	d918      	bls.n	80040a6 <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = 0U;
 8004074:	2000      	movs	r0, #0
 8004076:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8004078:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 800407a:	65e0      	str	r0, [r4, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 800407c:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800407e:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8004080:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004082:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004084:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 8004086:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 800408a:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 800408e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004090:	4b0e      	ldr	r3, [pc, #56]	; (80040cc <HAL_DMA_DeInit+0xb0>)
 8004092:	4413      	add	r3, r2
 8004094:	490b      	ldr	r1, [pc, #44]	; (80040c4 <HAL_DMA_DeInit+0xa8>)
 8004096:	fba1 1303 	umull	r1, r3, r1, r3
 800409a:	091b      	lsrs	r3, r3, #4
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80040a0:	4b0b      	ldr	r3, [pc, #44]	; (80040d0 <HAL_DMA_DeInit+0xb4>)
 80040a2:	6403      	str	r3, [r0, #64]	; 0x40
 80040a4:	e7d1      	b.n	800404a <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80040a6:	4620      	mov	r0, r4
 80040a8:	f7ff ff30 	bl	8003f0c <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80040ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80040ae:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040b2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80040b4:	605a      	str	r2, [r3, #4]
 80040b6:	e7dd      	b.n	8004074 <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 80040b8:	2001      	movs	r0, #1
}
 80040ba:	4770      	bx	lr
 80040bc:	40020407 	.word	0x40020407
 80040c0:	bffdfff8 	.word	0xbffdfff8
 80040c4:	cccccccd 	.word	0xcccccccd
 80040c8:	40020000 	.word	0x40020000
 80040cc:	bffdfbf8 	.word	0xbffdfbf8
 80040d0:	40020400 	.word	0x40020400

080040d4 <HAL_DMA_Start_IT>:
{
 80040d4:	b538      	push	{r3, r4, r5, lr}
 80040d6:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80040d8:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 80040dc:	2801      	cmp	r0, #1
 80040de:	d043      	beq.n	8004168 <HAL_DMA_Start_IT+0x94>
 80040e0:	2001      	movs	r0, #1
 80040e2:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (hdma->State == HAL_DMA_STATE_READY)
 80040e6:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 80040ea:	b2c0      	uxtb	r0, r0
 80040ec:	2801      	cmp	r0, #1
 80040ee:	d006      	beq.n	80040fe <HAL_DMA_Start_IT+0x2a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80040f0:	2380      	movs	r3, #128	; 0x80
 80040f2:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80040f4:	2300      	movs	r3, #0
 80040f6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_ERROR;
 80040fa:	2001      	movs	r0, #1
}
 80040fc:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80040fe:	2002      	movs	r0, #2
 8004100:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004104:	2000      	movs	r0, #0
 8004106:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004108:	6825      	ldr	r5, [r4, #0]
 800410a:	6828      	ldr	r0, [r5, #0]
 800410c:	f020 0001 	bic.w	r0, r0, #1
 8004110:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004112:	4620      	mov	r0, r4
 8004114:	f7ff fea0 	bl	8003e58 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8004118:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800411a:	b1d3      	cbz	r3, 8004152 <HAL_DMA_Start_IT+0x7e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800411c:	6822      	ldr	r2, [r4, #0]
 800411e:	6813      	ldr	r3, [r2, #0]
 8004120:	f043 030e 	orr.w	r3, r3, #14
 8004124:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004126:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800412e:	d003      	beq.n	8004138 <HAL_DMA_Start_IT+0x64>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004136:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8004138:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800413a:	b11b      	cbz	r3, 8004144 <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004142:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8004144:	6822      	ldr	r2, [r4, #0]
 8004146:	6813      	ldr	r3, [r2, #0]
 8004148:	f043 0301 	orr.w	r3, r3, #1
 800414c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800414e:	2000      	movs	r0, #0
 8004150:	e7d4      	b.n	80040fc <HAL_DMA_Start_IT+0x28>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004152:	6822      	ldr	r2, [r4, #0]
 8004154:	6813      	ldr	r3, [r2, #0]
 8004156:	f023 0304 	bic.w	r3, r3, #4
 800415a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800415c:	6822      	ldr	r2, [r4, #0]
 800415e:	6813      	ldr	r3, [r2, #0]
 8004160:	f043 030a 	orr.w	r3, r3, #10
 8004164:	6013      	str	r3, [r2, #0]
 8004166:	e7de      	b.n	8004126 <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 8004168:	2002      	movs	r0, #2
 800416a:	e7c7      	b.n	80040fc <HAL_DMA_Start_IT+0x28>

0800416c <HAL_DMA_Abort>:
  if (NULL == hdma)
 800416c:	4603      	mov	r3, r0
 800416e:	2800      	cmp	r0, #0
 8004170:	d034      	beq.n	80041dc <HAL_DMA_Abort+0x70>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004172:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8004176:	b2d2      	uxtb	r2, r2
 8004178:	2a02      	cmp	r2, #2
 800417a:	d006      	beq.n	800418a <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800417c:	2204      	movs	r2, #4
 800417e:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8004180:	2200      	movs	r2, #0
 8004182:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    return HAL_ERROR;
 8004186:	2001      	movs	r0, #1
 8004188:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800418a:	6801      	ldr	r1, [r0, #0]
 800418c:	680a      	ldr	r2, [r1, #0]
 800418e:	f022 020e 	bic.w	r2, r2, #14
 8004192:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004194:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004196:	680a      	ldr	r2, [r1, #0]
 8004198:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800419c:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 800419e:	6801      	ldr	r1, [r0, #0]
 80041a0:	680a      	ldr	r2, [r1, #0]
 80041a2:	f022 0201 	bic.w	r2, r2, #1
 80041a6:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80041a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80041aa:	f002 011c 	and.w	r1, r2, #28
 80041ae:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80041b0:	2201      	movs	r2, #1
 80041b2:	408a      	lsls	r2, r1
 80041b4:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041b8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80041ba:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80041bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80041be:	b132      	cbz	r2, 80041ce <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041c0:	6811      	ldr	r1, [r2, #0]
 80041c2:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80041c6:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80041ca:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80041cc:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80041d4:	2000      	movs	r0, #0
 80041d6:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  return HAL_OK;
 80041da:	4770      	bx	lr
    return HAL_ERROR;
 80041dc:	2001      	movs	r0, #1
}
 80041de:	4770      	bx	lr

080041e0 <HAL_DMA_Abort_IT>:
{
 80041e0:	b508      	push	{r3, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80041e2:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d003      	beq.n	80041f4 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041ec:	2304      	movs	r3, #4
 80041ee:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 80041f0:	2001      	movs	r0, #1
}
 80041f2:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041f4:	6802      	ldr	r2, [r0, #0]
 80041f6:	6813      	ldr	r3, [r2, #0]
 80041f8:	f023 030e 	bic.w	r3, r3, #14
 80041fc:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80041fe:	6802      	ldr	r2, [r0, #0]
 8004200:	6813      	ldr	r3, [r2, #0]
 8004202:	f023 0301 	bic.w	r3, r3, #1
 8004206:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004208:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800420a:	6813      	ldr	r3, [r2, #0]
 800420c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004210:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004212:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004214:	f003 021c 	and.w	r2, r3, #28
 8004218:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800421a:	2301      	movs	r3, #1
 800421c:	4093      	lsls	r3, r2
 800421e:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004220:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004222:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004224:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8004226:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004228:	b133      	cbz	r3, 8004238 <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004230:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004232:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004234:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8004236:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004238:	2301      	movs	r3, #1
 800423a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800423e:	2300      	movs	r3, #0
 8004240:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8004244:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004246:	b113      	cbz	r3, 800424e <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 8004248:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800424a:	2000      	movs	r0, #0
 800424c:	e7d1      	b.n	80041f2 <HAL_DMA_Abort_IT+0x12>
 800424e:	2000      	movs	r0, #0
 8004250:	e7cf      	b.n	80041f2 <HAL_DMA_Abort_IT+0x12>
	...

08004254 <HAL_DMA_IRQHandler>:
{
 8004254:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004256:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004258:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800425a:	6804      	ldr	r4, [r0, #0]
 800425c:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800425e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004260:	f003 031c 	and.w	r3, r3, #28
 8004264:	2204      	movs	r2, #4
 8004266:	409a      	lsls	r2, r3
 8004268:	420a      	tst	r2, r1
 800426a:	d015      	beq.n	8004298 <HAL_DMA_IRQHandler+0x44>
 800426c:	f015 0f04 	tst.w	r5, #4
 8004270:	d012      	beq.n	8004298 <HAL_DMA_IRQHandler+0x44>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004272:	6823      	ldr	r3, [r4, #0]
 8004274:	f013 0f20 	tst.w	r3, #32
 8004278:	d103      	bne.n	8004282 <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	f023 0304 	bic.w	r3, r3, #4
 8004280:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004282:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004284:	f003 021c 	and.w	r2, r3, #28
 8004288:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800428a:	2304      	movs	r3, #4
 800428c:	4093      	lsls	r3, r2
 800428e:	604b      	str	r3, [r1, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8004290:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004292:	b103      	cbz	r3, 8004296 <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 8004294:	4798      	blx	r3
}
 8004296:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004298:	2202      	movs	r2, #2
 800429a:	409a      	lsls	r2, r3
 800429c:	420a      	tst	r2, r1
 800429e:	d028      	beq.n	80042f2 <HAL_DMA_IRQHandler+0x9e>
 80042a0:	f015 0f02 	tst.w	r5, #2
 80042a4:	d025      	beq.n	80042f2 <HAL_DMA_IRQHandler+0x9e>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042a6:	6823      	ldr	r3, [r4, #0]
 80042a8:	f013 0f20 	tst.w	r3, #32
 80042ac:	d106      	bne.n	80042bc <HAL_DMA_IRQHandler+0x68>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80042ae:	6823      	ldr	r3, [r4, #0]
 80042b0:	f023 030a 	bic.w	r3, r3, #10
 80042b4:	6023      	str	r3, [r4, #0]
        hdma->State = HAL_DMA_STATE_READY;
 80042b6:	2301      	movs	r3, #1
 80042b8:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80042bc:	6802      	ldr	r2, [r0, #0]
 80042be:	4b1c      	ldr	r3, [pc, #112]	; (8004330 <HAL_DMA_IRQHandler+0xdc>)
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d90e      	bls.n	80042e2 <HAL_DMA_IRQHandler+0x8e>
 80042c4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80042c6:	f003 021c 	and.w	r2, r3, #28
 80042ca:	2302      	movs	r3, #2
 80042cc:	4093      	lsls	r3, r2
 80042ce:	4a19      	ldr	r2, [pc, #100]	; (8004334 <HAL_DMA_IRQHandler+0xe0>)
 80042d0:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hdma);
 80042d2:	2300      	movs	r3, #0
 80042d4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
      if (hdma->XferCpltCallback != NULL)
 80042d8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d0db      	beq.n	8004296 <HAL_DMA_IRQHandler+0x42>
        hdma->XferCpltCallback(hdma);
 80042de:	4798      	blx	r3
 80042e0:	e7d9      	b.n	8004296 <HAL_DMA_IRQHandler+0x42>
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80042e2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80042e4:	f003 021c 	and.w	r2, r3, #28
 80042e8:	2302      	movs	r3, #2
 80042ea:	4093      	lsls	r3, r2
 80042ec:	4a12      	ldr	r2, [pc, #72]	; (8004338 <HAL_DMA_IRQHandler+0xe4>)
 80042ee:	6053      	str	r3, [r2, #4]
 80042f0:	e7ef      	b.n	80042d2 <HAL_DMA_IRQHandler+0x7e>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80042f2:	2208      	movs	r2, #8
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	420b      	tst	r3, r1
 80042fa:	d0cc      	beq.n	8004296 <HAL_DMA_IRQHandler+0x42>
 80042fc:	f015 0f08 	tst.w	r5, #8
 8004300:	d0c9      	beq.n	8004296 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004302:	6823      	ldr	r3, [r4, #0]
 8004304:	f023 030e 	bic.w	r3, r3, #14
 8004308:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800430a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800430c:	f003 031c 	and.w	r3, r3, #28
 8004310:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004312:	2201      	movs	r2, #1
 8004314:	fa02 f303 	lsl.w	r3, r2, r3
 8004318:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800431a:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800431c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004320:	2300      	movs	r3, #0
 8004322:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8004326:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004328:	2b00      	cmp	r3, #0
 800432a:	d0b4      	beq.n	8004296 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 800432c:	4798      	blx	r3
  return;
 800432e:	e7b2      	b.n	8004296 <HAL_DMA_IRQHandler+0x42>
 8004330:	40020080 	.word	0x40020080
 8004334:	40020400 	.word	0x40020400
 8004338:	40020000 	.word	0x40020000

0800433c <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 800433c:	b178      	cbz	r0, 800435e <HAL_DMA_ConfigChannelAttributes+0x22>
  ccr = READ_REG(hdma->Instance->CCR);
 800433e:	6803      	ldr	r3, [r0, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8004342:	f011 0f10 	tst.w	r1, #16
 8004346:	d004      	beq.n	8004352 <HAL_DMA_ConfigChannelAttributes+0x16>
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8004348:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800434c:	d004      	beq.n	8004358 <HAL_DMA_ConfigChannelAttributes+0x1c>
      SET_BIT(ccr, DMA_CCR_PRIV);
 800434e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  WRITE_REG(hdma->Instance->CCR, ccr);
 8004352:	601a      	str	r2, [r3, #0]
  return status;
 8004354:	2000      	movs	r0, #0
 8004356:	4770      	bx	lr
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8004358:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800435c:	e7f9      	b.n	8004352 <HAL_DMA_ConfigChannelAttributes+0x16>
    return status;
 800435e:	2001      	movs	r0, #1
}
 8004360:	4770      	bx	lr
	...

08004364 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004364:	b410      	push	{r4}
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004366:	4c05      	ldr	r4, [pc, #20]	; (800437c <FLASH_Program_DoubleWord+0x18>)
 8004368:	6961      	ldr	r1, [r4, #20]
 800436a:	f041 0101 	orr.w	r1, r1, #1
 800436e:	6161      	str	r1, [r4, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004370:	6002      	str	r2, [r0, #0]
 8004372:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004376:	6043      	str	r3, [r0, #4]
}
 8004378:	bc10      	pop	{r4}
 800437a:	4770      	bx	lr
 800437c:	58004000 	.word	0x58004000

08004380 <FLASH_Program_Fast>:

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004380:	4a0c      	ldr	r2, [pc, #48]	; (80043b4 <FLASH_Program_Fast+0x34>)
 8004382:	6953      	ldr	r3, [r2, #20]
 8004384:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004388:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800438a:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800438e:	b672      	cpsid	i
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004390:	2340      	movs	r3, #64	; 0x40
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8004392:	f851 2b04 	ldr.w	r2, [r1], #4
 8004396:	f840 2b04 	str.w	r2, [r0], #4
    dest_addr++;
    src_addr++;
    row_index--;
 800439a:	3b01      	subs	r3, #1
  }
  while (row_index != 0U);
 800439c:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 80043a0:	d1f7      	bne.n	8004392 <FLASH_Program_Fast+0x12>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 80043a2:	4b04      	ldr	r3, [pc, #16]	; (80043b4 <FLASH_Program_Fast+0x34>)
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80043aa:	d1fa      	bne.n	80043a2 <FLASH_Program_Fast+0x22>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043ac:	f38c 8810 	msr	PRIMASK, ip
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	58004000 	.word	0x58004000

080043b8 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80043b8:	4b09      	ldr	r3, [pc, #36]	; (80043e0 <HAL_FLASH_Unlock+0x28>)
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	db01      	blt.n	80043c4 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 80043c0:	2000      	movs	r0, #0
 80043c2:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80043c4:	4b06      	ldr	r3, [pc, #24]	; (80043e0 <HAL_FLASH_Unlock+0x28>)
 80043c6:	4a07      	ldr	r2, [pc, #28]	; (80043e4 <HAL_FLASH_Unlock+0x2c>)
 80043c8:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80043ca:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80043ce:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	db01      	blt.n	80043da <HAL_FLASH_Unlock+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 80043d6:	2000      	movs	r0, #0
 80043d8:	4770      	bx	lr
      status = HAL_ERROR;
 80043da:	2001      	movs	r0, #1
}
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	58004000 	.word	0x58004000
 80043e4:	45670123 	.word	0x45670123

080043e8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80043e8:	4b05      	ldr	r3, [pc, #20]	; (8004400 <HAL_FLASH_Lock+0x18>)
 80043ea:	695a      	ldr	r2, [r3, #20]
 80043ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80043f0:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	db01      	blt.n	80043fc <HAL_FLASH_Lock+0x14>
    status = HAL_ERROR;
 80043f8:	2001      	movs	r0, #1
}
 80043fa:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 80043fc:	2000      	movs	r0, #0
 80043fe:	4770      	bx	lr
 8004400:	58004000 	.word	0x58004000

08004404 <FLASH_WaitForLastOperation>:
{
 8004404:	b538      	push	{r3, r4, r5, lr}
 8004406:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8004408:	f7fd fdd0 	bl	8001fac <HAL_GetTick>
 800440c:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800440e:	4b16      	ldr	r3, [pc, #88]	; (8004468 <FLASH_WaitForLastOperation+0x64>)
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004416:	d006      	beq.n	8004426 <FLASH_WaitForLastOperation+0x22>
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004418:	f7fd fdc8 	bl	8001fac <HAL_GetTick>
 800441c:	1b00      	subs	r0, r0, r4
 800441e:	42a8      	cmp	r0, r5
 8004420:	d3f5      	bcc.n	800440e <FLASH_WaitForLastOperation+0xa>
      return HAL_TIMEOUT;
 8004422:	2003      	movs	r0, #3
}
 8004424:	bd38      	pop	{r3, r4, r5, pc}
  error = FLASH->SR;
 8004426:	4b10      	ldr	r3, [pc, #64]	; (8004468 <FLASH_WaitForLastOperation+0x64>)
 8004428:	691b      	ldr	r3, [r3, #16]
  if ((error & FLASH_FLAG_EOP) != 0U)
 800442a:	f013 0f01 	tst.w	r3, #1
 800442e:	d002      	beq.n	8004436 <FLASH_WaitForLastOperation+0x32>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004430:	4a0d      	ldr	r2, [pc, #52]	; (8004468 <FLASH_WaitForLastOperation+0x64>)
 8004432:	2101      	movs	r1, #1
 8004434:	6111      	str	r1, [r2, #16]
  error &= FLASH_FLAG_SR_ERRORS;
 8004436:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  __HAL_FLASH_CLEAR_FLAG(error);
 800443a:	4013      	ands	r3, r2
 800443c:	d001      	beq.n	8004442 <FLASH_WaitForLastOperation+0x3e>
 800443e:	4a0a      	ldr	r2, [pc, #40]	; (8004468 <FLASH_WaitForLastOperation+0x64>)
 8004440:	6113      	str	r3, [r2, #16]
  if (error != 0U)
 8004442:	b95b      	cbnz	r3, 800445c <FLASH_WaitForLastOperation+0x58>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8004444:	4b08      	ldr	r3, [pc, #32]	; (8004468 <FLASH_WaitForLastOperation+0x64>)
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800444c:	d00a      	beq.n	8004464 <FLASH_WaitForLastOperation+0x60>
    if ((HAL_GetTick() - tickstart) >= Timeout)
 800444e:	f7fd fdad 	bl	8001fac <HAL_GetTick>
 8004452:	1b00      	subs	r0, r0, r4
 8004454:	42a8      	cmp	r0, r5
 8004456:	d3f5      	bcc.n	8004444 <FLASH_WaitForLastOperation+0x40>
      return HAL_TIMEOUT;
 8004458:	2003      	movs	r0, #3
 800445a:	e7e3      	b.n	8004424 <FLASH_WaitForLastOperation+0x20>
    pFlash.ErrorCode = error;
 800445c:	4a03      	ldr	r2, [pc, #12]	; (800446c <FLASH_WaitForLastOperation+0x68>)
 800445e:	6053      	str	r3, [r2, #4]
    return HAL_ERROR;
 8004460:	2001      	movs	r0, #1
 8004462:	e7df      	b.n	8004424 <FLASH_WaitForLastOperation+0x20>
  return HAL_OK;
 8004464:	2000      	movs	r0, #0
 8004466:	e7dd      	b.n	8004424 <FLASH_WaitForLastOperation+0x20>
 8004468:	58004000 	.word	0x58004000
 800446c:	20000628 	.word	0x20000628

08004470 <HAL_FLASH_Program>:
{
 8004470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004472:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 8004474:	4b15      	ldr	r3, [pc, #84]	; (80044cc <HAL_FLASH_Program+0x5c>)
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d025      	beq.n	80044c8 <HAL_FLASH_Program+0x58>
 800447c:	4604      	mov	r4, r0
 800447e:	460d      	mov	r5, r1
 8004480:	4616      	mov	r6, r2
 8004482:	4b12      	ldr	r3, [pc, #72]	; (80044cc <HAL_FLASH_Program+0x5c>)
 8004484:	2201      	movs	r2, #1
 8004486:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004488:	2200      	movs	r2, #0
 800448a:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800448c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004490:	f7ff ffb8 	bl	8004404 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8004494:	b970      	cbnz	r0, 80044b4 <HAL_FLASH_Program+0x44>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004496:	2c01      	cmp	r4, #1
 8004498:	d010      	beq.n	80044bc <HAL_FLASH_Program+0x4c>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800449a:	4631      	mov	r1, r6
 800449c:	4628      	mov	r0, r5
 800449e:	f7ff ff6f 	bl	8004380 <FLASH_Program_Fast>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80044a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044a6:	f7ff ffad 	bl	8004404 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80044aa:	4a09      	ldr	r2, [pc, #36]	; (80044d0 <HAL_FLASH_Program+0x60>)
 80044ac:	6953      	ldr	r3, [r2, #20]
 80044ae:	ea23 0404 	bic.w	r4, r3, r4
 80044b2:	6154      	str	r4, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 80044b4:	4b05      	ldr	r3, [pc, #20]	; (80044cc <HAL_FLASH_Program+0x5c>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	701a      	strb	r2, [r3, #0]
}
 80044ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      FLASH_Program_DoubleWord(Address, Data);
 80044bc:	4632      	mov	r2, r6
 80044be:	463b      	mov	r3, r7
 80044c0:	4628      	mov	r0, r5
 80044c2:	f7ff ff4f 	bl	8004364 <FLASH_Program_DoubleWord>
 80044c6:	e7ec      	b.n	80044a2 <HAL_FLASH_Program+0x32>
  __HAL_LOCK(&pFlash);
 80044c8:	2002      	movs	r0, #2
 80044ca:	e7f6      	b.n	80044ba <HAL_FLASH_Program+0x4a>
 80044cc:	20000628 	.word	0x20000628
 80044d0:	58004000 	.word	0x58004000

080044d4 <FLASH_MassErase>:
{
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 80044d4:	4a03      	ldr	r2, [pc, #12]	; (80044e4 <FLASH_MassErase+0x10>)
 80044d6:	6953      	ldr	r3, [r2, #20]
 80044d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044dc:	f043 0304 	orr.w	r3, r3, #4
 80044e0:	6153      	str	r3, [r2, #20]
#endif
}
 80044e2:	4770      	bx	lr
 80044e4:	58004000 	.word	0x58004000

080044e8 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 80044e8:	4b18      	ldr	r3, [pc, #96]	; (800454c <FLASH_FlushCaches+0x64>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d006      	beq.n	8004502 <FLASH_FlushCaches+0x1a>
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 80044f4:	4b15      	ldr	r3, [pc, #84]	; (800454c <FLASH_FlushCaches+0x64>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d012      	beq.n	8004526 <FLASH_FlushCaches+0x3e>
    __HAL_FLASH_DATA_CACHE_RESET();
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
  }
#endif
}
 8004500:	4770      	bx	lr
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004502:	4b12      	ldr	r3, [pc, #72]	; (800454c <FLASH_FlushCaches+0x64>)
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800450a:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800451a:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	e7e6      	b.n	80044f4 <FLASH_FlushCaches+0xc>
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004526:	4b09      	ldr	r3, [pc, #36]	; (800454c <FLASH_FlushCaches+0x64>)
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800452e:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_RESET();
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004536:	601a      	str	r2, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800453e:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004546:	601a      	str	r2, [r3, #0]
}
 8004548:	e7da      	b.n	8004500 <FLASH_FlushCaches+0x18>
 800454a:	bf00      	nop
 800454c:	58004000 	.word	0x58004000

08004550 <FLASH_AcknowledgePageErase>:
static void FLASH_AcknowledgePageErase(void)
{
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004550:	4a03      	ldr	r2, [pc, #12]	; (8004560 <FLASH_AcknowledgePageErase+0x10>)
 8004552:	6953      	ldr	r3, [r2, #20]
 8004554:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8004558:	f023 0302 	bic.w	r3, r3, #2
 800455c:	6153      	str	r3, [r2, #20]
#endif
}
 800455e:	4770      	bx	lr
 8004560:	58004000 	.word	0x58004000

08004564 <FLASH_PageErase>:
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004564:	4a05      	ldr	r2, [pc, #20]	; (800457c <FLASH_PageErase+0x18>)
 8004566:	6953      	ldr	r3, [r2, #20]
 8004568:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 800456c:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
 8004570:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8004574:	f040 0002 	orr.w	r0, r0, #2
 8004578:	6150      	str	r0, [r2, #20]
}
 800457a:	4770      	bx	lr
 800457c:	58004000 	.word	0x58004000

08004580 <HAL_FLASHEx_Erase>:
{
 8004580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8004582:	4b1e      	ldr	r3, [pc, #120]	; (80045fc <HAL_FLASHEx_Erase+0x7c>)
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d035      	beq.n	80045f6 <HAL_FLASHEx_Erase+0x76>
 800458a:	4605      	mov	r5, r0
 800458c:	460f      	mov	r7, r1
 800458e:	4b1b      	ldr	r3, [pc, #108]	; (80045fc <HAL_FLASHEx_Erase+0x7c>)
 8004590:	2201      	movs	r2, #1
 8004592:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004594:	2200      	movs	r2, #0
 8004596:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004598:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800459c:	f7ff ff32 	bl	8004404 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80045a0:	4606      	mov	r6, r0
 80045a2:	bb18      	cbnz	r0, 80045ec <HAL_FLASHEx_Erase+0x6c>
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80045a4:	682b      	ldr	r3, [r5, #0]
 80045a6:	2b04      	cmp	r3, #4
 80045a8:	d013      	beq.n	80045d2 <HAL_FLASHEx_Erase+0x52>
      *PageError = 0xFFFFFFFFU;
 80045aa:	f04f 33ff 	mov.w	r3, #4294967295
 80045ae:	603b      	str	r3, [r7, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80045b0:	686c      	ldr	r4, [r5, #4]
 80045b2:	686b      	ldr	r3, [r5, #4]
 80045b4:	68aa      	ldr	r2, [r5, #8]
 80045b6:	4413      	add	r3, r2
 80045b8:	42a3      	cmp	r3, r4
 80045ba:	d913      	bls.n	80045e4 <HAL_FLASHEx_Erase+0x64>
        FLASH_PageErase(index);
 80045bc:	4620      	mov	r0, r4
 80045be:	f7ff ffd1 	bl	8004564 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80045c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80045c6:	f7ff ff1d 	bl	8004404 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 80045ca:	4606      	mov	r6, r0
 80045cc:	b948      	cbnz	r0, 80045e2 <HAL_FLASHEx_Erase+0x62>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80045ce:	3401      	adds	r4, #1
 80045d0:	e7ef      	b.n	80045b2 <HAL_FLASHEx_Erase+0x32>
      FLASH_MassErase();
 80045d2:	f7ff ff7f 	bl	80044d4 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80045d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80045da:	f7ff ff13 	bl	8004404 <FLASH_WaitForLastOperation>
 80045de:	4606      	mov	r6, r0
 80045e0:	e002      	b.n	80045e8 <HAL_FLASHEx_Erase+0x68>
          *PageError = index;
 80045e2:	603c      	str	r4, [r7, #0]
      FLASH_AcknowledgePageErase();
 80045e4:	f7ff ffb4 	bl	8004550 <FLASH_AcknowledgePageErase>
    FLASH_FlushCaches();
 80045e8:	f7ff ff7e 	bl	80044e8 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80045ec:	4b03      	ldr	r3, [pc, #12]	; (80045fc <HAL_FLASHEx_Erase+0x7c>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	701a      	strb	r2, [r3, #0]
}
 80045f2:	4630      	mov	r0, r6
 80045f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 80045f6:	2602      	movs	r6, #2
 80045f8:	e7fb      	b.n	80045f2 <HAL_FLASHEx_Erase+0x72>
 80045fa:	bf00      	nop
 80045fc:	20000628 	.word	0x20000628

08004600 <HAL_FLASHEx_Erase_IT>:
{
 8004600:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(&pFlash);
 8004602:	4b17      	ldr	r3, [pc, #92]	; (8004660 <HAL_FLASHEx_Erase_IT+0x60>)
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d028      	beq.n	800465c <HAL_FLASHEx_Erase_IT+0x5c>
 800460a:	4604      	mov	r4, r0
 800460c:	4b14      	ldr	r3, [pc, #80]	; (8004660 <HAL_FLASHEx_Erase_IT+0x60>)
 800460e:	2201      	movs	r2, #1
 8004610:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004612:	2200      	movs	r2, #0
 8004614:	605a      	str	r2, [r3, #4]
  pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8004616:	6802      	ldr	r2, [r0, #0]
 8004618:	609a      	str	r2, [r3, #8]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800461a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800461e:	f7ff fef1 	bl	8004404 <FLASH_WaitForLastOperation>
  if (status != HAL_OK)
 8004622:	4605      	mov	r5, r0
 8004624:	b120      	cbz	r0, 8004630 <HAL_FLASHEx_Erase_IT+0x30>
    __HAL_UNLOCK(&pFlash);
 8004626:	4b0e      	ldr	r3, [pc, #56]	; (8004660 <HAL_FLASHEx_Erase_IT+0x60>)
 8004628:	2200      	movs	r2, #0
 800462a:	701a      	strb	r2, [r3, #0]
}
 800462c:	4628      	mov	r0, r5
 800462e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8004630:	4a0c      	ldr	r2, [pc, #48]	; (8004664 <HAL_FLASHEx_Erase_IT+0x64>)
 8004632:	6953      	ldr	r3, [r2, #20]
 8004634:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8004638:	6153      	str	r3, [r2, #20]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800463a:	6823      	ldr	r3, [r4, #0]
 800463c:	2b04      	cmp	r3, #4
 800463e:	d007      	beq.n	8004650 <HAL_FLASHEx_Erase_IT+0x50>
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 8004640:	68a2      	ldr	r2, [r4, #8]
 8004642:	4b07      	ldr	r3, [pc, #28]	; (8004660 <HAL_FLASHEx_Erase_IT+0x60>)
 8004644:	615a      	str	r2, [r3, #20]
      pFlash.Page = pEraseInit->Page;
 8004646:	6860      	ldr	r0, [r4, #4]
 8004648:	6118      	str	r0, [r3, #16]
      FLASH_PageErase(pEraseInit->Page);
 800464a:	f7ff ff8b 	bl	8004564 <FLASH_PageErase>
 800464e:	e7ed      	b.n	800462c <HAL_FLASHEx_Erase_IT+0x2c>
      pFlash.Page = 0;
 8004650:	4b03      	ldr	r3, [pc, #12]	; (8004660 <HAL_FLASHEx_Erase_IT+0x60>)
 8004652:	2200      	movs	r2, #0
 8004654:	611a      	str	r2, [r3, #16]
      FLASH_MassErase();
 8004656:	f7ff ff3d 	bl	80044d4 <FLASH_MassErase>
 800465a:	e7e7      	b.n	800462c <HAL_FLASHEx_Erase_IT+0x2c>
  __HAL_LOCK(&pFlash);
 800465c:	2502      	movs	r5, #2
 800465e:	e7e5      	b.n	800462c <HAL_FLASHEx_Erase_IT+0x2c>
 8004660:	20000628 	.word	0x20000628
 8004664:	58004000 	.word	0x58004000

08004668 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004668:	b570      	push	{r4, r5, r6, lr}
  uint32_t position = 0x00u;
 800466a:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800466c:	e069      	b.n	8004742 <HAL_GPIO_Init+0xda>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800466e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004670:	005e      	lsls	r6, r3, #1
 8004672:	2403      	movs	r4, #3
 8004674:	40b4      	lsls	r4, r6
 8004676:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800467a:	68cc      	ldr	r4, [r1, #12]
 800467c:	40b4      	lsls	r4, r6
 800467e:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8004680:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004682:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004684:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004688:	684c      	ldr	r4, [r1, #4]
 800468a:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800468e:	409c      	lsls	r4, r3
 8004690:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8004694:	6044      	str	r4, [r0, #4]
 8004696:	e065      	b.n	8004764 <HAL_GPIO_Init+0xfc>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004698:	08dd      	lsrs	r5, r3, #3
 800469a:	3508      	adds	r5, #8
 800469c:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80046a0:	f003 0407 	and.w	r4, r3, #7
 80046a4:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80046a8:	240f      	movs	r4, #15
 80046aa:	fa04 f40c 	lsl.w	r4, r4, ip
 80046ae:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80046b2:	690c      	ldr	r4, [r1, #16]
 80046b4:	fa04 f40c 	lsl.w	r4, r4, ip
 80046b8:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 80046bc:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80046c0:	e067      	b.n	8004792 <HAL_GPIO_Init+0x12a>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80046c2:	2402      	movs	r4, #2
 80046c4:	e000      	b.n	80046c8 <HAL_GPIO_Init+0x60>
 80046c6:	2400      	movs	r4, #0
 80046c8:	fa04 f40e 	lsl.w	r4, r4, lr
 80046cc:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 80046ce:	f10c 0c02 	add.w	ip, ip, #2
 80046d2:	4d4b      	ldr	r5, [pc, #300]	; (8004800 <HAL_GPIO_Init+0x198>)
 80046d4:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046d8:	4c4a      	ldr	r4, [pc, #296]	; (8004804 <HAL_GPIO_Init+0x19c>)
 80046da:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80046dc:	43d4      	mvns	r4, r2
 80046de:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80046e2:	f8d1 c004 	ldr.w	ip, [r1, #4]
 80046e6:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
 80046ea:	d001      	beq.n	80046f0 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 80046ec:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80046f0:	4d44      	ldr	r5, [pc, #272]	; (8004804 <HAL_GPIO_Init+0x19c>)
 80046f2:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80046f4:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80046f6:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046fa:	f8d1 c004 	ldr.w	ip, [r1, #4]
 80046fe:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
 8004702:	d001      	beq.n	8004708 <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 8004704:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8004708:	4d3e      	ldr	r5, [pc, #248]	; (8004804 <HAL_GPIO_Init+0x19c>)
 800470a:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 800470c:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004710:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004714:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8004718:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
 800471c:	d001      	beq.n	8004722 <HAL_GPIO_Init+0xba>
        {
          temp |= iocurrent;
 800471e:	ea42 0605 	orr.w	r6, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004722:	4d38      	ldr	r5, [pc, #224]	; (8004804 <HAL_GPIO_Init+0x19c>)
 8004724:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004728:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800472c:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800472e:	684e      	ldr	r6, [r1, #4]
 8004730:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8004734:	d001      	beq.n	800473a <HAL_GPIO_Init+0xd2>
        {
          temp |= iocurrent;
 8004736:	ea42 0405 	orr.w	r4, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800473a:	4a32      	ldr	r2, [pc, #200]	; (8004804 <HAL_GPIO_Init+0x19c>)
 800473c:	f8c2 4084 	str.w	r4, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8004740:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004742:	680a      	ldr	r2, [r1, #0]
 8004744:	fa32 f403 	lsrs.w	r4, r2, r3
 8004748:	d058      	beq.n	80047fc <HAL_GPIO_Init+0x194>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800474a:	f04f 0c01 	mov.w	ip, #1
 800474e:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8004752:	ea1c 0202 	ands.w	r2, ip, r2
 8004756:	d0f3      	beq.n	8004740 <HAL_GPIO_Init+0xd8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004758:	684c      	ldr	r4, [r1, #4]
 800475a:	f004 0403 	and.w	r4, r4, #3
 800475e:	3c01      	subs	r4, #1
 8004760:	2c01      	cmp	r4, #1
 8004762:	d984      	bls.n	800466e <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004764:	684c      	ldr	r4, [r1, #4]
 8004766:	f004 0403 	and.w	r4, r4, #3
 800476a:	2c03      	cmp	r4, #3
 800476c:	d00c      	beq.n	8004788 <HAL_GPIO_Init+0x120>
        temp = GPIOx->PUPDR;
 800476e:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004770:	005d      	lsls	r5, r3, #1
 8004772:	f04f 0c03 	mov.w	ip, #3
 8004776:	fa0c fc05 	lsl.w	ip, ip, r5
 800477a:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800477e:	688c      	ldr	r4, [r1, #8]
 8004780:	40ac      	lsls	r4, r5
 8004782:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8004786:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004788:	684c      	ldr	r4, [r1, #4]
 800478a:	f004 0403 	and.w	r4, r4, #3
 800478e:	2c02      	cmp	r4, #2
 8004790:	d082      	beq.n	8004698 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8004792:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004794:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8004798:	f04f 0c03 	mov.w	ip, #3
 800479c:	fa0c fc0e 	lsl.w	ip, ip, lr
 80047a0:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047a4:	684c      	ldr	r4, [r1, #4]
 80047a6:	f004 0403 	and.w	r4, r4, #3
 80047aa:	fa04 f40e 	lsl.w	r4, r4, lr
 80047ae:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80047b2:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047b4:	684c      	ldr	r4, [r1, #4]
 80047b6:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 80047ba:	d0c1      	beq.n	8004740 <HAL_GPIO_Init+0xd8>
        temp = SYSCFG->EXTICR[position >> 2u];
 80047bc:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80047c0:	f10c 0502 	add.w	r5, ip, #2
 80047c4:	4c0e      	ldr	r4, [pc, #56]	; (8004800 <HAL_GPIO_Init+0x198>)
 80047c6:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80047ca:	f003 0403 	and.w	r4, r3, #3
 80047ce:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80047d2:	2407      	movs	r4, #7
 80047d4:	fa04 f40e 	lsl.w	r4, r4, lr
 80047d8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80047dc:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80047e0:	f43f af71 	beq.w	80046c6 <HAL_GPIO_Init+0x5e>
 80047e4:	4c08      	ldr	r4, [pc, #32]	; (8004808 <HAL_GPIO_Init+0x1a0>)
 80047e6:	42a0      	cmp	r0, r4
 80047e8:	d006      	beq.n	80047f8 <HAL_GPIO_Init+0x190>
 80047ea:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80047ee:	42a0      	cmp	r0, r4
 80047f0:	f43f af67 	beq.w	80046c2 <HAL_GPIO_Init+0x5a>
 80047f4:	2407      	movs	r4, #7
 80047f6:	e767      	b.n	80046c8 <HAL_GPIO_Init+0x60>
 80047f8:	2401      	movs	r4, #1
 80047fa:	e765      	b.n	80046c8 <HAL_GPIO_Init+0x60>
  }
}
 80047fc:	bd70      	pop	{r4, r5, r6, pc}
 80047fe:	bf00      	nop
 8004800:	40010000 	.word	0x40010000
 8004804:	58000800 	.word	0x58000800
 8004808:	48000400 	.word	0x48000400

0800480c <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 800480c:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800480e:	fa31 f203 	lsrs.w	r2, r1, r3
 8004812:	d071      	beq.n	80048f8 <HAL_GPIO_DeInit+0xec>
{
 8004814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004816:	e02e      	b.n	8004876 <HAL_GPIO_DeInit+0x6a>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x07uL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004818:	2502      	movs	r5, #2
 800481a:	e000      	b.n	800481e <HAL_GPIO_DeInit+0x12>
 800481c:	2500      	movs	r5, #0
 800481e:	fa05 fc0c 	lsl.w	ip, r5, ip
 8004822:	45a4      	cmp	ip, r4
 8004824:	d049      	beq.n	80048ba <HAL_GPIO_DeInit+0xae>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004826:	6804      	ldr	r4, [r0, #0]
 8004828:	005d      	lsls	r5, r3, #1
 800482a:	f04f 0c03 	mov.w	ip, #3
 800482e:	fa0c fc05 	lsl.w	ip, ip, r5
 8004832:	ea44 040c 	orr.w	r4, r4, ip
 8004836:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004838:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 800483c:	f10e 0e08 	add.w	lr, lr, #8
 8004840:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 8004844:	f003 0507 	and.w	r5, r3, #7
 8004848:	00ae      	lsls	r6, r5, #2
 800484a:	250f      	movs	r5, #15
 800484c:	40b5      	lsls	r5, r6
 800484e:	ea24 0405 	bic.w	r4, r4, r5
 8004852:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004856:	6884      	ldr	r4, [r0, #8]
 8004858:	ea24 040c 	bic.w	r4, r4, ip
 800485c:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800485e:	6844      	ldr	r4, [r0, #4]
 8004860:	ea24 0202 	bic.w	r2, r4, r2
 8004864:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004866:	68c2      	ldr	r2, [r0, #12]
 8004868:	ea22 020c 	bic.w	r2, r2, ip
 800486c:	60c2      	str	r2, [r0, #12]
    }

    position++;
 800486e:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 8004870:	fa31 f203 	lsrs.w	r2, r1, r3
 8004874:	d03f      	beq.n	80048f6 <HAL_GPIO_DeInit+0xea>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004876:	2201      	movs	r2, #1
 8004878:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 800487a:	ea12 0701 	ands.w	r7, r2, r1
 800487e:	d0f6      	beq.n	800486e <HAL_GPIO_DeInit+0x62>
      tmp = SYSCFG->EXTICR[position >> 2u];
 8004880:	089e      	lsrs	r6, r3, #2
 8004882:	1cb5      	adds	r5, r6, #2
 8004884:	4c1d      	ldr	r4, [pc, #116]	; (80048fc <HAL_GPIO_DeInit+0xf0>)
 8004886:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 800488a:	f003 0c03 	and.w	ip, r3, #3
 800488e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8004892:	f04f 0e07 	mov.w	lr, #7
 8004896:	fa0e fe0c 	lsl.w	lr, lr, ip
 800489a:	ea0e 0404 	and.w	r4, lr, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800489e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80048a2:	d0bb      	beq.n	800481c <HAL_GPIO_DeInit+0x10>
 80048a4:	4d16      	ldr	r5, [pc, #88]	; (8004900 <HAL_GPIO_DeInit+0xf4>)
 80048a6:	42a8      	cmp	r0, r5
 80048a8:	d005      	beq.n	80048b6 <HAL_GPIO_DeInit+0xaa>
 80048aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80048ae:	42a8      	cmp	r0, r5
 80048b0:	d0b2      	beq.n	8004818 <HAL_GPIO_DeInit+0xc>
 80048b2:	2507      	movs	r5, #7
 80048b4:	e7b3      	b.n	800481e <HAL_GPIO_DeInit+0x12>
 80048b6:	2501      	movs	r5, #1
 80048b8:	e7b1      	b.n	800481e <HAL_GPIO_DeInit+0x12>
        EXTI->IMR1 &= ~(iocurrent);
 80048ba:	4c12      	ldr	r4, [pc, #72]	; (8004904 <HAL_GPIO_DeInit+0xf8>)
 80048bc:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 80048c0:	ea25 0507 	bic.w	r5, r5, r7
 80048c4:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80048c8:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 80048cc:	ea25 0507 	bic.w	r5, r5, r7
 80048d0:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 80048d4:	6825      	ldr	r5, [r4, #0]
 80048d6:	ea25 0507 	bic.w	r5, r5, r7
 80048da:	6025      	str	r5, [r4, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80048dc:	6865      	ldr	r5, [r4, #4]
 80048de:	ea25 0707 	bic.w	r7, r5, r7
 80048e2:	6067      	str	r7, [r4, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80048e4:	4d05      	ldr	r5, [pc, #20]	; (80048fc <HAL_GPIO_DeInit+0xf0>)
 80048e6:	3602      	adds	r6, #2
 80048e8:	f855 4026 	ldr.w	r4, [r5, r6, lsl #2]
 80048ec:	ea24 040e 	bic.w	r4, r4, lr
 80048f0:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
 80048f4:	e797      	b.n	8004826 <HAL_GPIO_DeInit+0x1a>
  }
}
 80048f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	40010000 	.word	0x40010000
 8004900:	48000400 	.word	0x48000400
 8004904:	58000800 	.word	0x58000800

08004908 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004908:	b10a      	cbz	r2, 800490e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800490a:	6181      	str	r1, [r0, #24]
 800490c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800490e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8004910:	4770      	bx	lr

08004912 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004912:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004914:	ea01 0203 	and.w	r2, r1, r3
 8004918:	ea21 0103 	bic.w	r1, r1, r3
 800491c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004920:	6181      	str	r1, [r0, #24]
}
 8004922:	4770      	bx	lr

08004924 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004924:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004926:	4b05      	ldr	r3, [pc, #20]	; (800493c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	4203      	tst	r3, r0
 800492c:	d100      	bne.n	8004930 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 800492e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004930:	4b02      	ldr	r3, [pc, #8]	; (800493c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004932:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004934:	f7fe fb3a 	bl	8002fac <HAL_GPIO_EXTI_Callback>
}
 8004938:	e7f9      	b.n	800492e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800493a:	bf00      	nop
 800493c:	58000800 	.word	0x58000800

08004940 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004940:	6803      	ldr	r3, [r0, #0]
 8004942:	699a      	ldr	r2, [r3, #24]
 8004944:	f012 0f02 	tst.w	r2, #2
 8004948:	d001      	beq.n	800494e <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 800494a:	2200      	movs	r2, #0
 800494c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800494e:	6803      	ldr	r3, [r0, #0]
 8004950:	699a      	ldr	r2, [r3, #24]
 8004952:	f012 0f01 	tst.w	r2, #1
 8004956:	d103      	bne.n	8004960 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004958:	699a      	ldr	r2, [r3, #24]
 800495a:	f042 0201 	orr.w	r2, r2, #1
 800495e:	619a      	str	r2, [r3, #24]
  }
}
 8004960:	4770      	bx	lr

08004962 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004962:	b410      	push	{r4}
 8004964:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004966:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800496a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800496e:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004970:	4321      	orrs	r1, r4
 8004972:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004976:	6802      	ldr	r2, [r0, #0]
 8004978:	6853      	ldr	r3, [r2, #4]
 800497a:	0d64      	lsrs	r4, r4, #21
 800497c:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8004980:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8004984:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8004988:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 800498c:	f044 0403 	orr.w	r4, r4, #3
 8004990:	ea23 0404 	bic.w	r4, r3, r4
 8004994:	4321      	orrs	r1, r4
 8004996:	6051      	str	r1, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004998:	bc10      	pop	{r4}
 800499a:	4770      	bx	lr

0800499c <I2C_IsErrorOccurred>:
{
 800499c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049a0:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 80049a2:	6803      	ldr	r3, [r0, #0]
 80049a4:	699f      	ldr	r7, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80049a6:	f017 0710 	ands.w	r7, r7, #16
 80049aa:	d04c      	beq.n	8004a46 <I2C_IsErrorOccurred+0xaa>
 80049ac:	460e      	mov	r6, r1
 80049ae:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049b0:	2210      	movs	r2, #16
 80049b2:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80049b4:	2500      	movs	r5, #0
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80049b6:	6823      	ldr	r3, [r4, #0]
 80049b8:	6998      	ldr	r0, [r3, #24]
 80049ba:	f010 0f20 	tst.w	r0, #32
 80049be:	d13b      	bne.n	8004a38 <I2C_IsErrorOccurred+0x9c>
 80049c0:	2d00      	cmp	r5, #0
 80049c2:	d139      	bne.n	8004a38 <I2C_IsErrorOccurred+0x9c>
      if (Timeout != HAL_MAX_DELAY)
 80049c4:	f1b6 3fff 	cmp.w	r6, #4294967295
 80049c8:	d0f5      	beq.n	80049b6 <I2C_IsErrorOccurred+0x1a>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80049ca:	f7fd faef 	bl	8001fac <HAL_GetTick>
 80049ce:	eba0 0008 	sub.w	r0, r0, r8
 80049d2:	42b0      	cmp	r0, r6
 80049d4:	d801      	bhi.n	80049da <I2C_IsErrorOccurred+0x3e>
 80049d6:	2e00      	cmp	r6, #0
 80049d8:	d1ed      	bne.n	80049b6 <I2C_IsErrorOccurred+0x1a>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80049da:	6821      	ldr	r1, [r4, #0]
 80049dc:	684b      	ldr	r3, [r1, #4]
 80049de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          tmp2 = hi2c->Mode;
 80049e2:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 80049e6:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80049e8:	6988      	ldr	r0, [r1, #24]
 80049ea:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80049ee:	d002      	beq.n	80049f6 <I2C_IsErrorOccurred+0x5a>
 80049f0:	b90b      	cbnz	r3, 80049f6 <I2C_IsErrorOccurred+0x5a>
              (tmp1 != I2C_CR2_STOP) && \
 80049f2:	2a20      	cmp	r2, #32
 80049f4:	d118      	bne.n	8004a28 <I2C_IsErrorOccurred+0x8c>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	f013 0f20 	tst.w	r3, #32
 80049fe:	d1da      	bne.n	80049b6 <I2C_IsErrorOccurred+0x1a>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004a00:	f7fd fad4 	bl	8001fac <HAL_GetTick>
 8004a04:	eba0 0008 	sub.w	r0, r0, r8
 8004a08:	2819      	cmp	r0, #25
 8004a0a:	d9f4      	bls.n	80049f6 <I2C_IsErrorOccurred+0x5a>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a0c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004a0e:	f043 0320 	orr.w	r3, r3, #32
 8004a12:	6463      	str	r3, [r4, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004a14:	2320      	movs	r3, #32
 8004a16:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
              __HAL_UNLOCK(hi2c);
 8004a20:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
              status = HAL_ERROR;
 8004a24:	2501      	movs	r5, #1
 8004a26:	e7e6      	b.n	80049f6 <I2C_IsErrorOccurred+0x5a>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004a28:	684b      	ldr	r3, [r1, #4]
 8004a2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a2e:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 8004a30:	f7fd fabc 	bl	8001fac <HAL_GetTick>
 8004a34:	4680      	mov	r8, r0
 8004a36:	e7de      	b.n	80049f6 <I2C_IsErrorOccurred+0x5a>
    if (status == HAL_OK)
 8004a38:	2d00      	cmp	r5, #0
 8004a3a:	d140      	bne.n	8004abe <I2C_IsErrorOccurred+0x122>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8004a40:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8004a42:	2501      	movs	r5, #1
 8004a44:	e000      	b.n	8004a48 <I2C_IsErrorOccurred+0xac>
  HAL_StatusTypeDef status = HAL_OK;
 8004a46:	2500      	movs	r5, #0
  itflag = hi2c->Instance->ISR;
 8004a48:	6822      	ldr	r2, [r4, #0]
 8004a4a:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004a4c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004a50:	d005      	beq.n	8004a5e <I2C_IsErrorOccurred+0xc2>
    error_code |= HAL_I2C_ERROR_BERR;
 8004a52:	f047 0701 	orr.w	r7, r7, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a5a:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8004a5c:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004a5e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004a62:	d006      	beq.n	8004a72 <I2C_IsErrorOccurred+0xd6>
    error_code |= HAL_I2C_ERROR_OVR;
 8004a64:	f047 0708 	orr.w	r7, r7, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004a68:	6822      	ldr	r2, [r4, #0]
 8004a6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a6e:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8004a70:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004a72:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004a76:	d024      	beq.n	8004ac2 <I2C_IsErrorOccurred+0x126>
    error_code |= HAL_I2C_ERROR_ARLO;
 8004a78:	f047 0702 	orr.w	r7, r7, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a7c:	6823      	ldr	r3, [r4, #0]
 8004a7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a82:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8004a84:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 8004a86:	4620      	mov	r0, r4
 8004a88:	f7ff ff5a 	bl	8004940 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8004a8c:	6822      	ldr	r2, [r4, #0]
 8004a8e:	6853      	ldr	r3, [r2, #4]
 8004a90:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004a94:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8004a98:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004a9c:	f023 0301 	bic.w	r3, r3, #1
 8004aa0:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8004aa2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004aa4:	431f      	orrs	r7, r3
 8004aa6:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004aa8:	2320      	movs	r3, #32
 8004aaa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004ab4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8004ab8:	4628      	mov	r0, r5
 8004aba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    error_code |= HAL_I2C_ERROR_AF;
 8004abe:	2704      	movs	r7, #4
 8004ac0:	e7c2      	b.n	8004a48 <I2C_IsErrorOccurred+0xac>
  if (status != HAL_OK)
 8004ac2:	2d00      	cmp	r5, #0
 8004ac4:	d0f8      	beq.n	8004ab8 <I2C_IsErrorOccurred+0x11c>
 8004ac6:	e7de      	b.n	8004a86 <I2C_IsErrorOccurred+0xea>

08004ac8 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8004ac8:	b570      	push	{r4, r5, r6, lr}
 8004aca:	4604      	mov	r4, r0
 8004acc:	460d      	mov	r5, r1
 8004ace:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	f013 0f02 	tst.w	r3, #2
 8004ad8:	d11d      	bne.n	8004b16 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ada:	4632      	mov	r2, r6
 8004adc:	4629      	mov	r1, r5
 8004ade:	4620      	mov	r0, r4
 8004ae0:	f7ff ff5c 	bl	800499c <I2C_IsErrorOccurred>
 8004ae4:	b9c8      	cbnz	r0, 8004b1a <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8004ae6:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004aea:	d0f1      	beq.n	8004ad0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aec:	f7fd fa5e 	bl	8001fac <HAL_GetTick>
 8004af0:	1b80      	subs	r0, r0, r6
 8004af2:	42a8      	cmp	r0, r5
 8004af4:	d801      	bhi.n	8004afa <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8004af6:	2d00      	cmp	r5, #0
 8004af8:	d1ea      	bne.n	8004ad0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004afa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004afc:	f043 0320 	orr.w	r3, r3, #32
 8004b00:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b02:	2320      	movs	r3, #32
 8004b04:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8004b0e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8004b12:	2001      	movs	r0, #1
 8004b14:	e000      	b.n	8004b18 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 8004b16:	2000      	movs	r0, #0
}
 8004b18:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8004b1a:	2001      	movs	r0, #1
 8004b1c:	e7fc      	b.n	8004b18 <I2C_WaitOnTXISFlagUntilTimeout+0x50>

08004b1e <I2C_WaitOnFlagUntilTimeout>:
{
 8004b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b22:	4606      	mov	r6, r0
 8004b24:	4688      	mov	r8, r1
 8004b26:	4617      	mov	r7, r2
 8004b28:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b2a:	6834      	ldr	r4, [r6, #0]
 8004b2c:	69a4      	ldr	r4, [r4, #24]
 8004b2e:	ea38 0304 	bics.w	r3, r8, r4
 8004b32:	bf0c      	ite	eq
 8004b34:	f04f 0c01 	moveq.w	ip, #1
 8004b38:	f04f 0c00 	movne.w	ip, #0
 8004b3c:	45bc      	cmp	ip, r7
 8004b3e:	d118      	bne.n	8004b72 <I2C_WaitOnFlagUntilTimeout+0x54>
    if (Timeout != HAL_MAX_DELAY)
 8004b40:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004b44:	d0f1      	beq.n	8004b2a <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b46:	f7fd fa31 	bl	8001fac <HAL_GetTick>
 8004b4a:	9b06      	ldr	r3, [sp, #24]
 8004b4c:	1ac0      	subs	r0, r0, r3
 8004b4e:	42a8      	cmp	r0, r5
 8004b50:	d801      	bhi.n	8004b56 <I2C_WaitOnFlagUntilTimeout+0x38>
 8004b52:	2d00      	cmp	r5, #0
 8004b54:	d1e9      	bne.n	8004b2a <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b56:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8004b58:	f043 0320 	orr.w	r3, r3, #32
 8004b5c:	6473      	str	r3, [r6, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b5e:	2320      	movs	r3, #32
 8004b60:	f886 3041 	strb.w	r3, [r6, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b64:	2300      	movs	r3, #0
 8004b66:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8004b6a:	f886 3040 	strb.w	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 8004b6e:	2001      	movs	r0, #1
 8004b70:	e000      	b.n	8004b74 <I2C_WaitOnFlagUntilTimeout+0x56>
  return HAL_OK;
 8004b72:	2000      	movs	r0, #0
}
 8004b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004b78 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8004b78:	b570      	push	{r4, r5, r6, lr}
 8004b7a:	4605      	mov	r5, r0
 8004b7c:	460c      	mov	r4, r1
 8004b7e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b80:	682b      	ldr	r3, [r5, #0]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	f013 0f20 	tst.w	r3, #32
 8004b88:	d11a      	bne.n	8004bc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b8a:	4632      	mov	r2, r6
 8004b8c:	4621      	mov	r1, r4
 8004b8e:	4628      	mov	r0, r5
 8004b90:	f7ff ff04 	bl	800499c <I2C_IsErrorOccurred>
 8004b94:	b9b0      	cbnz	r0, 8004bc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b96:	f7fd fa09 	bl	8001fac <HAL_GetTick>
 8004b9a:	1b80      	subs	r0, r0, r6
 8004b9c:	42a0      	cmp	r0, r4
 8004b9e:	d801      	bhi.n	8004ba4 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 8004ba0:	2c00      	cmp	r4, #0
 8004ba2:	d1ed      	bne.n	8004b80 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ba4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004ba6:	f043 0320 	orr.w	r3, r3, #32
 8004baa:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004bac:	2320      	movs	r3, #32
 8004bae:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004bb8:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8004bbc:	2001      	movs	r0, #1
}
 8004bbe:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8004bc0:	2000      	movs	r0, #0
 8004bc2:	e7fc      	b.n	8004bbe <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 8004bc4:	2001      	movs	r0, #1
 8004bc6:	e7fa      	b.n	8004bbe <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

08004bc8 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8004bc8:	2800      	cmp	r0, #0
 8004bca:	d059      	beq.n	8004c80 <HAL_I2C_Init+0xb8>
{
 8004bcc:	b510      	push	{r4, lr}
 8004bce:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bd0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d043      	beq.n	8004c60 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004bd8:	2324      	movs	r3, #36	; 0x24
 8004bda:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8004bde:	6822      	ldr	r2, [r4, #0]
 8004be0:	6813      	ldr	r3, [r2, #0]
 8004be2:	f023 0301 	bic.w	r3, r3, #1
 8004be6:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004be8:	6863      	ldr	r3, [r4, #4]
 8004bea:	6822      	ldr	r2, [r4, #0]
 8004bec:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8004bf0:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004bf2:	6822      	ldr	r2, [r4, #0]
 8004bf4:	6893      	ldr	r3, [r2, #8]
 8004bf6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004bfa:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bfc:	68e3      	ldr	r3, [r4, #12]
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d033      	beq.n	8004c6a <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004c02:	68a3      	ldr	r3, [r4, #8]
 8004c04:	6822      	ldr	r2, [r4, #0]
 8004c06:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8004c0a:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c0c:	68e3      	ldr	r3, [r4, #12]
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d031      	beq.n	8004c76 <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c12:	6822      	ldr	r2, [r4, #0]
 8004c14:	6853      	ldr	r3, [r2, #4]
 8004c16:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c1e:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004c20:	6822      	ldr	r2, [r4, #0]
 8004c22:	68d3      	ldr	r3, [r2, #12]
 8004c24:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004c28:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c2a:	6923      	ldr	r3, [r4, #16]
 8004c2c:	6962      	ldr	r2, [r4, #20]
 8004c2e:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004c30:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c32:	6822      	ldr	r2, [r4, #0]
 8004c34:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004c38:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c3a:	69e3      	ldr	r3, [r4, #28]
 8004c3c:	6a21      	ldr	r1, [r4, #32]
 8004c3e:	6822      	ldr	r2, [r4, #0]
 8004c40:	430b      	orrs	r3, r1
 8004c42:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8004c44:	6822      	ldr	r2, [r4, #0]
 8004c46:	6813      	ldr	r3, [r2, #0]
 8004c48:	f043 0301 	orr.w	r3, r3, #1
 8004c4c:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c4e:	2000      	movs	r0, #0
 8004c50:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c52:	2320      	movs	r3, #32
 8004c54:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c58:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c5a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8004c5e:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8004c60:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8004c64:	f7fc fed6 	bl	8001a14 <HAL_I2C_MspInit>
 8004c68:	e7b6      	b.n	8004bd8 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c6a:	68a3      	ldr	r3, [r4, #8]
 8004c6c:	6822      	ldr	r2, [r4, #0]
 8004c6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c72:	6093      	str	r3, [r2, #8]
 8004c74:	e7ca      	b.n	8004c0c <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c7c:	605a      	str	r2, [r3, #4]
 8004c7e:	e7c8      	b.n	8004c12 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8004c80:	2001      	movs	r0, #1
}
 8004c82:	4770      	bx	lr

08004c84 <HAL_I2C_Master_Transmit>:
{
 8004c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c88:	b082      	sub	sp, #8
 8004c8a:	460f      	mov	r7, r1
 8004c8c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c8e:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8004c92:	b2c9      	uxtb	r1, r1
 8004c94:	2920      	cmp	r1, #32
 8004c96:	f040 80a3 	bne.w	8004de0 <HAL_I2C_Master_Transmit+0x15c>
 8004c9a:	4604      	mov	r4, r0
 8004c9c:	4690      	mov	r8, r2
 8004c9e:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8004ca0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	f000 809f 	beq.w	8004de8 <HAL_I2C_Master_Transmit+0x164>
 8004caa:	f04f 0a01 	mov.w	sl, #1
 8004cae:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8004cb2:	f7fd f97b 	bl	8001fac <HAL_GetTick>
 8004cb6:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004cb8:	9000      	str	r0, [sp, #0]
 8004cba:	2319      	movs	r3, #25
 8004cbc:	4652      	mov	r2, sl
 8004cbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	f7ff ff2b 	bl	8004b1e <I2C_WaitOnFlagUntilTimeout>
 8004cc8:	2800      	cmp	r0, #0
 8004cca:	f040 808f 	bne.w	8004dec <HAL_I2C_Master_Transmit+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004cce:	2321      	movs	r3, #33	; 0x21
 8004cd0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004cd4:	2310      	movs	r3, #16
 8004cd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8004cde:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8004ce2:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004ce6:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ce8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	2bff      	cmp	r3, #255	; 0xff
 8004cee:	d90a      	bls.n	8004d06 <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cf0:	22ff      	movs	r2, #255	; 0xff
 8004cf2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004cf4:	4b41      	ldr	r3, [pc, #260]	; (8004dfc <HAL_I2C_Master_Transmit+0x178>)
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004cfc:	4639      	mov	r1, r7
 8004cfe:	4620      	mov	r0, r4
 8004d00:	f7ff fe2f 	bl	8004962 <I2C_TransferConfig>
 8004d04:	e018      	b.n	8004d38 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 8004d06:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004d08:	b292      	uxth	r2, r2
 8004d0a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d0c:	4b3b      	ldr	r3, [pc, #236]	; (8004dfc <HAL_I2C_Master_Transmit+0x178>)
 8004d0e:	9300      	str	r3, [sp, #0]
 8004d10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d14:	b2d2      	uxtb	r2, r2
 8004d16:	4639      	mov	r1, r7
 8004d18:	4620      	mov	r0, r4
 8004d1a:	f7ff fe22 	bl	8004962 <I2C_TransferConfig>
 8004d1e:	e00b      	b.n	8004d38 <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 8004d20:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004d22:	b292      	uxth	r2, r2
 8004d24:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d26:	2300      	movs	r3, #0
 8004d28:	9300      	str	r3, [sp, #0]
 8004d2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d2e:	b2d2      	uxtb	r2, r2
 8004d30:	4639      	mov	r1, r7
 8004d32:	4620      	mov	r0, r4
 8004d34:	f7ff fe15 	bl	8004962 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004d38:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d033      	beq.n	8004da8 <HAL_I2C_Master_Transmit+0x124>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d40:	462a      	mov	r2, r5
 8004d42:	4631      	mov	r1, r6
 8004d44:	4620      	mov	r0, r4
 8004d46:	f7ff febf 	bl	8004ac8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d4a:	2800      	cmp	r0, #0
 8004d4c:	d150      	bne.n	8004df0 <HAL_I2C_Master_Transmit+0x16c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d4e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	7812      	ldrb	r2, [r2, #0]
 8004d54:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8004d56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d58:	3301      	adds	r3, #1
 8004d5a:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004d5c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	3b01      	subs	r3, #1
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8004d66:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d6e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004d70:	b292      	uxth	r2, r2
 8004d72:	2a00      	cmp	r2, #0
 8004d74:	d0e0      	beq.n	8004d38 <HAL_I2C_Master_Transmit+0xb4>
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1de      	bne.n	8004d38 <HAL_I2C_Master_Transmit+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004d7a:	9500      	str	r5, [sp, #0]
 8004d7c:	4633      	mov	r3, r6
 8004d7e:	2200      	movs	r2, #0
 8004d80:	2180      	movs	r1, #128	; 0x80
 8004d82:	4620      	mov	r0, r4
 8004d84:	f7ff fecb 	bl	8004b1e <I2C_WaitOnFlagUntilTimeout>
 8004d88:	bba0      	cbnz	r0, 8004df4 <HAL_I2C_Master_Transmit+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d8a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	2bff      	cmp	r3, #255	; 0xff
 8004d90:	d9c6      	bls.n	8004d20 <HAL_I2C_Master_Transmit+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d92:	22ff      	movs	r2, #255	; 0xff
 8004d94:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d96:	2300      	movs	r3, #0
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d9e:	4639      	mov	r1, r7
 8004da0:	4620      	mov	r0, r4
 8004da2:	f7ff fdde 	bl	8004962 <I2C_TransferConfig>
 8004da6:	e7c7      	b.n	8004d38 <HAL_I2C_Master_Transmit+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004da8:	462a      	mov	r2, r5
 8004daa:	4631      	mov	r1, r6
 8004dac:	4620      	mov	r0, r4
 8004dae:	f7ff fee3 	bl	8004b78 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004db2:	bb08      	cbnz	r0, 8004df8 <HAL_I2C_Master_Transmit+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	2220      	movs	r2, #32
 8004db8:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004dba:	6821      	ldr	r1, [r4, #0]
 8004dbc:	684b      	ldr	r3, [r1, #4]
 8004dbe:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004dc2:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8004dc6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004dca:	f023 0301 	bic.w	r3, r3, #1
 8004dce:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004dd0:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004dda:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8004dde:	e000      	b.n	8004de2 <HAL_I2C_Master_Transmit+0x15e>
    return HAL_BUSY;
 8004de0:	2002      	movs	r0, #2
}
 8004de2:	b002      	add	sp, #8
 8004de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8004de8:	2002      	movs	r0, #2
 8004dea:	e7fa      	b.n	8004de2 <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8004dec:	2001      	movs	r0, #1
 8004dee:	e7f8      	b.n	8004de2 <HAL_I2C_Master_Transmit+0x15e>
        return HAL_ERROR;
 8004df0:	2001      	movs	r0, #1
 8004df2:	e7f6      	b.n	8004de2 <HAL_I2C_Master_Transmit+0x15e>
          return HAL_ERROR;
 8004df4:	2001      	movs	r0, #1
 8004df6:	e7f4      	b.n	8004de2 <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8004df8:	2001      	movs	r0, #1
 8004dfa:	e7f2      	b.n	8004de2 <HAL_I2C_Master_Transmit+0x15e>
 8004dfc:	80002000 	.word	0x80002000

08004e00 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e00:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	2b20      	cmp	r3, #32
 8004e08:	d124      	bne.n	8004e54 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e0a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d022      	beq.n	8004e58 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8004e12:	2301      	movs	r3, #1
 8004e14:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e18:	2324      	movs	r3, #36	; 0x24
 8004e1a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e1e:	6802      	ldr	r2, [r0, #0]
 8004e20:	6813      	ldr	r3, [r2, #0]
 8004e22:	f023 0301 	bic.w	r3, r3, #1
 8004e26:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e28:	6802      	ldr	r2, [r0, #0]
 8004e2a:	6813      	ldr	r3, [r2, #0]
 8004e2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e30:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e32:	6802      	ldr	r2, [r0, #0]
 8004e34:	6813      	ldr	r3, [r2, #0]
 8004e36:	4319      	orrs	r1, r3
 8004e38:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e3a:	6802      	ldr	r2, [r0, #0]
 8004e3c:	6813      	ldr	r3, [r2, #0]
 8004e3e:	f043 0301 	orr.w	r3, r3, #1
 8004e42:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e44:	2320      	movs	r3, #32
 8004e46:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8004e50:	4618      	mov	r0, r3
 8004e52:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8004e54:	2002      	movs	r0, #2
 8004e56:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8004e58:	2002      	movs	r0, #2
  }
}
 8004e5a:	4770      	bx	lr

08004e5c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e5c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	2b20      	cmp	r3, #32
 8004e64:	d122      	bne.n	8004eac <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e66:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d020      	beq.n	8004eb0 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e74:	2324      	movs	r3, #36	; 0x24
 8004e76:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e7a:	6802      	ldr	r2, [r0, #0]
 8004e7c:	6813      	ldr	r3, [r2, #0]
 8004e7e:	f023 0301 	bic.w	r3, r3, #1
 8004e82:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004e84:	6802      	ldr	r2, [r0, #0]
 8004e86:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004e88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004e8c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e90:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e92:	6802      	ldr	r2, [r0, #0]
 8004e94:	6813      	ldr	r3, [r2, #0]
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e9c:	2320      	movs	r3, #32
 8004e9e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8004eac:	2002      	movs	r0, #2
 8004eae:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8004eb0:	2002      	movs	r0, #2
  }
}
 8004eb2:	4770      	bx	lr

08004eb4 <HAL_PWR_EnableBkUpAccess>:
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004eb4:	4a02      	ldr	r2, [pc, #8]	; (8004ec0 <HAL_PWR_EnableBkUpAccess+0xc>)
 8004eb6:	6813      	ldr	r3, [r2, #0]
 8004eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ebc:	6013      	str	r3, [r2, #0]
}
 8004ebe:	4770      	bx	lr
 8004ec0:	58000400 	.word	0x58000400

08004ec4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004ec4:	b510      	push	{r4, lr}
 8004ec6:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8004ec8:	b9a0      	cbnz	r0, 8004ef4 <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004eca:	4b0f      	ldr	r3, [pc, #60]	; (8004f08 <HAL_PWR_EnterSLEEPMode+0x44>)
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004ed2:	d10a      	bne.n	8004eea <HAL_PWR_EnterSLEEPMode+0x26>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004ed4:	4a0d      	ldr	r2, [pc, #52]	; (8004f0c <HAL_PWR_EnterSLEEPMode+0x48>)
 8004ed6:	6913      	ldr	r3, [r2, #16]
 8004ed8:	f023 0304 	bic.w	r3, r3, #4
 8004edc:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004ede:	2c01      	cmp	r4, #1
 8004ee0:	d010      	beq.n	8004f04 <HAL_PWR_EnterSLEEPMode+0x40>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004ee2:	bf40      	sev
    __WFE();
 8004ee4:	bf20      	wfe
    __WFE();
 8004ee6:	bf20      	wfe
  }
}
 8004ee8:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8004eea:	f000 f821 	bl	8004f30 <HAL_PWREx_DisableLowPowerRunMode>
 8004eee:	2800      	cmp	r0, #0
 8004ef0:	d0f0      	beq.n	8004ed4 <HAL_PWR_EnterSLEEPMode+0x10>
 8004ef2:	e7f9      	b.n	8004ee8 <HAL_PWR_EnterSLEEPMode+0x24>
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8004ef4:	4b04      	ldr	r3, [pc, #16]	; (8004f08 <HAL_PWR_EnterSLEEPMode+0x44>)
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004efc:	d1ea      	bne.n	8004ed4 <HAL_PWR_EnterSLEEPMode+0x10>
      HAL_PWREx_EnableLowPowerRunMode();
 8004efe:	f000 f80f 	bl	8004f20 <HAL_PWREx_EnableLowPowerRunMode>
 8004f02:	e7e7      	b.n	8004ed4 <HAL_PWR_EnterSLEEPMode+0x10>
    __WFI();
 8004f04:	bf30      	wfi
 8004f06:	e7ef      	b.n	8004ee8 <HAL_PWR_EnterSLEEPMode+0x24>
 8004f08:	58000400 	.word	0x58000400
 8004f0c:	e000ed00 	.word	0xe000ed00

08004f10 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8004f10:	4b02      	ldr	r3, [pc, #8]	; (8004f1c <HAL_PWREx_GetVoltageRange+0xc>)
 8004f12:	6818      	ldr	r0, [r3, #0]
}
 8004f14:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	58000400 	.word	0x58000400

08004f20 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004f20:	4a02      	ldr	r2, [pc, #8]	; (8004f2c <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 8004f22:	6813      	ldr	r3, [r2, #0]
 8004f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f28:	6013      	str	r3, [r2, #0]
}
 8004f2a:	4770      	bx	lr
 8004f2c:	58000400 	.word	0x58000400

08004f30 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004f30:	4a0f      	ldr	r2, [pc, #60]	; (8004f70 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 8004f32:	6813      	ldr	r3, [r2, #0]
 8004f34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f38:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8004f3a:	4b0e      	ldr	r3, [pc, #56]	; (8004f74 <HAL_PWREx_DisableLowPowerRunMode+0x44>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2232      	movs	r2, #50	; 0x32
 8004f40:	fb02 f303 	mul.w	r3, r2, r3
 8004f44:	4a0c      	ldr	r2, [pc, #48]	; (8004f78 <HAL_PWREx_DisableLowPowerRunMode+0x48>)
 8004f46:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4a:	0c9b      	lsrs	r3, r3, #18
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004f4c:	e000      	b.n	8004f50 <HAL_PWREx_DisableLowPowerRunMode+0x20>
  {
    wait_loop_index--;
 8004f4e:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004f50:	4a07      	ldr	r2, [pc, #28]	; (8004f70 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 8004f52:	6952      	ldr	r2, [r2, #20]
 8004f54:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004f58:	d001      	beq.n	8004f5e <HAL_PWREx_DisableLowPowerRunMode+0x2e>
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1f7      	bne.n	8004f4e <HAL_PWREx_DisableLowPowerRunMode+0x1e>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004f5e:	4b04      	ldr	r3, [pc, #16]	; (8004f70 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004f66:	d101      	bne.n	8004f6c <HAL_PWREx_DisableLowPowerRunMode+0x3c>
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 8004f68:	2000      	movs	r0, #0
 8004f6a:	4770      	bx	lr
    return HAL_TIMEOUT;
 8004f6c:	2003      	movs	r0, #3
}
 8004f6e:	4770      	bx	lr
 8004f70:	58000400 	.word	0x58000400
 8004f74:	20000070 	.word	0x20000070
 8004f78:	431bde83 	.word	0x431bde83

08004f7c <HAL_PWREx_EnterSTOP2Mode>:
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8004f7c:	4a0c      	ldr	r2, [pc, #48]	; (8004fb0 <HAL_PWREx_EnterSTOP2Mode+0x34>)
 8004f7e:	6813      	ldr	r3, [r2, #0]
 8004f80:	f023 0307 	bic.w	r3, r3, #7
 8004f84:	f043 0302 	orr.w	r3, r3, #2
 8004f88:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004f8a:	4a0a      	ldr	r2, [pc, #40]	; (8004fb4 <HAL_PWREx_EnterSTOP2Mode+0x38>)
 8004f8c:	6913      	ldr	r3, [r2, #16]
 8004f8e:	f043 0304 	orr.w	r3, r3, #4
 8004f92:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004f94:	2801      	cmp	r0, #1
 8004f96:	d008      	beq.n	8004faa <HAL_PWREx_EnterSTOP2Mode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004f98:	bf40      	sev
    __WFE();
 8004f9a:	bf20      	wfe
    __WFE();
 8004f9c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004f9e:	4a05      	ldr	r2, [pc, #20]	; (8004fb4 <HAL_PWREx_EnterSTOP2Mode+0x38>)
 8004fa0:	6913      	ldr	r3, [r2, #16]
 8004fa2:	f023 0304 	bic.w	r3, r3, #4
 8004fa6:	6113      	str	r3, [r2, #16]
}
 8004fa8:	4770      	bx	lr
    __WFI();
 8004faa:	bf30      	wfi
 8004fac:	e7f7      	b.n	8004f9e <HAL_PWREx_EnterSTOP2Mode+0x22>
 8004fae:	bf00      	nop
 8004fb0:	58000400 	.word	0x58000400
 8004fb4:	e000ed00 	.word	0xe000ed00

08004fb8 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004fb8:	b530      	push	{r4, r5, lr}
 8004fba:	b089      	sub	sp, #36	; 0x24
 8004fbc:	4604      	mov	r4, r0
 8004fbe:	468c      	mov	ip, r1
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8004fc0:	4b2a      	ldr	r3, [pc, #168]	; (800506c <RCC_SetFlashLatency+0xb4>)
 8004fc2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004fc6:	9006      	str	r0, [sp, #24]
 8004fc8:	f8ad 101c 	strh.w	r1, [sp, #28]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8004fcc:	f103 0208 	add.w	r2, r3, #8
 8004fd0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004fd4:	9004      	str	r0, [sp, #16]
 8004fd6:	f8ad 1014 	strh.w	r1, [sp, #20]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8004fda:	ad01      	add	r5, sp, #4
 8004fdc:	3310      	adds	r3, #16
 8004fde:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004fe2:	e885 0007 	stmia.w	r5, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fe6:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8004fea:	d007      	beq.n	8004ffc <RCC_SetFlashLatency+0x44>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004fec:	2300      	movs	r3, #0
 8004fee:	e014      	b.n	800501a <RCC_SetFlashLatency+0x62>
        latency = FLASH_LATENCY_RANGE[index];
 8004ff0:	aa08      	add	r2, sp, #32
 8004ff2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004ff6:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 8004ffa:	e01e      	b.n	800503a <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d808      	bhi.n	8005014 <RCC_SetFlashLatency+0x5c>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005002:	aa08      	add	r2, sp, #32
 8005004:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8005008:	f832 2c08 	ldrh.w	r2, [r2, #-8]
 800500c:	42a2      	cmp	r2, r4
 800500e:	d2ef      	bcs.n	8004ff0 <RCC_SetFlashLatency+0x38>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005010:	3301      	adds	r3, #1
 8005012:	e7f4      	b.n	8004ffe <RCC_SetFlashLatency+0x46>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005014:	2500      	movs	r5, #0
 8005016:	e010      	b.n	800503a <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005018:	3301      	adds	r3, #1
 800501a:	2b02      	cmp	r3, #2
 800501c:	d80c      	bhi.n	8005038 <RCC_SetFlashLatency+0x80>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800501e:	aa08      	add	r2, sp, #32
 8005020:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8005024:	f832 2c10 	ldrh.w	r2, [r2, #-16]
 8005028:	42a2      	cmp	r2, r4
 800502a:	d3f5      	bcc.n	8005018 <RCC_SetFlashLatency+0x60>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800502c:	aa08      	add	r2, sp, #32
 800502e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005032:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 8005036:	e000      	b.n	800503a <RCC_SetFlashLatency+0x82>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005038:	2500      	movs	r5, #0
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800503a:	4a0d      	ldr	r2, [pc, #52]	; (8005070 <RCC_SetFlashLatency+0xb8>)
 800503c:	6813      	ldr	r3, [r2, #0]
 800503e:	f023 0307 	bic.w	r3, r3, #7
 8005042:	432b      	orrs	r3, r5
 8005044:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005046:	f7fc ffb1 	bl	8001fac <HAL_GetTick>
 800504a:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800504c:	4b08      	ldr	r3, [pc, #32]	; (8005070 <RCC_SetFlashLatency+0xb8>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0307 	and.w	r3, r3, #7
 8005054:	42ab      	cmp	r3, r5
 8005056:	d006      	beq.n	8005066 <RCC_SetFlashLatency+0xae>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005058:	f7fc ffa8 	bl	8001fac <HAL_GetTick>
 800505c:	1b00      	subs	r0, r0, r4
 800505e:	2802      	cmp	r0, #2
 8005060:	d9f4      	bls.n	800504c <RCC_SetFlashLatency+0x94>
    {
      return HAL_TIMEOUT;
 8005062:	2003      	movs	r0, #3
 8005064:	e000      	b.n	8005068 <RCC_SetFlashLatency+0xb0>
    }
  }
  return HAL_OK;
 8005066:	2000      	movs	r0, #0
}
 8005068:	b009      	add	sp, #36	; 0x24
 800506a:	bd30      	pop	{r4, r5, pc}
 800506c:	08015530 	.word	0x08015530
 8005070:	58004000 	.word	0x58004000

08005074 <RCC_SetFlashLatencyFromMSIRange>:
{
 8005074:	b510      	push	{r4, lr}
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8005076:	f3c0 1003 	ubfx	r0, r0, #4, #4
 800507a:	4b0c      	ldr	r3, [pc, #48]	; (80050ac <RCC_SetFlashLatencyFromMSIRange+0x38>)
 800507c:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005080:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005084:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8005088:	f003 030f 	and.w	r3, r3, #15
 800508c:	4a08      	ldr	r2, [pc, #32]	; (80050b0 <RCC_SetFlashLatencyFromMSIRange+0x3c>)
 800508e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005092:	fbb4 f4f0 	udiv	r4, r4, r0
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005096:	f7ff ff3b 	bl	8004f10 <HAL_PWREx_GetVoltageRange>
 800509a:	4601      	mov	r1, r0
 800509c:	4805      	ldr	r0, [pc, #20]	; (80050b4 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 800509e:	fba0 3004 	umull	r3, r0, r0, r4
 80050a2:	0c80      	lsrs	r0, r0, #18
 80050a4:	f7ff ff88 	bl	8004fb8 <RCC_SetFlashLatency>
}
 80050a8:	bd10      	pop	{r4, pc}
 80050aa:	bf00      	nop
 80050ac:	08015c9c 	.word	0x08015c9c
 80050b0:	08015c3c 	.word	0x08015c3c
 80050b4:	431bde83 	.word	0x431bde83

080050b8 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80050b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050bc:	6899      	ldr	r1, [r3, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	f003 0303 	and.w	r3, r3, #3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80050c4:	f011 010c 	ands.w	r1, r1, #12
 80050c8:	d00a      	beq.n	80050e0 <HAL_RCC_GetSysClockFreq+0x28>
 80050ca:	290c      	cmp	r1, #12
 80050cc:	d006      	beq.n	80050dc <HAL_RCC_GetSysClockFreq+0x24>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050ce:	2904      	cmp	r1, #4
 80050d0:	d047      	beq.n	8005162 <HAL_RCC_GetSysClockFreq+0xaa>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80050d2:	2908      	cmp	r1, #8
 80050d4:	d03b      	beq.n	800514e <HAL_RCC_GetSysClockFreq+0x96>
  uint32_t msifreq = 0U;
 80050d6:	2200      	movs	r2, #0
  uint32_t sysclockfreq = 0U;
 80050d8:	4610      	mov	r0, r2
 80050da:	e026      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d1f6      	bne.n	80050ce <HAL_RCC_GetSysClockFreq+0x16>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80050e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f013 0308 	ands.w	r3, r3, #8
 80050ea:	d00d      	beq.n	8005108 <HAL_RCC_GetSysClockFreq+0x50>
 80050ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f013 0308 	ands.w	r3, r3, #8
 80050f6:	d124      	bne.n	8005142 <HAL_RCC_GetSysClockFreq+0x8a>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80050f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050fc:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005100:	4a2e      	ldr	r2, [pc, #184]	; (80051bc <HAL_RCC_GetSysClockFreq+0x104>)
 8005102:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005106:	e00e      	b.n	8005126 <HAL_RCC_GetSysClockFreq+0x6e>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005108:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800510c:	6812      	ldr	r2, [r2, #0]
 800510e:	f012 0f08 	tst.w	r2, #8
 8005112:	d112      	bne.n	800513a <HAL_RCC_GetSysClockFreq+0x82>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005114:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005118:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800511c:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8005120:	4a26      	ldr	r2, [pc, #152]	; (80051bc <HAL_RCC_GetSysClockFreq+0x104>)
 8005122:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005126:	b1d1      	cbz	r1, 800515e <HAL_RCC_GetSysClockFreq+0xa6>
  uint32_t sysclockfreq = 0U;
 8005128:	2000      	movs	r0, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800512a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f003 030c 	and.w	r3, r3, #12
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005134:	2b0c      	cmp	r3, #12
 8005136:	d01a      	beq.n	800516e <HAL_RCC_GetSysClockFreq+0xb6>
}
 8005138:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800513a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800513e:	6812      	ldr	r2, [r2, #0]
 8005140:	e7ee      	b.n	8005120 <HAL_RCC_GetSysClockFreq+0x68>
 8005142:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005146:	681b      	ldr	r3, [r3, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005148:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800514c:	e7d8      	b.n	8005100 <HAL_RCC_GetSysClockFreq+0x48>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800514e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	f412 1280 	ands.w	r2, r2, #1048576	; 0x100000
 8005158:	d106      	bne.n	8005168 <HAL_RCC_GetSysClockFreq+0xb0>
      sysclockfreq = HSE_VALUE;
 800515a:	4819      	ldr	r0, [pc, #100]	; (80051c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800515c:	e7e5      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x72>
      sysclockfreq = msifreq;
 800515e:	4610      	mov	r0, r2
 8005160:	e7e3      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 8005162:	2200      	movs	r2, #0
    sysclockfreq = HSI_VALUE;
 8005164:	4817      	ldr	r0, [pc, #92]	; (80051c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005166:	e7e0      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 8005168:	2200      	movs	r2, #0
      sysclockfreq = HSE_VALUE / 2U;
 800516a:	4816      	ldr	r0, [pc, #88]	; (80051c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800516c:	e7dd      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x72>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800516e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8005178:	2b02      	cmp	r3, #2
 800517a:	d009      	beq.n	8005190 <HAL_RCC_GetSysClockFreq+0xd8>
 800517c:	2b03      	cmp	r3, #3
 800517e:	d108      	bne.n	8005192 <HAL_RCC_GetSysClockFreq+0xda>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005180:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800518a:	d115      	bne.n	80051b8 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800518c:	4a0c      	ldr	r2, [pc, #48]	; (80051c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800518e:	e000      	b.n	8005192 <HAL_RCC_GetSysClockFreq+0xda>
    switch (pllsource)
 8005190:	4a0c      	ldr	r2, [pc, #48]	; (80051c4 <HAL_RCC_GetSysClockFreq+0x10c>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005192:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005196:	68d8      	ldr	r0, [r3, #12]
 8005198:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800519c:	fb00 f202 	mul.w	r2, r0, r2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80051a0:	68d8      	ldr	r0, [r3, #12]
 80051a2:	f3c0 1002 	ubfx	r0, r0, #4, #3
 80051a6:	3001      	adds	r0, #1
 80051a8:	fbb2 f2f0 	udiv	r2, r2, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80051ac:	68d8      	ldr	r0, [r3, #12]
 80051ae:	0f40      	lsrs	r0, r0, #29
 80051b0:	3001      	adds	r0, #1
 80051b2:	fbb2 f0f0 	udiv	r0, r2, r0
  return sysclockfreq;
 80051b6:	e7bf      	b.n	8005138 <HAL_RCC_GetSysClockFreq+0x80>
          pllinputfreq = HSE_VALUE / 2U;
 80051b8:	4a02      	ldr	r2, [pc, #8]	; (80051c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80051ba:	e7ea      	b.n	8005192 <HAL_RCC_GetSysClockFreq+0xda>
 80051bc:	08015c9c 	.word	0x08015c9c
 80051c0:	01e84800 	.word	0x01e84800
 80051c4:	00f42400 	.word	0x00f42400

080051c8 <HAL_RCC_GetHCLKFreq>:
{
 80051c8:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80051ca:	f7ff ff75 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80051ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80051d8:	4a02      	ldr	r2, [pc, #8]	; (80051e4 <HAL_RCC_GetHCLKFreq+0x1c>)
 80051da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80051de:	fbb0 f0f3 	udiv	r0, r0, r3
 80051e2:	bd08      	pop	{r3, pc}
 80051e4:	08015c3c 	.word	0x08015c3c

080051e8 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80051e8:	2800      	cmp	r0, #0
 80051ea:	f000 8319 	beq.w	8005820 <HAL_RCC_OscConfig+0x638>
{
 80051ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051f0:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80051f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051f6:	689d      	ldr	r5, [r3, #8]
 80051f8:	f005 050c 	and.w	r5, r5, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80051fc:	68de      	ldr	r6, [r3, #12]
 80051fe:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005202:	6803      	ldr	r3, [r0, #0]
 8005204:	f013 0f20 	tst.w	r3, #32
 8005208:	f000 808f 	beq.w	800532a <HAL_RCC_OscConfig+0x142>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800520c:	b1ed      	cbz	r5, 800524a <HAL_RCC_OscConfig+0x62>
 800520e:	2d0c      	cmp	r5, #12
 8005210:	d019      	beq.n	8005246 <HAL_RCC_OscConfig+0x5e>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005212:	6a23      	ldr	r3, [r4, #32]
 8005214:	2b00      	cmp	r3, #0
 8005216:	f000 80bc 	beq.w	8005392 <HAL_RCC_OscConfig+0x1aa>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800521a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800521e:	6813      	ldr	r3, [r2, #0]
 8005220:	f043 0301 	orr.w	r3, r3, #1
 8005224:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005226:	f7fc fec1 	bl	8001fac <HAL_GetTick>
 800522a:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800522c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f013 0f02 	tst.w	r3, #2
 8005236:	d165      	bne.n	8005304 <HAL_RCC_OscConfig+0x11c>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005238:	f7fc feb8 	bl	8001fac <HAL_GetTick>
 800523c:	1bc0      	subs	r0, r0, r7
 800523e:	2802      	cmp	r0, #2
 8005240:	d9f4      	bls.n	800522c <HAL_RCC_OscConfig+0x44>
            return HAL_TIMEOUT;
 8005242:	2003      	movs	r0, #3
 8005244:	e2f9      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005246:	2e01      	cmp	r6, #1
 8005248:	d1e3      	bne.n	8005212 <HAL_RCC_OscConfig+0x2a>
 800524a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f013 0f02 	tst.w	r3, #2
 8005254:	d003      	beq.n	800525e <HAL_RCC_OscConfig+0x76>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005256:	6a23      	ldr	r3, [r4, #32]
 8005258:	2b00      	cmp	r3, #0
 800525a:	f000 82e3 	beq.w	8005824 <HAL_RCC_OscConfig+0x63c>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800525e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005260:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f013 0f08 	tst.w	r3, #8
 800526a:	d029      	beq.n	80052c0 <HAL_RCC_OscConfig+0xd8>
 800526c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005276:	4298      	cmp	r0, r3
 8005278:	d92a      	bls.n	80052d0 <HAL_RCC_OscConfig+0xe8>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800527a:	f7ff fefb 	bl	8005074 <RCC_SetFlashLatencyFromMSIRange>
 800527e:	2800      	cmp	r0, #0
 8005280:	f040 82d2 	bne.w	8005828 <HAL_RCC_OscConfig+0x640>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	f042 0208 	orr.w	r2, r2, #8
 800528e:	601a      	str	r2, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005296:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005298:	430a      	orrs	r2, r1
 800529a:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800529c:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80052a4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80052a8:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80052aa:	f7ff ff8d 	bl	80051c8 <HAL_RCC_GetHCLKFreq>
 80052ae:	4bb0      	ldr	r3, [pc, #704]	; (8005570 <HAL_RCC_OscConfig+0x388>)
 80052b0:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80052b2:	4bb0      	ldr	r3, [pc, #704]	; (8005574 <HAL_RCC_OscConfig+0x38c>)
 80052b4:	6818      	ldr	r0, [r3, #0]
 80052b6:	f7fc fe77 	bl	8001fa8 <HAL_InitTick>
        if (status != HAL_OK)
 80052ba:	2800      	cmp	r0, #0
 80052bc:	d035      	beq.n	800532a <HAL_RCC_OscConfig+0x142>
 80052be:	e2bc      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80052c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052c8:	091b      	lsrs	r3, r3, #4
 80052ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052ce:	e7d2      	b.n	8005276 <HAL_RCC_OscConfig+0x8e>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	f042 0208 	orr.w	r2, r2, #8
 80052da:	601a      	str	r2, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80052e2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80052e4:	430a      	orrs	r2, r1
 80052e6:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052e8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80052ea:	685a      	ldr	r2, [r3, #4]
 80052ec:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80052f0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80052f4:	605a      	str	r2, [r3, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052f6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80052f8:	f7ff febc 	bl	8005074 <RCC_SetFlashLatencyFromMSIRange>
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d0d4      	beq.n	80052aa <HAL_RCC_OscConfig+0xc2>
            return HAL_ERROR;
 8005300:	2001      	movs	r0, #1
 8005302:	e29a      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005304:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	f042 0208 	orr.w	r2, r2, #8
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005316:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005318:	430a      	orrs	r2, r1
 800531a:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800531c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8005324:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005328:	605a      	str	r2, [r3, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800532a:	6823      	ldr	r3, [r4, #0]
 800532c:	f013 0f01 	tst.w	r3, #1
 8005330:	d051      	beq.n	80053d6 <HAL_RCC_OscConfig+0x1ee>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005332:	2d08      	cmp	r5, #8
 8005334:	d045      	beq.n	80053c2 <HAL_RCC_OscConfig+0x1da>
 8005336:	2d0c      	cmp	r5, #12
 8005338:	d041      	beq.n	80053be <HAL_RCC_OscConfig+0x1d6>
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800533a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800533e:	6813      	ldr	r3, [r2, #0]
 8005340:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005344:	68a1      	ldr	r1, [r4, #8]
 8005346:	430b      	orrs	r3, r1
 8005348:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800534a:	6863      	ldr	r3, [r4, #4]
 800534c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005350:	d063      	beq.n	800541a <HAL_RCC_OscConfig+0x232>
 8005352:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8005356:	d065      	beq.n	8005424 <HAL_RCC_OscConfig+0x23c>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005358:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005362:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800536a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800536c:	6863      	ldr	r3, [r4, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d063      	beq.n	800543a <HAL_RCC_OscConfig+0x252>
        tickstart = HAL_GetTick();
 8005372:	f7fc fe1b 	bl	8001fac <HAL_GetTick>
 8005376:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005378:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005382:	d128      	bne.n	80053d6 <HAL_RCC_OscConfig+0x1ee>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005384:	f7fc fe12 	bl	8001fac <HAL_GetTick>
 8005388:	1bc0      	subs	r0, r0, r7
 800538a:	2864      	cmp	r0, #100	; 0x64
 800538c:	d9f4      	bls.n	8005378 <HAL_RCC_OscConfig+0x190>
            return HAL_TIMEOUT;
 800538e:	2003      	movs	r0, #3
 8005390:	e253      	b.n	800583a <HAL_RCC_OscConfig+0x652>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005392:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005396:	6813      	ldr	r3, [r2, #0]
 8005398:	f023 0301 	bic.w	r3, r3, #1
 800539c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800539e:	f7fc fe05 	bl	8001fac <HAL_GetTick>
 80053a2:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80053a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f013 0f02 	tst.w	r3, #2
 80053ae:	d0bc      	beq.n	800532a <HAL_RCC_OscConfig+0x142>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053b0:	f7fc fdfc 	bl	8001fac <HAL_GetTick>
 80053b4:	1bc0      	subs	r0, r0, r7
 80053b6:	2802      	cmp	r0, #2
 80053b8:	d9f4      	bls.n	80053a4 <HAL_RCC_OscConfig+0x1bc>
            return HAL_TIMEOUT;
 80053ba:	2003      	movs	r0, #3
 80053bc:	e23d      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80053be:	2e03      	cmp	r6, #3
 80053c0:	d1bb      	bne.n	800533a <HAL_RCC_OscConfig+0x152>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80053c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80053cc:	d003      	beq.n	80053d6 <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053ce:	6863      	ldr	r3, [r4, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 822b 	beq.w	800582c <HAL_RCC_OscConfig+0x644>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	f013 0f02 	tst.w	r3, #2
 80053dc:	d052      	beq.n	8005484 <HAL_RCC_OscConfig+0x29c>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80053de:	2d04      	cmp	r5, #4
 80053e0:	d03d      	beq.n	800545e <HAL_RCC_OscConfig+0x276>
 80053e2:	2d0c      	cmp	r5, #12
 80053e4:	d039      	beq.n	800545a <HAL_RCC_OscConfig+0x272>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053e6:	6923      	ldr	r3, [r4, #16]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f000 8091 	beq.w	8005510 <HAL_RCC_OscConfig+0x328>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80053ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053f2:	6813      	ldr	r3, [r2, #0]
 80053f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053f8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80053fa:	f7fc fdd7 	bl	8001fac <HAL_GetTick>
 80053fe:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005400:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800540a:	d177      	bne.n	80054fc <HAL_RCC_OscConfig+0x314>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800540c:	f7fc fdce 	bl	8001fac <HAL_GetTick>
 8005410:	1b80      	subs	r0, r0, r6
 8005412:	2802      	cmp	r0, #2
 8005414:	d9f4      	bls.n	8005400 <HAL_RCC_OscConfig+0x218>
            return HAL_TIMEOUT;
 8005416:	2003      	movs	r0, #3
 8005418:	e20f      	b.n	800583a <HAL_RCC_OscConfig+0x652>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800541a:	6813      	ldr	r3, [r2, #0]
 800541c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005420:	6013      	str	r3, [r2, #0]
}
 8005422:	e7a3      	b.n	800536c <HAL_RCC_OscConfig+0x184>
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005424:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800542e:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005436:	601a      	str	r2, [r3, #0]
}
 8005438:	e798      	b.n	800536c <HAL_RCC_OscConfig+0x184>
        tickstart = HAL_GetTick();
 800543a:	f7fc fdb7 	bl	8001fac <HAL_GetTick>
 800543e:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005440:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800544a:	d0c4      	beq.n	80053d6 <HAL_RCC_OscConfig+0x1ee>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800544c:	f7fc fdae 	bl	8001fac <HAL_GetTick>
 8005450:	1bc0      	subs	r0, r0, r7
 8005452:	2864      	cmp	r0, #100	; 0x64
 8005454:	d9f4      	bls.n	8005440 <HAL_RCC_OscConfig+0x258>
            return HAL_TIMEOUT;
 8005456:	2003      	movs	r0, #3
 8005458:	e1ef      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800545a:	2e02      	cmp	r6, #2
 800545c:	d1c3      	bne.n	80053e6 <HAL_RCC_OscConfig+0x1fe>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800545e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005468:	d003      	beq.n	8005472 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800546a:	6923      	ldr	r3, [r4, #16]
 800546c:	2b00      	cmp	r3, #0
 800546e:	f000 81df 	beq.w	8005830 <HAL_RCC_OscConfig+0x648>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005472:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005474:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005478:	6853      	ldr	r3, [r2, #4]
 800547a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800547e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005482:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005484:	6823      	ldr	r3, [r4, #0]
 8005486:	f013 0f08 	tst.w	r3, #8
 800548a:	f000 808e 	beq.w	80055aa <HAL_RCC_OscConfig+0x3c2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800548e:	69a3      	ldr	r3, [r4, #24]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d071      	beq.n	8005578 <HAL_RCC_OscConfig+0x390>
      uint32_t csr_temp = RCC->CSR;
 8005494:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005498:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800549c:	69e1      	ldr	r1, [r4, #28]
 800549e:	f003 0210 	and.w	r2, r3, #16
 80054a2:	4291      	cmp	r1, r2
 80054a4:	d011      	beq.n	80054ca <HAL_RCC_OscConfig+0x2e2>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80054a6:	f003 0203 	and.w	r2, r3, #3
 80054aa:	2a02      	cmp	r2, #2
 80054ac:	f000 81c2 	beq.w	8005834 <HAL_RCC_OscConfig+0x64c>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80054b0:	f013 0f01 	tst.w	r3, #1
 80054b4:	d142      	bne.n	800553c <HAL_RCC_OscConfig+0x354>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80054b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80054ba:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80054be:	f023 0310 	bic.w	r3, r3, #16
 80054c2:	69e1      	ldr	r1, [r4, #28]
 80054c4:	430b      	orrs	r3, r1
 80054c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80054ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80054ce:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80054d2:	f043 0301 	orr.w	r3, r3, #1
 80054d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80054da:	f7fc fd67 	bl	8001fac <HAL_GetTick>
 80054de:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80054e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054e8:	f013 0f02 	tst.w	r3, #2
 80054ec:	d15d      	bne.n	80055aa <HAL_RCC_OscConfig+0x3c2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054ee:	f7fc fd5d 	bl	8001fac <HAL_GetTick>
 80054f2:	1b80      	subs	r0, r0, r6
 80054f4:	2811      	cmp	r0, #17
 80054f6:	d9f3      	bls.n	80054e0 <HAL_RCC_OscConfig+0x2f8>
          return HAL_TIMEOUT;
 80054f8:	2003      	movs	r0, #3
 80054fa:	e19e      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054fc:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80054fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005502:	6853      	ldr	r3, [r2, #4]
 8005504:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005508:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800550c:	6053      	str	r3, [r2, #4]
}
 800550e:	e7b9      	b.n	8005484 <HAL_RCC_OscConfig+0x29c>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005510:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005514:	6813      	ldr	r3, [r2, #0]
 8005516:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800551a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800551c:	f7fc fd46 	bl	8001fac <HAL_GetTick>
 8005520:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005522:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800552c:	d0aa      	beq.n	8005484 <HAL_RCC_OscConfig+0x29c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800552e:	f7fc fd3d 	bl	8001fac <HAL_GetTick>
 8005532:	1b80      	subs	r0, r0, r6
 8005534:	2802      	cmp	r0, #2
 8005536:	d9f4      	bls.n	8005522 <HAL_RCC_OscConfig+0x33a>
            return HAL_TIMEOUT;
 8005538:	2003      	movs	r0, #3
 800553a:	e17e      	b.n	800583a <HAL_RCC_OscConfig+0x652>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800553c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005540:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005544:	f023 0301 	bic.w	r3, r3, #1
 8005548:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
          tickstart = HAL_GetTick();
 800554c:	f7fc fd2e 	bl	8001fac <HAL_GetTick>
 8005550:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005556:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800555a:	f013 0f02 	tst.w	r3, #2
 800555e:	d0aa      	beq.n	80054b6 <HAL_RCC_OscConfig+0x2ce>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005560:	f7fc fd24 	bl	8001fac <HAL_GetTick>
 8005564:	1b80      	subs	r0, r0, r6
 8005566:	2811      	cmp	r0, #17
 8005568:	d9f3      	bls.n	8005552 <HAL_RCC_OscConfig+0x36a>
              return HAL_TIMEOUT;
 800556a:	2003      	movs	r0, #3
 800556c:	e165      	b.n	800583a <HAL_RCC_OscConfig+0x652>
 800556e:	bf00      	nop
 8005570:	20000070 	.word	0x20000070
 8005574:	20000074 	.word	0x20000074
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005578:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800557c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005580:	f023 0301 	bic.w	r3, r3, #1
 8005584:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8005588:	f7fc fd10 	bl	8001fac <HAL_GetTick>
 800558c:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800558e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005592:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005596:	f013 0f02 	tst.w	r3, #2
 800559a:	d006      	beq.n	80055aa <HAL_RCC_OscConfig+0x3c2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800559c:	f7fc fd06 	bl	8001fac <HAL_GetTick>
 80055a0:	1b80      	subs	r0, r0, r6
 80055a2:	2811      	cmp	r0, #17
 80055a4:	d9f3      	bls.n	800558e <HAL_RCC_OscConfig+0x3a6>
          return HAL_TIMEOUT;
 80055a6:	2003      	movs	r0, #3
 80055a8:	e147      	b.n	800583a <HAL_RCC_OscConfig+0x652>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055aa:	6823      	ldr	r3, [r4, #0]
 80055ac:	f013 0f04 	tst.w	r3, #4
 80055b0:	f000 80b1 	beq.w	8005716 <HAL_RCC_OscConfig+0x52e>
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80055b4:	4ba8      	ldr	r3, [pc, #672]	; (8005858 <HAL_RCC_OscConfig+0x670>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80055bc:	d110      	bne.n	80055e0 <HAL_RCC_OscConfig+0x3f8>
      HAL_PWR_EnableBkUpAccess();
 80055be:	f7ff fc79 	bl	8004eb4 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 80055c2:	f7fc fcf3 	bl	8001fac <HAL_GetTick>
 80055c6:	4606      	mov	r6, r0
 80055c8:	4ba3      	ldr	r3, [pc, #652]	; (8005858 <HAL_RCC_OscConfig+0x670>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80055d0:	d106      	bne.n	80055e0 <HAL_RCC_OscConfig+0x3f8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055d2:	f7fc fceb 	bl	8001fac <HAL_GetTick>
 80055d6:	1b80      	subs	r0, r0, r6
 80055d8:	2802      	cmp	r0, #2
 80055da:	d9f5      	bls.n	80055c8 <HAL_RCC_OscConfig+0x3e0>
          return HAL_TIMEOUT;
 80055dc:	2003      	movs	r0, #3
 80055de:	e12c      	b.n	800583a <HAL_RCC_OscConfig+0x652>
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055e0:	68e3      	ldr	r3, [r4, #12]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d061      	beq.n	80056aa <HAL_RCC_OscConfig+0x4c2>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80055e6:	2b85      	cmp	r3, #133	; 0x85
 80055e8:	d001      	beq.n	80055ee <HAL_RCC_OscConfig+0x406>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80055ea:	2b05      	cmp	r3, #5
 80055ec:	d107      	bne.n	80055fe <HAL_RCC_OscConfig+0x416>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80055ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80055f2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80055f6:	f043 0304 	orr.w	r3, r3, #4
 80055fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 80055fe:	f7fc fcd5 	bl	8001fac <HAL_GetTick>
 8005602:	4606      	mov	r6, r0
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005604:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005608:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800560c:	f043 0301 	orr.w	r3, r3, #1
 8005610:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800561c:	f013 0f02 	tst.w	r3, #2
 8005620:	d108      	bne.n	8005634 <HAL_RCC_OscConfig+0x44c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005622:	f7fc fcc3 	bl	8001fac <HAL_GetTick>
 8005626:	1b80      	subs	r0, r0, r6
 8005628:	f241 3388 	movw	r3, #5000	; 0x1388
 800562c:	4298      	cmp	r0, r3
 800562e:	d9f1      	bls.n	8005614 <HAL_RCC_OscConfig+0x42c>
          return HAL_TIMEOUT;
 8005630:	2003      	movs	r0, #3
 8005632:	e102      	b.n	800583a <HAL_RCC_OscConfig+0x652>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005634:	68e3      	ldr	r3, [r4, #12]
 8005636:	2b81      	cmp	r3, #129	; 0x81
 8005638:	d001      	beq.n	800563e <HAL_RCC_OscConfig+0x456>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800563a:	2b85      	cmp	r3, #133	; 0x85
 800563c:	d11a      	bne.n	8005674 <HAL_RCC_OscConfig+0x48c>
        tickstart = HAL_GetTick();
 800563e:	f7fc fcb5 	bl	8001fac <HAL_GetTick>
 8005642:	4606      	mov	r6, r0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005644:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005648:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800564c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005650:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005654:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800565c:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005660:	d159      	bne.n	8005716 <HAL_RCC_OscConfig+0x52e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005662:	f7fc fca3 	bl	8001fac <HAL_GetTick>
 8005666:	1b80      	subs	r0, r0, r6
 8005668:	f241 3388 	movw	r3, #5000	; 0x1388
 800566c:	4298      	cmp	r0, r3
 800566e:	d9f1      	bls.n	8005654 <HAL_RCC_OscConfig+0x46c>
            return HAL_TIMEOUT;
 8005670:	2003      	movs	r0, #3
 8005672:	e0e2      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        tickstart = HAL_GetTick();
 8005674:	f7fc fc9a 	bl	8001fac <HAL_GetTick>
 8005678:	4606      	mov	r6, r0
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800567a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800567e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005682:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005686:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800568a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800568e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005692:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005696:	d03e      	beq.n	8005716 <HAL_RCC_OscConfig+0x52e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005698:	f7fc fc88 	bl	8001fac <HAL_GetTick>
 800569c:	1b80      	subs	r0, r0, r6
 800569e:	f241 3388 	movw	r3, #5000	; 0x1388
 80056a2:	4298      	cmp	r0, r3
 80056a4:	d9f1      	bls.n	800568a <HAL_RCC_OscConfig+0x4a2>
            return HAL_TIMEOUT;
 80056a6:	2003      	movs	r0, #3
 80056a8:	e0c7      	b.n	800583a <HAL_RCC_OscConfig+0x652>
      tickstart = HAL_GetTick();
 80056aa:	f7fc fc7f 	bl	8001fac <HAL_GetTick>
 80056ae:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80056b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80056b4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80056b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80056c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056c8:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80056cc:	d008      	beq.n	80056e0 <HAL_RCC_OscConfig+0x4f8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ce:	f7fc fc6d 	bl	8001fac <HAL_GetTick>
 80056d2:	1b80      	subs	r0, r0, r6
 80056d4:	f241 3388 	movw	r3, #5000	; 0x1388
 80056d8:	4298      	cmp	r0, r3
 80056da:	d9f1      	bls.n	80056c0 <HAL_RCC_OscConfig+0x4d8>
          return HAL_TIMEOUT;
 80056dc:	2003      	movs	r0, #3
 80056de:	e0ac      	b.n	800583a <HAL_RCC_OscConfig+0x652>
      tickstart = HAL_GetTick();
 80056e0:	f7fc fc64 	bl	8001fac <HAL_GetTick>
 80056e4:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80056e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80056ea:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80056ee:	f023 0301 	bic.w	r3, r3, #1
 80056f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80056f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056fe:	f013 0f02 	tst.w	r3, #2
 8005702:	d008      	beq.n	8005716 <HAL_RCC_OscConfig+0x52e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005704:	f7fc fc52 	bl	8001fac <HAL_GetTick>
 8005708:	1b80      	subs	r0, r0, r6
 800570a:	f241 3388 	movw	r3, #5000	; 0x1388
 800570e:	4298      	cmp	r0, r3
 8005710:	d9f1      	bls.n	80056f6 <HAL_RCC_OscConfig+0x50e>
          return HAL_TIMEOUT;
 8005712:	2003      	movs	r0, #3
 8005714:	e091      	b.n	800583a <HAL_RCC_OscConfig+0x652>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005716:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 808d 	beq.w	8005838 <HAL_RCC_OscConfig+0x650>
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800571e:	2d0c      	cmp	r5, #12
 8005720:	d062      	beq.n	80057e8 <HAL_RCC_OscConfig+0x600>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005722:	2b02      	cmp	r3, #2
 8005724:	d01f      	beq.n	8005766 <HAL_RCC_OscConfig+0x57e>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005726:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005730:	601a      	str	r2, [r3, #0]
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8005732:	68da      	ldr	r2, [r3, #12]
 8005734:	f022 0203 	bic.w	r2, r2, #3
 8005738:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800573a:	68da      	ldr	r2, [r3, #12]
 800573c:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8005740:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005744:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 8005746:	f7fc fc31 	bl	8001fac <HAL_GetTick>
 800574a:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800574c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005756:	d073      	beq.n	8005840 <HAL_RCC_OscConfig+0x658>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005758:	f7fc fc28 	bl	8001fac <HAL_GetTick>
 800575c:	1b00      	subs	r0, r0, r4
 800575e:	280a      	cmp	r0, #10
 8005760:	d9f4      	bls.n	800574c <HAL_RCC_OscConfig+0x564>
            return HAL_TIMEOUT;
 8005762:	2003      	movs	r0, #3
 8005764:	e069      	b.n	800583a <HAL_RCC_OscConfig+0x652>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005766:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800576a:	6813      	ldr	r3, [r2, #0]
 800576c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005770:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005772:	f7fc fc1b 	bl	8001fac <HAL_GetTick>
 8005776:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005778:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005782:	d12a      	bne.n	80057da <HAL_RCC_OscConfig+0x5f2>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005784:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005788:	68d3      	ldr	r3, [r2, #12]
 800578a:	4934      	ldr	r1, [pc, #208]	; (800585c <HAL_RCC_OscConfig+0x674>)
 800578c:	4019      	ands	r1, r3
 800578e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005790:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005792:	4303      	orrs	r3, r0
 8005794:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005796:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800579a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800579c:	4303      	orrs	r3, r0
 800579e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80057a0:	4303      	orrs	r3, r0
 80057a2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80057a4:	4303      	orrs	r3, r0
 80057a6:	430b      	orrs	r3, r1
 80057a8:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80057aa:	6813      	ldr	r3, [r2, #0]
 80057ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80057b0:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80057b2:	68d3      	ldr	r3, [r2, #12]
 80057b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057b8:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80057ba:	f7fc fbf7 	bl	8001fac <HAL_GetTick>
 80057be:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80057c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80057ca:	d137      	bne.n	800583c <HAL_RCC_OscConfig+0x654>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057cc:	f7fc fbee 	bl	8001fac <HAL_GetTick>
 80057d0:	1b00      	subs	r0, r0, r4
 80057d2:	280a      	cmp	r0, #10
 80057d4:	d9f4      	bls.n	80057c0 <HAL_RCC_OscConfig+0x5d8>
            return HAL_TIMEOUT;
 80057d6:	2003      	movs	r0, #3
 80057d8:	e02f      	b.n	800583a <HAL_RCC_OscConfig+0x652>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057da:	f7fc fbe7 	bl	8001fac <HAL_GetTick>
 80057de:	1b40      	subs	r0, r0, r5
 80057e0:	280a      	cmp	r0, #10
 80057e2:	d9c9      	bls.n	8005778 <HAL_RCC_OscConfig+0x590>
            return HAL_TIMEOUT;
 80057e4:	2003      	movs	r0, #3
 80057e6:	e028      	b.n	800583a <HAL_RCC_OscConfig+0x652>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d02b      	beq.n	8005844 <HAL_RCC_OscConfig+0x65c>
        pll_config = RCC->PLLCFGR;
 80057ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057f0:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80057f2:	f003 0103 	and.w	r1, r3, #3
 80057f6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80057f8:	4291      	cmp	r1, r2
 80057fa:	d125      	bne.n	8005848 <HAL_RCC_OscConfig+0x660>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80057fc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005800:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005802:	428a      	cmp	r2, r1
 8005804:	d122      	bne.n	800584c <HAL_RCC_OscConfig+0x664>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8005806:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800580a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800580c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8005810:	d11e      	bne.n	8005850 <HAL_RCC_OscConfig+0x668>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8005812:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8005816:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005818:	4293      	cmp	r3, r2
 800581a:	d11b      	bne.n	8005854 <HAL_RCC_OscConfig+0x66c>
  return HAL_OK;
 800581c:	2000      	movs	r0, #0
 800581e:	e00c      	b.n	800583a <HAL_RCC_OscConfig+0x652>
    return HAL_ERROR;
 8005820:	2001      	movs	r0, #1
}
 8005822:	4770      	bx	lr
        return HAL_ERROR;
 8005824:	2001      	movs	r0, #1
 8005826:	e008      	b.n	800583a <HAL_RCC_OscConfig+0x652>
            return HAL_ERROR;
 8005828:	2001      	movs	r0, #1
 800582a:	e006      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        return HAL_ERROR;
 800582c:	2001      	movs	r0, #1
 800582e:	e004      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        return HAL_ERROR;
 8005830:	2001      	movs	r0, #1
 8005832:	e002      	b.n	800583a <HAL_RCC_OscConfig+0x652>
          return HAL_ERROR;
 8005834:	2001      	movs	r0, #1
 8005836:	e000      	b.n	800583a <HAL_RCC_OscConfig+0x652>
  return HAL_OK;
 8005838:	2000      	movs	r0, #0
}
 800583a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 800583c:	2000      	movs	r0, #0
 800583e:	e7fc      	b.n	800583a <HAL_RCC_OscConfig+0x652>
 8005840:	2000      	movs	r0, #0
 8005842:	e7fa      	b.n	800583a <HAL_RCC_OscConfig+0x652>
        return HAL_ERROR;
 8005844:	2001      	movs	r0, #1
 8005846:	e7f8      	b.n	800583a <HAL_RCC_OscConfig+0x652>
          return HAL_ERROR;
 8005848:	2001      	movs	r0, #1
 800584a:	e7f6      	b.n	800583a <HAL_RCC_OscConfig+0x652>
 800584c:	2001      	movs	r0, #1
 800584e:	e7f4      	b.n	800583a <HAL_RCC_OscConfig+0x652>
 8005850:	2001      	movs	r0, #1
 8005852:	e7f2      	b.n	800583a <HAL_RCC_OscConfig+0x652>
 8005854:	2001      	movs	r0, #1
 8005856:	e7f0      	b.n	800583a <HAL_RCC_OscConfig+0x652>
 8005858:	58000400 	.word	0x58000400
 800585c:	11c1808c 	.word	0x11c1808c

08005860 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005860:	2800      	cmp	r0, #0
 8005862:	f000 8127 	beq.w	8005ab4 <HAL_RCC_ClockConfig+0x254>
{
 8005866:	b570      	push	{r4, r5, r6, lr}
 8005868:	460c      	mov	r4, r1
 800586a:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800586c:	4b93      	ldr	r3, [pc, #588]	; (8005abc <HAL_RCC_ClockConfig+0x25c>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0307 	and.w	r3, r3, #7
 8005874:	428b      	cmp	r3, r1
 8005876:	d32d      	bcc.n	80058d4 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005878:	682b      	ldr	r3, [r5, #0]
 800587a:	f013 0f02 	tst.w	r3, #2
 800587e:	d13f      	bne.n	8005900 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005880:	682b      	ldr	r3, [r5, #0]
 8005882:	f013 0f20 	tst.w	r3, #32
 8005886:	d153      	bne.n	8005930 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8005888:	682b      	ldr	r3, [r5, #0]
 800588a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800588e:	d16a      	bne.n	8005966 <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005890:	682b      	ldr	r3, [r5, #0]
 8005892:	f013 0f04 	tst.w	r3, #4
 8005896:	f040 8083 	bne.w	80059a0 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800589a:	682b      	ldr	r3, [r5, #0]
 800589c:	f013 0f08 	tst.w	r3, #8
 80058a0:	f040 8097 	bne.w	80059d2 <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058a4:	682b      	ldr	r3, [r5, #0]
 80058a6:	f013 0f01 	tst.w	r3, #1
 80058aa:	f000 80de 	beq.w	8005a6a <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058ae:	686b      	ldr	r3, [r5, #4]
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	f000 80a8 	beq.w	8005a06 <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058b6:	2b03      	cmp	r3, #3
 80058b8:	f000 80ad 	beq.w	8005a16 <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f040 80b2 	bne.w	8005a26 <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80058c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058c6:	6812      	ldr	r2, [r2, #0]
 80058c8:	f012 0f02 	tst.w	r2, #2
 80058cc:	f040 80b1 	bne.w	8005a32 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 80058d0:	2001      	movs	r0, #1
 80058d2:	e0ee      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058d4:	4a79      	ldr	r2, [pc, #484]	; (8005abc <HAL_RCC_ClockConfig+0x25c>)
 80058d6:	6813      	ldr	r3, [r2, #0]
 80058d8:	f023 0307 	bic.w	r3, r3, #7
 80058dc:	430b      	orrs	r3, r1
 80058de:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80058e0:	f7fc fb64 	bl	8001fac <HAL_GetTick>
 80058e4:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058e6:	4b75      	ldr	r3, [pc, #468]	; (8005abc <HAL_RCC_ClockConfig+0x25c>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0307 	and.w	r3, r3, #7
 80058ee:	42a3      	cmp	r3, r4
 80058f0:	d0c2      	beq.n	8005878 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80058f2:	f7fc fb5b 	bl	8001fac <HAL_GetTick>
 80058f6:	1b80      	subs	r0, r0, r6
 80058f8:	2802      	cmp	r0, #2
 80058fa:	d9f4      	bls.n	80058e6 <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 80058fc:	2003      	movs	r0, #3
 80058fe:	e0d8      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005900:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005902:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005906:	688a      	ldr	r2, [r1, #8]
 8005908:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800590c:	4313      	orrs	r3, r2
 800590e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8005910:	f7fc fb4c 	bl	8001fac <HAL_GetTick>
 8005914:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005916:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005920:	d1ae      	bne.n	8005880 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005922:	f7fc fb43 	bl	8001fac <HAL_GetTick>
 8005926:	1b80      	subs	r0, r0, r6
 8005928:	2802      	cmp	r0, #2
 800592a:	d9f4      	bls.n	8005916 <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 800592c:	2003      	movs	r0, #3
 800592e:	e0c0      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005930:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005932:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005936:	f8d1 2108 	ldr.w	r2, [r1, #264]	; 0x108
 800593a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800593e:	4313      	orrs	r3, r2
 8005940:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
    tickstart = HAL_GetTick();
 8005944:	f7fc fb32 	bl	8001fac <HAL_GetTick>
 8005948:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800594a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800594e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005952:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005956:	d197      	bne.n	8005888 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005958:	f7fc fb28 	bl	8001fac <HAL_GetTick>
 800595c:	1b80      	subs	r0, r0, r6
 800595e:	2802      	cmp	r0, #2
 8005960:	d9f3      	bls.n	800594a <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 8005962:	2003      	movs	r0, #3
 8005964:	e0a5      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8005966:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005968:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800596c:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8005970:	f023 030f 	bic.w	r3, r3, #15
 8005974:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 8005978:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    tickstart = HAL_GetTick();
 800597c:	f7fc fb16 	bl	8001fac <HAL_GetTick>
 8005980:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005982:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005986:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800598a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800598e:	f47f af7f 	bne.w	8005890 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005992:	f7fc fb0b 	bl	8001fac <HAL_GetTick>
 8005996:	1b80      	subs	r0, r0, r6
 8005998:	2802      	cmp	r0, #2
 800599a:	d9f2      	bls.n	8005982 <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 800599c:	2003      	movs	r0, #3
 800599e:	e088      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80059a0:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80059a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059a6:	688a      	ldr	r2, [r1, #8]
 80059a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80059ac:	4313      	orrs	r3, r2
 80059ae:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80059b0:	f7fc fafc 	bl	8001fac <HAL_GetTick>
 80059b4:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80059b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80059c0:	f47f af6b 	bne.w	800589a <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80059c4:	f7fc faf2 	bl	8001fac <HAL_GetTick>
 80059c8:	1b80      	subs	r0, r0, r6
 80059ca:	2802      	cmp	r0, #2
 80059cc:	d9f3      	bls.n	80059b6 <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 80059ce:	2003      	movs	r0, #3
 80059d0:	e06f      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80059d2:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80059d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059d8:	6893      	ldr	r3, [r2, #8]
 80059da:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80059de:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80059e2:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80059e4:	f7fc fae2 	bl	8001fac <HAL_GetTick>
 80059e8:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80059ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80059f4:	f47f af56 	bne.w	80058a4 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80059f8:	f7fc fad8 	bl	8001fac <HAL_GetTick>
 80059fc:	1b80      	subs	r0, r0, r6
 80059fe:	2802      	cmp	r0, #2
 8005a00:	d9f3      	bls.n	80059ea <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 8005a02:	2003      	movs	r0, #3
 8005a04:	e055      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005a06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a0a:	6812      	ldr	r2, [r2, #0]
 8005a0c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8005a10:	d10f      	bne.n	8005a32 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8005a12:	2001      	movs	r0, #1
 8005a14:	e04d      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005a16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a1a:	6812      	ldr	r2, [r2, #0]
 8005a1c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8005a20:	d107      	bne.n	8005a32 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8005a22:	2001      	movs	r0, #1
 8005a24:	e045      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005a26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a2a:	6812      	ldr	r2, [r2, #0]
 8005a2c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8005a30:	d042      	beq.n	8005ab8 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005a32:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a36:	688a      	ldr	r2, [r1, #8]
 8005a38:	f022 0203 	bic.w	r2, r2, #3
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8005a40:	f7fc fab4 	bl	8001fac <HAL_GetTick>
 8005a44:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a50:	686a      	ldr	r2, [r5, #4]
 8005a52:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005a56:	d008      	beq.n	8005a6a <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a58:	f7fc faa8 	bl	8001fac <HAL_GetTick>
 8005a5c:	1b80      	subs	r0, r0, r6
 8005a5e:	f241 3388 	movw	r3, #5000	; 0x1388
 8005a62:	4298      	cmp	r0, r3
 8005a64:	d9ef      	bls.n	8005a46 <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 8005a66:	2003      	movs	r0, #3
 8005a68:	e023      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a6a:	4b14      	ldr	r3, [pc, #80]	; (8005abc <HAL_RCC_ClockConfig+0x25c>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	42a3      	cmp	r3, r4
 8005a74:	d915      	bls.n	8005aa2 <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a76:	4a11      	ldr	r2, [pc, #68]	; (8005abc <HAL_RCC_ClockConfig+0x25c>)
 8005a78:	6813      	ldr	r3, [r2, #0]
 8005a7a:	f023 0307 	bic.w	r3, r3, #7
 8005a7e:	4323      	orrs	r3, r4
 8005a80:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005a82:	f7fc fa93 	bl	8001fac <HAL_GetTick>
 8005a86:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a88:	4b0c      	ldr	r3, [pc, #48]	; (8005abc <HAL_RCC_ClockConfig+0x25c>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0307 	and.w	r3, r3, #7
 8005a90:	42a3      	cmp	r3, r4
 8005a92:	d006      	beq.n	8005aa2 <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005a94:	f7fc fa8a 	bl	8001fac <HAL_GetTick>
 8005a98:	1b40      	subs	r0, r0, r5
 8005a9a:	2802      	cmp	r0, #2
 8005a9c:	d9f4      	bls.n	8005a88 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 8005a9e:	2003      	movs	r0, #3
 8005aa0:	e007      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005aa2:	f7ff fb91 	bl	80051c8 <HAL_RCC_GetHCLKFreq>
 8005aa6:	4b06      	ldr	r3, [pc, #24]	; (8005ac0 <HAL_RCC_ClockConfig+0x260>)
 8005aa8:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8005aaa:	4b06      	ldr	r3, [pc, #24]	; (8005ac4 <HAL_RCC_ClockConfig+0x264>)
 8005aac:	6818      	ldr	r0, [r3, #0]
 8005aae:	f7fc fa7b 	bl	8001fa8 <HAL_InitTick>
}
 8005ab2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005ab4:	2001      	movs	r0, #1
}
 8005ab6:	4770      	bx	lr
        return HAL_ERROR;
 8005ab8:	2001      	movs	r0, #1
 8005aba:	e7fa      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x252>
 8005abc:	58004000 	.word	0x58004000
 8005ac0:	20000070 	.word	0x20000070
 8005ac4:	20000074 	.word	0x20000074

08005ac8 <HAL_RCC_GetPCLK1Freq>:
{
 8005ac8:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005aca:	f7ff fb7d 	bl	80051c8 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005ace:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005ad8:	4a02      	ldr	r2, [pc, #8]	; (8005ae4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005ada:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8005ade:	40d8      	lsrs	r0, r3
 8005ae0:	bd08      	pop	{r3, pc}
 8005ae2:	bf00      	nop
 8005ae4:	08015c7c 	.word	0x08015c7c

08005ae8 <HAL_RCC_GetPCLK2Freq>:
{
 8005ae8:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005aea:	f7ff fb6d 	bl	80051c8 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005aee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005af8:	4a02      	ldr	r2, [pc, #8]	; (8005b04 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005afa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8005afe:	40d8      	lsrs	r0, r3
 8005b00:	bd08      	pop	{r3, pc}
 8005b02:	bf00      	nop
 8005b04:	08015c7c 	.word	0x08015c7c

08005b08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b08:	b570      	push	{r4, r5, r6, lr}
 8005b0a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b0c:	6803      	ldr	r3, [r0, #0]
 8005b0e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005b12:	f040 80ab 	bne.w	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x164>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005b16:	2500      	movs	r5, #0
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	f013 0f01 	tst.w	r3, #1
 8005b1e:	d00a      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b20:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8005b22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b26:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005b2a:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8005b2e:	b292      	uxth	r2, r2
 8005b30:	4313      	orrs	r3, r2
 8005b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b36:	6823      	ldr	r3, [r4, #0]
 8005b38:	f013 0f02 	tst.w	r3, #2
 8005b3c:	d00a      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b3e:	68a2      	ldr	r2, [r4, #8]
 8005b40:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b44:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005b48:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8005b4c:	b292      	uxth	r2, r2
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b54:	6823      	ldr	r3, [r4, #0]
 8005b56:	f013 0f20 	tst.w	r3, #32
 8005b5a:	d009      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b5c:	6923      	ldr	r3, [r4, #16]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8005b5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b62:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005b66:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b70:	6823      	ldr	r3, [r4, #0]
 8005b72:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005b76:	d00c      	beq.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b78:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005b7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b7e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005b82:	0c02      	lsrs	r2, r0, #16
 8005b84:	0412      	lsls	r2, r2, #16
 8005b86:	ea23 0302 	bic.w	r3, r3, r2
 8005b8a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005b98:	d00c      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b9a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ba0:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005ba4:	0c02      	lsrs	r2, r0, #16
 8005ba6:	0412      	lsls	r2, r2, #16
 8005ba8:	ea23 0302 	bic.w	r3, r3, r2
 8005bac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005bb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8005bb4:	6823      	ldr	r3, [r4, #0]
 8005bb6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005bba:	d00c      	beq.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8005bbc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005bbe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005bc2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005bc6:	0c02      	lsrs	r2, r0, #16
 8005bc8:	0412      	lsls	r2, r2, #16
 8005bca:	ea23 0302 	bic.w	r3, r3, r2
 8005bce:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005bd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005bd6:	6823      	ldr	r3, [r4, #0]
 8005bd8:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005bdc:	f040 809e 	bne.w	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x214>
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005be0:	6823      	ldr	r3, [r4, #0]
 8005be2:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005be6:	f040 80aa 	bne.w	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x236>
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005bf0:	f040 80b6 	bne.w	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x258>
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	f013 0f10 	tst.w	r3, #16
 8005bfa:	d00e      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005bfc:	68e3      	ldr	r3, [r4, #12]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8005bfe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c02:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005c06:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005c10:	68e3      	ldr	r3, [r4, #12]
 8005c12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c16:	f000 80b4 	beq.w	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8005c20:	d00f      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c22:	6b23      	ldr	r3, [r4, #48]	; 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005c24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c28:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005c2c:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8005c30:	4313      	orrs	r3, r2
 8005c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c36:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005c38:	b91b      	cbnz	r3, 8005c42 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005c3a:	68cb      	ldr	r3, [r1, #12]
 8005c3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c40:	60cb      	str	r3, [r1, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8005c48:	d00e      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005c4a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005c4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c50:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005c54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8005c5e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005c60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c64:	f000 8092 	beq.w	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x284>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
    }
  }

  return status;
}
 8005c68:	4628      	mov	r0, r5
 8005c6a:	bd70      	pop	{r4, r5, r6, pc}
    HAL_PWR_EnableBkUpAccess();
 8005c6c:	f7ff f922 	bl	8004eb4 <HAL_PWR_EnableBkUpAccess>
    tickstart = HAL_GetTick();
 8005c70:	f7fc f99c 	bl	8001fac <HAL_GetTick>
 8005c74:	4605      	mov	r5, r0
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8005c76:	4b48      	ldr	r3, [pc, #288]	; (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005c7e:	d106      	bne.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x186>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c80:	f7fc f994 	bl	8001fac <HAL_GetTick>
 8005c84:	1b40      	subs	r0, r0, r5
 8005c86:	2802      	cmp	r0, #2
 8005c88:	d9f5      	bls.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x16e>
        ret = HAL_TIMEOUT;
 8005c8a:	2503      	movs	r5, #3
 8005c8c:	e000      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x188>
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8005c8e:	2500      	movs	r5, #0
    if (ret == HAL_OK)
 8005c90:	2d00      	cmp	r5, #0
 8005c92:	f47f af41 	bne.w	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x10>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005c96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8005ca2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d024      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005ca8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005cb0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005cb4:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005cb8:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8005cbc:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005cc0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005cc4:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8005cc8:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8005ccc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8005cd0:	f012 0f02 	tst.w	r2, #2
 8005cd4:	d10f      	bne.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      if (ret == HAL_OK)
 8005cd6:	2d00      	cmp	r5, #0
 8005cd8:	f47f af1e 	bne.w	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x10>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005cdc:	6b63      	ldr	r3, [r4, #52]	; 0x34
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005cde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ce2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8005ce6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005cea:	4313      	orrs	r3, r2
 8005cec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005cf0:	e712      	b.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x10>
  uint32_t tmpregister = 0;
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	e7ec      	b.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        tickstart = HAL_GetTick();
 8005cf6:	f7fc f959 	bl	8001fac <HAL_GetTick>
 8005cfa:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005cfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d04:	f013 0f02 	tst.w	r3, #2
 8005d08:	d1e5      	bne.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d0a:	f7fc f94f 	bl	8001fac <HAL_GetTick>
 8005d0e:	1b80      	subs	r0, r0, r6
 8005d10:	f241 3388 	movw	r3, #5000	; 0x1388
 8005d14:	4298      	cmp	r0, r3
 8005d16:	d9f1      	bls.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1f4>
            ret = HAL_TIMEOUT;
 8005d18:	2503      	movs	r5, #3
 8005d1a:	e7dc      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d1c:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005d1e:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8005d22:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8005d26:	0919      	lsrs	r1, r3, #4
 8005d28:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8005d2c:	ea22 0201 	bic.w	r2, r2, r1
 8005d30:	011b      	lsls	r3, r3, #4
 8005d32:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005d36:	4313      	orrs	r3, r2
 8005d38:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8005d3c:	e750      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d3e:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005d40:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8005d44:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8005d48:	0919      	lsrs	r1, r3, #4
 8005d4a:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8005d4e:	ea22 0201 	bic.w	r2, r2, r1
 8005d52:	011b      	lsls	r3, r3, #4
 8005d54:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8005d5e:	e744      	b.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0xe2>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d60:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005d62:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8005d66:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8005d6a:	0919      	lsrs	r1, r3, #4
 8005d6c:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8005d70:	ea22 0201 	bic.w	r2, r2, r1
 8005d74:	011b      	lsls	r3, r3, #4
 8005d76:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8005d80:	e738      	b.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8005d82:	68cb      	ldr	r3, [r1, #12]
 8005d84:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d88:	60cb      	str	r3, [r1, #12]
 8005d8a:	e746      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x112>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005d8c:	68cb      	ldr	r3, [r1, #12]
 8005d8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d92:	60cb      	str	r3, [r1, #12]
 8005d94:	e768      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005d96:	bf00      	nop
 8005d98:	58000400 	.word	0x58000400

08005d9c <HAL_RTC_DeactivateAlarm>:
{
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005d9c:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d036      	beq.n	8005e12 <HAL_RTC_DeactivateAlarm+0x76>
 8005da4:	2301      	movs	r3, #1
 8005da6:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005daa:	2302      	movs	r3, #2
 8005dac:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005db0:	4b19      	ldr	r3, [pc, #100]	; (8005e18 <HAL_RTC_DeactivateAlarm+0x7c>)
 8005db2:	22ca      	movs	r2, #202	; 0xca
 8005db4:	625a      	str	r2, [r3, #36]	; 0x24
 8005db6:	2253      	movs	r2, #83	; 0x53
 8005db8:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8005dba:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005dbe:	d019      	beq.n	8005df4 <HAL_RTC_DeactivateAlarm+0x58>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8005dc0:	4b15      	ldr	r3, [pc, #84]	; (8005e18 <HAL_RTC_DeactivateAlarm+0x7c>)
 8005dc2:	699a      	ldr	r2, [r3, #24]
 8005dc4:	f422 5208 	bic.w	r2, r2, #8704	; 0x2200
 8005dc8:	619a      	str	r2, [r3, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8005dca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dcc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005dd0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8005dd2:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8005dd4:	f022 0202 	bic.w	r2, r2, #2
 8005dd8:	6302      	str	r2, [r0, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8005dda:	2202      	movs	r2, #2
 8005ddc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dde:	4b0e      	ldr	r3, [pc, #56]	; (8005e18 <HAL_RTC_DeactivateAlarm+0x7c>)
 8005de0:	22ff      	movs	r2, #255	; 0xff
 8005de2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005de4:	2301      	movs	r3, #1
 8005de6:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005dea:	2300      	movs	r3, #0
 8005dec:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 8005df0:	4618      	mov	r0, r3
 8005df2:	4770      	bx	lr
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8005df4:	699a      	ldr	r2, [r3, #24]
 8005df6:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8005dfa:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8005dfc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dfe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005e02:	645a      	str	r2, [r3, #68]	; 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8005e04:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8005e06:	f022 0201 	bic.w	r2, r2, #1
 8005e0a:	6302      	str	r2, [r0, #48]	; 0x30
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005e10:	e7e5      	b.n	8005dde <HAL_RTC_DeactivateAlarm+0x42>
  __HAL_LOCK(hrtc);
 8005e12:	2002      	movs	r0, #2
}
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	40002800 	.word	0x40002800

08005e1c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005e1c:	b538      	push	{r3, r4, r5, lr}
 8005e1e:	4604      	mov	r4, r0
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8005e20:	4b0d      	ldr	r3, [pc, #52]	; (8005e58 <HAL_RTC_AlarmIRQHandler+0x3c>)
 8005e22:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 8005e24:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8005e26:	401d      	ands	r5, r3

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8005e28:	f015 0f01 	tst.w	r5, #1
 8005e2c:	d106      	bne.n	8005e3c <HAL_RTC_AlarmIRQHandler+0x20>
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8005e2e:	f015 0f02 	tst.w	r5, #2
 8005e32:	d109      	bne.n	8005e48 <HAL_RTC_AlarmIRQHandler+0x2c>
    HAL_RTCEx_AlarmBEventCallback(hrtc);
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005e34:	2301      	movs	r3, #1
 8005e36:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8005e3c:	4b06      	ldr	r3, [pc, #24]	; (8005e58 <HAL_RTC_AlarmIRQHandler+0x3c>)
 8005e3e:	2201      	movs	r2, #1
 8005e40:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTC_AlarmAEventCallback(hrtc);
 8005e42:	f7fc fb0f 	bl	8002464 <HAL_RTC_AlarmAEventCallback>
 8005e46:	e7f2      	b.n	8005e2e <HAL_RTC_AlarmIRQHandler+0x12>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8005e48:	4b03      	ldr	r3, [pc, #12]	; (8005e58 <HAL_RTC_AlarmIRQHandler+0x3c>)
 8005e4a:	2202      	movs	r2, #2
 8005e4c:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005e4e:	4620      	mov	r0, r4
 8005e50:	f000 f9e6 	bl	8006220 <HAL_RTCEx_AlarmBEventCallback>
 8005e54:	e7ee      	b.n	8005e34 <HAL_RTC_AlarmIRQHandler+0x18>
 8005e56:	bf00      	nop
 8005e58:	40002800 	.word	0x40002800

08005e5c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005e5c:	b510      	push	{r4, lr}
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8005e5e:	4a0b      	ldr	r2, [pc, #44]	; (8005e8c <HAL_RTC_WaitForSynchro+0x30>)
 8005e60:	68d3      	ldr	r3, [r2, #12]
 8005e62:	f023 0320 	bic.w	r3, r3, #32
 8005e66:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8005e68:	f7fc f8a0 	bl	8001fac <HAL_GetTick>
 8005e6c:	4604      	mov	r4, r0

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005e6e:	4b07      	ldr	r3, [pc, #28]	; (8005e8c <HAL_RTC_WaitForSynchro+0x30>)
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	f013 0f20 	tst.w	r3, #32
 8005e76:	d107      	bne.n	8005e88 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e78:	f7fc f898 	bl	8001fac <HAL_GetTick>
 8005e7c:	1b00      	subs	r0, r0, r4
 8005e7e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005e82:	d9f4      	bls.n	8005e6e <HAL_RTC_WaitForSynchro+0x12>
    {
      return HAL_TIMEOUT;
 8005e84:	2003      	movs	r0, #3
 8005e86:	e000      	b.n	8005e8a <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005e88:	2000      	movs	r0, #0
}
 8005e8a:	bd10      	pop	{r4, pc}
 8005e8c:	40002800 	.word	0x40002800

08005e90 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e90:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8005e92:	4b11      	ldr	r3, [pc, #68]	; (8005ed8 <RTC_EnterInitMode+0x48>)
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005e9a:	d002      	beq.n	8005ea2 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8005e9c:	2400      	movs	r4, #0
      }
    }
  }

  return status;
}
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	bd70      	pop	{r4, r5, r6, pc}
 8005ea2:	4606      	mov	r6, r0
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005ea4:	4a0c      	ldr	r2, [pc, #48]	; (8005ed8 <RTC_EnterInitMode+0x48>)
 8005ea6:	68d3      	ldr	r3, [r2, #12]
 8005ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eac:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8005eae:	f7fc f87d 	bl	8001fac <HAL_GetTick>
 8005eb2:	4605      	mov	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 8005eb4:	2400      	movs	r4, #0
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005eb6:	4b08      	ldr	r3, [pc, #32]	; (8005ed8 <RTC_EnterInitMode+0x48>)
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005ebe:	d1ee      	bne.n	8005e9e <RTC_EnterInitMode+0xe>
 8005ec0:	2c03      	cmp	r4, #3
 8005ec2:	d0ec      	beq.n	8005e9e <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005ec4:	f7fc f872 	bl	8001fac <HAL_GetTick>
 8005ec8:	1b43      	subs	r3, r0, r5
 8005eca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ece:	d9f2      	bls.n	8005eb6 <RTC_EnterInitMode+0x26>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ed0:	2403      	movs	r4, #3
 8005ed2:	f886 402d 	strb.w	r4, [r6, #45]	; 0x2d
 8005ed6:	e7ee      	b.n	8005eb6 <RTC_EnterInitMode+0x26>
 8005ed8:	40002800 	.word	0x40002800

08005edc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005edc:	b510      	push	{r4, lr}
 8005ede:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005ee0:	4b11      	ldr	r3, [pc, #68]	; (8005f28 <RTC_ExitInitMode+0x4c>)
 8005ee2:	68da      	ldr	r2, [r3, #12]
 8005ee4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ee8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005eea:	699b      	ldr	r3, [r3, #24]
 8005eec:	f013 0f20 	tst.w	r3, #32
 8005ef0:	d107      	bne.n	8005f02 <RTC_ExitInitMode+0x26>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ef2:	f7ff ffb3 	bl	8005e5c <HAL_RTC_WaitForSynchro>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	b1a0      	cbz	r0, 8005f24 <RTC_ExitInitMode+0x48>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8005f00:	e010      	b.n	8005f24 <RTC_ExitInitMode+0x48>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005f02:	4a09      	ldr	r2, [pc, #36]	; (8005f28 <RTC_ExitInitMode+0x4c>)
 8005f04:	6993      	ldr	r3, [r2, #24]
 8005f06:	f023 0320 	bic.w	r3, r3, #32
 8005f0a:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f0c:	f7ff ffa6 	bl	8005e5c <HAL_RTC_WaitForSynchro>
 8005f10:	4603      	mov	r3, r0
 8005f12:	b110      	cbz	r0, 8005f1a <RTC_ExitInitMode+0x3e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005f1a:	4903      	ldr	r1, [pc, #12]	; (8005f28 <RTC_ExitInitMode+0x4c>)
 8005f1c:	698a      	ldr	r2, [r1, #24]
 8005f1e:	f042 0220 	orr.w	r2, r2, #32
 8005f22:	618a      	str	r2, [r1, #24]
  }

  return status;
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	bd10      	pop	{r4, pc}
 8005f28:	40002800 	.word	0x40002800

08005f2c <HAL_RTC_Init>:
  if (hrtc != NULL)
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	d04a      	beq.n	8005fc6 <HAL_RTC_Init+0x9a>
{
 8005f30:	b538      	push	{r3, r4, r5, lr}
 8005f32:	4604      	mov	r4, r0
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005f34:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8005f38:	b19b      	cbz	r3, 8005f62 <HAL_RTC_Init+0x36>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f40:	4b22      	ldr	r3, [pc, #136]	; (8005fcc <HAL_RTC_Init+0xa0>)
 8005f42:	22ca      	movs	r2, #202	; 0xca
 8005f44:	625a      	str	r2, [r3, #36]	; 0x24
 8005f46:	2253      	movs	r2, #83	; 0x53
 8005f48:	625a      	str	r2, [r3, #36]	; 0x24
    status = RTC_EnterInitMode(hrtc);
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	f7ff ffa0 	bl	8005e90 <RTC_EnterInitMode>
    if (status == HAL_OK)
 8005f50:	b160      	cbz	r0, 8005f6c <HAL_RTC_Init+0x40>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f52:	4b1e      	ldr	r3, [pc, #120]	; (8005fcc <HAL_RTC_Init+0xa0>)
 8005f54:	22ff      	movs	r2, #255	; 0xff
 8005f56:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8005f58:	b910      	cbnz	r0, 8005f60 <HAL_RTC_Init+0x34>
      hrtc->State = HAL_RTC_STATE_READY;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8005f60:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Lock = HAL_UNLOCKED;
 8005f62:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
      HAL_RTC_MspInit(hrtc);
 8005f66:	f7fb fe77 	bl	8001c58 <HAL_RTC_MspInit>
 8005f6a:	e7e6      	b.n	8005f3a <HAL_RTC_Init+0xe>
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8005f6c:	4b17      	ldr	r3, [pc, #92]	; (8005fcc <HAL_RTC_Init+0xa0>)
 8005f6e:	699a      	ldr	r2, [r3, #24]
 8005f70:	f022 628e 	bic.w	r2, r2, #74448896	; 0x4700000
 8005f74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f78:	619a      	str	r2, [r3, #24]
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8005f7a:	6999      	ldr	r1, [r3, #24]
 8005f7c:	6862      	ldr	r2, [r4, #4]
 8005f7e:	6920      	ldr	r0, [r4, #16]
 8005f80:	4302      	orrs	r2, r0
 8005f82:	69a0      	ldr	r0, [r4, #24]
 8005f84:	4302      	orrs	r2, r0
 8005f86:	430a      	orrs	r2, r1
 8005f88:	619a      	str	r2, [r3, #24]
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8005f8a:	68e2      	ldr	r2, [r4, #12]
 8005f8c:	68a1      	ldr	r1, [r4, #8]
 8005f8e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005f92:	611a      	str	r2, [r3, #16]
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8005f94:	68da      	ldr	r2, [r3, #12]
 8005f96:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 8005f9a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005f9c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005f9e:	4301      	orrs	r1, r0
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	60da      	str	r2, [r3, #12]
      status = RTC_ExitInitMode(hrtc);
 8005fa4:	4620      	mov	r0, r4
 8005fa6:	f7ff ff99 	bl	8005edc <RTC_ExitInitMode>
      if (status == HAL_OK)
 8005faa:	2800      	cmp	r0, #0
 8005fac:	d1d1      	bne.n	8005f52 <HAL_RTC_Init+0x26>
        MODIFY_REG(RTC->CR, \
 8005fae:	4907      	ldr	r1, [pc, #28]	; (8005fcc <HAL_RTC_Init+0xa0>)
 8005fb0:	698b      	ldr	r3, [r1, #24]
 8005fb2:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8005fb6:	6a22      	ldr	r2, [r4, #32]
 8005fb8:	69e5      	ldr	r5, [r4, #28]
 8005fba:	432a      	orrs	r2, r5
 8005fbc:	6965      	ldr	r5, [r4, #20]
 8005fbe:	432a      	orrs	r2, r5
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	618b      	str	r3, [r1, #24]
 8005fc4:	e7c5      	b.n	8005f52 <HAL_RTC_Init+0x26>
  HAL_StatusTypeDef status = HAL_ERROR;
 8005fc6:	2001      	movs	r0, #1
}
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	40002800 	.word	0x40002800

08005fd0 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8005fd0:	2300      	movs	r3, #0
  uint8_t tmp_Value = Value;

  while (tmp_Value >= 10U)
 8005fd2:	e002      	b.n	8005fda <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8005fd4:	3301      	adds	r3, #1
    tmp_Value -= 10U;
 8005fd6:	380a      	subs	r0, #10
 8005fd8:	b2c0      	uxtb	r0, r0
  while (tmp_Value >= 10U)
 8005fda:	2809      	cmp	r0, #9
 8005fdc:	d8fa      	bhi.n	8005fd4 <RTC_ByteToBcd2+0x4>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8005fde:	011b      	lsls	r3, r3, #4
 8005fe0:	b2db      	uxtb	r3, r3
}
 8005fe2:	4318      	orrs	r0, r3
 8005fe4:	4770      	bx	lr
	...

08005fe8 <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 8005fe8:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	f000 80b0 	beq.w	8006152 <HAL_RTC_SetAlarm_IT+0x16a>
{
 8005ff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ff6:	4605      	mov	r5, r0
 8005ff8:	460c      	mov	r4, r1
  __HAL_LOCK(hrtc);
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006000:	2302      	movs	r3, #2
 8006002:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8006006:	4b54      	ldr	r3, [pc, #336]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 8006008:	68de      	ldr	r6, [r3, #12]
 800600a:	f406 7640 	and.w	r6, r6, #768	; 0x300
  if (binaryMode != RTC_BINARY_ONLY)
 800600e:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8006012:	d043      	beq.n	800609c <HAL_RTC_SetAlarm_IT+0xb4>
    if (Format == RTC_FORMAT_BIN)
 8006014:	bb12      	cbnz	r2, 800605c <HAL_RTC_SetAlarm_IT+0x74>
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006016:	699b      	ldr	r3, [r3, #24]
 8006018:	f013 0f40 	tst.w	r3, #64	; 0x40
 800601c:	d101      	bne.n	8006022 <HAL_RTC_SetAlarm_IT+0x3a>
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800601e:	2300      	movs	r3, #0
 8006020:	70cb      	strb	r3, [r1, #3]
      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8006022:	f8d4 8014 	ldr.w	r8, [r4, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006026:	7820      	ldrb	r0, [r4, #0]
 8006028:	f7ff ffd2 	bl	8005fd0 <RTC_ByteToBcd2>
 800602c:	0407      	lsls	r7, r0, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800602e:	7860      	ldrb	r0, [r4, #1]
 8006030:	f7ff ffce 	bl	8005fd0 <RTC_ByteToBcd2>
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006034:	ea47 2700 	orr.w	r7, r7, r0, lsl #8
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006038:	78a0      	ldrb	r0, [r4, #2]
 800603a:	f7ff ffc9 	bl	8005fd0 <RTC_ByteToBcd2>
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800603e:	4307      	orrs	r7, r0
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006040:	78e0      	ldrb	r0, [r4, #3]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006042:	ea47 5780 	orr.w	r7, r7, r0, lsl #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006046:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 800604a:	f7ff ffc1 	bl	8005fd0 <RTC_ByteToBcd2>
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800604e:	ea47 6000 	orr.w	r0, r7, r0, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006052:	6a27      	ldr	r7, [r4, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006054:	4338      	orrs	r0, r7
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006056:	ea48 0000 	orr.w	r0, r8, r0
 800605a:	e020      	b.n	800609e <HAL_RTC_SetAlarm_IT+0xb6>
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 800605c:	6948      	ldr	r0, [r1, #20]
 800605e:	f1b0 3f80 	cmp.w	r0, #2155905152	; 0x80808080
 8006062:	d009      	beq.n	8006078 <HAL_RTC_SetAlarm_IT+0x90>
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8006064:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8006068:	d006      	beq.n	8006078 <HAL_RTC_SetAlarm_IT+0x90>
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800606a:	4b3b      	ldr	r3, [pc, #236]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006072:	d101      	bne.n	8006078 <HAL_RTC_SetAlarm_IT+0x90>
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006074:	2300      	movs	r3, #0
 8006076:	70cb      	strb	r3, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006078:	7822      	ldrb	r2, [r4, #0]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800607a:	7863      	ldrb	r3, [r4, #1]
 800607c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800607e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006082:	78a2      	ldrb	r2, [r4, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006084:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006086:	78e2      	ldrb	r2, [r4, #3]
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006088:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800608c:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006090:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006094:	6a22      	ldr	r2, [r4, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006096:	4313      	orrs	r3, r2
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006098:	4318      	orrs	r0, r3
 800609a:	e000      	b.n	800609e <HAL_RTC_SetAlarm_IT+0xb6>
  uint32_t tmpreg = 0;
 800609c:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800609e:	4b2e      	ldr	r3, [pc, #184]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 80060a0:	22ca      	movs	r2, #202	; 0xca
 80060a2:	625a      	str	r2, [r3, #36]	; 0x24
 80060a4:	2253      	movs	r2, #83	; 0x53
 80060a6:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 80060a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80060aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060ae:	d02a      	beq.n	8006106 <HAL_RTC_SetAlarm_IT+0x11e>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80060b0:	4b29      	ldr	r3, [pc, #164]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 80060b2:	699a      	ldr	r2, [r3, #24]
 80060b4:	f422 5208 	bic.w	r2, r2, #8704	; 0x2200
 80060b8:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80060ba:	2202      	movs	r2, #2
 80060bc:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 80060be:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 80060c2:	d040      	beq.n	8006146 <HAL_RTC_SetAlarm_IT+0x15e>
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80060c4:	4b24      	ldr	r3, [pc, #144]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 80060c6:	6498      	str	r0, [r3, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80060c8:	69a2      	ldr	r2, [r4, #24]
 80060ca:	64da      	str	r2, [r3, #76]	; 0x4c
    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80060cc:	6862      	ldr	r2, [r4, #4]
 80060ce:	4b22      	ldr	r3, [pc, #136]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 80060d0:	675a      	str	r2, [r3, #116]	; 0x74
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80060d2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80060d4:	f042 0202 	orr.w	r2, r2, #2
 80060d8:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80060da:	699a      	ldr	r2, [r3, #24]
 80060dc:	f442 5208 	orr.w	r2, r2, #8704	; 0x2200
 80060e0:	619a      	str	r2, [r3, #24]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80060e2:	4a1e      	ldr	r2, [pc, #120]	; (800615c <HAL_RTC_SetAlarm_IT+0x174>)
 80060e4:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80060e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060f0:	4b19      	ldr	r3, [pc, #100]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 80060f2:	22ff      	movs	r2, #255	; 0xff
 80060f4:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 80060f6:	2301      	movs	r3, #1
 80060f8:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
  __HAL_UNLOCK(hrtc);
 80060fc:	2000      	movs	r0, #0
 80060fe:	f885 002c 	strb.w	r0, [r5, #44]	; 0x2c
}
 8006102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006106:	4b14      	ldr	r3, [pc, #80]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 8006108:	699a      	ldr	r2, [r3, #24]
 800610a:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800610e:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006110:	2201      	movs	r2, #1
 8006112:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 8006114:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8006118:	d00f      	beq.n	800613a <HAL_RTC_SetAlarm_IT+0x152>
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800611a:	4b0f      	ldr	r3, [pc, #60]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 800611c:	6418      	str	r0, [r3, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800611e:	69a2      	ldr	r2, [r4, #24]
 8006120:	645a      	str	r2, [r3, #68]	; 0x44
    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8006122:	6862      	ldr	r2, [r4, #4]
 8006124:	4b0c      	ldr	r3, [pc, #48]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 8006126:	671a      	str	r2, [r3, #112]	; 0x70
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8006128:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800612a:	f042 0201 	orr.w	r2, r2, #1
 800612e:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006130:	699a      	ldr	r2, [r3, #24]
 8006132:	f442 5288 	orr.w	r2, r2, #4352	; 0x1100
 8006136:	619a      	str	r2, [r3, #24]
 8006138:	e7d3      	b.n	80060e2 <HAL_RTC_SetAlarm_IT+0xfa>
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800613a:	69a3      	ldr	r3, [r4, #24]
 800613c:	69e2      	ldr	r2, [r4, #28]
 800613e:	4313      	orrs	r3, r2
 8006140:	4a05      	ldr	r2, [pc, #20]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 8006142:	6453      	str	r3, [r2, #68]	; 0x44
 8006144:	e7ed      	b.n	8006122 <HAL_RTC_SetAlarm_IT+0x13a>
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8006146:	69a3      	ldr	r3, [r4, #24]
 8006148:	69e2      	ldr	r2, [r4, #28]
 800614a:	4313      	orrs	r3, r2
 800614c:	4a02      	ldr	r2, [pc, #8]	; (8006158 <HAL_RTC_SetAlarm_IT+0x170>)
 800614e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006150:	e7bc      	b.n	80060cc <HAL_RTC_SetAlarm_IT+0xe4>
  __HAL_LOCK(hrtc);
 8006152:	2002      	movs	r0, #2
}
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop
 8006158:	40002800 	.word	0x40002800
 800615c:	58000800 	.word	0x58000800

08006160 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006160:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8006164:	2b01      	cmp	r3, #1
 8006166:	d017      	beq.n	8006198 <HAL_RTCEx_EnableBypassShadow+0x38>
 8006168:	2101      	movs	r1, #1
 800616a:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800616e:	2302      	movs	r3, #2
 8006170:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006174:	4b09      	ldr	r3, [pc, #36]	; (800619c <HAL_RTCEx_EnableBypassShadow+0x3c>)
 8006176:	22ca      	movs	r2, #202	; 0xca
 8006178:	625a      	str	r2, [r3, #36]	; 0x24
 800617a:	2253      	movs	r2, #83	; 0x53
 800617c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800617e:	699a      	ldr	r2, [r3, #24]
 8006180:	f042 0220 	orr.w	r2, r2, #32
 8006184:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006186:	22ff      	movs	r2, #255	; 0xff
 8006188:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800618a:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800618e:	2300      	movs	r3, #0
 8006190:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 8006194:	4618      	mov	r0, r3
 8006196:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8006198:	2002      	movs	r0, #2
}
 800619a:	4770      	bx	lr
 800619c:	40002800 	.word	0x40002800

080061a0 <HAL_RTCEx_SetSSRU_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80061a0:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d020      	beq.n	80061ea <HAL_RTCEx_SetSSRU_IT+0x4a>
{
 80061a8:	b410      	push	{r4}
  __HAL_LOCK(hrtc);
 80061aa:	2101      	movs	r1, #1
 80061ac:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80061b0:	2302      	movs	r3, #2
 80061b2:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80061b6:	4b0e      	ldr	r3, [pc, #56]	; (80061f0 <HAL_RTCEx_SetSSRU_IT+0x50>)
 80061b8:	22ca      	movs	r2, #202	; 0xca
 80061ba:	625a      	str	r2, [r3, #36]	; 0x24
 80061bc:	2253      	movs	r2, #83	; 0x53
 80061be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80061c0:	699a      	ldr	r2, [r3, #24]
 80061c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80061c6:	619a      	str	r2, [r3, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 80061c8:	4c0a      	ldr	r4, [pc, #40]	; (80061f4 <HAL_RTCEx_SetSSRU_IT+0x54>)
 80061ca:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80061ce:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80061d2:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061d6:	22ff      	movs	r2, #255	; 0xff
 80061d8:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80061da:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80061de:	2300      	movs	r3, #0
 80061e0:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 80061e4:	4618      	mov	r0, r3
}
 80061e6:	bc10      	pop	{r4}
 80061e8:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 80061ea:	2002      	movs	r0, #2
}
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	40002800 	.word	0x40002800
 80061f4:	58000800 	.word	0x58000800

080061f8 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80061f8:	b510      	push	{r4, lr}
 80061fa:	4604      	mov	r4, r0
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80061fc:	4b07      	ldr	r3, [pc, #28]	; (800621c <HAL_RTCEx_SSRUIRQHandler+0x24>)
 80061fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006200:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006204:	d103      	bne.n	800620e <HAL_RTCEx_SSRUIRQHandler+0x16>
    HAL_RTCEx_SSRUEventCallback(hrtc);
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006206:	2301      	movs	r3, #1
 8006208:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 800620c:	bd10      	pop	{r4, pc}
    RTC->SCR = RTC_SCR_CSSRUF;
 800620e:	4b03      	ldr	r3, [pc, #12]	; (800621c <HAL_RTCEx_SSRUIRQHandler+0x24>)
 8006210:	2240      	movs	r2, #64	; 0x40
 8006212:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8006214:	f7fc f92a 	bl	800246c <HAL_RTCEx_SSRUEventCallback>
 8006218:	e7f5      	b.n	8006206 <HAL_RTCEx_SSRUIRQHandler+0xe>
 800621a:	bf00      	nop
 800621c:	40002800 	.word	0x40002800

08006220 <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8006220:	4770      	bx	lr

08006222 <HAL_RTCEx_BKUPWrite>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8006222:	0089      	lsls	r1, r1, #2
 8006224:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8006228:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800622c:	600a      	str	r2, [r1, #0]
}
 800622e:	4770      	bx	lr

08006230 <HAL_RTCEx_BKUPRead>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8006230:	0089      	lsls	r1, r1, #2
 8006232:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8006236:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800623a:	6808      	ldr	r0, [r1, #0]
}
 800623c:	4770      	bx	lr
	...

08006240 <SUBGHZSPI_Init>:
{
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006240:	4b07      	ldr	r3, [pc, #28]	; (8006260 <SUBGHZSPI_Init+0x20>)
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006248:	601a      	str	r2, [r3, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800624a:	f440 7041 	orr.w	r0, r0, #772	; 0x304
 800624e:	6018      	str	r0, [r3, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8006250:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8006254:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800625c:	601a      	str	r2, [r3, #0]
}
 800625e:	4770      	bx	lr
 8006260:	58010000 	.word	0x58010000

08006264 <HAL_SUBGHZ_Init>:
{
 8006264:	b530      	push	{r4, r5, lr}
 8006266:	b083      	sub	sp, #12
  if (hsubghz == NULL)
 8006268:	2800      	cmp	r0, #0
 800626a:	d04e      	beq.n	800630a <HAL_SUBGHZ_Init+0xa6>
 800626c:	4604      	mov	r4, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800626e:	7983      	ldrb	r3, [r0, #6]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d03b      	beq.n	80062ec <HAL_SUBGHZ_Init+0x88>
  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006274:	2302      	movs	r3, #2
 8006276:	71a3      	strb	r3, [r4, #6]
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8006278:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800627c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8006280:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006284:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006288:	4b21      	ldr	r3, [pc, #132]	; (8006310 <HAL_SUBGHZ_Init+0xac>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006290:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006294:	2264      	movs	r2, #100	; 0x64
 8006296:	fb02 f303 	mul.w	r3, r2, r3
 800629a:	9301      	str	r3, [sp, #4]
    if (count == 0U)
 800629c:	9b01      	ldr	r3, [sp, #4]
 800629e:	b34b      	cbz	r3, 80062f4 <HAL_SUBGHZ_Init+0x90>
    count--;
 80062a0:	9b01      	ldr	r3, [sp, #4]
 80062a2:	3b01      	subs	r3, #1
 80062a4:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80062a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062ae:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80062b2:	d1f3      	bne.n	800629c <HAL_SUBGHZ_Init+0x38>
    status = HAL_OK;
 80062b4:	2500      	movs	r5, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80062b6:	4b17      	ldr	r3, [pc, #92]	; (8006314 <HAL_SUBGHZ_Init+0xb0>)
 80062b8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80062bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 80062c4:	4914      	ldr	r1, [pc, #80]	; (8006318 <HAL_SUBGHZ_Init+0xb4>)
 80062c6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80062ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80062ce:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80062d2:	689a      	ldr	r2, [r3, #8]
 80062d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062d8:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80062da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80062de:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 80062e0:	b15d      	cbz	r5, 80062fa <HAL_SUBGHZ_Init+0x96>
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 80062e2:	2301      	movs	r3, #1
 80062e4:	71a3      	strb	r3, [r4, #6]
}
 80062e6:	4628      	mov	r0, r5
 80062e8:	b003      	add	sp, #12
 80062ea:	bd30      	pop	{r4, r5, pc}
    hsubghz->Lock = HAL_UNLOCKED;
 80062ec:	7143      	strb	r3, [r0, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 80062ee:	f7fb fd6f 	bl	8001dd0 <HAL_SUBGHZ_MspInit>
 80062f2:	e7bf      	b.n	8006274 <HAL_SUBGHZ_Init+0x10>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80062f4:	2501      	movs	r5, #1
 80062f6:	60a5      	str	r5, [r4, #8]
      break;
 80062f8:	e7dd      	b.n	80062b6 <HAL_SUBGHZ_Init+0x52>
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80062fa:	6820      	ldr	r0, [r4, #0]
 80062fc:	f7ff ffa0 	bl	8006240 <SUBGHZSPI_Init>
    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006300:	2301      	movs	r3, #1
 8006302:	7123      	strb	r3, [r4, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8006304:	2300      	movs	r3, #0
 8006306:	60a3      	str	r3, [r4, #8]
 8006308:	e7eb      	b.n	80062e2 <HAL_SUBGHZ_Init+0x7e>
    return status;
 800630a:	2501      	movs	r5, #1
 800630c:	e7eb      	b.n	80062e6 <HAL_SUBGHZ_Init+0x82>
 800630e:	bf00      	nop
 8006310:	20000070 	.word	0x20000070
 8006314:	58000400 	.word	0x58000400
 8006318:	58000800 	.word	0x58000800

0800631c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800631c:	b082      	sub	sp, #8
 800631e:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006320:	4b1a      	ldr	r3, [pc, #104]	; (800638c <SUBGHZSPI_Transmit+0x70>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006328:	f3c3 434c 	ubfx	r3, r3, #17, #13
 800632c:	2064      	movs	r0, #100	; 0x64
 800632e:	fb00 f303 	mul.w	r3, r0, r3
 8006332:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006334:	9b01      	ldr	r3, [sp, #4]
 8006336:	b14b      	cbz	r3, 800634c <SUBGHZSPI_Transmit+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8006338:	9b01      	ldr	r3, [sp, #4]
 800633a:	3b01      	subs	r3, #1
 800633c:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800633e:	4b14      	ldr	r3, [pc, #80]	; (8006390 <SUBGHZSPI_Transmit+0x74>)
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f013 0f02 	tst.w	r3, #2
 8006346:	d0f5      	beq.n	8006334 <SUBGHZSPI_Transmit+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8006348:	2000      	movs	r0, #0
 800634a:	e001      	b.n	8006350 <SUBGHZSPI_Transmit+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800634c:	2001      	movs	r0, #1
 800634e:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = Data;
 8006350:	4b0f      	ldr	r3, [pc, #60]	; (8006390 <SUBGHZSPI_Transmit+0x74>)
 8006352:	7319      	strb	r1, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006354:	4b0d      	ldr	r3, [pc, #52]	; (800638c <SUBGHZSPI_Transmit+0x70>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800635c:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8006360:	2164      	movs	r1, #100	; 0x64
 8006362:	fb01 f303 	mul.w	r3, r1, r3
 8006366:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8006368:	9b01      	ldr	r3, [sp, #4]
 800636a:	b143      	cbz	r3, 800637e <SUBGHZSPI_Transmit+0x62>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 800636c:	9b01      	ldr	r3, [sp, #4]
 800636e:	3b01      	subs	r3, #1
 8006370:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006372:	4b07      	ldr	r3, [pc, #28]	; (8006390 <SUBGHZSPI_Transmit+0x74>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	f013 0f01 	tst.w	r3, #1
 800637a:	d0f5      	beq.n	8006368 <SUBGHZSPI_Transmit+0x4c>
 800637c:	e001      	b.n	8006382 <SUBGHZSPI_Transmit+0x66>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800637e:	2001      	movs	r0, #1
 8006380:	6090      	str	r0, [r2, #8]

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8006382:	4b03      	ldr	r3, [pc, #12]	; (8006390 <SUBGHZSPI_Transmit+0x74>)
 8006384:	68db      	ldr	r3, [r3, #12]

  return status;
}
 8006386:	b002      	add	sp, #8
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	20000070 	.word	0x20000070
 8006390:	58010000 	.word	0x58010000

08006394 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8006394:	b082      	sub	sp, #8
 8006396:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006398:	4b1c      	ldr	r3, [pc, #112]	; (800640c <SUBGHZSPI_Receive+0x78>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80063a0:	f3c3 434c 	ubfx	r3, r3, #17, #13
 80063a4:	2064      	movs	r0, #100	; 0x64
 80063a6:	fb00 f303 	mul.w	r3, r0, r3
 80063aa:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80063ac:	9b01      	ldr	r3, [sp, #4]
 80063ae:	b14b      	cbz	r3, 80063c4 <SUBGHZSPI_Receive+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 80063b0:	9b01      	ldr	r3, [sp, #4]
 80063b2:	3b01      	subs	r3, #1
 80063b4:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80063b6:	4b16      	ldr	r3, [pc, #88]	; (8006410 <SUBGHZSPI_Receive+0x7c>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f013 0f02 	tst.w	r3, #2
 80063be:	d0f5      	beq.n	80063ac <SUBGHZSPI_Receive+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 80063c0:	2000      	movs	r0, #0
 80063c2:	e001      	b.n	80063c8 <SUBGHZSPI_Receive+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80063c4:	2001      	movs	r0, #1
 80063c6:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = SUBGHZ_DUMMY_DATA;
 80063c8:	4b11      	ldr	r3, [pc, #68]	; (8006410 <SUBGHZSPI_Receive+0x7c>)
 80063ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80063ce:	f883 c00c 	strb.w	ip, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80063d2:	4b0e      	ldr	r3, [pc, #56]	; (800640c <SUBGHZSPI_Receive+0x78>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80063da:	f3c3 434c 	ubfx	r3, r3, #17, #13
 80063de:	f04f 0c64 	mov.w	ip, #100	; 0x64
 80063e2:	fb0c f303 	mul.w	r3, ip, r3
 80063e6:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80063e8:	9b01      	ldr	r3, [sp, #4]
 80063ea:	b143      	cbz	r3, 80063fe <SUBGHZSPI_Receive+0x6a>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 80063ec:	9b01      	ldr	r3, [sp, #4]
 80063ee:	3b01      	subs	r3, #1
 80063f0:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80063f2:	4b07      	ldr	r3, [pc, #28]	; (8006410 <SUBGHZSPI_Receive+0x7c>)
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f013 0f01 	tst.w	r3, #1
 80063fa:	d0f5      	beq.n	80063e8 <SUBGHZSPI_Receive+0x54>
 80063fc:	e001      	b.n	8006402 <SUBGHZSPI_Receive+0x6e>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80063fe:	2001      	movs	r0, #1
 8006400:	6090      	str	r0, [r2, #8]

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8006402:	4b03      	ldr	r3, [pc, #12]	; (8006410 <SUBGHZSPI_Receive+0x7c>)
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	700b      	strb	r3, [r1, #0]

  return status;
}
 8006408:	b002      	add	sp, #8
 800640a:	4770      	bx	lr
 800640c:	20000070 	.word	0x20000070
 8006410:	58010000 	.word	0x58010000

08006414 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006414:	b082      	sub	sp, #8
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8006416:	4b13      	ldr	r3, [pc, #76]	; (8006464 <SUBGHZ_WaitOnBusy+0x50>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800641e:	f3c3 434b 	ubfx	r3, r3, #17, #12
 8006422:	2264      	movs	r2, #100	; 0x64
 8006424:	fb02 f303 	mul.w	r3, r2, r3
 8006428:	9301      	str	r3, [sp, #4]
 800642a:	e006      	b.n	800643a <SUBGHZ_WaitOnBusy+0x26>
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();

    if (count == 0U)
    {
      status  = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800642c:	2302      	movs	r3, #2
 800642e:	6083      	str	r3, [r0, #8]
      status  = HAL_ERROR;
 8006430:	2001      	movs	r0, #1
    }
    count--;
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);

  return status;
}
 8006432:	b002      	add	sp, #8
 8006434:	4770      	bx	lr
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8006436:	4213      	tst	r3, r2
 8006438:	d012      	beq.n	8006460 <SUBGHZ_WaitOnBusy+0x4c>
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800643a:	4b0b      	ldr	r3, [pc, #44]	; (8006468 <SUBGHZ_WaitOnBusy+0x54>)
 800643c:	695b      	ldr	r3, [r3, #20]
 800643e:	f013 0304 	ands.w	r3, r3, #4
 8006442:	d000      	beq.n	8006446 <SUBGHZ_WaitOnBusy+0x32>
 8006444:	2301      	movs	r3, #1
    if (count == 0U)
 8006446:	9a01      	ldr	r2, [sp, #4]
 8006448:	2a00      	cmp	r2, #0
 800644a:	d0ef      	beq.n	800642c <SUBGHZ_WaitOnBusy+0x18>
    count--;
 800644c:	9a01      	ldr	r2, [sp, #4]
 800644e:	3a01      	subs	r2, #1
 8006450:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8006452:	4a05      	ldr	r2, [pc, #20]	; (8006468 <SUBGHZ_WaitOnBusy+0x54>)
 8006454:	6952      	ldr	r2, [r2, #20]
 8006456:	f012 0202 	ands.w	r2, r2, #2
 800645a:	d0ec      	beq.n	8006436 <SUBGHZ_WaitOnBusy+0x22>
 800645c:	2201      	movs	r2, #1
 800645e:	e7ea      	b.n	8006436 <SUBGHZ_WaitOnBusy+0x22>
  status = HAL_OK;
 8006460:	2000      	movs	r0, #0
 8006462:	e7e6      	b.n	8006432 <SUBGHZ_WaitOnBusy+0x1e>
 8006464:	20000070 	.word	0x20000070
 8006468:	58000400 	.word	0x58000400

0800646c <SUBGHZ_CheckDeviceReady>:
{
 800646c:	b500      	push	{lr}
 800646e:	b083      	sub	sp, #12
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8006470:	7903      	ldrb	r3, [r0, #4]
 8006472:	2b01      	cmp	r3, #1
 8006474:	d004      	beq.n	8006480 <SUBGHZ_CheckDeviceReady+0x14>
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8006476:	f7ff ffcd 	bl	8006414 <SUBGHZ_WaitOnBusy>
}
 800647a:	b003      	add	sp, #12
 800647c:	f85d fb04 	ldr.w	pc, [sp], #4
    count  = SUBGHZ_NSS_LOOP_TIME;
 8006480:	4b0d      	ldr	r3, [pc, #52]	; (80064b8 <SUBGHZ_CheckDeviceReady+0x4c>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006488:	f3c3 334f 	ubfx	r3, r3, #13, #16
 800648c:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800648e:	4a0b      	ldr	r2, [pc, #44]	; (80064bc <SUBGHZ_CheckDeviceReady+0x50>)
 8006490:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006494:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      count--;
 800649c:	9b01      	ldr	r3, [sp, #4]
 800649e:	3b01      	subs	r3, #1
 80064a0:	9301      	str	r3, [sp, #4]
    } while (count != 0UL);
 80064a2:	9b01      	ldr	r3, [sp, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1f9      	bne.n	800649c <SUBGHZ_CheckDeviceReady+0x30>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80064a8:	4a04      	ldr	r2, [pc, #16]	; (80064bc <SUBGHZ_CheckDeviceReady+0x50>)
 80064aa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80064ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80064b6:	e7de      	b.n	8006476 <SUBGHZ_CheckDeviceReady+0xa>
 80064b8:	20000070 	.word	0x20000070
 80064bc:	58000400 	.word	0x58000400

080064c0 <HAL_SUBGHZ_WriteRegisters>:
{
 80064c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064c4:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80064c6:	7980      	ldrb	r0, [r0, #6]
 80064c8:	fa5f f880 	uxtb.w	r8, r0
 80064cc:	f1b8 0f01 	cmp.w	r8, #1
 80064d0:	d13e      	bne.n	8006550 <HAL_SUBGHZ_WriteRegisters+0x90>
 80064d2:	460c      	mov	r4, r1
 80064d4:	4617      	mov	r7, r2
 80064d6:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 80064d8:	796b      	ldrb	r3, [r5, #5]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d03b      	beq.n	8006556 <HAL_SUBGHZ_WriteRegisters+0x96>
 80064de:	2301      	movs	r3, #1
 80064e0:	716b      	strb	r3, [r5, #5]
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80064e2:	2302      	movs	r3, #2
 80064e4:	71ab      	strb	r3, [r5, #6]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80064e6:	4628      	mov	r0, r5
 80064e8:	f7ff ffc0 	bl	800646c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80064ec:	4a1b      	ldr	r2, [pc, #108]	; (800655c <HAL_SUBGHZ_WriteRegisters+0x9c>)
 80064ee:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80064f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80064f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 80064fa:	210d      	movs	r1, #13
 80064fc:	4628      	mov	r0, r5
 80064fe:	f7ff ff0d 	bl	800631c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006502:	0a21      	lsrs	r1, r4, #8
 8006504:	4628      	mov	r0, r5
 8006506:	f7ff ff09 	bl	800631c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800650a:	b2e1      	uxtb	r1, r4
 800650c:	4628      	mov	r0, r5
 800650e:	f7ff ff05 	bl	800631c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006512:	2400      	movs	r4, #0
 8006514:	e005      	b.n	8006522 <HAL_SUBGHZ_WriteRegisters+0x62>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006516:	5d39      	ldrb	r1, [r7, r4]
 8006518:	4628      	mov	r0, r5
 800651a:	f7ff feff 	bl	800631c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800651e:	3401      	adds	r4, #1
 8006520:	b2a4      	uxth	r4, r4
 8006522:	42b4      	cmp	r4, r6
 8006524:	d3f7      	bcc.n	8006516 <HAL_SUBGHZ_WriteRegisters+0x56>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006526:	4a0d      	ldr	r2, [pc, #52]	; (800655c <HAL_SUBGHZ_WriteRegisters+0x9c>)
 8006528:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800652c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006530:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006534:	4628      	mov	r0, r5
 8006536:	f7ff ff6d 	bl	8006414 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800653a:	68ab      	ldr	r3, [r5, #8]
 800653c:	b90b      	cbnz	r3, 8006542 <HAL_SUBGHZ_WriteRegisters+0x82>
      status = HAL_OK;
 800653e:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006542:	2301      	movs	r3, #1
 8006544:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8006546:	2300      	movs	r3, #0
 8006548:	716b      	strb	r3, [r5, #5]
}
 800654a:	4640      	mov	r0, r8
 800654c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8006550:	f04f 0802 	mov.w	r8, #2
 8006554:	e7f9      	b.n	800654a <HAL_SUBGHZ_WriteRegisters+0x8a>
    __HAL_LOCK(hsubghz);
 8006556:	f04f 0802 	mov.w	r8, #2
 800655a:	e7f6      	b.n	800654a <HAL_SUBGHZ_WriteRegisters+0x8a>
 800655c:	58000400 	.word	0x58000400

08006560 <HAL_SUBGHZ_ReadRegisters>:
{
 8006560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006564:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006566:	7980      	ldrb	r0, [r0, #6]
 8006568:	fa5f f880 	uxtb.w	r8, r0
 800656c:	f1b8 0f01 	cmp.w	r8, #1
 8006570:	d141      	bne.n	80065f6 <HAL_SUBGHZ_ReadRegisters+0x96>
 8006572:	460c      	mov	r4, r1
 8006574:	4615      	mov	r5, r2
 8006576:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8006578:	7973      	ldrb	r3, [r6, #5]
 800657a:	2b01      	cmp	r3, #1
 800657c:	d03e      	beq.n	80065fc <HAL_SUBGHZ_ReadRegisters+0x9c>
 800657e:	2301      	movs	r3, #1
 8006580:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006582:	4630      	mov	r0, r6
 8006584:	f7ff ff72 	bl	800646c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006588:	4a1e      	ldr	r2, [pc, #120]	; (8006604 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 800658a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800658e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006592:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8006596:	211d      	movs	r1, #29
 8006598:	4630      	mov	r0, r6
 800659a:	f7ff febf 	bl	800631c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800659e:	0a21      	lsrs	r1, r4, #8
 80065a0:	4630      	mov	r0, r6
 80065a2:	f7ff febb 	bl	800631c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80065a6:	b2e1      	uxtb	r1, r4
 80065a8:	4630      	mov	r0, r6
 80065aa:	f7ff feb7 	bl	800631c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 80065ae:	2100      	movs	r1, #0
 80065b0:	4630      	mov	r0, r6
 80065b2:	f7ff feb3 	bl	800631c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80065b6:	2400      	movs	r4, #0
 80065b8:	e006      	b.n	80065c8 <HAL_SUBGHZ_ReadRegisters+0x68>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80065ba:	4629      	mov	r1, r5
 80065bc:	4630      	mov	r0, r6
 80065be:	f7ff fee9 	bl	8006394 <SUBGHZSPI_Receive>
      pData++;
 80065c2:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 80065c4:	3401      	adds	r4, #1
 80065c6:	b2a4      	uxth	r4, r4
 80065c8:	42bc      	cmp	r4, r7
 80065ca:	d3f6      	bcc.n	80065ba <HAL_SUBGHZ_ReadRegisters+0x5a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80065cc:	4a0d      	ldr	r2, [pc, #52]	; (8006604 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 80065ce:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80065d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80065da:	4630      	mov	r0, r6
 80065dc:	f7ff ff1a 	bl	8006414 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80065e0:	68b3      	ldr	r3, [r6, #8]
 80065e2:	b90b      	cbnz	r3, 80065e8 <HAL_SUBGHZ_ReadRegisters+0x88>
      status = HAL_OK;
 80065e4:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80065e8:	2301      	movs	r3, #1
 80065ea:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 80065ec:	2300      	movs	r3, #0
 80065ee:	7173      	strb	r3, [r6, #5]
}
 80065f0:	4640      	mov	r0, r8
 80065f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80065f6:	f04f 0802 	mov.w	r8, #2
 80065fa:	e7f9      	b.n	80065f0 <HAL_SUBGHZ_ReadRegisters+0x90>
    __HAL_LOCK(hsubghz);
 80065fc:	f04f 0802 	mov.w	r8, #2
 8006600:	e7f6      	b.n	80065f0 <HAL_SUBGHZ_ReadRegisters+0x90>
 8006602:	bf00      	nop
 8006604:	58000400 	.word	0x58000400

08006608 <HAL_SUBGHZ_ExecSetCmd>:
{
 8006608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800660c:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800660e:	7980      	ldrb	r0, [r0, #6]
 8006610:	fa5f f980 	uxtb.w	r9, r0
 8006614:	f1b9 0f01 	cmp.w	r9, #1
 8006618:	d143      	bne.n	80066a2 <HAL_SUBGHZ_ExecSetCmd+0x9a>
 800661a:	4688      	mov	r8, r1
 800661c:	4617      	mov	r7, r2
 800661e:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8006620:	796b      	ldrb	r3, [r5, #5]
 8006622:	2b01      	cmp	r3, #1
 8006624:	d040      	beq.n	80066a8 <HAL_SUBGHZ_ExecSetCmd+0xa0>
 8006626:	2301      	movs	r3, #1
 8006628:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800662a:	4628      	mov	r0, r5
 800662c:	f7ff ff1e 	bl	800646c <SUBGHZ_CheckDeviceReady>
    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8006630:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 8006634:	d005      	beq.n	8006642 <HAL_SUBGHZ_ExecSetCmd+0x3a>
 8006636:	f1b8 0f94 	cmp.w	r8, #148	; 0x94
 800663a:	d002      	beq.n	8006642 <HAL_SUBGHZ_ExecSetCmd+0x3a>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800663c:	2300      	movs	r3, #0
 800663e:	712b      	strb	r3, [r5, #4]
 8006640:	e001      	b.n	8006646 <HAL_SUBGHZ_ExecSetCmd+0x3e>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006642:	2301      	movs	r3, #1
 8006644:	712b      	strb	r3, [r5, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006646:	4a1a      	ldr	r2, [pc, #104]	; (80066b0 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 8006648:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800664c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006650:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006654:	4641      	mov	r1, r8
 8006656:	4628      	mov	r0, r5
 8006658:	f7ff fe60 	bl	800631c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800665c:	2400      	movs	r4, #0
 800665e:	e005      	b.n	800666c <HAL_SUBGHZ_ExecSetCmd+0x64>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006660:	5d39      	ldrb	r1, [r7, r4]
 8006662:	4628      	mov	r0, r5
 8006664:	f7ff fe5a 	bl	800631c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006668:	3401      	adds	r4, #1
 800666a:	b2a4      	uxth	r4, r4
 800666c:	42b4      	cmp	r4, r6
 800666e:	d3f7      	bcc.n	8006660 <HAL_SUBGHZ_ExecSetCmd+0x58>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006670:	4a0f      	ldr	r2, [pc, #60]	; (80066b0 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 8006672:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006676:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800667a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    if (Command != RADIO_SET_SLEEP)
 800667e:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 8006682:	d10a      	bne.n	800669a <HAL_SUBGHZ_ExecSetCmd+0x92>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006684:	68ab      	ldr	r3, [r5, #8]
 8006686:	b90b      	cbnz	r3, 800668c <HAL_SUBGHZ_ExecSetCmd+0x84>
      status = HAL_OK;
 8006688:	f04f 0900 	mov.w	r9, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800668c:	2301      	movs	r3, #1
 800668e:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8006690:	2300      	movs	r3, #0
 8006692:	716b      	strb	r3, [r5, #5]
}
 8006694:	4648      	mov	r0, r9
 8006696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800669a:	4628      	mov	r0, r5
 800669c:	f7ff feba 	bl	8006414 <SUBGHZ_WaitOnBusy>
 80066a0:	e7f0      	b.n	8006684 <HAL_SUBGHZ_ExecSetCmd+0x7c>
    return HAL_BUSY;
 80066a2:	f04f 0902 	mov.w	r9, #2
 80066a6:	e7f5      	b.n	8006694 <HAL_SUBGHZ_ExecSetCmd+0x8c>
    __HAL_LOCK(hsubghz);
 80066a8:	f04f 0902 	mov.w	r9, #2
 80066ac:	e7f2      	b.n	8006694 <HAL_SUBGHZ_ExecSetCmd+0x8c>
 80066ae:	bf00      	nop
 80066b0:	58000400 	.word	0x58000400

080066b4 <HAL_SUBGHZ_ExecGetCmd>:
{
 80066b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066b8:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80066ba:	7980      	ldrb	r0, [r0, #6]
 80066bc:	fa5f f880 	uxtb.w	r8, r0
 80066c0:	f1b8 0f01 	cmp.w	r8, #1
 80066c4:	d139      	bne.n	800673a <HAL_SUBGHZ_ExecGetCmd+0x86>
 80066c6:	460c      	mov	r4, r1
 80066c8:	4615      	mov	r5, r2
 80066ca:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 80066cc:	7973      	ldrb	r3, [r6, #5]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d036      	beq.n	8006740 <HAL_SUBGHZ_ExecGetCmd+0x8c>
 80066d2:	2301      	movs	r3, #1
 80066d4:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80066d6:	4630      	mov	r0, r6
 80066d8:	f7ff fec8 	bl	800646c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80066dc:	4a1a      	ldr	r2, [pc, #104]	; (8006748 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 80066de:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80066e2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80066e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80066ea:	4621      	mov	r1, r4
 80066ec:	4630      	mov	r0, r6
 80066ee:	f7ff fe15 	bl	800631c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80066f2:	2100      	movs	r1, #0
 80066f4:	4630      	mov	r0, r6
 80066f6:	f7ff fe11 	bl	800631c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80066fa:	2400      	movs	r4, #0
 80066fc:	e006      	b.n	800670c <HAL_SUBGHZ_ExecGetCmd+0x58>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80066fe:	4629      	mov	r1, r5
 8006700:	4630      	mov	r0, r6
 8006702:	f7ff fe47 	bl	8006394 <SUBGHZSPI_Receive>
      pData++;
 8006706:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8006708:	3401      	adds	r4, #1
 800670a:	b2a4      	uxth	r4, r4
 800670c:	42bc      	cmp	r4, r7
 800670e:	d3f6      	bcc.n	80066fe <HAL_SUBGHZ_ExecGetCmd+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006710:	4a0d      	ldr	r2, [pc, #52]	; (8006748 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 8006712:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006716:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800671a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800671e:	4630      	mov	r0, r6
 8006720:	f7ff fe78 	bl	8006414 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006724:	68b3      	ldr	r3, [r6, #8]
 8006726:	b90b      	cbnz	r3, 800672c <HAL_SUBGHZ_ExecGetCmd+0x78>
      status = HAL_OK;
 8006728:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800672c:	2301      	movs	r3, #1
 800672e:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8006730:	2300      	movs	r3, #0
 8006732:	7173      	strb	r3, [r6, #5]
}
 8006734:	4640      	mov	r0, r8
 8006736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800673a:	f04f 0802 	mov.w	r8, #2
 800673e:	e7f9      	b.n	8006734 <HAL_SUBGHZ_ExecGetCmd+0x80>
    __HAL_LOCK(hsubghz);
 8006740:	f04f 0802 	mov.w	r8, #2
 8006744:	e7f6      	b.n	8006734 <HAL_SUBGHZ_ExecGetCmd+0x80>
 8006746:	bf00      	nop
 8006748:	58000400 	.word	0x58000400

0800674c <HAL_SUBGHZ_IRQHandler>:
{
 800674c:	b530      	push	{r4, r5, lr}
 800674e:	b083      	sub	sp, #12
 8006750:	4605      	mov	r5, r0
  uint8_t tmpisr[2U] = {0U};
 8006752:	2300      	movs	r3, #0
 8006754:	f8ad 3004 	strh.w	r3, [sp, #4]
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8006758:	2302      	movs	r3, #2
 800675a:	aa01      	add	r2, sp, #4
 800675c:	2112      	movs	r1, #18
 800675e:	f7ff ffa9 	bl	80066b4 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8006762:	f89d 4004 	ldrb.w	r4, [sp, #4]
  itsource = (itsource << 8U) | tmpisr[1U];
 8006766:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800676a:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800676e:	f013 0f01 	tst.w	r3, #1
 8006772:	d126      	bne.n	80067c2 <HAL_SUBGHZ_IRQHandler+0x76>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8006774:	f014 0f02 	tst.w	r4, #2
 8006778:	d127      	bne.n	80067ca <HAL_SUBGHZ_IRQHandler+0x7e>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800677a:	f014 0f04 	tst.w	r4, #4
 800677e:	d128      	bne.n	80067d2 <HAL_SUBGHZ_IRQHandler+0x86>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8006780:	f014 0f08 	tst.w	r4, #8
 8006784:	d129      	bne.n	80067da <HAL_SUBGHZ_IRQHandler+0x8e>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8006786:	f014 0f10 	tst.w	r4, #16
 800678a:	d12a      	bne.n	80067e2 <HAL_SUBGHZ_IRQHandler+0x96>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800678c:	f014 0f20 	tst.w	r4, #32
 8006790:	d12b      	bne.n	80067ea <HAL_SUBGHZ_IRQHandler+0x9e>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8006792:	f014 0f40 	tst.w	r4, #64	; 0x40
 8006796:	d12c      	bne.n	80067f2 <HAL_SUBGHZ_IRQHandler+0xa6>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8006798:	f014 0f80 	tst.w	r4, #128	; 0x80
 800679c:	d006      	beq.n	80067ac <HAL_SUBGHZ_IRQHandler+0x60>
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800679e:	f414 7f80 	tst.w	r4, #256	; 0x100
 80067a2:	d02a      	beq.n	80067fa <HAL_SUBGHZ_IRQHandler+0xae>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 80067a4:	2101      	movs	r1, #1
 80067a6:	4628      	mov	r0, r5
 80067a8:	f00d ff9e 	bl	80146e8 <HAL_SUBGHZ_CADStatusCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 80067ac:	f414 7f00 	tst.w	r4, #512	; 0x200
 80067b0:	d128      	bne.n	8006804 <HAL_SUBGHZ_IRQHandler+0xb8>
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 80067b2:	2302      	movs	r3, #2
 80067b4:	aa01      	add	r2, sp, #4
 80067b6:	4619      	mov	r1, r3
 80067b8:	4628      	mov	r0, r5
 80067ba:	f7ff ff25 	bl	8006608 <HAL_SUBGHZ_ExecSetCmd>
}
 80067be:	b003      	add	sp, #12
 80067c0:	bd30      	pop	{r4, r5, pc}
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 80067c2:	4628      	mov	r0, r5
 80067c4:	f00d ff78 	bl	80146b8 <HAL_SUBGHZ_TxCpltCallback>
 80067c8:	e7d4      	b.n	8006774 <HAL_SUBGHZ_IRQHandler+0x28>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80067ca:	4628      	mov	r0, r5
 80067cc:	f00d ff7c 	bl	80146c8 <HAL_SUBGHZ_RxCpltCallback>
 80067d0:	e7d3      	b.n	800677a <HAL_SUBGHZ_IRQHandler+0x2e>
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80067d2:	4628      	mov	r0, r5
 80067d4:	f00d ffac 	bl	8014730 <HAL_SUBGHZ_PreambleDetectedCallback>
 80067d8:	e7d2      	b.n	8006780 <HAL_SUBGHZ_IRQHandler+0x34>
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80067da:	4628      	mov	r0, r5
 80067dc:	f00d ffb0 	bl	8014740 <HAL_SUBGHZ_SyncWordValidCallback>
 80067e0:	e7d1      	b.n	8006786 <HAL_SUBGHZ_IRQHandler+0x3a>
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80067e2:	4628      	mov	r0, r5
 80067e4:	f00d ffb4 	bl	8014750 <HAL_SUBGHZ_HeaderValidCallback>
 80067e8:	e7d0      	b.n	800678c <HAL_SUBGHZ_IRQHandler+0x40>
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80067ea:	4628      	mov	r0, r5
 80067ec:	f00d ff98 	bl	8014720 <HAL_SUBGHZ_HeaderErrorCallback>
 80067f0:	e7cf      	b.n	8006792 <HAL_SUBGHZ_IRQHandler+0x46>
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80067f2:	4628      	mov	r0, r5
 80067f4:	f00d ff70 	bl	80146d8 <HAL_SUBGHZ_CRCErrorCallback>
 80067f8:	e7ce      	b.n	8006798 <HAL_SUBGHZ_IRQHandler+0x4c>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 80067fa:	2100      	movs	r1, #0
 80067fc:	4628      	mov	r0, r5
 80067fe:	f00d ff73 	bl	80146e8 <HAL_SUBGHZ_CADStatusCallback>
 8006802:	e7d3      	b.n	80067ac <HAL_SUBGHZ_IRQHandler+0x60>
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8006804:	4628      	mov	r0, r5
 8006806:	f00d ff81 	bl	801470c <HAL_SUBGHZ_RxTxTimeoutCallback>
 800680a:	e7d2      	b.n	80067b2 <HAL_SUBGHZ_IRQHandler+0x66>

0800680c <HAL_SUBGHZ_WriteBuffer>:
{
 800680c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006810:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006812:	7980      	ldrb	r0, [r0, #6]
 8006814:	fa5f f880 	uxtb.w	r8, r0
 8006818:	f1b8 0f01 	cmp.w	r8, #1
 800681c:	d138      	bne.n	8006890 <HAL_SUBGHZ_WriteBuffer+0x84>
 800681e:	460c      	mov	r4, r1
 8006820:	4617      	mov	r7, r2
 8006822:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8006824:	796b      	ldrb	r3, [r5, #5]
 8006826:	2b01      	cmp	r3, #1
 8006828:	d035      	beq.n	8006896 <HAL_SUBGHZ_WriteBuffer+0x8a>
 800682a:	2301      	movs	r3, #1
 800682c:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800682e:	4628      	mov	r0, r5
 8006830:	f7ff fe1c 	bl	800646c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006834:	4a19      	ldr	r2, [pc, #100]	; (800689c <HAL_SUBGHZ_WriteBuffer+0x90>)
 8006836:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800683a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800683e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8006842:	210e      	movs	r1, #14
 8006844:	4628      	mov	r0, r5
 8006846:	f7ff fd69 	bl	800631c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800684a:	4621      	mov	r1, r4
 800684c:	4628      	mov	r0, r5
 800684e:	f7ff fd65 	bl	800631c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006852:	2400      	movs	r4, #0
 8006854:	e005      	b.n	8006862 <HAL_SUBGHZ_WriteBuffer+0x56>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006856:	5d39      	ldrb	r1, [r7, r4]
 8006858:	4628      	mov	r0, r5
 800685a:	f7ff fd5f 	bl	800631c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800685e:	3401      	adds	r4, #1
 8006860:	b2a4      	uxth	r4, r4
 8006862:	42b4      	cmp	r4, r6
 8006864:	d3f7      	bcc.n	8006856 <HAL_SUBGHZ_WriteBuffer+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006866:	4a0d      	ldr	r2, [pc, #52]	; (800689c <HAL_SUBGHZ_WriteBuffer+0x90>)
 8006868:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800686c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006870:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006874:	4628      	mov	r0, r5
 8006876:	f7ff fdcd 	bl	8006414 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800687a:	68ab      	ldr	r3, [r5, #8]
 800687c:	b90b      	cbnz	r3, 8006882 <HAL_SUBGHZ_WriteBuffer+0x76>
      status = HAL_OK;
 800687e:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006882:	2301      	movs	r3, #1
 8006884:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8006886:	2300      	movs	r3, #0
 8006888:	716b      	strb	r3, [r5, #5]
}
 800688a:	4640      	mov	r0, r8
 800688c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8006890:	f04f 0802 	mov.w	r8, #2
 8006894:	e7f9      	b.n	800688a <HAL_SUBGHZ_WriteBuffer+0x7e>
    __HAL_LOCK(hsubghz);
 8006896:	f04f 0802 	mov.w	r8, #2
 800689a:	e7f6      	b.n	800688a <HAL_SUBGHZ_WriteBuffer+0x7e>
 800689c:	58000400 	.word	0x58000400

080068a0 <HAL_SUBGHZ_ReadBuffer>:
{
 80068a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068a4:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80068a6:	7980      	ldrb	r0, [r0, #6]
 80068a8:	fa5f f880 	uxtb.w	r8, r0
 80068ac:	f1b8 0f01 	cmp.w	r8, #1
 80068b0:	d13d      	bne.n	800692e <HAL_SUBGHZ_ReadBuffer+0x8e>
 80068b2:	460c      	mov	r4, r1
 80068b4:	4615      	mov	r5, r2
 80068b6:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 80068b8:	7973      	ldrb	r3, [r6, #5]
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d03a      	beq.n	8006934 <HAL_SUBGHZ_ReadBuffer+0x94>
 80068be:	2301      	movs	r3, #1
 80068c0:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80068c2:	4630      	mov	r0, r6
 80068c4:	f7ff fdd2 	bl	800646c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80068c8:	4a1c      	ldr	r2, [pc, #112]	; (800693c <HAL_SUBGHZ_ReadBuffer+0x9c>)
 80068ca:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80068ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80068d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80068d6:	211e      	movs	r1, #30
 80068d8:	4630      	mov	r0, r6
 80068da:	f7ff fd1f 	bl	800631c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80068de:	4621      	mov	r1, r4
 80068e0:	4630      	mov	r0, r6
 80068e2:	f7ff fd1b 	bl	800631c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80068e6:	2100      	movs	r1, #0
 80068e8:	4630      	mov	r0, r6
 80068ea:	f7ff fd17 	bl	800631c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80068ee:	2400      	movs	r4, #0
 80068f0:	e006      	b.n	8006900 <HAL_SUBGHZ_ReadBuffer+0x60>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80068f2:	4629      	mov	r1, r5
 80068f4:	4630      	mov	r0, r6
 80068f6:	f7ff fd4d 	bl	8006394 <SUBGHZSPI_Receive>
      pData++;
 80068fa:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 80068fc:	3401      	adds	r4, #1
 80068fe:	b2a4      	uxth	r4, r4
 8006900:	42bc      	cmp	r4, r7
 8006902:	d3f6      	bcc.n	80068f2 <HAL_SUBGHZ_ReadBuffer+0x52>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006904:	4a0d      	ldr	r2, [pc, #52]	; (800693c <HAL_SUBGHZ_ReadBuffer+0x9c>)
 8006906:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800690a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800690e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006912:	4630      	mov	r0, r6
 8006914:	f7ff fd7e 	bl	8006414 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006918:	68b3      	ldr	r3, [r6, #8]
 800691a:	b90b      	cbnz	r3, 8006920 <HAL_SUBGHZ_ReadBuffer+0x80>
      status = HAL_OK;
 800691c:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006920:	2301      	movs	r3, #1
 8006922:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8006924:	2300      	movs	r3, #0
 8006926:	7173      	strb	r3, [r6, #5]
}
 8006928:	4640      	mov	r0, r8
 800692a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800692e:	f04f 0802 	mov.w	r8, #2
 8006932:	e7f9      	b.n	8006928 <HAL_SUBGHZ_ReadBuffer+0x88>
    __HAL_LOCK(hsubghz);
 8006934:	f04f 0802 	mov.w	r8, #2
 8006938:	e7f6      	b.n	8006928 <HAL_SUBGHZ_ReadBuffer+0x88>
 800693a:	bf00      	nop
 800693c:	58000400 	.word	0x58000400

08006940 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006940:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006942:	6a03      	ldr	r3, [r0, #32]
 8006944:	f023 0301 	bic.w	r3, r3, #1
 8006948:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800694a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800694c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800694e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006950:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006954:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006958:	680c      	ldr	r4, [r1, #0]
 800695a:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800695c:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006960:	688c      	ldr	r4, [r1, #8]
 8006962:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006964:	4c15      	ldr	r4, [pc, #84]	; (80069bc <TIM_OC1_SetConfig+0x7c>)
 8006966:	42a0      	cmp	r0, r4
 8006968:	d007      	beq.n	800697a <TIM_OC1_SetConfig+0x3a>
 800696a:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 800696e:	42a0      	cmp	r0, r4
 8006970:	d003      	beq.n	800697a <TIM_OC1_SetConfig+0x3a>
 8006972:	f5a4 6480 	sub.w	r4, r4, #1024	; 0x400
 8006976:	42a0      	cmp	r0, r4
 8006978:	d105      	bne.n	8006986 <TIM_OC1_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800697a:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800697e:	68cc      	ldr	r4, [r1, #12]
 8006980:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006982:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006986:	4c0d      	ldr	r4, [pc, #52]	; (80069bc <TIM_OC1_SetConfig+0x7c>)
 8006988:	42a0      	cmp	r0, r4
 800698a:	d007      	beq.n	800699c <TIM_OC1_SetConfig+0x5c>
 800698c:	f504 54c0 	add.w	r4, r4, #6144	; 0x1800
 8006990:	42a0      	cmp	r0, r4
 8006992:	d003      	beq.n	800699c <TIM_OC1_SetConfig+0x5c>
 8006994:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006998:	42a0      	cmp	r0, r4
 800699a:	d107      	bne.n	80069ac <TIM_OC1_SetConfig+0x6c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800699c:	f425 7c40 	bic.w	ip, r5, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80069a0:	694c      	ldr	r4, [r1, #20]
 80069a2:	ea44 0c0c 	orr.w	ip, r4, ip
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069a6:	698d      	ldr	r5, [r1, #24]
 80069a8:	ea45 050c 	orr.w	r5, r5, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ac:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069ae:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069b0:	684a      	ldr	r2, [r1, #4]
 80069b2:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069b4:	6203      	str	r3, [r0, #32]
}
 80069b6:	bc30      	pop	{r4, r5}
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	40012c00 	.word	0x40012c00

080069c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069c0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069c2:	6a03      	ldr	r3, [r0, #32]
 80069c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069c8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ca:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069cc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069ce:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80069d4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069d8:	680d      	ldr	r5, [r1, #0]
 80069da:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069e0:	688d      	ldr	r5, [r1, #8]
 80069e2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069e6:	4d12      	ldr	r5, [pc, #72]	; (8006a30 <TIM_OC3_SetConfig+0x70>)
 80069e8:	42a8      	cmp	r0, r5
 80069ea:	d019      	beq.n	8006a20 <TIM_OC3_SetConfig+0x60>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ec:	4d10      	ldr	r5, [pc, #64]	; (8006a30 <TIM_OC3_SetConfig+0x70>)
 80069ee:	42a8      	cmp	r0, r5
 80069f0:	d007      	beq.n	8006a02 <TIM_OC3_SetConfig+0x42>
 80069f2:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 80069f6:	42a8      	cmp	r0, r5
 80069f8:	d003      	beq.n	8006a02 <TIM_OC3_SetConfig+0x42>
 80069fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80069fe:	42a8      	cmp	r0, r5
 8006a00:	d107      	bne.n	8006a12 <TIM_OC3_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a02:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a06:	694d      	ldr	r5, [r1, #20]
 8006a08:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a0c:	698d      	ldr	r5, [r1, #24]
 8006a0e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a12:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a14:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a16:	684a      	ldr	r2, [r1, #4]
 8006a18:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a1a:	6203      	str	r3, [r0, #32]
}
 8006a1c:	bc30      	pop	{r4, r5}
 8006a1e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a24:	68cd      	ldr	r5, [r1, #12]
 8006a26:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a2e:	e7dd      	b.n	80069ec <TIM_OC3_SetConfig+0x2c>
 8006a30:	40012c00 	.word	0x40012c00

08006a34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a34:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a36:	6a03      	ldr	r3, [r0, #32]
 8006a38:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a3c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a3e:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a40:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a42:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a44:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a48:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a4c:	680d      	ldr	r5, [r1, #0]
 8006a4e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a56:	688d      	ldr	r5, [r1, #8]
 8006a58:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a5c:	4d0b      	ldr	r5, [pc, #44]	; (8006a8c <TIM_OC4_SetConfig+0x58>)
 8006a5e:	42a8      	cmp	r0, r5
 8006a60:	d007      	beq.n	8006a72 <TIM_OC4_SetConfig+0x3e>
 8006a62:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8006a66:	42a8      	cmp	r0, r5
 8006a68:	d003      	beq.n	8006a72 <TIM_OC4_SetConfig+0x3e>
 8006a6a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006a6e:	42a8      	cmp	r0, r5
 8006a70:	d104      	bne.n	8006a7c <TIM_OC4_SetConfig+0x48>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a72:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a76:	694d      	ldr	r5, [r1, #20]
 8006a78:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a7c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a7e:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a80:	684b      	ldr	r3, [r1, #4]
 8006a82:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a84:	6202      	str	r2, [r0, #32]
}
 8006a86:	bc30      	pop	{r4, r5}
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	40012c00 	.word	0x40012c00

08006a90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006a90:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a92:	6a03      	ldr	r3, [r0, #32]
 8006a94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a98:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a9a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a9c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a9e:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006aa0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006aa4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006aa8:	680d      	ldr	r5, [r1, #0]
 8006aaa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006aac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006ab0:	688d      	ldr	r5, [r1, #8]
 8006ab2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ab6:	4d0b      	ldr	r5, [pc, #44]	; (8006ae4 <TIM_OC5_SetConfig+0x54>)
 8006ab8:	42a8      	cmp	r0, r5
 8006aba:	d007      	beq.n	8006acc <TIM_OC5_SetConfig+0x3c>
 8006abc:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8006ac0:	42a8      	cmp	r0, r5
 8006ac2:	d003      	beq.n	8006acc <TIM_OC5_SetConfig+0x3c>
 8006ac4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006ac8:	42a8      	cmp	r0, r5
 8006aca:	d104      	bne.n	8006ad6 <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006acc:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ad0:	694d      	ldr	r5, [r1, #20]
 8006ad2:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ad6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ad8:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ada:	684a      	ldr	r2, [r1, #4]
 8006adc:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ade:	6203      	str	r3, [r0, #32]
}
 8006ae0:	bc30      	pop	{r4, r5}
 8006ae2:	4770      	bx	lr
 8006ae4:	40012c00 	.word	0x40012c00

08006ae8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006ae8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006aea:	6a03      	ldr	r3, [r0, #32]
 8006aec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006af0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006af2:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006af6:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006af8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006afc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b00:	680d      	ldr	r5, [r1, #0]
 8006b02:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b06:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b0a:	688d      	ldr	r5, [r1, #8]
 8006b0c:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b10:	4d0b      	ldr	r5, [pc, #44]	; (8006b40 <TIM_OC6_SetConfig+0x58>)
 8006b12:	42a8      	cmp	r0, r5
 8006b14:	d007      	beq.n	8006b26 <TIM_OC6_SetConfig+0x3e>
 8006b16:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8006b1a:	42a8      	cmp	r0, r5
 8006b1c:	d003      	beq.n	8006b26 <TIM_OC6_SetConfig+0x3e>
 8006b1e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006b22:	42a8      	cmp	r0, r5
 8006b24:	d104      	bne.n	8006b30 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b26:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b2a:	694d      	ldr	r5, [r1, #20]
 8006b2c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b30:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b32:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b34:	684b      	ldr	r3, [r1, #4]
 8006b36:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b38:	6202      	str	r2, [r0, #32]
}
 8006b3a:	bc30      	pop	{r4, r5}
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	40012c00 	.word	0x40012c00

08006b44 <HAL_TIM_PeriodElapsedCallback>:
}
 8006b44:	4770      	bx	lr

08006b46 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8006b46:	4770      	bx	lr

08006b48 <HAL_TIM_IC_CaptureCallback>:
}
 8006b48:	4770      	bx	lr

08006b4a <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8006b4a:	4770      	bx	lr

08006b4c <HAL_TIM_TriggerCallback>:
}
 8006b4c:	4770      	bx	lr

08006b4e <HAL_TIM_IRQHandler>:
{
 8006b4e:	b510      	push	{r4, lr}
 8006b50:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006b52:	6803      	ldr	r3, [r0, #0]
 8006b54:	691a      	ldr	r2, [r3, #16]
 8006b56:	f012 0f02 	tst.w	r2, #2
 8006b5a:	d011      	beq.n	8006b80 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006b5c:	68da      	ldr	r2, [r3, #12]
 8006b5e:	f012 0f02 	tst.w	r2, #2
 8006b62:	d00d      	beq.n	8006b80 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b64:	f06f 0202 	mvn.w	r2, #2
 8006b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b6e:	6803      	ldr	r3, [r0, #0]
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	f013 0f03 	tst.w	r3, #3
 8006b76:	d079      	beq.n	8006c6c <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8006b78:	f7ff ffe6 	bl	8006b48 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b80:	6823      	ldr	r3, [r4, #0]
 8006b82:	691a      	ldr	r2, [r3, #16]
 8006b84:	f012 0f04 	tst.w	r2, #4
 8006b88:	d012      	beq.n	8006bb0 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b8a:	68da      	ldr	r2, [r3, #12]
 8006b8c:	f012 0f04 	tst.w	r2, #4
 8006b90:	d00e      	beq.n	8006bb0 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b92:	f06f 0204 	mvn.w	r2, #4
 8006b96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b98:	2302      	movs	r3, #2
 8006b9a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b9c:	6823      	ldr	r3, [r4, #0]
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	f413 7f40 	tst.w	r3, #768	; 0x300
 8006ba4:	d068      	beq.n	8006c78 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	f7ff ffce 	bl	8006b48 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bac:	2300      	movs	r3, #0
 8006bae:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	691a      	ldr	r2, [r3, #16]
 8006bb4:	f012 0f08 	tst.w	r2, #8
 8006bb8:	d012      	beq.n	8006be0 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006bba:	68da      	ldr	r2, [r3, #12]
 8006bbc:	f012 0f08 	tst.w	r2, #8
 8006bc0:	d00e      	beq.n	8006be0 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006bc2:	f06f 0208 	mvn.w	r2, #8
 8006bc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bc8:	2304      	movs	r3, #4
 8006bca:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006bcc:	6823      	ldr	r3, [r4, #0]
 8006bce:	69db      	ldr	r3, [r3, #28]
 8006bd0:	f013 0f03 	tst.w	r3, #3
 8006bd4:	d057      	beq.n	8006c86 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	f7ff ffb6 	bl	8006b48 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	691a      	ldr	r2, [r3, #16]
 8006be4:	f012 0f10 	tst.w	r2, #16
 8006be8:	d012      	beq.n	8006c10 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bea:	68da      	ldr	r2, [r3, #12]
 8006bec:	f012 0f10 	tst.w	r2, #16
 8006bf0:	d00e      	beq.n	8006c10 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bf2:	f06f 0210 	mvn.w	r2, #16
 8006bf6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bf8:	2308      	movs	r3, #8
 8006bfa:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	69db      	ldr	r3, [r3, #28]
 8006c00:	f413 7f40 	tst.w	r3, #768	; 0x300
 8006c04:	d046      	beq.n	8006c94 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8006c06:	4620      	mov	r0, r4
 8006c08:	f7ff ff9e 	bl	8006b48 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	691a      	ldr	r2, [r3, #16]
 8006c14:	f012 0f01 	tst.w	r2, #1
 8006c18:	d003      	beq.n	8006c22 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c1a:	68da      	ldr	r2, [r3, #12]
 8006c1c:	f012 0f01 	tst.w	r2, #1
 8006c20:	d13f      	bne.n	8006ca2 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c22:	6823      	ldr	r3, [r4, #0]
 8006c24:	691a      	ldr	r2, [r3, #16]
 8006c26:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006c2a:	d003      	beq.n	8006c34 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c2c:	68da      	ldr	r2, [r3, #12]
 8006c2e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006c32:	d13d      	bne.n	8006cb0 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	691a      	ldr	r2, [r3, #16]
 8006c38:	f412 7f80 	tst.w	r2, #256	; 0x100
 8006c3c:	d003      	beq.n	8006c46 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c3e:	68da      	ldr	r2, [r3, #12]
 8006c40:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006c44:	d13b      	bne.n	8006cbe <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	691a      	ldr	r2, [r3, #16]
 8006c4a:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006c4e:	d003      	beq.n	8006c58 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c50:	68da      	ldr	r2, [r3, #12]
 8006c52:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006c56:	d139      	bne.n	8006ccc <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c58:	6823      	ldr	r3, [r4, #0]
 8006c5a:	691a      	ldr	r2, [r3, #16]
 8006c5c:	f012 0f20 	tst.w	r2, #32
 8006c60:	d003      	beq.n	8006c6a <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c62:	68da      	ldr	r2, [r3, #12]
 8006c64:	f012 0f20 	tst.w	r2, #32
 8006c68:	d137      	bne.n	8006cda <HAL_TIM_IRQHandler+0x18c>
}
 8006c6a:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c6c:	f7ff ff6b 	bl	8006b46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c70:	4620      	mov	r0, r4
 8006c72:	f7ff ff6a 	bl	8006b4a <HAL_TIM_PWM_PulseFinishedCallback>
 8006c76:	e781      	b.n	8006b7c <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f7ff ff64 	bl	8006b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c7e:	4620      	mov	r0, r4
 8006c80:	f7ff ff63 	bl	8006b4a <HAL_TIM_PWM_PulseFinishedCallback>
 8006c84:	e792      	b.n	8006bac <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c86:	4620      	mov	r0, r4
 8006c88:	f7ff ff5d 	bl	8006b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c8c:	4620      	mov	r0, r4
 8006c8e:	f7ff ff5c 	bl	8006b4a <HAL_TIM_PWM_PulseFinishedCallback>
 8006c92:	e7a3      	b.n	8006bdc <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c94:	4620      	mov	r0, r4
 8006c96:	f7ff ff56 	bl	8006b46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	f7ff ff55 	bl	8006b4a <HAL_TIM_PWM_PulseFinishedCallback>
 8006ca0:	e7b4      	b.n	8006c0c <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006ca2:	f06f 0201 	mvn.w	r2, #1
 8006ca6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ca8:	4620      	mov	r0, r4
 8006caa:	f7ff ff4b 	bl	8006b44 <HAL_TIM_PeriodElapsedCallback>
 8006cae:	e7b8      	b.n	8006c22 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006cb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006cb4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f000 fa7d 	bl	80071b6 <HAL_TIMEx_BreakCallback>
 8006cbc:	e7ba      	b.n	8006c34 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006cbe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006cc2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	f000 fa77 	bl	80071b8 <HAL_TIMEx_Break2Callback>
 8006cca:	e7bc      	b.n	8006c46 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ccc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006cd0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	f7ff ff3a 	bl	8006b4c <HAL_TIM_TriggerCallback>
 8006cd8:	e7be      	b.n	8006c58 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cda:	f06f 0220 	mvn.w	r2, #32
 8006cde:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006ce0:	4620      	mov	r0, r4
 8006ce2:	f000 fa67 	bl	80071b4 <HAL_TIMEx_CommutCallback>
}
 8006ce6:	e7c0      	b.n	8006c6a <HAL_TIM_IRQHandler+0x11c>

08006ce8 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8006ce8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cea:	4a1a      	ldr	r2, [pc, #104]	; (8006d54 <TIM_Base_SetConfig+0x6c>)
 8006cec:	4290      	cmp	r0, r2
 8006cee:	d002      	beq.n	8006cf6 <TIM_Base_SetConfig+0xe>
 8006cf0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006cf4:	d103      	bne.n	8006cfe <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006cfa:	684a      	ldr	r2, [r1, #4]
 8006cfc:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cfe:	4a15      	ldr	r2, [pc, #84]	; (8006d54 <TIM_Base_SetConfig+0x6c>)
 8006d00:	4290      	cmp	r0, r2
 8006d02:	d00a      	beq.n	8006d1a <TIM_Base_SetConfig+0x32>
 8006d04:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006d08:	d007      	beq.n	8006d1a <TIM_Base_SetConfig+0x32>
 8006d0a:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 8006d0e:	4290      	cmp	r0, r2
 8006d10:	d003      	beq.n	8006d1a <TIM_Base_SetConfig+0x32>
 8006d12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006d16:	4290      	cmp	r0, r2
 8006d18:	d103      	bne.n	8006d22 <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d1e:	68ca      	ldr	r2, [r1, #12]
 8006d20:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d26:	694a      	ldr	r2, [r1, #20]
 8006d28:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006d2a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d2c:	688b      	ldr	r3, [r1, #8]
 8006d2e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006d30:	680b      	ldr	r3, [r1, #0]
 8006d32:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d34:	4b07      	ldr	r3, [pc, #28]	; (8006d54 <TIM_Base_SetConfig+0x6c>)
 8006d36:	4298      	cmp	r0, r3
 8006d38:	d007      	beq.n	8006d4a <TIM_Base_SetConfig+0x62>
 8006d3a:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8006d3e:	4298      	cmp	r0, r3
 8006d40:	d003      	beq.n	8006d4a <TIM_Base_SetConfig+0x62>
 8006d42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d46:	4298      	cmp	r0, r3
 8006d48:	d101      	bne.n	8006d4e <TIM_Base_SetConfig+0x66>
    TIMx->RCR = Structure->RepetitionCounter;
 8006d4a:	690b      	ldr	r3, [r1, #16]
 8006d4c:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	6143      	str	r3, [r0, #20]
}
 8006d52:	4770      	bx	lr
 8006d54:	40012c00 	.word	0x40012c00

08006d58 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006d58:	b360      	cbz	r0, 8006db4 <HAL_TIM_PWM_Init+0x5c>
{
 8006d5a:	b510      	push	{r4, lr}
 8006d5c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8006d5e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006d62:	b313      	cbz	r3, 8006daa <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8006d64:	2302      	movs	r3, #2
 8006d66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d6a:	4621      	mov	r1, r4
 8006d6c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006d70:	f7ff ffba 	bl	8006ce8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d74:	2301      	movs	r3, #1
 8006d76:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d7a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006d7e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006d82:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006d86:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006d8a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d92:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006d96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d9a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006d9e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006da2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006da6:	2000      	movs	r0, #0
}
 8006da8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006daa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006dae:	f7fb f975 	bl	800209c <HAL_TIM_PWM_MspInit>
 8006db2:	e7d7      	b.n	8006d64 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8006db4:	2001      	movs	r0, #1
}
 8006db6:	4770      	bx	lr

08006db8 <TIM_OC2_SetConfig>:
{
 8006db8:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dba:	6a03      	ldr	r3, [r0, #32]
 8006dbc:	f023 0310 	bic.w	r3, r3, #16
 8006dc0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8006dc2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006dc4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006dc6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006dc8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006dcc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dd0:	680d      	ldr	r5, [r1, #0]
 8006dd2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8006dd6:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006dda:	688d      	ldr	r5, [r1, #8]
 8006ddc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006de0:	4d12      	ldr	r5, [pc, #72]	; (8006e2c <TIM_OC2_SetConfig+0x74>)
 8006de2:	42a8      	cmp	r0, r5
 8006de4:	d019      	beq.n	8006e1a <TIM_OC2_SetConfig+0x62>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006de6:	4d11      	ldr	r5, [pc, #68]	; (8006e2c <TIM_OC2_SetConfig+0x74>)
 8006de8:	42a8      	cmp	r0, r5
 8006dea:	d007      	beq.n	8006dfc <TIM_OC2_SetConfig+0x44>
 8006dec:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8006df0:	42a8      	cmp	r0, r5
 8006df2:	d003      	beq.n	8006dfc <TIM_OC2_SetConfig+0x44>
 8006df4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006df8:	42a8      	cmp	r0, r5
 8006dfa:	d107      	bne.n	8006e0c <TIM_OC2_SetConfig+0x54>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006dfc:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e00:	694d      	ldr	r5, [r1, #20]
 8006e02:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e06:	698d      	ldr	r5, [r1, #24]
 8006e08:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8006e0c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006e0e:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8006e10:	684a      	ldr	r2, [r1, #4]
 8006e12:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006e14:	6203      	str	r3, [r0, #32]
}
 8006e16:	bc30      	pop	{r4, r5}
 8006e18:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e1e:	68cd      	ldr	r5, [r1, #12]
 8006e20:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e28:	e7dd      	b.n	8006de6 <TIM_OC2_SetConfig+0x2e>
 8006e2a:	bf00      	nop
 8006e2c:	40012c00 	.word	0x40012c00

08006e30 <HAL_TIM_PWM_ConfigChannel>:
{
 8006e30:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8006e32:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	f000 8095 	beq.w	8006f66 <HAL_TIM_PWM_ConfigChannel+0x136>
 8006e3c:	4604      	mov	r4, r0
 8006e3e:	460d      	mov	r5, r1
 8006e40:	2301      	movs	r3, #1
 8006e42:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8006e46:	2a14      	cmp	r2, #20
 8006e48:	f200 8088 	bhi.w	8006f5c <HAL_TIM_PWM_ConfigChannel+0x12c>
 8006e4c:	e8df f002 	tbb	[pc, r2]
 8006e50:	8686860b 	.word	0x8686860b
 8006e54:	8686861f 	.word	0x8686861f
 8006e58:	86868634 	.word	0x86868634
 8006e5c:	86868648 	.word	0x86868648
 8006e60:	8686865d 	.word	0x8686865d
 8006e64:	71          	.byte	0x71
 8006e65:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e66:	6800      	ldr	r0, [r0, #0]
 8006e68:	f7ff fd6a 	bl	8006940 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e6c:	6822      	ldr	r2, [r4, #0]
 8006e6e:	6993      	ldr	r3, [r2, #24]
 8006e70:	f043 0308 	orr.w	r3, r3, #8
 8006e74:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e76:	6822      	ldr	r2, [r4, #0]
 8006e78:	6993      	ldr	r3, [r2, #24]
 8006e7a:	f023 0304 	bic.w	r3, r3, #4
 8006e7e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e80:	6822      	ldr	r2, [r4, #0]
 8006e82:	6993      	ldr	r3, [r2, #24]
 8006e84:	6929      	ldr	r1, [r5, #16]
 8006e86:	430b      	orrs	r3, r1
 8006e88:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8006e8a:	2000      	movs	r0, #0
      break;
 8006e8c:	e067      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e8e:	6800      	ldr	r0, [r0, #0]
 8006e90:	f7ff ff92 	bl	8006db8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e94:	6822      	ldr	r2, [r4, #0]
 8006e96:	6993      	ldr	r3, [r2, #24]
 8006e98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006e9c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e9e:	6822      	ldr	r2, [r4, #0]
 8006ea0:	6993      	ldr	r3, [r2, #24]
 8006ea2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ea6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ea8:	6822      	ldr	r2, [r4, #0]
 8006eaa:	6993      	ldr	r3, [r2, #24]
 8006eac:	6929      	ldr	r1, [r5, #16]
 8006eae:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006eb2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8006eb4:	2000      	movs	r0, #0
      break;
 8006eb6:	e052      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006eb8:	6800      	ldr	r0, [r0, #0]
 8006eba:	f7ff fd81 	bl	80069c0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ebe:	6822      	ldr	r2, [r4, #0]
 8006ec0:	69d3      	ldr	r3, [r2, #28]
 8006ec2:	f043 0308 	orr.w	r3, r3, #8
 8006ec6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ec8:	6822      	ldr	r2, [r4, #0]
 8006eca:	69d3      	ldr	r3, [r2, #28]
 8006ecc:	f023 0304 	bic.w	r3, r3, #4
 8006ed0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ed2:	6822      	ldr	r2, [r4, #0]
 8006ed4:	69d3      	ldr	r3, [r2, #28]
 8006ed6:	6929      	ldr	r1, [r5, #16]
 8006ed8:	430b      	orrs	r3, r1
 8006eda:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8006edc:	2000      	movs	r0, #0
      break;
 8006ede:	e03e      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ee0:	6800      	ldr	r0, [r0, #0]
 8006ee2:	f7ff fda7 	bl	8006a34 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ee6:	6822      	ldr	r2, [r4, #0]
 8006ee8:	69d3      	ldr	r3, [r2, #28]
 8006eea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006eee:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ef0:	6822      	ldr	r2, [r4, #0]
 8006ef2:	69d3      	ldr	r3, [r2, #28]
 8006ef4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ef8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006efa:	6822      	ldr	r2, [r4, #0]
 8006efc:	69d3      	ldr	r3, [r2, #28]
 8006efe:	6929      	ldr	r1, [r5, #16]
 8006f00:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006f04:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8006f06:	2000      	movs	r0, #0
      break;
 8006f08:	e029      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006f0a:	6800      	ldr	r0, [r0, #0]
 8006f0c:	f7ff fdc0 	bl	8006a90 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006f10:	6822      	ldr	r2, [r4, #0]
 8006f12:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006f14:	f043 0308 	orr.w	r3, r3, #8
 8006f18:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006f1a:	6822      	ldr	r2, [r4, #0]
 8006f1c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006f1e:	f023 0304 	bic.w	r3, r3, #4
 8006f22:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006f24:	6822      	ldr	r2, [r4, #0]
 8006f26:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006f28:	6929      	ldr	r1, [r5, #16]
 8006f2a:	430b      	orrs	r3, r1
 8006f2c:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8006f2e:	2000      	movs	r0, #0
      break;
 8006f30:	e015      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f32:	6800      	ldr	r0, [r0, #0]
 8006f34:	f7ff fdd8 	bl	8006ae8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f38:	6822      	ldr	r2, [r4, #0]
 8006f3a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006f3c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006f40:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f42:	6822      	ldr	r2, [r4, #0]
 8006f44:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006f46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f4a:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f4c:	6822      	ldr	r2, [r4, #0]
 8006f4e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006f50:	6929      	ldr	r1, [r5, #16]
 8006f52:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006f56:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8006f58:	2000      	movs	r0, #0
      break;
 8006f5a:	e000      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8006f5c:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8006f5e:	2300      	movs	r3, #0
 8006f60:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8006f64:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8006f66:	2002      	movs	r0, #2
 8006f68:	e7fc      	b.n	8006f64 <HAL_TIM_PWM_ConfigChannel+0x134>

08006f6a <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f6a:	f001 011f 	and.w	r1, r1, #31
 8006f6e:	2301      	movs	r3, #1
 8006f70:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f74:	6a03      	ldr	r3, [r0, #32]
 8006f76:	ea23 030c 	bic.w	r3, r3, ip
 8006f7a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f7c:	6a03      	ldr	r3, [r0, #32]
 8006f7e:	fa02 f101 	lsl.w	r1, r2, r1
 8006f82:	430b      	orrs	r3, r1
 8006f84:	6203      	str	r3, [r0, #32]
}
 8006f86:	4770      	bx	lr

08006f88 <HAL_TIM_PWM_Start>:
{
 8006f88:	b510      	push	{r4, lr}
 8006f8a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f8c:	4608      	mov	r0, r1
 8006f8e:	bb71      	cbnz	r1, 8006fee <HAL_TIM_PWM_Start+0x66>
 8006f90:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	3b01      	subs	r3, #1
 8006f98:	bf18      	it	ne
 8006f9a:	2301      	movne	r3, #1
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d17b      	bne.n	8007098 <HAL_TIM_PWM_Start+0x110>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d14f      	bne.n	8007044 <HAL_TIM_PWM_Start+0xbc>
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006faa:	2201      	movs	r2, #1
 8006fac:	4601      	mov	r1, r0
 8006fae:	6820      	ldr	r0, [r4, #0]
 8006fb0:	f7ff ffdb 	bl	8006f6a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006fb4:	6823      	ldr	r3, [r4, #0]
 8006fb6:	4a3b      	ldr	r2, [pc, #236]	; (80070a4 <HAL_TIM_PWM_Start+0x11c>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d007      	beq.n	8006fcc <HAL_TIM_PWM_Start+0x44>
 8006fbc:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d003      	beq.n	8006fcc <HAL_TIM_PWM_Start+0x44>
 8006fc4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d103      	bne.n	8006fd4 <HAL_TIM_PWM_Start+0x4c>
    __HAL_TIM_MOE_ENABLE(htim);
 8006fcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fd2:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fd4:	6823      	ldr	r3, [r4, #0]
 8006fd6:	4a33      	ldr	r2, [pc, #204]	; (80070a4 <HAL_TIM_PWM_Start+0x11c>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d04f      	beq.n	800707c <HAL_TIM_PWM_Start+0xf4>
 8006fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fe0:	d04c      	beq.n	800707c <HAL_TIM_PWM_Start+0xf4>
    __HAL_TIM_ENABLE(htim);
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	f042 0201 	orr.w	r2, r2, #1
 8006fe8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006fea:	2000      	movs	r0, #0
 8006fec:	e055      	b.n	800709a <HAL_TIM_PWM_Start+0x112>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fee:	2904      	cmp	r1, #4
 8006ff0:	d00c      	beq.n	800700c <HAL_TIM_PWM_Start+0x84>
 8006ff2:	2908      	cmp	r1, #8
 8006ff4:	d011      	beq.n	800701a <HAL_TIM_PWM_Start+0x92>
 8006ff6:	290c      	cmp	r1, #12
 8006ff8:	d016      	beq.n	8007028 <HAL_TIM_PWM_Start+0xa0>
 8006ffa:	2910      	cmp	r1, #16
 8006ffc:	d01b      	beq.n	8007036 <HAL_TIM_PWM_Start+0xae>
 8006ffe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007002:	b2db      	uxtb	r3, r3
 8007004:	3b01      	subs	r3, #1
 8007006:	bf18      	it	ne
 8007008:	2301      	movne	r3, #1
 800700a:	e7c7      	b.n	8006f9c <HAL_TIM_PWM_Start+0x14>
 800700c:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8007010:	b2db      	uxtb	r3, r3
 8007012:	3b01      	subs	r3, #1
 8007014:	bf18      	it	ne
 8007016:	2301      	movne	r3, #1
 8007018:	e7c0      	b.n	8006f9c <HAL_TIM_PWM_Start+0x14>
 800701a:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800701e:	b2db      	uxtb	r3, r3
 8007020:	3b01      	subs	r3, #1
 8007022:	bf18      	it	ne
 8007024:	2301      	movne	r3, #1
 8007026:	e7b9      	b.n	8006f9c <HAL_TIM_PWM_Start+0x14>
 8007028:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800702c:	b2db      	uxtb	r3, r3
 800702e:	3b01      	subs	r3, #1
 8007030:	bf18      	it	ne
 8007032:	2301      	movne	r3, #1
 8007034:	e7b2      	b.n	8006f9c <HAL_TIM_PWM_Start+0x14>
 8007036:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800703a:	b2db      	uxtb	r3, r3
 800703c:	3b01      	subs	r3, #1
 800703e:	bf18      	it	ne
 8007040:	2301      	movne	r3, #1
 8007042:	e7ab      	b.n	8006f9c <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007044:	2804      	cmp	r0, #4
 8007046:	d009      	beq.n	800705c <HAL_TIM_PWM_Start+0xd4>
 8007048:	2808      	cmp	r0, #8
 800704a:	d00b      	beq.n	8007064 <HAL_TIM_PWM_Start+0xdc>
 800704c:	280c      	cmp	r0, #12
 800704e:	d00d      	beq.n	800706c <HAL_TIM_PWM_Start+0xe4>
 8007050:	2810      	cmp	r0, #16
 8007052:	d00f      	beq.n	8007074 <HAL_TIM_PWM_Start+0xec>
 8007054:	2302      	movs	r3, #2
 8007056:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800705a:	e7a6      	b.n	8006faa <HAL_TIM_PWM_Start+0x22>
 800705c:	2302      	movs	r3, #2
 800705e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007062:	e7a2      	b.n	8006faa <HAL_TIM_PWM_Start+0x22>
 8007064:	2302      	movs	r3, #2
 8007066:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800706a:	e79e      	b.n	8006faa <HAL_TIM_PWM_Start+0x22>
 800706c:	2302      	movs	r3, #2
 800706e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007072:	e79a      	b.n	8006faa <HAL_TIM_PWM_Start+0x22>
 8007074:	2302      	movs	r3, #2
 8007076:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800707a:	e796      	b.n	8006faa <HAL_TIM_PWM_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800707c:	6899      	ldr	r1, [r3, #8]
 800707e:	4a0a      	ldr	r2, [pc, #40]	; (80070a8 <HAL_TIM_PWM_Start+0x120>)
 8007080:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007082:	2a06      	cmp	r2, #6
 8007084:	d00a      	beq.n	800709c <HAL_TIM_PWM_Start+0x114>
 8007086:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800708a:	d009      	beq.n	80070a0 <HAL_TIM_PWM_Start+0x118>
      __HAL_TIM_ENABLE(htim);
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	f042 0201 	orr.w	r2, r2, #1
 8007092:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007094:	2000      	movs	r0, #0
 8007096:	e000      	b.n	800709a <HAL_TIM_PWM_Start+0x112>
    return HAL_ERROR;
 8007098:	2001      	movs	r0, #1
}
 800709a:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800709c:	2000      	movs	r0, #0
 800709e:	e7fc      	b.n	800709a <HAL_TIM_PWM_Start+0x112>
 80070a0:	2000      	movs	r0, #0
 80070a2:	e7fa      	b.n	800709a <HAL_TIM_PWM_Start+0x112>
 80070a4:	40012c00 	.word	0x40012c00
 80070a8:	00010007 	.word	0x00010007

080070ac <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d02b      	beq.n	800710c <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 80070b4:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80070b6:	2301      	movs	r3, #1
 80070b8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070bc:	2302      	movs	r3, #2
 80070be:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070c2:	6802      	ldr	r2, [r0, #0]
 80070c4:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070c6:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070c8:	4d11      	ldr	r5, [pc, #68]	; (8007110 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80070ca:	42aa      	cmp	r2, r5
 80070cc:	d019      	beq.n	8007102 <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070d2:	680d      	ldr	r5, [r1, #0]
 80070d4:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070d6:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070d8:	6803      	ldr	r3, [r0, #0]
 80070da:	4a0d      	ldr	r2, [pc, #52]	; (8007110 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d002      	beq.n	80070e6 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 80070e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070e4:	d104      	bne.n	80070f0 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070e6:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070ea:	688a      	ldr	r2, [r1, #8]
 80070ec:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070ee:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070f0:	2301      	movs	r3, #1
 80070f2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070f6:	2300      	movs	r3, #0
 80070f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80070fc:	4618      	mov	r0, r3
}
 80070fe:	bc30      	pop	{r4, r5}
 8007100:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007102:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007106:	684d      	ldr	r5, [r1, #4]
 8007108:	432b      	orrs	r3, r5
 800710a:	e7e0      	b.n	80070ce <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 800710c:	2002      	movs	r0, #2
}
 800710e:	4770      	bx	lr
 8007110:	40012c00 	.word	0x40012c00

08007114 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007114:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007118:	2b01      	cmp	r3, #1
 800711a:	d046      	beq.n	80071aa <HAL_TIMEx_ConfigBreakDeadTime+0x96>
{
 800711c:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800711e:	2301      	movs	r3, #1
 8007120:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007124:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800712a:	688a      	ldr	r2, [r1, #8]
 800712c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800712e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007132:	684a      	ldr	r2, [r1, #4]
 8007134:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007136:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800713a:	680a      	ldr	r2, [r1, #0]
 800713c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800713e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007142:	690a      	ldr	r2, [r1, #16]
 8007144:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007146:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800714a:	694a      	ldr	r2, [r1, #20]
 800714c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800714e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007152:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8007154:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007156:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800715a:	698a      	ldr	r2, [r1, #24]
 800715c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007160:	6802      	ldr	r2, [r0, #0]
 8007162:	4c13      	ldr	r4, [pc, #76]	; (80071b0 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8007164:	42a2      	cmp	r2, r4
 8007166:	d009      	beq.n	800717c <HAL_TIMEx_ConfigBreakDeadTime+0x68>

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007168:	4c11      	ldr	r4, [pc, #68]	; (80071b0 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 800716a:	42a2      	cmp	r2, r4
 800716c:	d00b      	beq.n	8007186 <HAL_TIMEx_ConfigBreakDeadTime+0x72>
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800716e:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007170:	2300      	movs	r3, #0
 8007172:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8007176:	4618      	mov	r0, r3
}
 8007178:	bc10      	pop	{r4}
 800717a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800717c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007180:	69cc      	ldr	r4, [r1, #28]
 8007182:	4323      	orrs	r3, r4
 8007184:	e7f0      	b.n	8007168 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007186:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800718a:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800718c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007190:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007194:	6a0c      	ldr	r4, [r1, #32]
 8007196:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007198:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800719c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800719e:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80071a0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80071a4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80071a6:	430b      	orrs	r3, r1
 80071a8:	e7e1      	b.n	800716e <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
  __HAL_LOCK(htim);
 80071aa:	2002      	movs	r0, #2
}
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	40012c00 	.word	0x40012c00

080071b4 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071b4:	4770      	bx	lr

080071b6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071b6:	4770      	bx	lr

080071b8 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80071b8:	4770      	bx	lr

080071ba <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80071ba:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071bc:	e852 3f00 	ldrex	r3, [r2]
 80071c0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c4:	e842 3100 	strex	r1, r3, [r2]
 80071c8:	2900      	cmp	r1, #0
 80071ca:	d1f6      	bne.n	80071ba <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80071cc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ce:	f102 0308 	add.w	r3, r2, #8
 80071d2:	e853 3f00 	ldrex	r3, [r3]
 80071d6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071da:	3208      	adds	r2, #8
 80071dc:	e842 3100 	strex	r1, r3, [r2]
 80071e0:	2900      	cmp	r1, #0
 80071e2:	d1f3      	bne.n	80071cc <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071e4:	2320      	movs	r3, #32
 80071e6:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
}
 80071ea:	4770      	bx	lr

080071ec <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071ec:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ee:	e852 3f00 	ldrex	r3, [r2]
 80071f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f6:	e842 3100 	strex	r1, r3, [r2]
 80071fa:	2900      	cmp	r1, #0
 80071fc:	d1f6      	bne.n	80071ec <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80071fe:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007200:	f102 0308 	add.w	r3, r2, #8
 8007204:	e853 3f00 	ldrex	r3, [r3]
 8007208:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800720c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007210:	3208      	adds	r2, #8
 8007212:	e842 3100 	strex	r1, r3, [r2]
 8007216:	2900      	cmp	r1, #0
 8007218:	d1f1      	bne.n	80071fe <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800721a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800721c:	2b01      	cmp	r3, #1
 800721e:	d006      	beq.n	800722e <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007220:	2320      	movs	r3, #32
 8007222:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007226:	2300      	movs	r3, #0
 8007228:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800722a:	6703      	str	r3, [r0, #112]	; 0x70
}
 800722c:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800722e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007230:	e852 3f00 	ldrex	r3, [r2]
 8007234:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007238:	e842 3100 	strex	r1, r3, [r2]
 800723c:	2900      	cmp	r1, #0
 800723e:	d1f6      	bne.n	800722e <UART_EndRxTransfer+0x42>
 8007240:	e7ee      	b.n	8007220 <UART_EndRxTransfer+0x34>
	...

08007244 <HAL_UART_Transmit_DMA>:
  if (huart->gState == HAL_UART_STATE_READY)
 8007244:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8007248:	2b20      	cmp	r3, #32
 800724a:	d14c      	bne.n	80072e6 <HAL_UART_Transmit_DMA+0xa2>
{
 800724c:	b510      	push	{r4, lr}
 800724e:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8007250:	2900      	cmp	r1, #0
 8007252:	d04a      	beq.n	80072ea <HAL_UART_Transmit_DMA+0xa6>
 8007254:	2a00      	cmp	r2, #0
 8007256:	d04a      	beq.n	80072ee <HAL_UART_Transmit_DMA+0xaa>
    __HAL_LOCK(huart);
 8007258:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800725c:	2b01      	cmp	r3, #1
 800725e:	d048      	beq.n	80072f2 <HAL_UART_Transmit_DMA+0xae>
 8007260:	2301      	movs	r3, #1
 8007262:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    huart->pTxBuffPtr  = pData;
 8007266:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007268:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 800726c:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007270:	2300      	movs	r3, #0
 8007272:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007276:	2321      	movs	r3, #33	; 0x21
 8007278:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    if (huart->hdmatx != NULL)
 800727c:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800727e:	b1f3      	cbz	r3, 80072be <HAL_UART_Transmit_DMA+0x7a>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007280:	491d      	ldr	r1, [pc, #116]	; (80072f8 <HAL_UART_Transmit_DMA+0xb4>)
 8007282:	62d9      	str	r1, [r3, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007284:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8007286:	491d      	ldr	r1, [pc, #116]	; (80072fc <HAL_UART_Transmit_DMA+0xb8>)
 8007288:	6319      	str	r1, [r3, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800728a:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800728c:	491c      	ldr	r1, [pc, #112]	; (8007300 <HAL_UART_Transmit_DMA+0xbc>)
 800728e:	6359      	str	r1, [r3, #52]	; 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 8007290:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8007292:	2100      	movs	r1, #0
 8007294:	6399      	str	r1, [r3, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007296:	6801      	ldr	r1, [r0, #0]
 8007298:	4613      	mov	r3, r2
 800729a:	f101 0228 	add.w	r2, r1, #40	; 0x28
 800729e:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80072a0:	6f80      	ldr	r0, [r0, #120]	; 0x78
 80072a2:	f7fc ff17 	bl	80040d4 <HAL_DMA_Start_IT>
 80072a6:	b150      	cbz	r0, 80072be <HAL_UART_Transmit_DMA+0x7a>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80072a8:	2310      	movs	r3, #16
 80072aa:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        __HAL_UNLOCK(huart);
 80072ae:	2300      	movs	r3, #0
 80072b0:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 80072b4:	2320      	movs	r3, #32
 80072b6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        return HAL_ERROR;
 80072ba:	2001      	movs	r0, #1
 80072bc:	e012      	b.n	80072e4 <HAL_UART_Transmit_DMA+0xa0>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	2240      	movs	r2, #64	; 0x40
 80072c2:	621a      	str	r2, [r3, #32]
    __HAL_UNLOCK(huart);
 80072c4:	2300      	movs	r3, #0
 80072c6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80072ca:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072cc:	f102 0308 	add.w	r3, r2, #8
 80072d0:	e853 3f00 	ldrex	r3, [r3]
 80072d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d8:	3208      	adds	r2, #8
 80072da:	e842 3100 	strex	r1, r3, [r2]
 80072de:	2900      	cmp	r1, #0
 80072e0:	d1f3      	bne.n	80072ca <HAL_UART_Transmit_DMA+0x86>
    return HAL_OK;
 80072e2:	2000      	movs	r0, #0
}
 80072e4:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80072e6:	2002      	movs	r0, #2
}
 80072e8:	4770      	bx	lr
      return HAL_ERROR;
 80072ea:	2001      	movs	r0, #1
 80072ec:	e7fa      	b.n	80072e4 <HAL_UART_Transmit_DMA+0xa0>
 80072ee:	2001      	movs	r0, #1
 80072f0:	e7f8      	b.n	80072e4 <HAL_UART_Transmit_DMA+0xa0>
    __HAL_LOCK(huart);
 80072f2:	2002      	movs	r0, #2
 80072f4:	e7f6      	b.n	80072e4 <HAL_UART_Transmit_DMA+0xa0>
 80072f6:	bf00      	nop
 80072f8:	08007305 	.word	0x08007305
 80072fc:	08007373 	.word	0x08007373
 8007300:	0800737f 	.word	0x0800737f

08007304 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007304:	b508      	push	{r3, lr}
 8007306:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007308:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f013 0f20 	tst.w	r3, #32
 8007312:	d118      	bne.n	8007346 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8007314:	2300      	movs	r3, #0
 8007316:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800731a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731c:	f102 0308 	add.w	r3, r2, #8
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007328:	3208      	adds	r2, #8
 800732a:	e842 3100 	strex	r1, r3, [r2]
 800732e:	2900      	cmp	r1, #0
 8007330:	d1f3      	bne.n	800731a <UART_DMATransmitCplt+0x16>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007332:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007334:	e852 3f00 	ldrex	r3, [r2]
 8007338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733c:	e842 3100 	strex	r1, r3, [r2]
 8007340:	2900      	cmp	r1, #0
 8007342:	d1f6      	bne.n	8007332 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007344:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8007346:	f7fb f9d1 	bl	80026ec <HAL_UART_TxCpltCallback>
}
 800734a:	e7fb      	b.n	8007344 <UART_DMATransmitCplt+0x40>

0800734c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800734c:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800734e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007350:	e852 3f00 	ldrex	r3, [r2]
 8007354:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007358:	e842 3100 	strex	r1, r3, [r2]
 800735c:	2900      	cmp	r1, #0
 800735e:	d1f6      	bne.n	800734e <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007360:	2320      	movs	r3, #32
 8007362:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007366:	2300      	movs	r3, #0
 8007368:	6743      	str	r3, [r0, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800736a:	f7fb f9bf 	bl	80026ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800736e:	bd08      	pop	{r3, pc}

08007370 <HAL_UART_TxHalfCpltCallback>:
}
 8007370:	4770      	bx	lr

08007372 <UART_DMATxHalfCplt>:
{
 8007372:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8007374:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8007376:	f7ff fffb 	bl	8007370 <HAL_UART_TxHalfCpltCallback>
}
 800737a:	bd08      	pop	{r3, pc}

0800737c <HAL_UART_ErrorCallback>:
}
 800737c:	4770      	bx	lr

0800737e <UART_DMAError>:
{
 800737e:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007380:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007382:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007386:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007392:	d001      	beq.n	8007398 <UART_DMAError+0x1a>
 8007394:	2a21      	cmp	r2, #33	; 0x21
 8007396:	d010      	beq.n	80073ba <UART_DMAError+0x3c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f013 0f40 	tst.w	r3, #64	; 0x40
 80073a0:	d001      	beq.n	80073a6 <UART_DMAError+0x28>
 80073a2:	2d22      	cmp	r5, #34	; 0x22
 80073a4:	d010      	beq.n	80073c8 <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80073a6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80073aa:	f043 0310 	orr.w	r3, r3, #16
 80073ae:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  HAL_UART_ErrorCallback(huart);
 80073b2:	4620      	mov	r0, r4
 80073b4:	f7ff ffe2 	bl	800737c <HAL_UART_ErrorCallback>
}
 80073b8:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 80073ba:	2300      	movs	r3, #0
 80073bc:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80073c0:	4620      	mov	r0, r4
 80073c2:	f7ff fefa 	bl	80071ba <UART_EndTxTransfer>
 80073c6:	e7e7      	b.n	8007398 <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 80073c8:	2300      	movs	r3, #0
 80073ca:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80073ce:	4620      	mov	r0, r4
 80073d0:	f7ff ff0c 	bl	80071ec <UART_EndRxTransfer>
 80073d4:	e7e7      	b.n	80073a6 <UART_DMAError+0x28>

080073d6 <UART_DMAAbortOnError>:
{
 80073d6:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073d8:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80073da:	2300      	movs	r3, #0
 80073dc:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80073e0:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 80073e4:	f7ff ffca 	bl	800737c <HAL_UART_ErrorCallback>
}
 80073e8:	bd08      	pop	{r3, pc}

080073ea <HAL_UARTEx_RxEventCallback>:
}
 80073ea:	4770      	bx	lr

080073ec <HAL_UART_IRQHandler>:
{
 80073ec:	b570      	push	{r4, r5, r6, lr}
 80073ee:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80073f0:	6801      	ldr	r1, [r0, #0]
 80073f2:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073f4:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073f6:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80073f8:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 80073fc:	401a      	ands	r2, r3
 80073fe:	d108      	bne.n	8007412 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007400:	f013 0f20 	tst.w	r3, #32
 8007404:	d005      	beq.n	8007412 <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007406:	f010 0f20 	tst.w	r0, #32
 800740a:	d134      	bne.n	8007476 <HAL_UART_IRQHandler+0x8a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800740c:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8007410:	d131      	bne.n	8007476 <HAL_UART_IRQHandler+0x8a>
  if ((errorflags != 0U)
 8007412:	b12a      	cbz	r2, 8007420 <HAL_UART_IRQHandler+0x34>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007414:	4a95      	ldr	r2, [pc, #596]	; (800766c <HAL_UART_IRQHandler+0x280>)
 8007416:	402a      	ands	r2, r5
 8007418:	d133      	bne.n	8007482 <HAL_UART_IRQHandler+0x96>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800741a:	4e95      	ldr	r6, [pc, #596]	; (8007670 <HAL_UART_IRQHandler+0x284>)
 800741c:	4230      	tst	r0, r6
 800741e:	d130      	bne.n	8007482 <HAL_UART_IRQHandler+0x96>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007420:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8007422:	2a01      	cmp	r2, #1
 8007424:	f000 80c3 	beq.w	80075ae <HAL_UART_IRQHandler+0x1c2>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007428:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800742c:	d003      	beq.n	8007436 <HAL_UART_IRQHandler+0x4a>
 800742e:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8007432:	f040 815b 	bne.w	80076ec <HAL_UART_IRQHandler+0x300>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007436:	f013 0f80 	tst.w	r3, #128	; 0x80
 800743a:	d007      	beq.n	800744c <HAL_UART_IRQHandler+0x60>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800743c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007440:	f040 815b 	bne.w	80076fa <HAL_UART_IRQHandler+0x30e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007444:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 8007448:	f040 8157 	bne.w	80076fa <HAL_UART_IRQHandler+0x30e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800744c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007450:	d003      	beq.n	800745a <HAL_UART_IRQHandler+0x6e>
 8007452:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007456:	f040 8157 	bne.w	8007708 <HAL_UART_IRQHandler+0x31c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800745a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 800745e:	d003      	beq.n	8007468 <HAL_UART_IRQHandler+0x7c>
 8007460:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007464:	f040 8154 	bne.w	8007710 <HAL_UART_IRQHandler+0x324>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007468:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800746c:	d002      	beq.n	8007474 <HAL_UART_IRQHandler+0x88>
 800746e:	2800      	cmp	r0, #0
 8007470:	f2c0 8152 	blt.w	8007718 <HAL_UART_IRQHandler+0x32c>
}
 8007474:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8007476:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8007478:	2b00      	cmp	r3, #0
 800747a:	d0fb      	beq.n	8007474 <HAL_UART_IRQHandler+0x88>
        huart->RxISR(huart);
 800747c:	4620      	mov	r0, r4
 800747e:	4798      	blx	r3
      return;
 8007480:	e7f8      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007482:	f013 0f01 	tst.w	r3, #1
 8007486:	d009      	beq.n	800749c <HAL_UART_IRQHandler+0xb0>
 8007488:	f410 7f80 	tst.w	r0, #256	; 0x100
 800748c:	d006      	beq.n	800749c <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800748e:	2601      	movs	r6, #1
 8007490:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007492:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8007496:	4331      	orrs	r1, r6
 8007498:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800749c:	f013 0f02 	tst.w	r3, #2
 80074a0:	d00b      	beq.n	80074ba <HAL_UART_IRQHandler+0xce>
 80074a2:	f015 0f01 	tst.w	r5, #1
 80074a6:	d008      	beq.n	80074ba <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80074a8:	6821      	ldr	r1, [r4, #0]
 80074aa:	2602      	movs	r6, #2
 80074ac:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80074ae:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80074b2:	f041 0104 	orr.w	r1, r1, #4
 80074b6:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074ba:	f013 0f04 	tst.w	r3, #4
 80074be:	d00b      	beq.n	80074d8 <HAL_UART_IRQHandler+0xec>
 80074c0:	f015 0f01 	tst.w	r5, #1
 80074c4:	d008      	beq.n	80074d8 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80074c6:	6821      	ldr	r1, [r4, #0]
 80074c8:	2604      	movs	r6, #4
 80074ca:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074cc:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80074d0:	f041 0102 	orr.w	r1, r1, #2
 80074d4:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_ORE) != 0U)
 80074d8:	f013 0f08 	tst.w	r3, #8
 80074dc:	d00b      	beq.n	80074f6 <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80074de:	f010 0f20 	tst.w	r0, #32
 80074e2:	d100      	bne.n	80074e6 <HAL_UART_IRQHandler+0xfa>
 80074e4:	b13a      	cbz	r2, 80074f6 <HAL_UART_IRQHandler+0x10a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074e6:	6822      	ldr	r2, [r4, #0]
 80074e8:	2108      	movs	r1, #8
 80074ea:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074ec:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80074f0:	430a      	orrs	r2, r1
 80074f2:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80074f6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80074fa:	d00c      	beq.n	8007516 <HAL_UART_IRQHandler+0x12a>
 80074fc:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8007500:	d009      	beq.n	8007516 <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007502:	6822      	ldr	r2, [r4, #0]
 8007504:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007508:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800750a:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800750e:	f042 0220 	orr.w	r2, r2, #32
 8007512:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007516:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800751a:	2a00      	cmp	r2, #0
 800751c:	d0aa      	beq.n	8007474 <HAL_UART_IRQHandler+0x88>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800751e:	f013 0f20 	tst.w	r3, #32
 8007522:	d009      	beq.n	8007538 <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007524:	f010 0f20 	tst.w	r0, #32
 8007528:	d102      	bne.n	8007530 <HAL_UART_IRQHandler+0x144>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800752a:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 800752e:	d003      	beq.n	8007538 <HAL_UART_IRQHandler+0x14c>
        if (huart->RxISR != NULL)
 8007530:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8007532:	b10b      	cbz	r3, 8007538 <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 8007534:	4620      	mov	r0, r4
 8007536:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8007538:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800753c:	6823      	ldr	r3, [r4, #0]
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007544:	d102      	bne.n	800754c <HAL_UART_IRQHandler+0x160>
 8007546:	f012 0f28 	tst.w	r2, #40	; 0x28
 800754a:	d029      	beq.n	80075a0 <HAL_UART_IRQHandler+0x1b4>
        UART_EndRxTransfer(huart);
 800754c:	4620      	mov	r0, r4
 800754e:	f7ff fe4d 	bl	80071ec <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	f013 0f40 	tst.w	r3, #64	; 0x40
 800755a:	d01d      	beq.n	8007598 <HAL_UART_IRQHandler+0x1ac>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800755c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755e:	f102 0308 	add.w	r3, r2, #8
 8007562:	e853 3f00 	ldrex	r3, [r3]
 8007566:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756a:	3208      	adds	r2, #8
 800756c:	e842 3100 	strex	r1, r3, [r2]
 8007570:	2900      	cmp	r1, #0
 8007572:	d1f3      	bne.n	800755c <HAL_UART_IRQHandler+0x170>
          if (huart->hdmarx != NULL)
 8007574:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8007576:	b15b      	cbz	r3, 8007590 <HAL_UART_IRQHandler+0x1a4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007578:	4a3e      	ldr	r2, [pc, #248]	; (8007674 <HAL_UART_IRQHandler+0x288>)
 800757a:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800757c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800757e:	f7fc fe2f 	bl	80041e0 <HAL_DMA_Abort_IT>
 8007582:	2800      	cmp	r0, #0
 8007584:	f43f af76 	beq.w	8007474 <HAL_UART_IRQHandler+0x88>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007588:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800758a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800758c:	4798      	blx	r3
 800758e:	e771      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
            HAL_UART_ErrorCallback(huart);
 8007590:	4620      	mov	r0, r4
 8007592:	f7ff fef3 	bl	800737c <HAL_UART_ErrorCallback>
 8007596:	e76d      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
          HAL_UART_ErrorCallback(huart);
 8007598:	4620      	mov	r0, r4
 800759a:	f7ff feef 	bl	800737c <HAL_UART_ErrorCallback>
 800759e:	e769      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
        HAL_UART_ErrorCallback(huart);
 80075a0:	4620      	mov	r0, r4
 80075a2:	f7ff feeb 	bl	800737c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075a6:	2300      	movs	r3, #0
 80075a8:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    return;
 80075ac:	e762      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80075ae:	f013 0f10 	tst.w	r3, #16
 80075b2:	f43f af39 	beq.w	8007428 <HAL_UART_IRQHandler+0x3c>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80075b6:	f010 0f10 	tst.w	r0, #16
 80075ba:	f43f af35 	beq.w	8007428 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075be:	2310      	movs	r3, #16
 80075c0:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80075ca:	d055      	beq.n	8007678 <HAL_UART_IRQHandler+0x28c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075cc:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80075ce:	6813      	ldr	r3, [r2, #0]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	b29b      	uxth	r3, r3
      if (  (nb_remaining_rx_data > 0U)
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f43f af4d 	beq.w	8007474 <HAL_UART_IRQHandler+0x88>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80075da:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80075de:	4299      	cmp	r1, r3
 80075e0:	f67f af48 	bls.w	8007474 <HAL_UART_IRQHandler+0x88>
        huart->RxXferCount = nb_remaining_rx_data;
 80075e4:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80075e8:	6813      	ldr	r3, [r2, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f013 0f20 	tst.w	r3, #32
 80075f0:	d131      	bne.n	8007656 <HAL_UART_IRQHandler+0x26a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075f2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f4:	e852 3f00 	ldrex	r3, [r2]
 80075f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fc:	e842 3100 	strex	r1, r3, [r2]
 8007600:	2900      	cmp	r1, #0
 8007602:	d1f6      	bne.n	80075f2 <HAL_UART_IRQHandler+0x206>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007604:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007606:	f102 0308 	add.w	r3, r2, #8
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007612:	3208      	adds	r2, #8
 8007614:	e842 3100 	strex	r1, r3, [r2]
 8007618:	2900      	cmp	r1, #0
 800761a:	d1f3      	bne.n	8007604 <HAL_UART_IRQHandler+0x218>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800761c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761e:	f102 0308 	add.w	r3, r2, #8
 8007622:	e853 3f00 	ldrex	r3, [r3]
 8007626:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762a:	3208      	adds	r2, #8
 800762c:	e842 3100 	strex	r1, r3, [r2]
 8007630:	2900      	cmp	r1, #0
 8007632:	d1f3      	bne.n	800761c <HAL_UART_IRQHandler+0x230>
          huart->RxState = HAL_UART_STATE_READY;
 8007634:	2320      	movs	r3, #32
 8007636:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800763a:	2300      	movs	r3, #0
 800763c:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800763e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007640:	e852 3f00 	ldrex	r3, [r2]
 8007644:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007648:	e842 3100 	strex	r1, r3, [r2]
 800764c:	2900      	cmp	r1, #0
 800764e:	d1f6      	bne.n	800763e <HAL_UART_IRQHandler+0x252>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007650:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8007652:	f7fc fd8b 	bl	800416c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007656:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800765a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800765e:	b29b      	uxth	r3, r3
 8007660:	1ac9      	subs	r1, r1, r3
 8007662:	b289      	uxth	r1, r1
 8007664:	4620      	mov	r0, r4
 8007666:	f7ff fec0 	bl	80073ea <HAL_UARTEx_RxEventCallback>
      return;
 800766a:	e703      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
 800766c:	10000001 	.word	0x10000001
 8007670:	04000120 	.word	0x04000120
 8007674:	080073d7 	.word	0x080073d7
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007678:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800767c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007680:	b29b      	uxth	r3, r3
 8007682:	1ac9      	subs	r1, r1, r3
 8007684:	b289      	uxth	r1, r1
      if (  (huart->RxXferCount > 0U)
 8007686:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800768a:	b29b      	uxth	r3, r3
 800768c:	2b00      	cmp	r3, #0
 800768e:	f43f aef1 	beq.w	8007474 <HAL_UART_IRQHandler+0x88>
          &&(nb_rx_data > 0U) )
 8007692:	2900      	cmp	r1, #0
 8007694:	f43f aeee 	beq.w	8007474 <HAL_UART_IRQHandler+0x88>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007698:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769a:	e852 3f00 	ldrex	r3, [r2]
 800769e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a2:	e842 3000 	strex	r0, r3, [r2]
 80076a6:	2800      	cmp	r0, #0
 80076a8:	d1f6      	bne.n	8007698 <HAL_UART_IRQHandler+0x2ac>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076aa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ac:	f102 0308 	add.w	r3, r2, #8
 80076b0:	e853 3f00 	ldrex	r3, [r3]
 80076b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076b8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076bc:	3208      	adds	r2, #8
 80076be:	e842 3000 	strex	r0, r3, [r2]
 80076c2:	2800      	cmp	r0, #0
 80076c4:	d1f1      	bne.n	80076aa <HAL_UART_IRQHandler+0x2be>
        huart->RxState = HAL_UART_STATE_READY;
 80076c6:	2320      	movs	r3, #32
 80076c8:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076cc:	2300      	movs	r3, #0
 80076ce:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 80076d0:	6723      	str	r3, [r4, #112]	; 0x70
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076d2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d4:	e852 3f00 	ldrex	r3, [r2]
 80076d8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076dc:	e842 3000 	strex	r0, r3, [r2]
 80076e0:	2800      	cmp	r0, #0
 80076e2:	d1f6      	bne.n	80076d2 <HAL_UART_IRQHandler+0x2e6>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076e4:	4620      	mov	r0, r4
 80076e6:	f7ff fe80 	bl	80073ea <HAL_UARTEx_RxEventCallback>
      return;
 80076ea:	e6c3      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80076f0:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80076f2:	4620      	mov	r0, r4
 80076f4:	f000 fe1c 	bl	8008330 <HAL_UARTEx_WakeupCallback>
    return;
 80076f8:	e6bc      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
    if (huart->TxISR != NULL)
 80076fa:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	f43f aeb9 	beq.w	8007474 <HAL_UART_IRQHandler+0x88>
      huart->TxISR(huart);
 8007702:	4620      	mov	r0, r4
 8007704:	4798      	blx	r3
    return;
 8007706:	e6b5      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
    UART_EndTransmit_IT(huart);
 8007708:	4620      	mov	r0, r4
 800770a:	f7ff fe1f 	bl	800734c <UART_EndTransmit_IT>
    return;
 800770e:	e6b1      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007710:	4620      	mov	r0, r4
 8007712:	f000 fe0f 	bl	8008334 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8007716:	e6ad      	b.n	8007474 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007718:	4620      	mov	r0, r4
 800771a:	f000 fe0a 	bl	8008332 <HAL_UARTEx_RxFifoFullCallback>
    return;
 800771e:	e6a9      	b.n	8007474 <HAL_UART_IRQHandler+0x88>

08007720 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007720:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8007722:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007726:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800772a:	2a22      	cmp	r2, #34	; 0x22
 800772c:	d005      	beq.n	800773a <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800772e:	6802      	ldr	r2, [r0, #0]
 8007730:	6993      	ldr	r3, [r2, #24]
 8007732:	f043 0308 	orr.w	r3, r3, #8
 8007736:	6193      	str	r3, [r2, #24]
  }
}
 8007738:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800773a:	6802      	ldr	r2, [r0, #0]
 800773c:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800773e:	b2db      	uxtb	r3, r3
 8007740:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8007742:	400b      	ands	r3, r1
 8007744:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8007746:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8007748:	3301      	adds	r3, #1
 800774a:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800774c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8007750:	b29b      	uxth	r3, r3
 8007752:	3b01      	subs	r3, #1
 8007754:	b29b      	uxth	r3, r3
 8007756:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800775a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800775e:	b29b      	uxth	r3, r3
 8007760:	2b00      	cmp	r3, #0
 8007762:	d1e9      	bne.n	8007738 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007764:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007766:	e852 3f00 	ldrex	r3, [r2]
 800776a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776e:	e842 3100 	strex	r1, r3, [r2]
 8007772:	2900      	cmp	r1, #0
 8007774:	d1f6      	bne.n	8007764 <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007776:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007778:	f102 0308 	add.w	r3, r2, #8
 800777c:	e853 3f00 	ldrex	r3, [r3]
 8007780:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007784:	3208      	adds	r2, #8
 8007786:	e842 3100 	strex	r1, r3, [r2]
 800778a:	2900      	cmp	r1, #0
 800778c:	d1f3      	bne.n	8007776 <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 800778e:	2320      	movs	r3, #32
 8007790:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
      huart->RxISR = NULL;
 8007794:	2300      	movs	r3, #0
 8007796:	6703      	str	r3, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007798:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800779a:	2b01      	cmp	r3, #1
 800779c:	d116      	bne.n	80077cc <UART_RxISR_8BIT+0xac>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800779e:	2300      	movs	r3, #0
 80077a0:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077a2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a4:	e852 3f00 	ldrex	r3, [r2]
 80077a8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ac:	e842 3100 	strex	r1, r3, [r2]
 80077b0:	2900      	cmp	r1, #0
 80077b2:	d1f6      	bne.n	80077a2 <UART_RxISR_8BIT+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80077b4:	6803      	ldr	r3, [r0, #0]
 80077b6:	69da      	ldr	r2, [r3, #28]
 80077b8:	f012 0f10 	tst.w	r2, #16
 80077bc:	d001      	beq.n	80077c2 <UART_RxISR_8BIT+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077be:	2210      	movs	r2, #16
 80077c0:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077c2:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 80077c6:	f7ff fe10 	bl	80073ea <HAL_UARTEx_RxEventCallback>
 80077ca:	e7b5      	b.n	8007738 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 80077cc:	f7fa ff9e 	bl	800270c <HAL_UART_RxCpltCallback>
 80077d0:	e7b2      	b.n	8007738 <UART_RxISR_8BIT+0x18>

080077d2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80077d2:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80077d4:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077d8:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80077dc:	2b22      	cmp	r3, #34	; 0x22
 80077de:	d005      	beq.n	80077ec <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077e0:	6802      	ldr	r2, [r0, #0]
 80077e2:	6993      	ldr	r3, [r2, #24]
 80077e4:	f043 0308 	orr.w	r3, r3, #8
 80077e8:	6193      	str	r3, [r2, #24]
  }
}
 80077ea:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80077ec:	6803      	ldr	r3, [r0, #0]
 80077ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80077f0:	6d81      	ldr	r1, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 80077f2:	4013      	ands	r3, r2
 80077f4:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 80077f6:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80077f8:	3302      	adds	r3, #2
 80077fa:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 80077fc:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8007800:	b29b      	uxth	r3, r3
 8007802:	3b01      	subs	r3, #1
 8007804:	b29b      	uxth	r3, r3
 8007806:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800780a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800780e:	b29b      	uxth	r3, r3
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1ea      	bne.n	80077ea <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007814:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007816:	e852 3f00 	ldrex	r3, [r2]
 800781a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781e:	e842 3100 	strex	r1, r3, [r2]
 8007822:	2900      	cmp	r1, #0
 8007824:	d1f6      	bne.n	8007814 <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007826:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007828:	f102 0308 	add.w	r3, r2, #8
 800782c:	e853 3f00 	ldrex	r3, [r3]
 8007830:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007834:	3208      	adds	r2, #8
 8007836:	e842 3100 	strex	r1, r3, [r2]
 800783a:	2900      	cmp	r1, #0
 800783c:	d1f3      	bne.n	8007826 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 800783e:	2320      	movs	r3, #32
 8007840:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
      huart->RxISR = NULL;
 8007844:	2300      	movs	r3, #0
 8007846:	6703      	str	r3, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007848:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800784a:	2b01      	cmp	r3, #1
 800784c:	d116      	bne.n	800787c <UART_RxISR_16BIT+0xaa>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800784e:	2300      	movs	r3, #0
 8007850:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007852:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007854:	e852 3f00 	ldrex	r3, [r2]
 8007858:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785c:	e842 3100 	strex	r1, r3, [r2]
 8007860:	2900      	cmp	r1, #0
 8007862:	d1f6      	bne.n	8007852 <UART_RxISR_16BIT+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007864:	6803      	ldr	r3, [r0, #0]
 8007866:	69da      	ldr	r2, [r3, #28]
 8007868:	f012 0f10 	tst.w	r2, #16
 800786c:	d001      	beq.n	8007872 <UART_RxISR_16BIT+0xa0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800786e:	2210      	movs	r2, #16
 8007870:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007872:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8007876:	f7ff fdb8 	bl	80073ea <HAL_UARTEx_RxEventCallback>
 800787a:	e7b6      	b.n	80077ea <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 800787c:	f7fa ff46 	bl	800270c <HAL_UART_RxCpltCallback>
 8007880:	e7b3      	b.n	80077ea <UART_RxISR_16BIT+0x18>
	...

08007884 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 8007888:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800788c:	6803      	ldr	r3, [r0, #0]
 800788e:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007890:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007894:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007898:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800789c:	2a22      	cmp	r2, #34	; 0x22
 800789e:	d005      	beq.n	80078ac <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80078a0:	699a      	ldr	r2, [r3, #24]
 80078a2:	f042 0208 	orr.w	r2, r2, #8
 80078a6:	619a      	str	r2, [r3, #24]
  }
}
 80078a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ac:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 80078ae:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80078b2:	e008      	b.n	80078c6 <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078b4:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d14c      	bne.n	8007956 <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 80078bc:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d04e      	beq.n	8007964 <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80078c6:	2f00      	cmp	r7, #0
 80078c8:	f000 8087 	beq.w	80079da <UART_RxISR_8BIT_FIFOEN+0x156>
 80078cc:	f015 0f20 	tst.w	r5, #32
 80078d0:	f000 8083 	beq.w	80079da <UART_RxISR_8BIT_FIFOEN+0x156>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80078d8:	b2f3      	uxtb	r3, r6
 80078da:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80078dc:	400b      	ands	r3, r1
 80078de:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 80078e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078e2:	3301      	adds	r3, #1
 80078e4:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 80078e6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	3b01      	subs	r3, #1
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80078f4:	6823      	ldr	r3, [r4, #0]
 80078f6:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80078f8:	f015 0f07 	tst.w	r5, #7
 80078fc:	d0de      	beq.n	80078bc <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80078fe:	f015 0f01 	tst.w	r5, #1
 8007902:	d009      	beq.n	8007918 <UART_RxISR_8BIT_FIFOEN+0x94>
 8007904:	f419 7f80 	tst.w	r9, #256	; 0x100
 8007908:	d006      	beq.n	8007918 <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800790a:	2201      	movs	r2, #1
 800790c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800790e:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8007912:	4313      	orrs	r3, r2
 8007914:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007918:	f015 0f02 	tst.w	r5, #2
 800791c:	d00b      	beq.n	8007936 <UART_RxISR_8BIT_FIFOEN+0xb2>
 800791e:	f018 0f01 	tst.w	r8, #1
 8007922:	d008      	beq.n	8007936 <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007924:	6823      	ldr	r3, [r4, #0]
 8007926:	2202      	movs	r2, #2
 8007928:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800792a:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800792e:	f043 0304 	orr.w	r3, r3, #4
 8007932:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007936:	f015 0f04 	tst.w	r5, #4
 800793a:	d0bb      	beq.n	80078b4 <UART_RxISR_8BIT_FIFOEN+0x30>
 800793c:	f018 0f01 	tst.w	r8, #1
 8007940:	d0b8      	beq.n	80078b4 <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007942:	6823      	ldr	r3, [r4, #0]
 8007944:	2204      	movs	r2, #4
 8007946:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007948:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800794c:	f043 0302 	orr.w	r3, r3, #2
 8007950:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8007954:	e7ae      	b.n	80078b4 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8007956:	4620      	mov	r0, r4
 8007958:	f7ff fd10 	bl	800737c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800795c:	2300      	movs	r3, #0
 800795e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8007962:	e7ab      	b.n	80078bc <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007964:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007966:	e852 3f00 	ldrex	r3, [r2]
 800796a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796e:	e842 3100 	strex	r1, r3, [r2]
 8007972:	2900      	cmp	r1, #0
 8007974:	d1f6      	bne.n	8007964 <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007976:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007978:	f102 0308 	add.w	r3, r2, #8
 800797c:	e853 3f00 	ldrex	r3, [r3]
 8007980:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007984:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007988:	3208      	adds	r2, #8
 800798a:	e842 3100 	strex	r1, r3, [r2]
 800798e:	2900      	cmp	r1, #0
 8007990:	d1f1      	bne.n	8007976 <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 8007992:	2320      	movs	r3, #32
 8007994:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 8007998:	2300      	movs	r3, #0
 800799a:	6723      	str	r3, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800799c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d003      	beq.n	80079aa <UART_RxISR_8BIT_FIFOEN+0x126>
          HAL_UART_RxCpltCallback(huart);
 80079a2:	4620      	mov	r0, r4
 80079a4:	f7fa feb2 	bl	800270c <HAL_UART_RxCpltCallback>
 80079a8:	e78d      	b.n	80078c6 <UART_RxISR_8BIT_FIFOEN+0x42>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079aa:	2300      	movs	r3, #0
 80079ac:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ae:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b0:	e852 3f00 	ldrex	r3, [r2]
 80079b4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b8:	e842 3100 	strex	r1, r3, [r2]
 80079bc:	2900      	cmp	r1, #0
 80079be:	d1f6      	bne.n	80079ae <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	69da      	ldr	r2, [r3, #28]
 80079c4:	f012 0f10 	tst.w	r2, #16
 80079c8:	d001      	beq.n	80079ce <UART_RxISR_8BIT_FIFOEN+0x14a>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80079ca:	2210      	movs	r2, #16
 80079cc:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079ce:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80079d2:	4620      	mov	r0, r4
 80079d4:	f7ff fd09 	bl	80073ea <HAL_UARTEx_RxEventCallback>
 80079d8:	e775      	b.n	80078c6 <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 80079da:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80079de:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	f43f af61 	beq.w	80078a8 <UART_RxISR_8BIT_FIFOEN+0x24>
 80079e6:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80079ea:	429a      	cmp	r2, r3
 80079ec:	f67f af5c 	bls.w	80078a8 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80079f0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f2:	f102 0308 	add.w	r3, r2, #8
 80079f6:	e853 3f00 	ldrex	r3, [r3]
 80079fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fe:	3208      	adds	r2, #8
 8007a00:	e842 3100 	strex	r1, r3, [r2]
 8007a04:	2900      	cmp	r1, #0
 8007a06:	d1f3      	bne.n	80079f0 <UART_RxISR_8BIT_FIFOEN+0x16c>
      huart->RxISR = UART_RxISR_8BIT;
 8007a08:	4b05      	ldr	r3, [pc, #20]	; (8007a20 <UART_RxISR_8BIT_FIFOEN+0x19c>)
 8007a0a:	6723      	str	r3, [r4, #112]	; 0x70
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007a0c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0e:	e852 3f00 	ldrex	r3, [r2]
 8007a12:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a16:	e842 3100 	strex	r1, r3, [r2]
 8007a1a:	2900      	cmp	r1, #0
 8007a1c:	d1f6      	bne.n	8007a0c <UART_RxISR_8BIT_FIFOEN+0x188>
 8007a1e:	e743      	b.n	80078a8 <UART_RxISR_8BIT_FIFOEN+0x24>
 8007a20:	08007721 	.word	0x08007721

08007a24 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007a28:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007a2c:	6803      	ldr	r3, [r0, #0]
 8007a2e:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007a30:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007a34:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a38:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8007a3c:	2a22      	cmp	r2, #34	; 0x22
 8007a3e:	d005      	beq.n	8007a4c <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a40:	699a      	ldr	r2, [r3, #24]
 8007a42:	f042 0208 	orr.w	r2, r2, #8
 8007a46:	619a      	str	r2, [r3, #24]
  }
}
 8007a48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a4c:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8007a4e:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007a52:	e008      	b.n	8007a66 <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a54:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d14b      	bne.n	8007af4 <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 8007a5c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d04d      	beq.n	8007b02 <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007a66:	2f00      	cmp	r7, #0
 8007a68:	f000 8086 	beq.w	8007b78 <UART_RxISR_16BIT_FIFOEN+0x154>
 8007a6c:	f015 0f20 	tst.w	r5, #32
 8007a70:	f000 8082 	beq.w	8007b78 <UART_RxISR_16BIT_FIFOEN+0x154>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a78:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8007a7a:	4033      	ands	r3, r6
 8007a7c:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8007a7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a80:	3302      	adds	r3, #2
 8007a82:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8007a84:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007a92:	6823      	ldr	r3, [r4, #0]
 8007a94:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007a96:	f015 0f07 	tst.w	r5, #7
 8007a9a:	d0df      	beq.n	8007a5c <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a9c:	f015 0f01 	tst.w	r5, #1
 8007aa0:	d009      	beq.n	8007ab6 <UART_RxISR_16BIT_FIFOEN+0x92>
 8007aa2:	f419 7f80 	tst.w	r9, #256	; 0x100
 8007aa6:	d006      	beq.n	8007ab6 <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007aac:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ab6:	f015 0f02 	tst.w	r5, #2
 8007aba:	d00b      	beq.n	8007ad4 <UART_RxISR_16BIT_FIFOEN+0xb0>
 8007abc:	f018 0f01 	tst.w	r8, #1
 8007ac0:	d008      	beq.n	8007ad4 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ac2:	6823      	ldr	r3, [r4, #0]
 8007ac4:	2202      	movs	r2, #2
 8007ac6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ac8:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8007acc:	f043 0304 	orr.w	r3, r3, #4
 8007ad0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ad4:	f015 0f04 	tst.w	r5, #4
 8007ad8:	d0bc      	beq.n	8007a54 <UART_RxISR_16BIT_FIFOEN+0x30>
 8007ada:	f018 0f01 	tst.w	r8, #1
 8007ade:	d0b9      	beq.n	8007a54 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007ae0:	6823      	ldr	r3, [r4, #0]
 8007ae2:	2204      	movs	r2, #4
 8007ae4:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ae6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8007aea:	f043 0302 	orr.w	r3, r3, #2
 8007aee:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8007af2:	e7af      	b.n	8007a54 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8007af4:	4620      	mov	r0, r4
 8007af6:	f7ff fc41 	bl	800737c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007afa:	2300      	movs	r3, #0
 8007afc:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8007b00:	e7ac      	b.n	8007a5c <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b02:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b04:	e852 3f00 	ldrex	r3, [r2]
 8007b08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0c:	e842 3100 	strex	r1, r3, [r2]
 8007b10:	2900      	cmp	r1, #0
 8007b12:	d1f6      	bne.n	8007b02 <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b14:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b16:	f102 0308 	add.w	r3, r2, #8
 8007b1a:	e853 3f00 	ldrex	r3, [r3]
 8007b1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b22:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b26:	3208      	adds	r2, #8
 8007b28:	e842 3100 	strex	r1, r3, [r2]
 8007b2c:	2900      	cmp	r1, #0
 8007b2e:	d1f1      	bne.n	8007b14 <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 8007b30:	2320      	movs	r3, #32
 8007b32:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 8007b36:	2300      	movs	r3, #0
 8007b38:	6723      	str	r3, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b3a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d003      	beq.n	8007b48 <UART_RxISR_16BIT_FIFOEN+0x124>
          HAL_UART_RxCpltCallback(huart);
 8007b40:	4620      	mov	r0, r4
 8007b42:	f7fa fde3 	bl	800270c <HAL_UART_RxCpltCallback>
 8007b46:	e78e      	b.n	8007a66 <UART_RxISR_16BIT_FIFOEN+0x42>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b4c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4e:	e852 3f00 	ldrex	r3, [r2]
 8007b52:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b56:	e842 3100 	strex	r1, r3, [r2]
 8007b5a:	2900      	cmp	r1, #0
 8007b5c:	d1f6      	bne.n	8007b4c <UART_RxISR_16BIT_FIFOEN+0x128>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b5e:	6823      	ldr	r3, [r4, #0]
 8007b60:	69da      	ldr	r2, [r3, #28]
 8007b62:	f012 0f10 	tst.w	r2, #16
 8007b66:	d001      	beq.n	8007b6c <UART_RxISR_16BIT_FIFOEN+0x148>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b68:	2210      	movs	r2, #16
 8007b6a:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b6c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8007b70:	4620      	mov	r0, r4
 8007b72:	f7ff fc3a 	bl	80073ea <HAL_UARTEx_RxEventCallback>
 8007b76:	e776      	b.n	8007a66 <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8007b78:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007b7c:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	f43f af62 	beq.w	8007a48 <UART_RxISR_16BIT_FIFOEN+0x24>
 8007b84:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	f67f af5d 	bls.w	8007a48 <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007b8e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b90:	f102 0308 	add.w	r3, r2, #8
 8007b94:	e853 3f00 	ldrex	r3, [r3]
 8007b98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9c:	3208      	adds	r2, #8
 8007b9e:	e842 3100 	strex	r1, r3, [r2]
 8007ba2:	2900      	cmp	r1, #0
 8007ba4:	d1f3      	bne.n	8007b8e <UART_RxISR_16BIT_FIFOEN+0x16a>
      huart->RxISR = UART_RxISR_16BIT;
 8007ba6:	4b06      	ldr	r3, [pc, #24]	; (8007bc0 <UART_RxISR_16BIT_FIFOEN+0x19c>)
 8007ba8:	6723      	str	r3, [r4, #112]	; 0x70
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007baa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bac:	e852 3f00 	ldrex	r3, [r2]
 8007bb0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb4:	e842 3100 	strex	r1, r3, [r2]
 8007bb8:	2900      	cmp	r1, #0
 8007bba:	d1f6      	bne.n	8007baa <UART_RxISR_16BIT_FIFOEN+0x186>
 8007bbc:	e744      	b.n	8007a48 <UART_RxISR_16BIT_FIFOEN+0x24>
 8007bbe:	bf00      	nop
 8007bc0:	080077d3 	.word	0x080077d3

08007bc4 <UART_SetConfig>:
{
 8007bc4:	b570      	push	{r4, r5, r6, lr}
 8007bc6:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8007bc8:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007bca:	6883      	ldr	r3, [r0, #8]
 8007bcc:	6902      	ldr	r2, [r0, #16]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	6942      	ldr	r2, [r0, #20]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	69c2      	ldr	r2, [r0, #28]
 8007bd6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007bd8:	6808      	ldr	r0, [r1, #0]
 8007bda:	4a9d      	ldr	r2, [pc, #628]	; (8007e50 <UART_SetConfig+0x28c>)
 8007bdc:	4002      	ands	r2, r0
 8007bde:	4313      	orrs	r3, r2
 8007be0:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007be2:	6822      	ldr	r2, [r4, #0]
 8007be4:	6853      	ldr	r3, [r2, #4]
 8007be6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007bea:	68e1      	ldr	r1, [r4, #12]
 8007bec:	430b      	orrs	r3, r1
 8007bee:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007bf0:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007bf2:	6822      	ldr	r2, [r4, #0]
 8007bf4:	4b97      	ldr	r3, [pc, #604]	; (8007e54 <UART_SetConfig+0x290>)
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d001      	beq.n	8007bfe <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8007bfa:	6a23      	ldr	r3, [r4, #32]
 8007bfc:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007bfe:	6893      	ldr	r3, [r2, #8]
 8007c00:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007c04:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007c08:	430b      	orrs	r3, r1
 8007c0a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007c0c:	6822      	ldr	r2, [r4, #0]
 8007c0e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007c10:	f023 030f 	bic.w	r3, r3, #15
 8007c14:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007c16:	430b      	orrs	r3, r1
 8007c18:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c1a:	6823      	ldr	r3, [r4, #0]
 8007c1c:	4a8e      	ldr	r2, [pc, #568]	; (8007e58 <UART_SetConfig+0x294>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d01c      	beq.n	8007c5c <UART_SetConfig+0x98>
 8007c22:	4a8e      	ldr	r2, [pc, #568]	; (8007e5c <UART_SetConfig+0x298>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d031      	beq.n	8007c8c <UART_SetConfig+0xc8>
 8007c28:	4a8a      	ldr	r2, [pc, #552]	; (8007e54 <UART_SetConfig+0x290>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d04b      	beq.n	8007cc6 <UART_SetConfig+0x102>
 8007c2e:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8007c30:	4988      	ldr	r1, [pc, #544]	; (8007e54 <UART_SetConfig+0x290>)
 8007c32:	428b      	cmp	r3, r1
 8007c34:	d068      	beq.n	8007d08 <UART_SetConfig+0x144>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c36:	69e0      	ldr	r0, [r4, #28]
 8007c38:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007c3c:	f000 80a5 	beq.w	8007d8a <UART_SetConfig+0x1c6>
    switch (clocksource)
 8007c40:	2a08      	cmp	r2, #8
 8007c42:	f200 811f 	bhi.w	8007e84 <UART_SetConfig+0x2c0>
 8007c46:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007c4a:	00d3      	.short	0x00d3
 8007c4c:	00d100f5 	.word	0x00d100f5
 8007c50:	00f8011d 	.word	0x00f8011d
 8007c54:	011d011d 	.word	0x011d011d
 8007c58:	00fb011d 	.word	0x00fb011d
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8007c5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007c60:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007c64:	f002 0203 	and.w	r2, r2, #3
 8007c68:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c6c:	f5a2 3240 	sub.w	r2, r2, #196608	; 0x30000
 8007c70:	2a03      	cmp	r2, #3
 8007c72:	d809      	bhi.n	8007c88 <UART_SetConfig+0xc4>
 8007c74:	e8df f002 	tbb	[pc, r2]
 8007c78:	063c0402 	.word	0x063c0402
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	e7d7      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007c80:	2204      	movs	r2, #4
 8007c82:	e7d5      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007c84:	2208      	movs	r2, #8
 8007c86:	e7d3      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007c88:	2210      	movs	r2, #16
 8007c8a:	e7d1      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007c8c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007c90:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007c94:	f002 020c 	and.w	r2, r2, #12
 8007c98:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 8007c9c:	f5a2 2240 	sub.w	r2, r2, #786432	; 0xc0000
 8007ca0:	2a0c      	cmp	r2, #12
 8007ca2:	d80e      	bhi.n	8007cc2 <UART_SetConfig+0xfe>
 8007ca4:	e8df f002 	tbb	[pc, r2]
 8007ca8:	0d0d0d07 	.word	0x0d0d0d07
 8007cac:	0d0d0d09 	.word	0x0d0d0d09
 8007cb0:	0d0d0d26 	.word	0x0d0d0d26
 8007cb4:	0b          	.byte	0x0b
 8007cb5:	00          	.byte	0x00
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	e7ba      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007cba:	2204      	movs	r2, #4
 8007cbc:	e7b8      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007cbe:	2208      	movs	r2, #8
 8007cc0:	e7b6      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007cc2:	2210      	movs	r2, #16
 8007cc4:	e7b4      	b.n	8007c30 <UART_SetConfig+0x6c>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007cc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007cca:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007cce:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8007cd2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8007cd6:	d00f      	beq.n	8007cf8 <UART_SetConfig+0x134>
 8007cd8:	d805      	bhi.n	8007ce6 <UART_SetConfig+0x122>
 8007cda:	b17a      	cbz	r2, 8007cfc <UART_SetConfig+0x138>
 8007cdc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8007ce0:	d10e      	bne.n	8007d00 <UART_SetConfig+0x13c>
 8007ce2:	2204      	movs	r2, #4
 8007ce4:	e7a4      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007ce6:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8007cea:	d10b      	bne.n	8007d04 <UART_SetConfig+0x140>
 8007cec:	2208      	movs	r2, #8
 8007cee:	e79f      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007cf0:	2202      	movs	r2, #2
 8007cf2:	e79d      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007cf4:	2202      	movs	r2, #2
 8007cf6:	e79b      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007cf8:	2202      	movs	r2, #2
 8007cfa:	e799      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	e797      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007d00:	2210      	movs	r2, #16
 8007d02:	e795      	b.n	8007c30 <UART_SetConfig+0x6c>
 8007d04:	2210      	movs	r2, #16
 8007d06:	e793      	b.n	8007c30 <UART_SetConfig+0x6c>
    switch (clocksource)
 8007d08:	2a08      	cmp	r2, #8
 8007d0a:	f200 809c 	bhi.w	8007e46 <UART_SetConfig+0x282>
 8007d0e:	e8df f002 	tbb	[pc, r2]
 8007d12:	9a08      	.short	0x9a08
 8007d14:	9a379a3a 	.word	0x9a379a3a
 8007d18:	9a9a      	.short	0x9a9a
 8007d1a:	05          	.byte	0x05
 8007d1b:	00          	.byte	0x00
 8007d1c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007d20:	e004      	b.n	8007d2c <UART_SetConfig+0x168>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d22:	f7fd fed1 	bl	8005ac8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007d26:	2800      	cmp	r0, #0
 8007d28:	f000 808f 	beq.w	8007e4a <UART_SetConfig+0x286>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007d2c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007d2e:	4b4c      	ldr	r3, [pc, #304]	; (8007e60 <UART_SetConfig+0x29c>)
 8007d30:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8007d34:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007d38:	6865      	ldr	r5, [r4, #4]
 8007d3a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8007d3e:	4299      	cmp	r1, r3
 8007d40:	f200 8094 	bhi.w	8007e6c <UART_SetConfig+0x2a8>
 8007d44:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8007d48:	f200 8092 	bhi.w	8007e70 <UART_SetConfig+0x2ac>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d4c:	2600      	movs	r6, #0
 8007d4e:	4633      	mov	r3, r6
 8007d50:	4631      	mov	r1, r6
 8007d52:	f7f8 ffbb 	bl	8000ccc <__aeabi_uldivmod>
 8007d56:	0209      	lsls	r1, r1, #8
 8007d58:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8007d5c:	0200      	lsls	r0, r0, #8
 8007d5e:	086b      	lsrs	r3, r5, #1
 8007d60:	18c0      	adds	r0, r0, r3
 8007d62:	462a      	mov	r2, r5
 8007d64:	4633      	mov	r3, r6
 8007d66:	f141 0100 	adc.w	r1, r1, #0
 8007d6a:	f7f8 ffaf 	bl	8000ccc <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d6e:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8007d72:	4b3c      	ldr	r3, [pc, #240]	; (8007e64 <UART_SetConfig+0x2a0>)
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d87d      	bhi.n	8007e74 <UART_SetConfig+0x2b0>
          huart->Instance->BRR = usartdiv;
 8007d78:	6823      	ldr	r3, [r4, #0]
 8007d7a:	60d8      	str	r0, [r3, #12]
 8007d7c:	4630      	mov	r0, r6
 8007d7e:	e050      	b.n	8007e22 <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetSysClockFreq();
 8007d80:	f7fd f99a 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
        break;
 8007d84:	e7cf      	b.n	8007d26 <UART_SetConfig+0x162>
        pclk = (uint32_t) HSI_VALUE;
 8007d86:	4838      	ldr	r0, [pc, #224]	; (8007e68 <UART_SetConfig+0x2a4>)
 8007d88:	e7d0      	b.n	8007d2c <UART_SetConfig+0x168>
    switch (clocksource)
 8007d8a:	2a08      	cmp	r2, #8
 8007d8c:	d874      	bhi.n	8007e78 <UART_SetConfig+0x2b4>
 8007d8e:	e8df f002 	tbb	[pc, r2]
 8007d92:	2707      	.short	0x2707
 8007d94:	732a7305 	.word	0x732a7305
 8007d98:	7373      	.short	0x7373
 8007d9a:	0b          	.byte	0x0b
 8007d9b:	00          	.byte	0x00
 8007d9c:	4832      	ldr	r0, [pc, #200]	; (8007e68 <UART_SetConfig+0x2a4>)
 8007d9e:	e003      	b.n	8007da8 <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007da0:	f7fd fe92 	bl	8005ac8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007da4:	2800      	cmp	r0, #0
 8007da6:	d069      	beq.n	8007e7c <UART_SetConfig+0x2b8>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007da8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007daa:	4b2d      	ldr	r3, [pc, #180]	; (8007e60 <UART_SetConfig+0x29c>)
 8007dac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007db0:	fbb0 f0f3 	udiv	r0, r0, r3
 8007db4:	6862      	ldr	r2, [r4, #4]
 8007db6:	0853      	lsrs	r3, r2, #1
 8007db8:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8007dbc:	fbb0 f0f2 	udiv	r0, r0, r2
 8007dc0:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dc2:	f1a0 0210 	sub.w	r2, r0, #16
 8007dc6:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d858      	bhi.n	8007e80 <UART_SetConfig+0x2bc>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007dce:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007dd2:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8007dd6:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8007dd8:	6823      	ldr	r3, [r4, #0]
 8007dda:	60d8      	str	r0, [r3, #12]
 8007ddc:	2000      	movs	r0, #0
 8007dde:	e020      	b.n	8007e22 <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007de0:	f7fd fe82 	bl	8005ae8 <HAL_RCC_GetPCLK2Freq>
        break;
 8007de4:	e7de      	b.n	8007da4 <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetSysClockFreq();
 8007de6:	f7fd f967 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
        break;
 8007dea:	e7db      	b.n	8007da4 <UART_SetConfig+0x1e0>
    switch (clocksource)
 8007dec:	481e      	ldr	r0, [pc, #120]	; (8007e68 <UART_SetConfig+0x2a4>)
 8007dee:	e003      	b.n	8007df8 <UART_SetConfig+0x234>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007df0:	f7fd fe6a 	bl	8005ac8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007df4:	2800      	cmp	r0, #0
 8007df6:	d047      	beq.n	8007e88 <UART_SetConfig+0x2c4>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007df8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007dfa:	4b19      	ldr	r3, [pc, #100]	; (8007e60 <UART_SetConfig+0x29c>)
 8007dfc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007e00:	fbb0 f0f3 	udiv	r0, r0, r3
 8007e04:	6863      	ldr	r3, [r4, #4]
 8007e06:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007e0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8007e0e:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e10:	f1a0 0210 	sub.w	r2, r0, #16
 8007e14:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d837      	bhi.n	8007e8c <UART_SetConfig+0x2c8>
        huart->Instance->BRR = usartdiv;
 8007e1c:	6823      	ldr	r3, [r4, #0]
 8007e1e:	60d8      	str	r0, [r3, #12]
 8007e20:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 8007e22:	2301      	movs	r3, #1
 8007e24:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007e28:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 8007e30:	6763      	str	r3, [r4, #116]	; 0x74
}
 8007e32:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e34:	f7fd fe58 	bl	8005ae8 <HAL_RCC_GetPCLK2Freq>
        break;
 8007e38:	e7dc      	b.n	8007df4 <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetSysClockFreq();
 8007e3a:	f7fd f93d 	bl	80050b8 <HAL_RCC_GetSysClockFreq>
        break;
 8007e3e:	e7d9      	b.n	8007df4 <UART_SetConfig+0x230>
        pclk = (uint32_t) LSE_VALUE;
 8007e40:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007e44:	e7d8      	b.n	8007df8 <UART_SetConfig+0x234>
    switch (clocksource)
 8007e46:	2001      	movs	r0, #1
 8007e48:	e7eb      	b.n	8007e22 <UART_SetConfig+0x25e>
 8007e4a:	2000      	movs	r0, #0
 8007e4c:	e7e9      	b.n	8007e22 <UART_SetConfig+0x25e>
 8007e4e:	bf00      	nop
 8007e50:	cfff69f3 	.word	0xcfff69f3
 8007e54:	40008000 	.word	0x40008000
 8007e58:	40013800 	.word	0x40013800
 8007e5c:	40004400 	.word	0x40004400
 8007e60:	08015cdc 	.word	0x08015cdc
 8007e64:	000ffcff 	.word	0x000ffcff
 8007e68:	00f42400 	.word	0x00f42400
        ret = HAL_ERROR;
 8007e6c:	2001      	movs	r0, #1
 8007e6e:	e7d8      	b.n	8007e22 <UART_SetConfig+0x25e>
 8007e70:	2001      	movs	r0, #1
 8007e72:	e7d6      	b.n	8007e22 <UART_SetConfig+0x25e>
          ret = HAL_ERROR;
 8007e74:	2001      	movs	r0, #1
 8007e76:	e7d4      	b.n	8007e22 <UART_SetConfig+0x25e>
    switch (clocksource)
 8007e78:	2001      	movs	r0, #1
 8007e7a:	e7d2      	b.n	8007e22 <UART_SetConfig+0x25e>
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	e7d0      	b.n	8007e22 <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8007e80:	2001      	movs	r0, #1
 8007e82:	e7ce      	b.n	8007e22 <UART_SetConfig+0x25e>
    switch (clocksource)
 8007e84:	2001      	movs	r0, #1
 8007e86:	e7cc      	b.n	8007e22 <UART_SetConfig+0x25e>
 8007e88:	2000      	movs	r0, #0
 8007e8a:	e7ca      	b.n	8007e22 <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8007e8c:	2001      	movs	r0, #1
 8007e8e:	e7c8      	b.n	8007e22 <UART_SetConfig+0x25e>

08007e90 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e90:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007e92:	f013 0f01 	tst.w	r3, #1
 8007e96:	d006      	beq.n	8007ea6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e98:	6802      	ldr	r2, [r0, #0]
 8007e9a:	6853      	ldr	r3, [r2, #4]
 8007e9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007ea0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007ea2:	430b      	orrs	r3, r1
 8007ea4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ea6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007ea8:	f013 0f02 	tst.w	r3, #2
 8007eac:	d006      	beq.n	8007ebc <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007eae:	6802      	ldr	r2, [r0, #0]
 8007eb0:	6853      	ldr	r3, [r2, #4]
 8007eb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007eb6:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8007eb8:	430b      	orrs	r3, r1
 8007eba:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ebc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007ebe:	f013 0f04 	tst.w	r3, #4
 8007ec2:	d006      	beq.n	8007ed2 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ec4:	6802      	ldr	r2, [r0, #0]
 8007ec6:	6853      	ldr	r3, [r2, #4]
 8007ec8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ecc:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8007ece:	430b      	orrs	r3, r1
 8007ed0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ed2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007ed4:	f013 0f08 	tst.w	r3, #8
 8007ed8:	d006      	beq.n	8007ee8 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007eda:	6802      	ldr	r2, [r0, #0]
 8007edc:	6853      	ldr	r3, [r2, #4]
 8007ede:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007ee2:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8007ee4:	430b      	orrs	r3, r1
 8007ee6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ee8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007eea:	f013 0f10 	tst.w	r3, #16
 8007eee:	d006      	beq.n	8007efe <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ef0:	6802      	ldr	r2, [r0, #0]
 8007ef2:	6893      	ldr	r3, [r2, #8]
 8007ef4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ef8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8007efa:	430b      	orrs	r3, r1
 8007efc:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007efe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007f00:	f013 0f20 	tst.w	r3, #32
 8007f04:	d006      	beq.n	8007f14 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f06:	6802      	ldr	r2, [r0, #0]
 8007f08:	6893      	ldr	r3, [r2, #8]
 8007f0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f0e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007f10:	430b      	orrs	r3, r1
 8007f12:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f14:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007f16:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007f1a:	d00a      	beq.n	8007f32 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f1c:	6802      	ldr	r2, [r0, #0]
 8007f1e:	6853      	ldr	r3, [r2, #4]
 8007f20:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007f24:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8007f26:	430b      	orrs	r3, r1
 8007f28:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f2a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007f2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f30:	d00b      	beq.n	8007f4a <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f32:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007f34:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007f38:	d006      	beq.n	8007f48 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f3a:	6802      	ldr	r2, [r0, #0]
 8007f3c:	6853      	ldr	r3, [r2, #4]
 8007f3e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007f42:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8007f44:	430b      	orrs	r3, r1
 8007f46:	6053      	str	r3, [r2, #4]
}
 8007f48:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f4a:	6802      	ldr	r2, [r0, #0]
 8007f4c:	6853      	ldr	r3, [r2, #4]
 8007f4e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007f52:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007f54:	430b      	orrs	r3, r1
 8007f56:	6053      	str	r3, [r2, #4]
 8007f58:	e7eb      	b.n	8007f32 <UART_AdvFeatureConfig+0xa2>

08007f5a <UART_WaitOnFlagUntilTimeout>:
{
 8007f5a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f5e:	4605      	mov	r5, r0
 8007f60:	460f      	mov	r7, r1
 8007f62:	4616      	mov	r6, r2
 8007f64:	4699      	mov	r9, r3
 8007f66:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f6a:	682c      	ldr	r4, [r5, #0]
 8007f6c:	69e4      	ldr	r4, [r4, #28]
 8007f6e:	ea37 0304 	bics.w	r3, r7, r4
 8007f72:	bf0c      	ite	eq
 8007f74:	f04f 0c01 	moveq.w	ip, #1
 8007f78:	f04f 0c00 	movne.w	ip, #0
 8007f7c:	45b4      	cmp	ip, r6
 8007f7e:	d157      	bne.n	8008030 <UART_WaitOnFlagUntilTimeout+0xd6>
    if (Timeout != HAL_MAX_DELAY)
 8007f80:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007f84:	d0f1      	beq.n	8007f6a <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f86:	f7fa f811 	bl	8001fac <HAL_GetTick>
 8007f8a:	eba0 0009 	sub.w	r0, r0, r9
 8007f8e:	4540      	cmp	r0, r8
 8007f90:	d82f      	bhi.n	8007ff2 <UART_WaitOnFlagUntilTimeout+0x98>
 8007f92:	f1b8 0f00 	cmp.w	r8, #0
 8007f96:	d02c      	beq.n	8007ff2 <UART_WaitOnFlagUntilTimeout+0x98>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f98:	682b      	ldr	r3, [r5, #0]
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	f012 0f04 	tst.w	r2, #4
 8007fa0:	d0e3      	beq.n	8007f6a <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007fa2:	69da      	ldr	r2, [r3, #28]
 8007fa4:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8007fa8:	d0df      	beq.n	8007f6a <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007faa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007fae:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007fb0:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb2:	e852 3f00 	ldrex	r3, [r2]
 8007fb6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fba:	e842 3100 	strex	r1, r3, [r2]
 8007fbe:	2900      	cmp	r1, #0
 8007fc0:	d1f6      	bne.n	8007fb0 <UART_WaitOnFlagUntilTimeout+0x56>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fc2:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc4:	f102 0308 	add.w	r3, r2, #8
 8007fc8:	e853 3f00 	ldrex	r3, [r3]
 8007fcc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd0:	3208      	adds	r2, #8
 8007fd2:	e842 3100 	strex	r1, r3, [r2]
 8007fd6:	2900      	cmp	r1, #0
 8007fd8:	d1f3      	bne.n	8007fc2 <UART_WaitOnFlagUntilTimeout+0x68>
          huart->gState = HAL_UART_STATE_READY;
 8007fda:	2320      	movs	r3, #32
 8007fdc:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007fe0:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fe4:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 8007fe8:	2300      	movs	r3, #0
 8007fea:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
          return HAL_TIMEOUT;
 8007fee:	2003      	movs	r0, #3
 8007ff0:	e01f      	b.n	8008032 <UART_WaitOnFlagUntilTimeout+0xd8>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007ff2:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff4:	e852 3f00 	ldrex	r3, [r2]
 8007ff8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffc:	e842 3100 	strex	r1, r3, [r2]
 8008000:	2900      	cmp	r1, #0
 8008002:	d1f6      	bne.n	8007ff2 <UART_WaitOnFlagUntilTimeout+0x98>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008004:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008006:	f102 0308 	add.w	r3, r2, #8
 800800a:	e853 3f00 	ldrex	r3, [r3]
 800800e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008012:	3208      	adds	r2, #8
 8008014:	e842 3100 	strex	r1, r3, [r2]
 8008018:	2900      	cmp	r1, #0
 800801a:	d1f3      	bne.n	8008004 <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 800801c:	2320      	movs	r3, #32
 800801e:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008022:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 8008026:	2300      	movs	r3, #0
 8008028:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 800802c:	2003      	movs	r0, #3
 800802e:	e000      	b.n	8008032 <UART_WaitOnFlagUntilTimeout+0xd8>
  return HAL_OK;
 8008030:	2000      	movs	r0, #0
}
 8008032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008036 <UART_CheckIdleState>:
{
 8008036:	b530      	push	{r4, r5, lr}
 8008038:	b083      	sub	sp, #12
 800803a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800803c:	2300      	movs	r3, #0
 800803e:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8008042:	f7f9 ffb3 	bl	8001fac <HAL_GetTick>
 8008046:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008048:	6822      	ldr	r2, [r4, #0]
 800804a:	6812      	ldr	r2, [r2, #0]
 800804c:	f012 0f08 	tst.w	r2, #8
 8008050:	d10f      	bne.n	8008072 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f013 0f04 	tst.w	r3, #4
 800805a:	d118      	bne.n	800808e <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 800805c:	2320      	movs	r3, #32
 800805e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008062:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008066:	2000      	movs	r0, #0
 8008068:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 800806a:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 800806e:	b003      	add	sp, #12
 8008070:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008072:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008076:	9300      	str	r3, [sp, #0]
 8008078:	4603      	mov	r3, r0
 800807a:	2200      	movs	r2, #0
 800807c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008080:	4620      	mov	r0, r4
 8008082:	f7ff ff6a 	bl	8007f5a <UART_WaitOnFlagUntilTimeout>
 8008086:	2800      	cmp	r0, #0
 8008088:	d0e3      	beq.n	8008052 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 800808a:	2003      	movs	r0, #3
 800808c:	e7ef      	b.n	800806e <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800808e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	462b      	mov	r3, r5
 8008096:	2200      	movs	r2, #0
 8008098:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800809c:	4620      	mov	r0, r4
 800809e:	f7ff ff5c 	bl	8007f5a <UART_WaitOnFlagUntilTimeout>
 80080a2:	2800      	cmp	r0, #0
 80080a4:	d0da      	beq.n	800805c <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 80080a6:	2003      	movs	r0, #3
 80080a8:	e7e1      	b.n	800806e <UART_CheckIdleState+0x38>

080080aa <HAL_UART_Init>:
  if (huart == NULL)
 80080aa:	b378      	cbz	r0, 800810c <HAL_UART_Init+0x62>
{
 80080ac:	b510      	push	{r4, lr}
 80080ae:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80080b0:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 80080b4:	b30b      	cbz	r3, 80080fa <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80080b6:	2324      	movs	r3, #36	; 0x24
 80080b8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 80080bc:	6822      	ldr	r2, [r4, #0]
 80080be:	6813      	ldr	r3, [r2, #0]
 80080c0:	f023 0301 	bic.w	r3, r3, #1
 80080c4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080c6:	4620      	mov	r0, r4
 80080c8:	f7ff fd7c 	bl	8007bc4 <UART_SetConfig>
 80080cc:	2801      	cmp	r0, #1
 80080ce:	d013      	beq.n	80080f8 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080d0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80080d2:	b9bb      	cbnz	r3, 8008104 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080d4:	6822      	ldr	r2, [r4, #0]
 80080d6:	6853      	ldr	r3, [r2, #4]
 80080d8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80080dc:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080de:	6822      	ldr	r2, [r4, #0]
 80080e0:	6893      	ldr	r3, [r2, #8]
 80080e2:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80080e6:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80080e8:	6822      	ldr	r2, [r4, #0]
 80080ea:	6813      	ldr	r3, [r2, #0]
 80080ec:	f043 0301 	orr.w	r3, r3, #1
 80080f0:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80080f2:	4620      	mov	r0, r4
 80080f4:	f7ff ff9f 	bl	8008036 <UART_CheckIdleState>
}
 80080f8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80080fa:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80080fe:	f7fa f9f1 	bl	80024e4 <HAL_UART_MspInit>
 8008102:	e7d8      	b.n	80080b6 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8008104:	4620      	mov	r0, r4
 8008106:	f7ff fec3 	bl	8007e90 <UART_AdvFeatureConfig>
 800810a:	e7e3      	b.n	80080d4 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 800810c:	2001      	movs	r0, #1
}
 800810e:	4770      	bx	lr

08008110 <UART_Start_Receive_IT>:
{
 8008110:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 8008112:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008114:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008118:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 800811c:	2300      	movs	r3, #0
 800811e:	6703      	str	r3, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 8008120:	6883      	ldr	r3, [r0, #8]
 8008122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008126:	d006      	beq.n	8008136 <UART_Start_Receive_IT+0x26>
 8008128:	b9a3      	cbnz	r3, 8008154 <UART_Start_Receive_IT+0x44>
 800812a:	6903      	ldr	r3, [r0, #16]
 800812c:	b973      	cbnz	r3, 800814c <UART_Start_Receive_IT+0x3c>
 800812e:	23ff      	movs	r3, #255	; 0xff
 8008130:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008134:	e014      	b.n	8008160 <UART_Start_Receive_IT+0x50>
 8008136:	6903      	ldr	r3, [r0, #16]
 8008138:	b923      	cbnz	r3, 8008144 <UART_Start_Receive_IT+0x34>
 800813a:	f240 13ff 	movw	r3, #511	; 0x1ff
 800813e:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008142:	e00d      	b.n	8008160 <UART_Start_Receive_IT+0x50>
 8008144:	23ff      	movs	r3, #255	; 0xff
 8008146:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 800814a:	e009      	b.n	8008160 <UART_Start_Receive_IT+0x50>
 800814c:	237f      	movs	r3, #127	; 0x7f
 800814e:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8008152:	e005      	b.n	8008160 <UART_Start_Receive_IT+0x50>
 8008154:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008158:	d030      	beq.n	80081bc <UART_Start_Receive_IT+0xac>
 800815a:	2300      	movs	r3, #0
 800815c:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008160:	2300      	movs	r3, #0
 8008162:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008166:	2322      	movs	r3, #34	; 0x22
 8008168:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800816c:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816e:	f101 0308 	add.w	r3, r1, #8
 8008172:	e853 3f00 	ldrex	r3, [r3]
 8008176:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817a:	3108      	adds	r1, #8
 800817c:	e841 3400 	strex	r4, r3, [r1]
 8008180:	2c00      	cmp	r4, #0
 8008182:	d1f3      	bne.n	800816c <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008184:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8008186:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800818a:	d021      	beq.n	80081d0 <UART_Start_Receive_IT+0xc0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800818c:	6883      	ldr	r3, [r0, #8]
 800818e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008192:	d048      	beq.n	8008226 <UART_Start_Receive_IT+0x116>
      huart->RxISR = UART_RxISR_8BIT;
 8008194:	4b2c      	ldr	r3, [pc, #176]	; (8008248 <UART_Start_Receive_IT+0x138>)
 8008196:	6703      	str	r3, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8008198:	2300      	movs	r3, #0
 800819a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 800819e:	6903      	ldr	r3, [r0, #16]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d046      	beq.n	8008232 <UART_Start_Receive_IT+0x122>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80081a4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a6:	e852 3f00 	ldrex	r3, [r2]
 80081aa:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ae:	e842 3100 	strex	r1, r3, [r2]
 80081b2:	2900      	cmp	r1, #0
 80081b4:	d1f6      	bne.n	80081a4 <UART_Start_Receive_IT+0x94>
}
 80081b6:	2000      	movs	r0, #0
 80081b8:	bc10      	pop	{r4}
 80081ba:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 80081bc:	6903      	ldr	r3, [r0, #16]
 80081be:	b91b      	cbnz	r3, 80081c8 <UART_Start_Receive_IT+0xb8>
 80081c0:	237f      	movs	r3, #127	; 0x7f
 80081c2:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80081c6:	e7cb      	b.n	8008160 <UART_Start_Receive_IT+0x50>
 80081c8:	233f      	movs	r3, #63	; 0x3f
 80081ca:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80081ce:	e7c7      	b.n	8008160 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80081d0:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d8d9      	bhi.n	800818c <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081d8:	6883      	ldr	r3, [r0, #8]
 80081da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081de:	d01c      	beq.n	800821a <UART_Start_Receive_IT+0x10a>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80081e0:	4b1a      	ldr	r3, [pc, #104]	; (800824c <UART_Start_Receive_IT+0x13c>)
 80081e2:	6703      	str	r3, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 80081e4:	2300      	movs	r3, #0
 80081e6:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 80081ea:	6903      	ldr	r3, [r0, #16]
 80081ec:	b143      	cbz	r3, 8008200 <UART_Start_Receive_IT+0xf0>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081ee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f0:	e852 3f00 	ldrex	r3, [r2]
 80081f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f8:	e842 3100 	strex	r1, r3, [r2]
 80081fc:	2900      	cmp	r1, #0
 80081fe:	d1f6      	bne.n	80081ee <UART_Start_Receive_IT+0xde>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008200:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008202:	f102 0308 	add.w	r3, r2, #8
 8008206:	e853 3f00 	ldrex	r3, [r3]
 800820a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820e:	3208      	adds	r2, #8
 8008210:	e842 3100 	strex	r1, r3, [r2]
 8008214:	2900      	cmp	r1, #0
 8008216:	d1f3      	bne.n	8008200 <UART_Start_Receive_IT+0xf0>
 8008218:	e7cd      	b.n	80081b6 <UART_Start_Receive_IT+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800821a:	6903      	ldr	r3, [r0, #16]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d1df      	bne.n	80081e0 <UART_Start_Receive_IT+0xd0>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008220:	4b0b      	ldr	r3, [pc, #44]	; (8008250 <UART_Start_Receive_IT+0x140>)
 8008222:	6703      	str	r3, [r0, #112]	; 0x70
 8008224:	e7de      	b.n	80081e4 <UART_Start_Receive_IT+0xd4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008226:	6903      	ldr	r3, [r0, #16]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d1b3      	bne.n	8008194 <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 800822c:	4b09      	ldr	r3, [pc, #36]	; (8008254 <UART_Start_Receive_IT+0x144>)
 800822e:	6703      	str	r3, [r0, #112]	; 0x70
 8008230:	e7b2      	b.n	8008198 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008232:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008234:	e852 3f00 	ldrex	r3, [r2]
 8008238:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823c:	e842 3100 	strex	r1, r3, [r2]
 8008240:	2900      	cmp	r1, #0
 8008242:	d1f6      	bne.n	8008232 <UART_Start_Receive_IT+0x122>
 8008244:	e7b7      	b.n	80081b6 <UART_Start_Receive_IT+0xa6>
 8008246:	bf00      	nop
 8008248:	08007721 	.word	0x08007721
 800824c:	08007885 	.word	0x08007885
 8008250:	08007a25 	.word	0x08007a25
 8008254:	080077d3 	.word	0x080077d3

08008258 <HAL_UART_Receive_IT>:
{
 8008258:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800825a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800825e:	2b20      	cmp	r3, #32
 8008260:	d11e      	bne.n	80082a0 <HAL_UART_Receive_IT+0x48>
    if ((pData == NULL) || (Size == 0U))
 8008262:	b1f9      	cbz	r1, 80082a4 <HAL_UART_Receive_IT+0x4c>
 8008264:	b302      	cbz	r2, 80082a8 <HAL_UART_Receive_IT+0x50>
    __HAL_LOCK(huart);
 8008266:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800826a:	2b01      	cmp	r3, #1
 800826c:	d01e      	beq.n	80082ac <HAL_UART_Receive_IT+0x54>
 800826e:	2301      	movs	r3, #1
 8008270:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008274:	2300      	movs	r3, #0
 8008276:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008278:	6803      	ldr	r3, [r0, #0]
 800827a:	4c0d      	ldr	r4, [pc, #52]	; (80082b0 <HAL_UART_Receive_IT+0x58>)
 800827c:	42a3      	cmp	r3, r4
 800827e:	d00c      	beq.n	800829a <HAL_UART_Receive_IT+0x42>
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8008286:	d008      	beq.n	800829a <HAL_UART_Receive_IT+0x42>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008288:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828a:	e854 3f00 	ldrex	r3, [r4]
 800828e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008292:	e844 3500 	strex	r5, r3, [r4]
 8008296:	2d00      	cmp	r5, #0
 8008298:	d1f6      	bne.n	8008288 <HAL_UART_Receive_IT+0x30>
    return(UART_Start_Receive_IT(huart, pData, Size));
 800829a:	f7ff ff39 	bl	8008110 <UART_Start_Receive_IT>
 800829e:	e000      	b.n	80082a2 <HAL_UART_Receive_IT+0x4a>
    return HAL_BUSY;
 80082a0:	2002      	movs	r0, #2
}
 80082a2:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80082a4:	2001      	movs	r0, #1
 80082a6:	e7fc      	b.n	80082a2 <HAL_UART_Receive_IT+0x4a>
 80082a8:	2001      	movs	r0, #1
 80082aa:	e7fa      	b.n	80082a2 <HAL_UART_Receive_IT+0x4a>
    __HAL_LOCK(huart);
 80082ac:	2002      	movs	r0, #2
 80082ae:	e7f8      	b.n	80082a2 <HAL_UART_Receive_IT+0x4a>
 80082b0:	40008000 	.word	0x40008000

080082b4 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80082b4:	b082      	sub	sp, #8
 80082b6:	ab02      	add	r3, sp, #8
 80082b8:	e903 0006 	stmdb	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 80082bc:	6802      	ldr	r2, [r0, #0]
 80082be:	6853      	ldr	r3, [r2, #4]
 80082c0:	f023 0310 	bic.w	r3, r3, #16
 80082c4:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 80082c8:	430b      	orrs	r3, r1
 80082ca:	6053      	str	r3, [r2, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 80082cc:	6802      	ldr	r2, [r0, #0]
 80082ce:	6853      	ldr	r3, [r2, #4]
 80082d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80082d4:	f89d 1006 	ldrb.w	r1, [sp, #6]
 80082d8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80082dc:	6053      	str	r3, [r2, #4]
}
 80082de:	b002      	add	sp, #8
 80082e0:	4770      	bx	lr
	...

080082e4 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80082e4:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80082e6:	b92b      	cbnz	r3, 80082f4 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 80082e8:	2301      	movs	r3, #1
 80082ea:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80082ee:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 80082f2:	4770      	bx	lr
{
 80082f4:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80082f6:	6803      	ldr	r3, [r0, #0]
 80082f8:	689a      	ldr	r2, [r3, #8]
 80082fa:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80082fe:	6899      	ldr	r1, [r3, #8]
 8008300:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008302:	4d09      	ldr	r5, [pc, #36]	; (8008328 <UARTEx_SetNbDataToProcess+0x44>)
 8008304:	5c6b      	ldrb	r3, [r5, r1]
 8008306:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008308:	4c08      	ldr	r4, [pc, #32]	; (800832c <UARTEx_SetNbDataToProcess+0x48>)
 800830a:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800830c:	fb93 f3f1 	sdiv	r3, r3, r1
 8008310:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008314:	5cab      	ldrb	r3, [r5, r2]
 8008316:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008318:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800831a:	fb93 f3f2 	sdiv	r3, r3, r2
 800831e:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8008322:	bc30      	pop	{r4, r5}
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	08015cfc 	.word	0x08015cfc
 800832c:	08015cf4 	.word	0x08015cf4

08008330 <HAL_UARTEx_WakeupCallback>:
}
 8008330:	4770      	bx	lr

08008332 <HAL_UARTEx_RxFifoFullCallback>:
}
 8008332:	4770      	bx	lr

08008334 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8008334:	4770      	bx	lr

08008336 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 8008336:	b510      	push	{r4, lr}
 8008338:	b084      	sub	sp, #16
 800833a:	ab04      	add	r3, sp, #16
 800833c:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 8008340:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8008344:	2b01      	cmp	r3, #1
 8008346:	d035      	beq.n	80083b4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7e>
 8008348:	4604      	mov	r4, r0
 800834a:	2301      	movs	r3, #1
 800834c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8008350:	2324      	movs	r3, #36	; 0x24
 8008352:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8008356:	6802      	ldr	r2, [r0, #0]
 8008358:	6813      	ldr	r3, [r2, #0]
 800835a:	f023 0301 	bic.w	r3, r3, #1
 800835e:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8008360:	6801      	ldr	r1, [r0, #0]
 8008362:	688b      	ldr	r3, [r1, #8]
 8008364:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008368:	9a02      	ldr	r2, [sp, #8]
 800836a:	4313      	orrs	r3, r2
 800836c:	608b      	str	r3, [r1, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800836e:	b1aa      	cbz	r2, 800839c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  __HAL_UART_ENABLE(huart);
 8008370:	6822      	ldr	r2, [r4, #0]
 8008372:	6813      	ldr	r3, [r2, #0]
 8008374:	f043 0301 	orr.w	r3, r3, #1
 8008378:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800837a:	f7f9 fe17 	bl	8001fac <HAL_GetTick>
 800837e:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008380:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8008384:	9200      	str	r2, [sp, #0]
 8008386:	2200      	movs	r2, #0
 8008388:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800838c:	4620      	mov	r0, r4
 800838e:	f7ff fde4 	bl	8007f5a <UART_WaitOnFlagUntilTimeout>
 8008392:	b948      	cbnz	r0, 80083a8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x72>
    huart->gState = HAL_UART_STATE_READY;
 8008394:	2320      	movs	r3, #32
 8008396:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800839a:	e006      	b.n	80083aa <HAL_UARTEx_StopModeWakeUpSourceConfig+0x74>
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800839c:	ab04      	add	r3, sp, #16
 800839e:	e913 0006 	ldmdb	r3, {r1, r2}
 80083a2:	f7ff ff87 	bl	80082b4 <UARTEx_Wakeup_AddressConfig>
 80083a6:	e7e3      	b.n	8008370 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x3a>
    status = HAL_TIMEOUT;
 80083a8:	2003      	movs	r0, #3
  __HAL_UNLOCK(huart);
 80083aa:	2300      	movs	r3, #0
 80083ac:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 80083b0:	b004      	add	sp, #16
 80083b2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 80083b4:	2002      	movs	r0, #2
 80083b6:	e7fb      	b.n	80083b0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>

080083b8 <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 80083b8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d010      	beq.n	80083e2 <HAL_UARTEx_EnableStopMode+0x2a>
 80083c0:	2301      	movs	r3, #1
 80083c2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 80083c6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c8:	e852 3f00 	ldrex	r3, [r2]
 80083cc:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d0:	e842 3100 	strex	r1, r3, [r2]
 80083d4:	2900      	cmp	r1, #0
 80083d6:	d1f6      	bne.n	80083c6 <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 80083d8:	2300      	movs	r3, #0
 80083da:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 80083de:	4618      	mov	r0, r3
 80083e0:	4770      	bx	lr
  __HAL_LOCK(huart);
 80083e2:	2002      	movs	r0, #2
}
 80083e4:	4770      	bx	lr

080083e6 <HAL_UARTEx_EnableFifoMode>:
  __HAL_LOCK(huart);
 80083e6:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d01d      	beq.n	800842a <HAL_UARTEx_EnableFifoMode+0x44>
{
 80083ee:	b510      	push	{r4, lr}
 80083f0:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80083f2:	2301      	movs	r3, #1
 80083f4:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 80083f8:	2324      	movs	r3, #36	; 0x24
 80083fa:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083fe:	6802      	ldr	r2, [r0, #0]
 8008400:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8008402:	6811      	ldr	r1, [r2, #0]
 8008404:	f021 0101 	bic.w	r1, r1, #1
 8008408:	6011      	str	r1, [r2, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800840a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800840e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8008412:	6642      	str	r2, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008414:	6802      	ldr	r2, [r0, #0]
 8008416:	6013      	str	r3, [r2, #0]
  UARTEx_SetNbDataToProcess(huart);
 8008418:	f7ff ff64 	bl	80082e4 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 800841c:	2320      	movs	r3, #32
 800841e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8008422:	2000      	movs	r0, #0
 8008424:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8008428:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 800842a:	2002      	movs	r0, #2
}
 800842c:	4770      	bx	lr

0800842e <HAL_UARTEx_SetTxFifoThreshold>:
{
 800842e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8008430:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8008434:	2b01      	cmp	r3, #1
 8008436:	d01d      	beq.n	8008474 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8008438:	4604      	mov	r4, r0
 800843a:	2301      	movs	r3, #1
 800843c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8008440:	2324      	movs	r3, #36	; 0x24
 8008442:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008446:	6803      	ldr	r3, [r0, #0]
 8008448:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800844a:	681a      	ldr	r2, [r3, #0]
 800844c:	f022 0201 	bic.w	r2, r2, #1
 8008450:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008452:	6802      	ldr	r2, [r0, #0]
 8008454:	6893      	ldr	r3, [r2, #8]
 8008456:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800845a:	4319      	orrs	r1, r3
 800845c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800845e:	f7ff ff41 	bl	80082e4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008462:	6823      	ldr	r3, [r4, #0]
 8008464:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008466:	2320      	movs	r3, #32
 8008468:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800846c:	2000      	movs	r0, #0
 800846e:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8008472:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8008474:	2002      	movs	r0, #2
 8008476:	e7fc      	b.n	8008472 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08008478 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8008478:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800847a:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800847e:	2b01      	cmp	r3, #1
 8008480:	d01d      	beq.n	80084be <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8008482:	4604      	mov	r4, r0
 8008484:	2301      	movs	r3, #1
 8008486:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 800848a:	2324      	movs	r3, #36	; 0x24
 800848c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008490:	6803      	ldr	r3, [r0, #0]
 8008492:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	f022 0201 	bic.w	r2, r2, #1
 800849a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800849c:	6802      	ldr	r2, [r0, #0]
 800849e:	6893      	ldr	r3, [r2, #8]
 80084a0:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80084a4:	4319      	orrs	r1, r3
 80084a6:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80084a8:	f7ff ff1c 	bl	80082e4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80084ac:	6823      	ldr	r3, [r4, #0]
 80084ae:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80084b0:	2320      	movs	r3, #32
 80084b2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80084b6:	2000      	movs	r0, #0
 80084b8:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 80084bc:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80084be:	2002      	movs	r0, #2
 80084c0:	e7fc      	b.n	80084bc <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

080084c4 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084c4:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80084c8:	b97b      	cbnz	r3, 80084ea <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084ca:	f3ef 8310 	mrs	r3, PRIMASK
 80084ce:	b913      	cbnz	r3, 80084d6 <osKernelInitialize+0x12>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80084d0:	f3ef 8311 	mrs	r3, BASEPRI
 80084d4:	b11b      	cbz	r3, 80084de <osKernelInitialize+0x1a>
 80084d6:	4b09      	ldr	r3, [pc, #36]	; (80084fc <osKernelInitialize+0x38>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	2b02      	cmp	r3, #2
 80084dc:	d008      	beq.n	80084f0 <osKernelInitialize+0x2c>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80084de:	4b07      	ldr	r3, [pc, #28]	; (80084fc <osKernelInitialize+0x38>)
 80084e0:	6818      	ldr	r0, [r3, #0]
 80084e2:	b940      	cbnz	r0, 80084f6 <osKernelInitialize+0x32>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80084e4:	2201      	movs	r2, #1
 80084e6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80084e8:	4770      	bx	lr
    stat = osErrorISR;
 80084ea:	f06f 0005 	mvn.w	r0, #5
 80084ee:	4770      	bx	lr
 80084f0:	f06f 0005 	mvn.w	r0, #5
 80084f4:	4770      	bx	lr
    } else {
      stat = osError;
 80084f6:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80084fa:	4770      	bx	lr
 80084fc:	2000089c 	.word	0x2000089c

08008500 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008500:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008502:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8008506:	b9a3      	cbnz	r3, 8008532 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008508:	f3ef 8310 	mrs	r3, PRIMASK
 800850c:	b913      	cbnz	r3, 8008514 <osKernelStart+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800850e:	f3ef 8311 	mrs	r3, BASEPRI
 8008512:	b11b      	cbz	r3, 800851c <osKernelStart+0x1c>
 8008514:	4b0b      	ldr	r3, [pc, #44]	; (8008544 <osKernelStart+0x44>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2b02      	cmp	r3, #2
 800851a:	d00d      	beq.n	8008538 <osKernelStart+0x38>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800851c:	4b09      	ldr	r3, [pc, #36]	; (8008544 <osKernelStart+0x44>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	2b01      	cmp	r3, #1
 8008522:	d10c      	bne.n	800853e <osKernelStart+0x3e>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008524:	4b07      	ldr	r3, [pc, #28]	; (8008544 <osKernelStart+0x44>)
 8008526:	2202      	movs	r2, #2
 8008528:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800852a:	f001 fa07 	bl	800993c <vTaskStartScheduler>
      stat = osOK;
 800852e:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 8008530:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 8008532:	f06f 0005 	mvn.w	r0, #5
 8008536:	e7fb      	b.n	8008530 <osKernelStart+0x30>
 8008538:	f06f 0005 	mvn.w	r0, #5
 800853c:	e7f8      	b.n	8008530 <osKernelStart+0x30>
      stat = osError;
 800853e:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 8008542:	e7f5      	b.n	8008530 <osKernelStart+0x30>
 8008544:	2000089c 	.word	0x2000089c

08008548 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800854a:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800854c:	2400      	movs	r4, #0
 800854e:	9405      	str	r4, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008550:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8008554:	2c00      	cmp	r4, #0
 8008556:	d138      	bne.n	80085ca <osThreadNew+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008558:	f3ef 8310 	mrs	r3, PRIMASK
 800855c:	b913      	cbnz	r3, 8008564 <osThreadNew+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800855e:	f3ef 8311 	mrs	r3, BASEPRI
 8008562:	b11b      	cbz	r3, 800856c <osThreadNew+0x24>
 8008564:	4b2d      	ldr	r3, [pc, #180]	; (800861c <osThreadNew+0xd4>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2b02      	cmp	r3, #2
 800856a:	d02e      	beq.n	80085ca <osThreadNew+0x82>
 800856c:	b368      	cbz	r0, 80085ca <osThreadNew+0x82>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 800856e:	b322      	cbz	r2, 80085ba <osThreadNew+0x72>
      if (attr->name != NULL) {
 8008570:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8008572:	6993      	ldr	r3, [r2, #24]
 8008574:	b903      	cbnz	r3, 8008578 <osThreadNew+0x30>
    prio  = (UBaseType_t)osPriorityNormal;
 8008576:	2318      	movs	r3, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008578:	1e5c      	subs	r4, r3, #1
 800857a:	2c37      	cmp	r4, #55	; 0x37
 800857c:	d849      	bhi.n	8008612 <osThreadNew+0xca>
 800857e:	6854      	ldr	r4, [r2, #4]
 8008580:	f014 0f01 	tst.w	r4, #1
 8008584:	d147      	bne.n	8008616 <osThreadNew+0xce>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8008586:	6956      	ldr	r6, [r2, #20]
 8008588:	b16e      	cbz	r6, 80085a6 <osThreadNew+0x5e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800858a:	ea4f 0c96 	mov.w	ip, r6, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800858e:	6894      	ldr	r4, [r2, #8]
 8008590:	b12c      	cbz	r4, 800859e <osThreadNew+0x56>
 8008592:	68d7      	ldr	r7, [r2, #12]
 8008594:	2f5b      	cmp	r7, #91	; 0x5b
 8008596:	d902      	bls.n	800859e <osThreadNew+0x56>
 8008598:	6917      	ldr	r7, [r2, #16]
 800859a:	b107      	cbz	r7, 800859e <osThreadNew+0x56>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800859c:	b9c6      	cbnz	r6, 80085d0 <osThreadNew+0x88>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800859e:	b12c      	cbz	r4, 80085ac <osThreadNew+0x64>
    mem  = -1;
 80085a0:	f04f 34ff 	mov.w	r4, #4294967295
 80085a4:	e00e      	b.n	80085c4 <osThreadNew+0x7c>
    stack = configMINIMAL_STACK_SIZE;
 80085a6:	f04f 0c80 	mov.w	ip, #128	; 0x80
 80085aa:	e7f0      	b.n	800858e <osThreadNew+0x46>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80085ac:	68d4      	ldr	r4, [r2, #12]
 80085ae:	b98c      	cbnz	r4, 80085d4 <osThreadNew+0x8c>
 80085b0:	6914      	ldr	r4, [r2, #16]
 80085b2:	b194      	cbz	r4, 80085da <osThreadNew+0x92>
    mem  = -1;
 80085b4:	f04f 34ff 	mov.w	r4, #4294967295
 80085b8:	e004      	b.n	80085c4 <osThreadNew+0x7c>
    name = NULL;
 80085ba:	4615      	mov	r5, r2
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 80085bc:	2400      	movs	r4, #0
    prio  = (UBaseType_t)osPriorityNormal;
 80085be:	2318      	movs	r3, #24
    stack = configMINIMAL_STACK_SIZE;
 80085c0:	f04f 0c80 	mov.w	ip, #128	; 0x80
    }

    if (mem == 1) {
 80085c4:	2c01      	cmp	r4, #1
 80085c6:	d00a      	beq.n	80085de <osThreadNew+0x96>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 80085c8:	b1ac      	cbz	r4, 80085f6 <osThreadNew+0xae>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80085ca:	9805      	ldr	r0, [sp, #20]
}
 80085cc:	b007      	add	sp, #28
 80085ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
        mem = 1;
 80085d0:	2401      	movs	r4, #1
 80085d2:	e7f7      	b.n	80085c4 <osThreadNew+0x7c>
    mem  = -1;
 80085d4:	f04f 34ff 	mov.w	r4, #4294967295
 80085d8:	e7f4      	b.n	80085c4 <osThreadNew+0x7c>
          mem = 0;
 80085da:	2400      	movs	r4, #0
 80085dc:	e7f2      	b.n	80085c4 <osThreadNew+0x7c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80085de:	6914      	ldr	r4, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80085e0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80085e2:	9202      	str	r2, [sp, #8]
 80085e4:	9401      	str	r4, [sp, #4]
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	460b      	mov	r3, r1
 80085ea:	4662      	mov	r2, ip
 80085ec:	4629      	mov	r1, r5
 80085ee:	f001 f935 	bl	800985c <xTaskCreateStatic>
 80085f2:	9005      	str	r0, [sp, #20]
 80085f4:	e7e9      	b.n	80085ca <osThreadNew+0x82>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80085f6:	aa05      	add	r2, sp, #20
 80085f8:	9201      	str	r2, [sp, #4]
 80085fa:	9300      	str	r3, [sp, #0]
 80085fc:	460b      	mov	r3, r1
 80085fe:	fa1f f28c 	uxth.w	r2, ip
 8008602:	4629      	mov	r1, r5
 8008604:	f001 f965 	bl	80098d2 <xTaskCreate>
 8008608:	2801      	cmp	r0, #1
 800860a:	d0de      	beq.n	80085ca <osThreadNew+0x82>
          hTask = NULL;
 800860c:	2300      	movs	r3, #0
 800860e:	9305      	str	r3, [sp, #20]
 8008610:	e7db      	b.n	80085ca <osThreadNew+0x82>
        return (NULL);
 8008612:	2000      	movs	r0, #0
 8008614:	e7da      	b.n	80085cc <osThreadNew+0x84>
 8008616:	2000      	movs	r0, #0
 8008618:	e7d8      	b.n	80085cc <osThreadNew+0x84>
 800861a:	bf00      	nop
 800861c:	2000089c 	.word	0x2000089c

08008620 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8008620:	b530      	push	{r4, r5, lr}
 8008622:	b085      	sub	sp, #20
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8008624:	b1f0      	cbz	r0, 8008664 <osThreadFlagsSet+0x44>
 8008626:	4604      	mov	r4, r0
 8008628:	2900      	cmp	r1, #0
 800862a:	db1b      	blt.n	8008664 <osThreadFlagsSet+0x44>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    rflags = (uint32_t)osError;
 800862c:	f04f 33ff 	mov.w	r3, #4294967295
 8008630:	9303      	str	r3, [sp, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008632:	f3ef 8305 	mrs	r3, IPSR

    if (IS_IRQ()) {
 8008636:	b9db      	cbnz	r3, 8008670 <osThreadFlagsSet+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008638:	f3ef 8310 	mrs	r3, PRIMASK
 800863c:	b913      	cbnz	r3, 8008644 <osThreadFlagsSet+0x24>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800863e:	f3ef 8311 	mrs	r3, BASEPRI
 8008642:	b11b      	cbz	r3, 800864c <osThreadFlagsSet+0x2c>
 8008644:	4b19      	ldr	r3, [pc, #100]	; (80086ac <osThreadFlagsSet+0x8c>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2b02      	cmp	r3, #2
 800864a:	d011      	beq.n	8008670 <osThreadFlagsSet+0x50>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);

      portYIELD_FROM_ISR (yield);
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800864c:	2300      	movs	r3, #0
 800864e:	2201      	movs	r2, #1
 8008650:	4620      	mov	r0, r4
 8008652:	f001 fd05 	bl	800a060 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8008656:	ab03      	add	r3, sp, #12
 8008658:	2200      	movs	r2, #0
 800865a:	4611      	mov	r1, r2
 800865c:	4620      	mov	r0, r4
 800865e:	f001 fcff 	bl	800a060 <xTaskGenericNotify>
 8008662:	e002      	b.n	800866a <osThreadFlagsSet+0x4a>
    rflags = (uint32_t)osErrorParameter;
 8008664:	f06f 0303 	mvn.w	r3, #3
 8008668:	9303      	str	r3, [sp, #12]
    }
  }
  /* Return flags after setting */
  return (rflags);
}
 800866a:	9803      	ldr	r0, [sp, #12]
 800866c:	b005      	add	sp, #20
 800866e:	bd30      	pop	{r4, r5, pc}
      yield = pdFALSE;
 8008670:	2500      	movs	r5, #0
 8008672:	9502      	str	r5, [sp, #8]
      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008674:	ab02      	add	r3, sp, #8
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	462b      	mov	r3, r5
 800867a:	2201      	movs	r2, #1
 800867c:	4620      	mov	r0, r4
 800867e:	f001 fd71 	bl	800a164 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8008682:	9500      	str	r5, [sp, #0]
 8008684:	ab03      	add	r3, sp, #12
 8008686:	462a      	mov	r2, r5
 8008688:	4629      	mov	r1, r5
 800868a:	4620      	mov	r0, r4
 800868c:	f001 fd6a 	bl	800a164 <xTaskGenericNotifyFromISR>
      portYIELD_FROM_ISR (yield);
 8008690:	9b02      	ldr	r3, [sp, #8]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d0e9      	beq.n	800866a <osThreadFlagsSet+0x4a>
 8008696:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800869a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800869e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80086a2:	f3bf 8f4f 	dsb	sy
 80086a6:	f3bf 8f6f 	isb	sy
 80086aa:	e7de      	b.n	800866a <osThreadFlagsSet+0x4a>
 80086ac:	2000089c 	.word	0x2000089c

080086b0 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80086b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b4:	b085      	sub	sp, #20
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086b6:	f3ef 8305 	mrs	r3, IPSR
 80086ba:	9301      	str	r3, [sp, #4]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d14c      	bne.n	800875a <osThreadFlagsWait+0xaa>
 80086c0:	4681      	mov	r9, r0
 80086c2:	468a      	mov	sl, r1
 80086c4:	4617      	mov	r7, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086c6:	f3ef 8310 	mrs	r3, PRIMASK
 80086ca:	b913      	cbnz	r3, 80086d2 <osThreadFlagsWait+0x22>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80086cc:	f3ef 8311 	mrs	r3, BASEPRI
 80086d0:	b11b      	cbz	r3, 80086da <osThreadFlagsWait+0x2a>
 80086d2:	4b29      	ldr	r3, [pc, #164]	; (8008778 <osThreadFlagsWait+0xc8>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2b02      	cmp	r3, #2
 80086d8:	d045      	beq.n	8008766 <osThreadFlagsWait+0xb6>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80086da:	f1b9 0f00 	cmp.w	r9, #0
 80086de:	db45      	blt.n	800876c <osThreadFlagsWait+0xbc>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80086e0:	f01a 0f02 	tst.w	sl, #2
 80086e4:	d007      	beq.n	80086f6 <osThreadFlagsWait+0x46>
      clear = 0U;
 80086e6:	f8dd 8004 	ldr.w	r8, [sp, #4]
    }

    rflags = 0U;
    tout   = timeout;

    t0 = xTaskGetTickCount();
 80086ea:	f001 f97d 	bl	80099e8 <xTaskGetTickCount>
 80086ee:	4683      	mov	fp, r0
    tout   = timeout;
 80086f0:	463e      	mov	r6, r7
    rflags = 0U;
 80086f2:	9d01      	ldr	r5, [sp, #4]
 80086f4:	e023      	b.n	800873e <osThreadFlagsWait+0x8e>
      clear = flags;
 80086f6:	46c8      	mov	r8, r9
 80086f8:	e7f7      	b.n	80086ea <osThreadFlagsWait+0x3a>
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);

      if (rval == pdPASS) {
        rflags &= flags;
 80086fa:	ea05 0509 	and.w	r5, r5, r9
        rflags |= nval;
 80086fe:	9b03      	ldr	r3, [sp, #12]
 8008700:	431d      	orrs	r5, r3

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8008702:	f01a 0f01 	tst.w	sl, #1
 8008706:	d00d      	beq.n	8008724 <osThreadFlagsWait+0x74>
          if ((flags & rflags) == flags) {
 8008708:	ea39 0305 	bics.w	r3, r9, r5
 800870c:	d027      	beq.n	800875e <osThreadFlagsWait+0xae>
            break;
          } else {
            if (timeout == 0U) {
 800870e:	b387      	cbz	r7, 8008772 <osThreadFlagsWait+0xc2>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8008710:	f001 f96a 	bl	80099e8 <xTaskGetTickCount>
 8008714:	eba0 030b 	sub.w	r3, r0, fp

        if (td > tout) {
 8008718:	429e      	cmp	r6, r3
 800871a:	d30b      	bcc.n	8008734 <osThreadFlagsWait+0x84>
          tout  = 0;
        } else {
          tout -= td;
 800871c:	ebab 0000 	sub.w	r0, fp, r0
 8008720:	4406      	add	r6, r0
 8008722:	e00b      	b.n	800873c <osThreadFlagsWait+0x8c>
          if ((flags & rflags) != 0) {
 8008724:	ea19 0f05 	tst.w	r9, r5
 8008728:	d119      	bne.n	800875e <osThreadFlagsWait+0xae>
            if (timeout == 0U) {
 800872a:	2f00      	cmp	r7, #0
 800872c:	d1f0      	bne.n	8008710 <osThreadFlagsWait+0x60>
              rflags = (uint32_t)osErrorResource;
 800872e:	f06f 0502 	mvn.w	r5, #2
    }
    while (rval != pdFAIL);
  }

  /* Return flags before clearing */
  return (rflags);
 8008732:	e014      	b.n	800875e <osThreadFlagsWait+0xae>
          tout  = 0;
 8008734:	9e01      	ldr	r6, [sp, #4]
 8008736:	e001      	b.n	800873c <osThreadFlagsWait+0x8c>
          rflags = (uint32_t)osErrorTimeout;
 8008738:	f06f 0501 	mvn.w	r5, #1
    while (rval != pdFAIL);
 800873c:	b17c      	cbz	r4, 800875e <osThreadFlagsWait+0xae>
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800873e:	4633      	mov	r3, r6
 8008740:	aa03      	add	r2, sp, #12
 8008742:	4641      	mov	r1, r8
 8008744:	2000      	movs	r0, #0
 8008746:	f001 fc3f 	bl	8009fc8 <xTaskNotifyWait>
 800874a:	4604      	mov	r4, r0
      if (rval == pdPASS) {
 800874c:	2801      	cmp	r0, #1
 800874e:	d0d4      	beq.n	80086fa <osThreadFlagsWait+0x4a>
        if (timeout == 0) {
 8008750:	2f00      	cmp	r7, #0
 8008752:	d1f1      	bne.n	8008738 <osThreadFlagsWait+0x88>
          rflags = (uint32_t)osErrorResource;
 8008754:	f06f 0502 	mvn.w	r5, #2
 8008758:	e7f0      	b.n	800873c <osThreadFlagsWait+0x8c>
    rflags = (uint32_t)osErrorISR;
 800875a:	f06f 0505 	mvn.w	r5, #5
}
 800875e:	4628      	mov	r0, r5
 8008760:	b005      	add	sp, #20
 8008762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    rflags = (uint32_t)osErrorISR;
 8008766:	f06f 0505 	mvn.w	r5, #5
 800876a:	e7f8      	b.n	800875e <osThreadFlagsWait+0xae>
    rflags = (uint32_t)osErrorParameter;
 800876c:	f06f 0503 	mvn.w	r5, #3
 8008770:	e7f5      	b.n	800875e <osThreadFlagsWait+0xae>
              rflags = (uint32_t)osErrorResource;
 8008772:	f06f 0502 	mvn.w	r5, #2
 8008776:	e7f2      	b.n	800875e <osThreadFlagsWait+0xae>
 8008778:	2000089c 	.word	0x2000089c

0800877c <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800877c:	4b03      	ldr	r3, [pc, #12]	; (800878c <vApplicationGetIdleTaskMemory+0x10>)
 800877e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008780:	4b03      	ldr	r3, [pc, #12]	; (8008790 <vApplicationGetIdleTaskMemory+0x14>)
 8008782:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008784:	2380      	movs	r3, #128	; 0x80
 8008786:	6013      	str	r3, [r2, #0]
}
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	20000840 	.word	0x20000840
 8008790:	20000640 	.word	0x20000640

08008794 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008794:	4b03      	ldr	r3, [pc, #12]	; (80087a4 <vApplicationGetTimerTaskMemory+0x10>)
 8008796:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008798:	4b03      	ldr	r3, [pc, #12]	; (80087a8 <vApplicationGetTimerTaskMemory+0x14>)
 800879a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800879c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087a0:	6013      	str	r3, [r2, #0]
}
 80087a2:	4770      	bx	lr
 80087a4:	20000ca0 	.word	0x20000ca0
 80087a8:	200008a0 	.word	0x200008a0

080087ac <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80087ac:	4a12      	ldr	r2, [pc, #72]	; (80087f8 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80087ae:	f012 0f07 	tst.w	r2, #7
 80087b2:	d01e      	beq.n	80087f2 <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80087b4:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80087b6:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80087ba:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
 80087be:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80087c0:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80087c2:	480e      	ldr	r0, [pc, #56]	; (80087fc <prvHeapInit+0x50>)
 80087c4:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80087c6:	2100      	movs	r1, #0
 80087c8:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80087ca:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80087cc:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80087ce:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80087d2:	480b      	ldr	r0, [pc, #44]	; (8008800 <prvHeapInit+0x54>)
 80087d4:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 80087d6:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80087d8:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80087da:	1a99      	subs	r1, r3, r2
 80087dc:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80087de:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80087e0:	4b08      	ldr	r3, [pc, #32]	; (8008804 <prvHeapInit+0x58>)
 80087e2:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80087e4:	4b08      	ldr	r3, [pc, #32]	; (8008808 <prvHeapInit+0x5c>)
 80087e6:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80087e8:	4b08      	ldr	r3, [pc, #32]	; (800880c <prvHeapInit+0x60>)
 80087ea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80087ee:	601a      	str	r2, [r3, #0]
}
 80087f0:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80087f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80087f6:	e7e4      	b.n	80087c2 <prvHeapInit+0x16>
 80087f8:	20000d00 	.word	0x20000d00
 80087fc:	20002d0c 	.word	0x20002d0c
 8008800:	20000cfc 	.word	0x20000cfc
 8008804:	20002d08 	.word	0x20002d08
 8008808:	20002d04 	.word	0x20002d04
 800880c:	20002d00 	.word	0x20002d00

08008810 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008810:	4b15      	ldr	r3, [pc, #84]	; (8008868 <prvInsertBlockIntoFreeList+0x58>)
 8008812:	461a      	mov	r2, r3
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4283      	cmp	r3, r0
 8008818:	d3fb      	bcc.n	8008812 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800881a:	6851      	ldr	r1, [r2, #4]
 800881c:	eb02 0c01 	add.w	ip, r2, r1
 8008820:	4584      	cmp	ip, r0
 8008822:	d009      	beq.n	8008838 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008824:	6841      	ldr	r1, [r0, #4]
 8008826:	eb00 0c01 	add.w	ip, r0, r1
 800882a:	4563      	cmp	r3, ip
 800882c:	d009      	beq.n	8008842 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800882e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008830:	4290      	cmp	r0, r2
 8008832:	d018      	beq.n	8008866 <prvInsertBlockIntoFreeList+0x56>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008834:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 8008836:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008838:	6840      	ldr	r0, [r0, #4]
 800883a:	4401      	add	r1, r0
 800883c:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 800883e:	4610      	mov	r0, r2
 8008840:	e7f0      	b.n	8008824 <prvInsertBlockIntoFreeList+0x14>
{
 8008842:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008844:	4c09      	ldr	r4, [pc, #36]	; (800886c <prvInsertBlockIntoFreeList+0x5c>)
 8008846:	6824      	ldr	r4, [r4, #0]
 8008848:	42a3      	cmp	r3, r4
 800884a:	d00a      	beq.n	8008862 <prvInsertBlockIntoFreeList+0x52>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	4419      	add	r1, r3
 8008850:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008852:	6813      	ldr	r3, [r2, #0]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8008858:	4290      	cmp	r0, r2
 800885a:	d000      	beq.n	800885e <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800885c:	6010      	str	r0, [r2, #0]
	}
}
 800885e:	bc10      	pop	{r4}
 8008860:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008862:	6004      	str	r4, [r0, #0]
 8008864:	e7f8      	b.n	8008858 <prvInsertBlockIntoFreeList+0x48>
 8008866:	4770      	bx	lr
 8008868:	20002d0c 	.word	0x20002d0c
 800886c:	20000cfc 	.word	0x20000cfc

08008870 <pvPortMalloc>:
{
 8008870:	b570      	push	{r4, r5, r6, lr}
 8008872:	4605      	mov	r5, r0
	vTaskSuspendAll();
 8008874:	f001 f8b0 	bl	80099d8 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8008878:	4b34      	ldr	r3, [pc, #208]	; (800894c <pvPortMalloc+0xdc>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	b1a3      	cbz	r3, 80088a8 <pvPortMalloc+0x38>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800887e:	4b34      	ldr	r3, [pc, #208]	; (8008950 <pvPortMalloc+0xe0>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	421d      	tst	r5, r3
 8008884:	d14a      	bne.n	800891c <pvPortMalloc+0xac>
			if( xWantedSize > 0 )
 8008886:	b135      	cbz	r5, 8008896 <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
 8008888:	3508      	adds	r5, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800888a:	f015 0f07 	tst.w	r5, #7
 800888e:	d002      	beq.n	8008896 <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008890:	f025 0507 	bic.w	r5, r5, #7
 8008894:	3508      	adds	r5, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008896:	2d00      	cmp	r5, #0
 8008898:	d042      	beq.n	8008920 <pvPortMalloc+0xb0>
 800889a:	4b2e      	ldr	r3, [pc, #184]	; (8008954 <pvPortMalloc+0xe4>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	42ab      	cmp	r3, r5
 80088a0:	d34d      	bcc.n	800893e <pvPortMalloc+0xce>
				pxBlock = xStart.pxNextFreeBlock;
 80088a2:	4a2d      	ldr	r2, [pc, #180]	; (8008958 <pvPortMalloc+0xe8>)
 80088a4:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088a6:	e004      	b.n	80088b2 <pvPortMalloc+0x42>
			prvHeapInit();
 80088a8:	f7ff ff80 	bl	80087ac <prvHeapInit>
 80088ac:	e7e7      	b.n	800887e <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 80088ae:	4622      	mov	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80088b0:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088b2:	6863      	ldr	r3, [r4, #4]
 80088b4:	42ab      	cmp	r3, r5
 80088b6:	d202      	bcs.n	80088be <pvPortMalloc+0x4e>
 80088b8:	6823      	ldr	r3, [r4, #0]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1f7      	bne.n	80088ae <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 80088be:	4b23      	ldr	r3, [pc, #140]	; (800894c <pvPortMalloc+0xdc>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	42a3      	cmp	r3, r4
 80088c4:	d03d      	beq.n	8008942 <pvPortMalloc+0xd2>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80088c6:	6816      	ldr	r6, [r2, #0]
 80088c8:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80088ca:	6823      	ldr	r3, [r4, #0]
 80088cc:	6013      	str	r3, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80088ce:	6863      	ldr	r3, [r4, #4]
 80088d0:	1b5b      	subs	r3, r3, r5
 80088d2:	2b10      	cmp	r3, #16
 80088d4:	d910      	bls.n	80088f8 <pvPortMalloc+0x88>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80088d6:	1960      	adds	r0, r4, r5
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088d8:	f010 0f07 	tst.w	r0, #7
 80088dc:	d008      	beq.n	80088f0 <pvPortMalloc+0x80>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80088de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e2:	f383 8811 	msr	BASEPRI, r3
 80088e6:	f3bf 8f6f 	isb	sy
 80088ea:	f3bf 8f4f 	dsb	sy
 80088ee:	e7fe      	b.n	80088ee <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088f0:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80088f2:	6065      	str	r5, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80088f4:	f7ff ff8c 	bl	8008810 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80088f8:	6862      	ldr	r2, [r4, #4]
 80088fa:	4916      	ldr	r1, [pc, #88]	; (8008954 <pvPortMalloc+0xe4>)
 80088fc:	680b      	ldr	r3, [r1, #0]
 80088fe:	1a9b      	subs	r3, r3, r2
 8008900:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008902:	4916      	ldr	r1, [pc, #88]	; (800895c <pvPortMalloc+0xec>)
 8008904:	6809      	ldr	r1, [r1, #0]
 8008906:	428b      	cmp	r3, r1
 8008908:	d201      	bcs.n	800890e <pvPortMalloc+0x9e>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800890a:	4914      	ldr	r1, [pc, #80]	; (800895c <pvPortMalloc+0xec>)
 800890c:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800890e:	4b10      	ldr	r3, [pc, #64]	; (8008950 <pvPortMalloc+0xe0>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4313      	orrs	r3, r2
 8008914:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008916:	2300      	movs	r3, #0
 8008918:	6023      	str	r3, [r4, #0]
 800891a:	e002      	b.n	8008922 <pvPortMalloc+0xb2>
void *pvReturn = NULL;
 800891c:	2600      	movs	r6, #0
 800891e:	e000      	b.n	8008922 <pvPortMalloc+0xb2>
 8008920:	2600      	movs	r6, #0
	( void ) xTaskResumeAll();
 8008922:	f001 f90d 	bl	8009b40 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008926:	f016 0f07 	tst.w	r6, #7
 800892a:	d00c      	beq.n	8008946 <pvPortMalloc+0xd6>
 800892c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008930:	f383 8811 	msr	BASEPRI, r3
 8008934:	f3bf 8f6f 	isb	sy
 8008938:	f3bf 8f4f 	dsb	sy
 800893c:	e7fe      	b.n	800893c <pvPortMalloc+0xcc>
void *pvReturn = NULL;
 800893e:	2600      	movs	r6, #0
 8008940:	e7ef      	b.n	8008922 <pvPortMalloc+0xb2>
 8008942:	2600      	movs	r6, #0
 8008944:	e7ed      	b.n	8008922 <pvPortMalloc+0xb2>
}
 8008946:	4630      	mov	r0, r6
 8008948:	bd70      	pop	{r4, r5, r6, pc}
 800894a:	bf00      	nop
 800894c:	20000cfc 	.word	0x20000cfc
 8008950:	20002d00 	.word	0x20002d00
 8008954:	20002d04 	.word	0x20002d04
 8008958:	20002d0c 	.word	0x20002d0c
 800895c:	20002d08 	.word	0x20002d08

08008960 <vPortFree>:
	if( pv != NULL )
 8008960:	b380      	cbz	r0, 80089c4 <vPortFree+0x64>
{
 8008962:	b538      	push	{r3, r4, r5, lr}
 8008964:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8008966:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800896a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800896e:	4a16      	ldr	r2, [pc, #88]	; (80089c8 <vPortFree+0x68>)
 8008970:	6812      	ldr	r2, [r2, #0]
 8008972:	4213      	tst	r3, r2
 8008974:	d108      	bne.n	8008988 <vPortFree+0x28>
 8008976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800897a:	f383 8811 	msr	BASEPRI, r3
 800897e:	f3bf 8f6f 	isb	sy
 8008982:	f3bf 8f4f 	dsb	sy
 8008986:	e7fe      	b.n	8008986 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008988:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800898c:	b141      	cbz	r1, 80089a0 <vPortFree+0x40>
 800898e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008992:	f383 8811 	msr	BASEPRI, r3
 8008996:	f3bf 8f6f 	isb	sy
 800899a:	f3bf 8f4f 	dsb	sy
 800899e:	e7fe      	b.n	800899e <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80089a0:	ea23 0302 	bic.w	r3, r3, r2
 80089a4:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80089a8:	f001 f816 	bl	80099d8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089ac:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80089b0:	4a06      	ldr	r2, [pc, #24]	; (80089cc <vPortFree+0x6c>)
 80089b2:	6813      	ldr	r3, [r2, #0]
 80089b4:	440b      	add	r3, r1
 80089b6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80089b8:	4628      	mov	r0, r5
 80089ba:	f7ff ff29 	bl	8008810 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 80089be:	f001 f8bf 	bl	8009b40 <xTaskResumeAll>
}
 80089c2:	bd38      	pop	{r3, r4, r5, pc}
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	20002d00 	.word	0x20002d00
 80089cc:	20002d04 	.word	0x20002d04

080089d0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80089d0:	f100 0308 	add.w	r3, r0, #8
 80089d4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80089d6:	f04f 32ff 	mov.w	r2, #4294967295
 80089da:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80089dc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80089de:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80089e0:	2300      	movs	r3, #0
 80089e2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80089e4:	4770      	bx	lr

080089e6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80089e6:	2300      	movs	r3, #0
 80089e8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80089ea:	4770      	bx	lr

080089ec <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80089ec:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80089ee:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80089f0:	689a      	ldr	r2, [r3, #8]
 80089f2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80089f4:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80089f6:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80089f8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80089fa:	6803      	ldr	r3, [r0, #0]
 80089fc:	3301      	adds	r3, #1
 80089fe:	6003      	str	r3, [r0, #0]
}
 8008a00:	4770      	bx	lr

08008a02 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008a02:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008a04:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008a06:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008a0a:	d011      	beq.n	8008a30 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008a0c:	f100 0308 	add.w	r3, r0, #8
 8008a10:	461c      	mov	r4, r3
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	42aa      	cmp	r2, r5
 8008a18:	d9fa      	bls.n	8008a10 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008a1a:	6863      	ldr	r3, [r4, #4]
 8008a1c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008a1e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008a20:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8008a22:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008a24:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8008a26:	6803      	ldr	r3, [r0, #0]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	6003      	str	r3, [r0, #0]
}
 8008a2c:	bc30      	pop	{r4, r5}
 8008a2e:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8008a30:	6904      	ldr	r4, [r0, #16]
 8008a32:	e7f2      	b.n	8008a1a <vListInsert+0x18>

08008a34 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008a34:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008a36:	6841      	ldr	r1, [r0, #4]
 8008a38:	6882      	ldr	r2, [r0, #8]
 8008a3a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008a3c:	6841      	ldr	r1, [r0, #4]
 8008a3e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008a40:	685a      	ldr	r2, [r3, #4]
 8008a42:	4282      	cmp	r2, r0
 8008a44:	d006      	beq.n	8008a54 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008a46:	2200      	movs	r2, #0
 8008a48:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	3a01      	subs	r2, #1
 8008a4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008a50:	6818      	ldr	r0, [r3, #0]
}
 8008a52:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008a54:	6882      	ldr	r2, [r0, #8]
 8008a56:	605a      	str	r2, [r3, #4]
 8008a58:	e7f5      	b.n	8008a46 <uxListRemove+0x12>
	...

08008a5c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a5c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008a62:	4b0d      	ldr	r3, [pc, #52]	; (8008a98 <prvTaskExitError+0x3c>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a6a:	d008      	beq.n	8008a7e <prvTaskExitError+0x22>
 8008a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a70:	f383 8811 	msr	BASEPRI, r3
 8008a74:	f3bf 8f6f 	isb	sy
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	e7fe      	b.n	8008a7c <prvTaskExitError+0x20>
 8008a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a82:	f383 8811 	msr	BASEPRI, r3
 8008a86:	f3bf 8f6f 	isb	sy
 8008a8a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008a8e:	9b01      	ldr	r3, [sp, #4]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d0fc      	beq.n	8008a8e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008a94:	b002      	add	sp, #8
 8008a96:	4770      	bx	lr
 8008a98:	20000078 	.word	0x20000078

08008a9c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008a9c:	4806      	ldr	r0, [pc, #24]	; (8008ab8 <prvPortStartFirstTask+0x1c>)
 8008a9e:	6800      	ldr	r0, [r0, #0]
 8008aa0:	6800      	ldr	r0, [r0, #0]
 8008aa2:	f380 8808 	msr	MSP, r0
 8008aa6:	b662      	cpsie	i
 8008aa8:	b661      	cpsie	f
 8008aaa:	f3bf 8f4f 	dsb	sy
 8008aae:	f3bf 8f6f 	isb	sy
 8008ab2:	df00      	svc	0
 8008ab4:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008ab6:	0000      	.short	0x0000
 8008ab8:	e000ed08 	.word	0xe000ed08

08008abc <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008abc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008ac0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008ac4:	f021 0101 	bic.w	r1, r1, #1
 8008ac8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008acc:	4b03      	ldr	r3, [pc, #12]	; (8008adc <pxPortInitialiseStack+0x20>)
 8008ace:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008ad2:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8008ad6:	3840      	subs	r0, #64	; 0x40
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	08008a5d 	.word	0x08008a5d

08008ae0 <SVC_Handler>:
	__asm volatile (
 8008ae0:	4b07      	ldr	r3, [pc, #28]	; (8008b00 <pxCurrentTCBConst2>)
 8008ae2:	6819      	ldr	r1, [r3, #0]
 8008ae4:	6808      	ldr	r0, [r1, #0]
 8008ae6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008aea:	f380 8809 	msr	PSP, r0
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	f04f 0000 	mov.w	r0, #0
 8008af6:	f380 8811 	msr	BASEPRI, r0
 8008afa:	f04e 0e0d 	orr.w	lr, lr, #13
 8008afe:	4770      	bx	lr

08008b00 <pxCurrentTCBConst2>:
 8008b00:	20002d68 	.word	0x20002d68

08008b04 <vPortEnterCritical>:
 8008b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b08:	f383 8811 	msr	BASEPRI, r3
 8008b0c:	f3bf 8f6f 	isb	sy
 8008b10:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008b14:	4a0b      	ldr	r2, [pc, #44]	; (8008b44 <vPortEnterCritical+0x40>)
 8008b16:	6813      	ldr	r3, [r2, #0]
 8008b18:	3301      	adds	r3, #1
 8008b1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d000      	beq.n	8008b22 <vPortEnterCritical+0x1e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8008b20:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008b22:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008b26:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8008b2a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b2e:	d0f7      	beq.n	8008b20 <vPortEnterCritical+0x1c>
 8008b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b34:	f383 8811 	msr	BASEPRI, r3
 8008b38:	f3bf 8f6f 	isb	sy
 8008b3c:	f3bf 8f4f 	dsb	sy
 8008b40:	e7fe      	b.n	8008b40 <vPortEnterCritical+0x3c>
 8008b42:	bf00      	nop
 8008b44:	20000078 	.word	0x20000078

08008b48 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8008b48:	4b09      	ldr	r3, [pc, #36]	; (8008b70 <vPortExitCritical+0x28>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	b943      	cbnz	r3, 8008b60 <vPortExitCritical+0x18>
 8008b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b52:	f383 8811 	msr	BASEPRI, r3
 8008b56:	f3bf 8f6f 	isb	sy
 8008b5a:	f3bf 8f4f 	dsb	sy
 8008b5e:	e7fe      	b.n	8008b5e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8008b60:	3b01      	subs	r3, #1
 8008b62:	4a03      	ldr	r2, [pc, #12]	; (8008b70 <vPortExitCritical+0x28>)
 8008b64:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008b66:	b90b      	cbnz	r3, 8008b6c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008b68:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008b6c:	4770      	bx	lr
 8008b6e:	bf00      	nop
 8008b70:	20000078 	.word	0x20000078
	...

08008b80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008b80:	f3ef 8009 	mrs	r0, PSP
 8008b84:	f3bf 8f6f 	isb	sy
 8008b88:	4b0d      	ldr	r3, [pc, #52]	; (8008bc0 <pxCurrentTCBConst>)
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008b90:	6010      	str	r0, [r2, #0]
 8008b92:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008b96:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008b9a:	f380 8811 	msr	BASEPRI, r0
 8008b9e:	f001 f883 	bl	8009ca8 <vTaskSwitchContext>
 8008ba2:	f04f 0000 	mov.w	r0, #0
 8008ba6:	f380 8811 	msr	BASEPRI, r0
 8008baa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008bae:	6819      	ldr	r1, [r3, #0]
 8008bb0:	6808      	ldr	r0, [r1, #0]
 8008bb2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008bb6:	f380 8809 	msr	PSP, r0
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	4770      	bx	lr

08008bc0 <pxCurrentTCBConst>:
 8008bc0:	20002d68 	.word	0x20002d68

08008bc4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008bc4:	b508      	push	{r3, lr}
	__asm volatile
 8008bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bca:	f383 8811 	msr	BASEPRI, r3
 8008bce:	f3bf 8f6f 	isb	sy
 8008bd2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008bd6:	f000 ff27 	bl	8009a28 <xTaskIncrementTick>
 8008bda:	b128      	cbz	r0, 8008be8 <SysTick_Handler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008bdc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008be0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008be4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8008be8:	2300      	movs	r3, #0
 8008bea:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8008bee:	bd08      	pop	{r3, pc}

08008bf0 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 8008bf0:	b510      	push	{r4, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	9001      	str	r0, [sp, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8008bf6:	4b46      	ldr	r3, [pc, #280]	; (8008d10 <vPortSuppressTicksAndSleep+0x120>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4298      	cmp	r0, r3
 8008bfc:	d900      	bls.n	8008c00 <vPortSuppressTicksAndSleep+0x10>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 8008bfe:	9301      	str	r3, [sp, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8008c00:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008c04:	691a      	ldr	r2, [r3, #16]
 8008c06:	f022 0201 	bic.w	r2, r2, #1
 8008c0a:	611a      	str	r2, [r3, #16]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8008c0c:	699c      	ldr	r4, [r3, #24]
 8008c0e:	9b01      	ldr	r3, [sp, #4]
 8008c10:	3b01      	subs	r3, #1
 8008c12:	4a40      	ldr	r2, [pc, #256]	; (8008d14 <vPortSuppressTicksAndSleep+0x124>)
 8008c14:	6812      	ldr	r2, [r2, #0]
 8008c16:	fb02 4403 	mla	r4, r2, r3, r4
		if( ulReloadValue > ulStoppedTimerCompensation )
 8008c1a:	4b3f      	ldr	r3, [pc, #252]	; (8008d18 <vPortSuppressTicksAndSleep+0x128>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	42a3      	cmp	r3, r4
 8008c20:	d200      	bcs.n	8008c24 <vPortSuppressTicksAndSleep+0x34>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 8008c22:	1ae4      	subs	r4, r4, r3
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 8008c24:	b672      	cpsid	i
		__asm volatile( "dsb" );
 8008c26:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 8008c2a:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 8008c2e:	f001 f955 	bl	8009edc <eTaskConfirmSleepModeStatus>
 8008c32:	b970      	cbnz	r0, 8008c52 <vPortSuppressTicksAndSleep+0x62>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8008c34:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008c38:	699a      	ldr	r2, [r3, #24]
 8008c3a:	615a      	str	r2, [r3, #20]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8008c3c:	691a      	ldr	r2, [r3, #16]
 8008c3e:	f042 0201 	orr.w	r2, r2, #1
 8008c42:	611a      	str	r2, [r3, #16]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8008c44:	4a33      	ldr	r2, [pc, #204]	; (8008d14 <vPortSuppressTicksAndSleep+0x124>)
 8008c46:	6812      	ldr	r2, [r2, #0]
 8008c48:	3a01      	subs	r2, #1
 8008c4a:	615a      	str	r2, [r3, #20]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 8008c4c:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrpts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 8008c4e:	b004      	add	sp, #16
 8008c50:	bd10      	pop	{r4, pc}
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8008c52:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008c56:	615c      	str	r4, [r3, #20]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008c58:	2200      	movs	r2, #0
 8008c5a:	619a      	str	r2, [r3, #24]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8008c5c:	691a      	ldr	r2, [r3, #16]
 8008c5e:	f042 0201 	orr.w	r2, r2, #1
 8008c62:	611a      	str	r2, [r3, #16]
			xModifiableIdleTime = xExpectedIdleTime;
 8008c64:	9b01      	ldr	r3, [sp, #4]
 8008c66:	9303      	str	r3, [sp, #12]
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 8008c68:	a803      	add	r0, sp, #12
 8008c6a:	f7f8 fbc1 	bl	80013f0 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 8008c6e:	9b03      	ldr	r3, [sp, #12]
 8008c70:	b123      	cbz	r3, 8008c7c <vPortSuppressTicksAndSleep+0x8c>
				__asm volatile( "dsb" ::: "memory" );
 8008c72:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 8008c76:	bf30      	wfi
				__asm volatile( "isb" );
 8008c78:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 8008c7c:	a801      	add	r0, sp, #4
 8008c7e:	f7f8 fbd9 	bl	8001434 <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 8008c82:	b662      	cpsie	i
			__asm volatile( "dsb" );
 8008c84:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 8008c88:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 8008c8c:	b672      	cpsid	i
			__asm volatile( "dsb" );
 8008c8e:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 8008c92:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 8008c96:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008c9a:	2206      	movs	r2, #6
 8008c9c:	611a      	str	r2, [r3, #16]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8008ca4:	d023      	beq.n	8008cee <vPortSuppressTicksAndSleep+0xfe>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8008ca6:	4b1b      	ldr	r3, [pc, #108]	; (8008d14 <vPortSuppressTicksAndSleep+0x124>)
 8008ca8:	681a      	ldr	r2, [r3, #0]
 8008caa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008cae:	699b      	ldr	r3, [r3, #24]
 8008cb0:	1b1c      	subs	r4, r3, r4
 8008cb2:	4414      	add	r4, r2
 8008cb4:	3c01      	subs	r4, #1
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8008cb6:	4b18      	ldr	r3, [pc, #96]	; (8008d18 <vPortSuppressTicksAndSleep+0x128>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	42a3      	cmp	r3, r4
 8008cbc:	d801      	bhi.n	8008cc2 <vPortSuppressTicksAndSleep+0xd2>
 8008cbe:	42a2      	cmp	r2, r4
 8008cc0:	d200      	bcs.n	8008cc4 <vPortSuppressTicksAndSleep+0xd4>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8008cc2:	1e54      	subs	r4, r2, #1
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 8008cc4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008cc8:	615c      	str	r4, [r3, #20]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8008cca:	9801      	ldr	r0, [sp, #4]
 8008ccc:	3801      	subs	r0, #1
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008cce:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	61a3      	str	r3, [r4, #24]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8008cd6:	6923      	ldr	r3, [r4, #16]
 8008cd8:	f043 0301 	orr.w	r3, r3, #1
 8008cdc:	6123      	str	r3, [r4, #16]
			vTaskStepTick( ulCompleteTickPeriods );
 8008cde:	f000 fe89 	bl	80099f4 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8008ce2:	4b0c      	ldr	r3, [pc, #48]	; (8008d14 <vPortSuppressTicksAndSleep+0x124>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3b01      	subs	r3, #1
 8008ce8:	6163      	str	r3, [r4, #20]
			__asm volatile( "cpsie i" ::: "memory" );
 8008cea:	b662      	cpsie	i
	}
 8008cec:	e7af      	b.n	8008c4e <vPortSuppressTicksAndSleep+0x5e>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8008cee:	4b09      	ldr	r3, [pc, #36]	; (8008d14 <vPortSuppressTicksAndSleep+0x124>)
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	9b01      	ldr	r3, [sp, #4]
 8008cf4:	fb03 f102 	mul.w	r1, r3, r2
 8008cf8:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
 8008cfc:	69a3      	ldr	r3, [r4, #24]
 8008cfe:	1ac8      	subs	r0, r1, r3
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 8008d00:	fbb0 f0f2 	udiv	r0, r0, r2
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 8008d04:	fb00 2202 	mla	r2, r0, r2, r2
 8008d08:	1a5b      	subs	r3, r3, r1
 8008d0a:	4413      	add	r3, r2
 8008d0c:	6163      	str	r3, [r4, #20]
 8008d0e:	e7de      	b.n	8008cce <vPortSuppressTicksAndSleep+0xde>
 8008d10:	20002d24 	.word	0x20002d24
 8008d14:	20002d20 	.word	0x20002d20
 8008d18:	20002d1c 	.word	0x20002d1c

08008d1c <vPortSetupTimerInterrupt>:
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8008d1c:	4b0f      	ldr	r3, [pc, #60]	; (8008d5c <vPortSetupTimerInterrupt+0x40>)
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	480f      	ldr	r0, [pc, #60]	; (8008d60 <vPortSetupTimerInterrupt+0x44>)
 8008d22:	fba0 1202 	umull	r1, r2, r0, r2
 8008d26:	0992      	lsrs	r2, r2, #6
 8008d28:	490e      	ldr	r1, [pc, #56]	; (8008d64 <vPortSetupTimerInterrupt+0x48>)
 8008d2a:	600a      	str	r2, [r1, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8008d2c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008d30:	fbb1 f2f2 	udiv	r2, r1, r2
 8008d34:	490c      	ldr	r1, [pc, #48]	; (8008d68 <vPortSetupTimerInterrupt+0x4c>)
 8008d36:	600a      	str	r2, [r1, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8008d38:	4a0c      	ldr	r2, [pc, #48]	; (8008d6c <vPortSetupTimerInterrupt+0x50>)
 8008d3a:	212d      	movs	r1, #45	; 0x2d
 8008d3c:	6011      	str	r1, [r2, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008d3e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8008d42:	2100      	movs	r1, #0
 8008d44:	6111      	str	r1, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008d46:	6191      	str	r1, [r2, #24]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	fba0 1303 	umull	r1, r3, r0, r3
 8008d4e:	099b      	lsrs	r3, r3, #6
 8008d50:	3b01      	subs	r3, #1
 8008d52:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d54:	2307      	movs	r3, #7
 8008d56:	6113      	str	r3, [r2, #16]
}
 8008d58:	4770      	bx	lr
 8008d5a:	bf00      	nop
 8008d5c:	20000070 	.word	0x20000070
 8008d60:	10624dd3 	.word	0x10624dd3
 8008d64:	20002d20 	.word	0x20002d20
 8008d68:	20002d24 	.word	0x20002d24
 8008d6c:	20002d1c 	.word	0x20002d1c

08008d70 <xPortStartScheduler>:
{
 8008d70:	b510      	push	{r4, lr}
 8008d72:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008d74:	4b2a      	ldr	r3, [pc, #168]	; (8008e20 <xPortStartScheduler+0xb0>)
 8008d76:	781a      	ldrb	r2, [r3, #0]
 8008d78:	b2d2      	uxtb	r2, r2
 8008d7a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008d7c:	22ff      	movs	r2, #255	; 0xff
 8008d7e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008d88:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008d8c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008d90:	4a24      	ldr	r2, [pc, #144]	; (8008e24 <xPortStartScheduler+0xb4>)
 8008d92:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008d94:	4b24      	ldr	r3, [pc, #144]	; (8008e28 <xPortStartScheduler+0xb8>)
 8008d96:	2207      	movs	r2, #7
 8008d98:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d9a:	e009      	b.n	8008db0 <xPortStartScheduler+0x40>
			ulMaxPRIGROUPValue--;
 8008d9c:	4a22      	ldr	r2, [pc, #136]	; (8008e28 <xPortStartScheduler+0xb8>)
 8008d9e:	6813      	ldr	r3, [r2, #0]
 8008da0:	3b01      	subs	r3, #1
 8008da2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008da4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008da8:	005b      	lsls	r3, r3, #1
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008db0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008db4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008db8:	d1f0      	bne.n	8008d9c <xPortStartScheduler+0x2c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008dba:	4b1b      	ldr	r3, [pc, #108]	; (8008e28 <xPortStartScheduler+0xb8>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	2b03      	cmp	r3, #3
 8008dc0:	d008      	beq.n	8008dd4 <xPortStartScheduler+0x64>
	__asm volatile
 8008dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc6:	f383 8811 	msr	BASEPRI, r3
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	f3bf 8f4f 	dsb	sy
 8008dd2:	e7fe      	b.n	8008dd2 <xPortStartScheduler+0x62>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008dd4:	021b      	lsls	r3, r3, #8
 8008dd6:	4a14      	ldr	r2, [pc, #80]	; (8008e28 <xPortStartScheduler+0xb8>)
 8008dd8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008dda:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008dde:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008de0:	9b01      	ldr	r3, [sp, #4]
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	4a0e      	ldr	r2, [pc, #56]	; (8008e20 <xPortStartScheduler+0xb0>)
 8008de6:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008de8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008dec:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 8008df0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8008df4:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008df8:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 8008dfc:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8008e00:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 8008e04:	f7ff ff8a 	bl	8008d1c <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8008e08:	2400      	movs	r4, #0
 8008e0a:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <xPortStartScheduler+0xbc>)
 8008e0c:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 8008e0e:	f7ff fe45 	bl	8008a9c <prvPortStartFirstTask>
	vTaskSwitchContext();
 8008e12:	f000 ff49 	bl	8009ca8 <vTaskSwitchContext>
	prvTaskExitError();
 8008e16:	f7ff fe21 	bl	8008a5c <prvTaskExitError>
}
 8008e1a:	4620      	mov	r0, r4
 8008e1c:	b002      	add	sp, #8
 8008e1e:	bd10      	pop	{r4, pc}
 8008e20:	e000e400 	.word	0xe000e400
 8008e24:	20002d14 	.word	0x20002d14
 8008e28:	20002d18 	.word	0x20002d18
 8008e2c:	20000078 	.word	0x20000078

08008e30 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e30:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e34:	2b0f      	cmp	r3, #15
 8008e36:	d90f      	bls.n	8008e58 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e38:	4a11      	ldr	r2, [pc, #68]	; (8008e80 <vPortValidateInterruptPriority+0x50>)
 8008e3a:	5c9b      	ldrb	r3, [r3, r2]
 8008e3c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e3e:	4a11      	ldr	r2, [pc, #68]	; (8008e84 <vPortValidateInterruptPriority+0x54>)
 8008e40:	7812      	ldrb	r2, [r2, #0]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d908      	bls.n	8008e58 <vPortValidateInterruptPriority+0x28>
 8008e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e4a:	f383 8811 	msr	BASEPRI, r3
 8008e4e:	f3bf 8f6f 	isb	sy
 8008e52:	f3bf 8f4f 	dsb	sy
 8008e56:	e7fe      	b.n	8008e56 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e58:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008e5c:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8008e60:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008e64:	4a08      	ldr	r2, [pc, #32]	; (8008e88 <vPortValidateInterruptPriority+0x58>)
 8008e66:	6812      	ldr	r2, [r2, #0]
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d908      	bls.n	8008e7e <vPortValidateInterruptPriority+0x4e>
 8008e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e70:	f383 8811 	msr	BASEPRI, r3
 8008e74:	f3bf 8f6f 	isb	sy
 8008e78:	f3bf 8f4f 	dsb	sy
 8008e7c:	e7fe      	b.n	8008e7c <vPortValidateInterruptPriority+0x4c>
	}
 8008e7e:	4770      	bx	lr
 8008e80:	e000e3f0 	.word	0xe000e3f0
 8008e84:	20002d14 	.word	0x20002d14
 8008e88:	20002d18 	.word	0x20002d18

08008e8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008e8c:	b510      	push	{r4, lr}
 8008e8e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e90:	f7ff fe38 	bl	8008b04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008e94:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008e96:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d004      	beq.n	8008ea6 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8008e9c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8008e9e:	f7ff fe53 	bl	8008b48 <vPortExitCritical>

	return xReturn;
}
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8008ea6:	2401      	movs	r4, #1
 8008ea8:	e7f9      	b.n	8008e9e <prvIsQueueFull+0x12>

08008eaa <prvIsQueueEmpty>:
{
 8008eaa:	b510      	push	{r4, lr}
 8008eac:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8008eae:	f7ff fe29 	bl	8008b04 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008eb2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008eb4:	b923      	cbnz	r3, 8008ec0 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8008eb6:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8008eb8:	f7ff fe46 	bl	8008b48 <vPortExitCritical>
}
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 8008ec0:	2400      	movs	r4, #0
 8008ec2:	e7f9      	b.n	8008eb8 <prvIsQueueEmpty+0xe>

08008ec4 <prvCopyDataToQueue>:
{
 8008ec4:	b570      	push	{r4, r5, r6, lr}
 8008ec6:	4604      	mov	r4, r0
 8008ec8:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008eca:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008ecc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8008ece:	b95a      	cbnz	r2, 8008ee8 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008ed0:	6803      	ldr	r3, [r0, #0]
 8008ed2:	b11b      	cbz	r3, 8008edc <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8008ed4:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008ed6:	3601      	adds	r6, #1
 8008ed8:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8008eda:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008edc:	6880      	ldr	r0, [r0, #8]
 8008ede:	f001 f82b 	bl	8009f38 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	60a3      	str	r3, [r4, #8]
 8008ee6:	e7f6      	b.n	8008ed6 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8008ee8:	b96d      	cbnz	r5, 8008f06 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008eea:	6840      	ldr	r0, [r0, #4]
 8008eec:	f00c fa7e 	bl	80153ec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ef0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008ef2:	6863      	ldr	r3, [r4, #4]
 8008ef4:	4413      	add	r3, r2
 8008ef6:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008ef8:	68a2      	ldr	r2, [r4, #8]
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d319      	bcc.n	8008f32 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008efe:	6823      	ldr	r3, [r4, #0]
 8008f00:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8008f02:	4628      	mov	r0, r5
 8008f04:	e7e7      	b.n	8008ed6 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008f06:	68c0      	ldr	r0, [r0, #12]
 8008f08:	f00c fa70 	bl	80153ec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008f0c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008f0e:	4251      	negs	r1, r2
 8008f10:	68e3      	ldr	r3, [r4, #12]
 8008f12:	1a9b      	subs	r3, r3, r2
 8008f14:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f16:	6822      	ldr	r2, [r4, #0]
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d202      	bcs.n	8008f22 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008f1c:	68a3      	ldr	r3, [r4, #8]
 8008f1e:	440b      	add	r3, r1
 8008f20:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8008f22:	2d02      	cmp	r5, #2
 8008f24:	d001      	beq.n	8008f2a <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8008f26:	2000      	movs	r0, #0
 8008f28:	e7d5      	b.n	8008ed6 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f2a:	b126      	cbz	r6, 8008f36 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8008f2c:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8008f2e:	2000      	movs	r0, #0
 8008f30:	e7d1      	b.n	8008ed6 <prvCopyDataToQueue+0x12>
 8008f32:	4628      	mov	r0, r5
 8008f34:	e7cf      	b.n	8008ed6 <prvCopyDataToQueue+0x12>
 8008f36:	2000      	movs	r0, #0
 8008f38:	e7cd      	b.n	8008ed6 <prvCopyDataToQueue+0x12>

08008f3a <prvCopyDataFromQueue>:
{
 8008f3a:	b508      	push	{r3, lr}
 8008f3c:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008f3e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8008f40:	b162      	cbz	r2, 8008f5c <prvCopyDataFromQueue+0x22>
 8008f42:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008f44:	68d9      	ldr	r1, [r3, #12]
 8008f46:	4411      	add	r1, r2
 8008f48:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008f4a:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8008f4e:	4561      	cmp	r1, ip
 8008f50:	d301      	bcc.n	8008f56 <prvCopyDataFromQueue+0x1c>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008f52:	6819      	ldr	r1, [r3, #0]
 8008f54:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008f56:	68d9      	ldr	r1, [r3, #12]
 8008f58:	f00c fa48 	bl	80153ec <memcpy>
}
 8008f5c:	bd08      	pop	{r3, pc}

08008f5e <prvUnlockQueue>:
{
 8008f5e:	b538      	push	{r3, r4, r5, lr}
 8008f60:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8008f62:	f7ff fdcf 	bl	8008b04 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008f66:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8008f6a:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f6c:	e001      	b.n	8008f72 <prvUnlockQueue+0x14>
			--cTxLock;
 8008f6e:	3c01      	subs	r4, #1
 8008f70:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f72:	2c00      	cmp	r4, #0
 8008f74:	dd0a      	ble.n	8008f8c <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008f78:	b143      	cbz	r3, 8008f8c <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f7a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8008f7e:	f000 ff11 	bl	8009da4 <xTaskRemoveFromEventList>
 8008f82:	2800      	cmp	r0, #0
 8008f84:	d0f3      	beq.n	8008f6e <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8008f86:	f000 ffa3 	bl	8009ed0 <vTaskMissedYield>
 8008f8a:	e7f0      	b.n	8008f6e <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8008f8c:	23ff      	movs	r3, #255	; 0xff
 8008f8e:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008f92:	f7ff fdd9 	bl	8008b48 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008f96:	f7ff fdb5 	bl	8008b04 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008f9a:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8008f9e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008fa0:	e001      	b.n	8008fa6 <prvUnlockQueue+0x48>
				--cRxLock;
 8008fa2:	3c01      	subs	r4, #1
 8008fa4:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008fa6:	2c00      	cmp	r4, #0
 8008fa8:	dd0a      	ble.n	8008fc0 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008faa:	692b      	ldr	r3, [r5, #16]
 8008fac:	b143      	cbz	r3, 8008fc0 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fae:	f105 0010 	add.w	r0, r5, #16
 8008fb2:	f000 fef7 	bl	8009da4 <xTaskRemoveFromEventList>
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	d0f3      	beq.n	8008fa2 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8008fba:	f000 ff89 	bl	8009ed0 <vTaskMissedYield>
 8008fbe:	e7f0      	b.n	8008fa2 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8008fc0:	23ff      	movs	r3, #255	; 0xff
 8008fc2:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008fc6:	f7ff fdbf 	bl	8008b48 <vPortExitCritical>
}
 8008fca:	bd38      	pop	{r3, r4, r5, pc}

08008fcc <xQueueGenericReset>:
{
 8008fcc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8008fce:	b1e0      	cbz	r0, 800900a <xQueueGenericReset+0x3e>
 8008fd0:	460d      	mov	r5, r1
 8008fd2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8008fd4:	f7ff fd96 	bl	8008b04 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fd8:	6823      	ldr	r3, [r4, #0]
 8008fda:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008fdc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008fde:	fb01 3002 	mla	r0, r1, r2, r3
 8008fe2:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008fe4:	2000      	movs	r0, #0
 8008fe6:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fe8:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fea:	3a01      	subs	r2, #1
 8008fec:	fb02 3301 	mla	r3, r2, r1, r3
 8008ff0:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ff2:	23ff      	movs	r3, #255	; 0xff
 8008ff4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ff8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8008ffc:	b9fd      	cbnz	r5, 800903e <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ffe:	6923      	ldr	r3, [r4, #16]
 8009000:	b963      	cbnz	r3, 800901c <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8009002:	f7ff fda1 	bl	8008b48 <vPortExitCritical>
}
 8009006:	2001      	movs	r0, #1
 8009008:	bd38      	pop	{r3, r4, r5, pc}
 800900a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800900e:	f383 8811 	msr	BASEPRI, r3
 8009012:	f3bf 8f6f 	isb	sy
 8009016:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800901a:	e7fe      	b.n	800901a <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800901c:	f104 0010 	add.w	r0, r4, #16
 8009020:	f000 fec0 	bl	8009da4 <xTaskRemoveFromEventList>
 8009024:	2800      	cmp	r0, #0
 8009026:	d0ec      	beq.n	8009002 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8009028:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800902c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009030:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009034:	f3bf 8f4f 	dsb	sy
 8009038:	f3bf 8f6f 	isb	sy
 800903c:	e7e1      	b.n	8009002 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800903e:	f104 0010 	add.w	r0, r4, #16
 8009042:	f7ff fcc5 	bl	80089d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009046:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800904a:	f7ff fcc1 	bl	80089d0 <vListInitialise>
 800904e:	e7d8      	b.n	8009002 <xQueueGenericReset+0x36>

08009050 <prvInitialiseNewQueue>:
{
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	461d      	mov	r5, r3
 8009054:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8009056:	460b      	mov	r3, r1
 8009058:	b949      	cbnz	r1, 800906e <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800905a:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800905c:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800905e:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009060:	2101      	movs	r1, #1
 8009062:	4620      	mov	r0, r4
 8009064:	f7ff ffb2 	bl	8008fcc <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8009068:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 800906c:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800906e:	6022      	str	r2, [r4, #0]
 8009070:	e7f4      	b.n	800905c <prvInitialiseNewQueue+0xc>

08009072 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009072:	b940      	cbnz	r0, 8009086 <xQueueGenericCreateStatic+0x14>
 8009074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009078:	f383 8811 	msr	BASEPRI, r3
 800907c:	f3bf 8f6f 	isb	sy
 8009080:	f3bf 8f4f 	dsb	sy
 8009084:	e7fe      	b.n	8009084 <xQueueGenericCreateStatic+0x12>
	{
 8009086:	b510      	push	{r4, lr}
 8009088:	b084      	sub	sp, #16
 800908a:	461c      	mov	r4, r3
 800908c:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 800908e:	b153      	cbz	r3, 80090a6 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009090:	b192      	cbz	r2, 80090b8 <xQueueGenericCreateStatic+0x46>
 8009092:	b989      	cbnz	r1, 80090b8 <xQueueGenericCreateStatic+0x46>
 8009094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009098:	f383 8811 	msr	BASEPRI, r3
 800909c:	f3bf 8f6f 	isb	sy
 80090a0:	f3bf 8f4f 	dsb	sy
 80090a4:	e7fe      	b.n	80090a4 <xQueueGenericCreateStatic+0x32>
 80090a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090aa:	f383 8811 	msr	BASEPRI, r3
 80090ae:	f3bf 8f6f 	isb	sy
 80090b2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80090b6:	e7fe      	b.n	80090b6 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80090b8:	b16a      	cbz	r2, 80090d6 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80090ba:	2350      	movs	r3, #80	; 0x50
 80090bc:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 80090be:	9b03      	ldr	r3, [sp, #12]
 80090c0:	2b50      	cmp	r3, #80	; 0x50
 80090c2:	d013      	beq.n	80090ec <xQueueGenericCreateStatic+0x7a>
 80090c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c8:	f383 8811 	msr	BASEPRI, r3
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	e7fe      	b.n	80090d4 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80090d6:	2900      	cmp	r1, #0
 80090d8:	d0ef      	beq.n	80090ba <xQueueGenericCreateStatic+0x48>
 80090da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090de:	f383 8811 	msr	BASEPRI, r3
 80090e2:	f3bf 8f6f 	isb	sy
 80090e6:	f3bf 8f4f 	dsb	sy
 80090ea:	e7fe      	b.n	80090ea <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80090ec:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80090ee:	2301      	movs	r3, #1
 80090f0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80090f4:	9400      	str	r4, [sp, #0]
 80090f6:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80090fa:	4660      	mov	r0, ip
 80090fc:	f7ff ffa8 	bl	8009050 <prvInitialiseNewQueue>
	}
 8009100:	4620      	mov	r0, r4
 8009102:	b004      	add	sp, #16
 8009104:	bd10      	pop	{r4, pc}

08009106 <xQueueGenericSend>:
{
 8009106:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009108:	b085      	sub	sp, #20
 800910a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800910c:	b188      	cbz	r0, 8009132 <xQueueGenericSend+0x2c>
 800910e:	460f      	mov	r7, r1
 8009110:	461d      	mov	r5, r3
 8009112:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009114:	b1b1      	cbz	r1, 8009144 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009116:	2d02      	cmp	r5, #2
 8009118:	d120      	bne.n	800915c <xQueueGenericSend+0x56>
 800911a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800911c:	2b01      	cmp	r3, #1
 800911e:	d01d      	beq.n	800915c <xQueueGenericSend+0x56>
 8009120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009124:	f383 8811 	msr	BASEPRI, r3
 8009128:	f3bf 8f6f 	isb	sy
 800912c:	f3bf 8f4f 	dsb	sy
 8009130:	e7fe      	b.n	8009130 <xQueueGenericSend+0x2a>
 8009132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009136:	f383 8811 	msr	BASEPRI, r3
 800913a:	f3bf 8f6f 	isb	sy
 800913e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8009142:	e7fe      	b.n	8009142 <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009144:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009146:	2b00      	cmp	r3, #0
 8009148:	d0e5      	beq.n	8009116 <xQueueGenericSend+0x10>
 800914a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800914e:	f383 8811 	msr	BASEPRI, r3
 8009152:	f3bf 8f6f 	isb	sy
 8009156:	f3bf 8f4f 	dsb	sy
 800915a:	e7fe      	b.n	800915a <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800915c:	f000 fedc 	bl	8009f18 <xTaskGetSchedulerState>
 8009160:	4606      	mov	r6, r0
 8009162:	b958      	cbnz	r0, 800917c <xQueueGenericSend+0x76>
 8009164:	9b01      	ldr	r3, [sp, #4]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d048      	beq.n	80091fc <xQueueGenericSend+0xf6>
 800916a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800916e:	f383 8811 	msr	BASEPRI, r3
 8009172:	f3bf 8f6f 	isb	sy
 8009176:	f3bf 8f4f 	dsb	sy
 800917a:	e7fe      	b.n	800917a <xQueueGenericSend+0x74>
 800917c:	2600      	movs	r6, #0
 800917e:	e03d      	b.n	80091fc <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009180:	462a      	mov	r2, r5
 8009182:	4639      	mov	r1, r7
 8009184:	4620      	mov	r0, r4
 8009186:	f7ff fe9d 	bl	8008ec4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800918a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800918c:	b97b      	cbnz	r3, 80091ae <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 800918e:	b148      	cbz	r0, 80091a4 <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8009190:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009198:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800919c:	f3bf 8f4f 	dsb	sy
 80091a0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80091a4:	f7ff fcd0 	bl	8008b48 <vPortExitCritical>
				return pdPASS;
 80091a8:	2001      	movs	r0, #1
}
 80091aa:	b005      	add	sp, #20
 80091ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091ae:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80091b2:	f000 fdf7 	bl	8009da4 <xTaskRemoveFromEventList>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	d0f4      	beq.n	80091a4 <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 80091ba:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80091be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091c2:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80091c6:	f3bf 8f4f 	dsb	sy
 80091ca:	f3bf 8f6f 	isb	sy
 80091ce:	e7e9      	b.n	80091a4 <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 80091d0:	f7ff fcba 	bl	8008b48 <vPortExitCritical>
					return errQUEUE_FULL;
 80091d4:	2000      	movs	r0, #0
 80091d6:	e7e8      	b.n	80091aa <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80091d8:	a802      	add	r0, sp, #8
 80091da:	f000 fe2b 	bl	8009e34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80091de:	2601      	movs	r6, #1
 80091e0:	e019      	b.n	8009216 <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 80091e2:	2300      	movs	r3, #0
 80091e4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80091e8:	e021      	b.n	800922e <xQueueGenericSend+0x128>
 80091ea:	2300      	movs	r3, #0
 80091ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80091f0:	e023      	b.n	800923a <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 80091f2:	4620      	mov	r0, r4
 80091f4:	f7ff feb3 	bl	8008f5e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80091f8:	f000 fca2 	bl	8009b40 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80091fc:	f7ff fc82 	bl	8008b04 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009200:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009202:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009204:	429a      	cmp	r2, r3
 8009206:	d3bb      	bcc.n	8009180 <xQueueGenericSend+0x7a>
 8009208:	2d02      	cmp	r5, #2
 800920a:	d0b9      	beq.n	8009180 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 800920c:	9b01      	ldr	r3, [sp, #4]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d0de      	beq.n	80091d0 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 8009212:	2e00      	cmp	r6, #0
 8009214:	d0e0      	beq.n	80091d8 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 8009216:	f7ff fc97 	bl	8008b48 <vPortExitCritical>
		vTaskSuspendAll();
 800921a:	f000 fbdd 	bl	80099d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800921e:	f7ff fc71 	bl	8008b04 <vPortEnterCritical>
 8009222:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8009226:	b252      	sxtb	r2, r2
 8009228:	f1b2 3fff 	cmp.w	r2, #4294967295
 800922c:	d0d9      	beq.n	80091e2 <xQueueGenericSend+0xdc>
 800922e:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8009232:	b252      	sxtb	r2, r2
 8009234:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009238:	d0d7      	beq.n	80091ea <xQueueGenericSend+0xe4>
 800923a:	f7ff fc85 	bl	8008b48 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800923e:	a901      	add	r1, sp, #4
 8009240:	a802      	add	r0, sp, #8
 8009242:	f000 fe03 	bl	8009e4c <xTaskCheckForTimeOut>
 8009246:	b9d8      	cbnz	r0, 8009280 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009248:	4620      	mov	r0, r4
 800924a:	f7ff fe1f 	bl	8008e8c <prvIsQueueFull>
 800924e:	2800      	cmp	r0, #0
 8009250:	d0cf      	beq.n	80091f2 <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009252:	9901      	ldr	r1, [sp, #4]
 8009254:	f104 0010 	add.w	r0, r4, #16
 8009258:	f000 fd70 	bl	8009d3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800925c:	4620      	mov	r0, r4
 800925e:	f7ff fe7e 	bl	8008f5e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009262:	f000 fc6d 	bl	8009b40 <xTaskResumeAll>
 8009266:	2800      	cmp	r0, #0
 8009268:	d1c8      	bne.n	80091fc <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 800926a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800926e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009272:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009276:	f3bf 8f4f 	dsb	sy
 800927a:	f3bf 8f6f 	isb	sy
 800927e:	e7bd      	b.n	80091fc <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 8009280:	4620      	mov	r0, r4
 8009282:	f7ff fe6c 	bl	8008f5e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009286:	f000 fc5b 	bl	8009b40 <xTaskResumeAll>
			return errQUEUE_FULL;
 800928a:	2000      	movs	r0, #0
 800928c:	e78d      	b.n	80091aa <xQueueGenericSend+0xa4>

0800928e <xQueueGenericSendFromISR>:
{
 800928e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8009292:	b190      	cbz	r0, 80092ba <xQueueGenericSendFromISR+0x2c>
 8009294:	460f      	mov	r7, r1
 8009296:	4616      	mov	r6, r2
 8009298:	461c      	mov	r4, r3
 800929a:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800929c:	b1b1      	cbz	r1, 80092cc <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800929e:	2c02      	cmp	r4, #2
 80092a0:	d120      	bne.n	80092e4 <xQueueGenericSendFromISR+0x56>
 80092a2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d01d      	beq.n	80092e4 <xQueueGenericSendFromISR+0x56>
 80092a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ac:	f383 8811 	msr	BASEPRI, r3
 80092b0:	f3bf 8f6f 	isb	sy
 80092b4:	f3bf 8f4f 	dsb	sy
 80092b8:	e7fe      	b.n	80092b8 <xQueueGenericSendFromISR+0x2a>
 80092ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092be:	f383 8811 	msr	BASEPRI, r3
 80092c2:	f3bf 8f6f 	isb	sy
 80092c6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80092ca:	e7fe      	b.n	80092ca <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092cc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d0e5      	beq.n	800929e <xQueueGenericSendFromISR+0x10>
 80092d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d6:	f383 8811 	msr	BASEPRI, r3
 80092da:	f3bf 8f6f 	isb	sy
 80092de:	f3bf 8f4f 	dsb	sy
 80092e2:	e7fe      	b.n	80092e2 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80092e4:	f7ff fda4 	bl	8008e30 <vPortValidateInterruptPriority>
	__asm volatile
 80092e8:	f3ef 8911 	mrs	r9, BASEPRI
 80092ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092f0:	f383 8811 	msr	BASEPRI, r3
 80092f4:	f3bf 8f6f 	isb	sy
 80092f8:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80092fc:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80092fe:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8009300:	429a      	cmp	r2, r3
 8009302:	d306      	bcc.n	8009312 <xQueueGenericSendFromISR+0x84>
 8009304:	2c02      	cmp	r4, #2
 8009306:	d004      	beq.n	8009312 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8009308:	2000      	movs	r0, #0
	__asm volatile
 800930a:	f389 8811 	msr	BASEPRI, r9
}
 800930e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8009312:	f895 8045 	ldrb.w	r8, [r5, #69]	; 0x45
 8009316:	fa4f f888 	sxtb.w	r8, r8
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800931a:	4622      	mov	r2, r4
 800931c:	4639      	mov	r1, r7
 800931e:	4628      	mov	r0, r5
 8009320:	f7ff fdd0 	bl	8008ec4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8009324:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009328:	d006      	beq.n	8009338 <xQueueGenericSendFromISR+0xaa>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800932a:	f108 0301 	add.w	r3, r8, #1
 800932e:	b25b      	sxtb	r3, r3
 8009330:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
			xReturn = pdPASS;
 8009334:	2001      	movs	r0, #1
 8009336:	e7e8      	b.n	800930a <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009338:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800933a:	b90b      	cbnz	r3, 8009340 <xQueueGenericSendFromISR+0xb2>
			xReturn = pdPASS;
 800933c:	2001      	movs	r0, #1
 800933e:	e7e4      	b.n	800930a <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009340:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8009344:	f000 fd2e 	bl	8009da4 <xTaskRemoveFromEventList>
 8009348:	b118      	cbz	r0, 8009352 <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
 800934a:	b126      	cbz	r6, 8009356 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800934c:	2001      	movs	r0, #1
 800934e:	6030      	str	r0, [r6, #0]
 8009350:	e7db      	b.n	800930a <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 8009352:	2001      	movs	r0, #1
 8009354:	e7d9      	b.n	800930a <xQueueGenericSendFromISR+0x7c>
 8009356:	2001      	movs	r0, #1
 8009358:	e7d7      	b.n	800930a <xQueueGenericSendFromISR+0x7c>

0800935a <xQueueReceive>:
{
 800935a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800935c:	b085      	sub	sp, #20
 800935e:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8009360:	b190      	cbz	r0, 8009388 <xQueueReceive+0x2e>
 8009362:	460f      	mov	r7, r1
 8009364:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009366:	b1c1      	cbz	r1, 800939a <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009368:	f000 fdd6 	bl	8009f18 <xTaskGetSchedulerState>
 800936c:	4606      	mov	r6, r0
 800936e:	bb00      	cbnz	r0, 80093b2 <xQueueReceive+0x58>
 8009370:	9b01      	ldr	r3, [sp, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d05e      	beq.n	8009434 <xQueueReceive+0xda>
	__asm volatile
 8009376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800937a:	f383 8811 	msr	BASEPRI, r3
 800937e:	f3bf 8f6f 	isb	sy
 8009382:	f3bf 8f4f 	dsb	sy
 8009386:	e7fe      	b.n	8009386 <xQueueReceive+0x2c>
 8009388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800938c:	f383 8811 	msr	BASEPRI, r3
 8009390:	f3bf 8f6f 	isb	sy
 8009394:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8009398:	e7fe      	b.n	8009398 <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800939a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800939c:	2b00      	cmp	r3, #0
 800939e:	d0e3      	beq.n	8009368 <xQueueReceive+0xe>
 80093a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a4:	f383 8811 	msr	BASEPRI, r3
 80093a8:	f3bf 8f6f 	isb	sy
 80093ac:	f3bf 8f4f 	dsb	sy
 80093b0:	e7fe      	b.n	80093b0 <xQueueReceive+0x56>
 80093b2:	2600      	movs	r6, #0
 80093b4:	e03e      	b.n	8009434 <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80093b6:	4639      	mov	r1, r7
 80093b8:	4620      	mov	r0, r4
 80093ba:	f7ff fdbe 	bl	8008f3a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80093be:	3d01      	subs	r5, #1
 80093c0:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80093c2:	6923      	ldr	r3, [r4, #16]
 80093c4:	b923      	cbnz	r3, 80093d0 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 80093c6:	f7ff fbbf 	bl	8008b48 <vPortExitCritical>
				return pdPASS;
 80093ca:	2001      	movs	r0, #1
}
 80093cc:	b005      	add	sp, #20
 80093ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80093d0:	f104 0010 	add.w	r0, r4, #16
 80093d4:	f000 fce6 	bl	8009da4 <xTaskRemoveFromEventList>
 80093d8:	2800      	cmp	r0, #0
 80093da:	d0f4      	beq.n	80093c6 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 80093dc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80093e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093e4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80093e8:	f3bf 8f4f 	dsb	sy
 80093ec:	f3bf 8f6f 	isb	sy
 80093f0:	e7e9      	b.n	80093c6 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 80093f2:	f7ff fba9 	bl	8008b48 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80093f6:	2000      	movs	r0, #0
 80093f8:	e7e8      	b.n	80093cc <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093fa:	a802      	add	r0, sp, #8
 80093fc:	f000 fd1a 	bl	8009e34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009400:	2601      	movs	r6, #1
 8009402:	e021      	b.n	8009448 <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 8009404:	2300      	movs	r3, #0
 8009406:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800940a:	e029      	b.n	8009460 <xQueueReceive+0x106>
 800940c:	2300      	movs	r3, #0
 800940e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009412:	e02b      	b.n	800946c <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 8009414:	4620      	mov	r0, r4
 8009416:	f7ff fda2 	bl	8008f5e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800941a:	f000 fb91 	bl	8009b40 <xTaskResumeAll>
 800941e:	e009      	b.n	8009434 <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 8009420:	4620      	mov	r0, r4
 8009422:	f7ff fd9c 	bl	8008f5e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009426:	f000 fb8b 	bl	8009b40 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800942a:	4620      	mov	r0, r4
 800942c:	f7ff fd3d 	bl	8008eaa <prvIsQueueEmpty>
 8009430:	2800      	cmp	r0, #0
 8009432:	d13f      	bne.n	80094b4 <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 8009434:	f7ff fb66 	bl	8008b04 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009438:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800943a:	2d00      	cmp	r5, #0
 800943c:	d1bb      	bne.n	80093b6 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 800943e:	9b01      	ldr	r3, [sp, #4]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d0d6      	beq.n	80093f2 <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 8009444:	2e00      	cmp	r6, #0
 8009446:	d0d8      	beq.n	80093fa <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 8009448:	f7ff fb7e 	bl	8008b48 <vPortExitCritical>
		vTaskSuspendAll();
 800944c:	f000 fac4 	bl	80099d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009450:	f7ff fb58 	bl	8008b04 <vPortEnterCritical>
 8009454:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009458:	b25b      	sxtb	r3, r3
 800945a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800945e:	d0d1      	beq.n	8009404 <xQueueReceive+0xaa>
 8009460:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009464:	b25b      	sxtb	r3, r3
 8009466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800946a:	d0cf      	beq.n	800940c <xQueueReceive+0xb2>
 800946c:	f7ff fb6c 	bl	8008b48 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009470:	a901      	add	r1, sp, #4
 8009472:	a802      	add	r0, sp, #8
 8009474:	f000 fcea 	bl	8009e4c <xTaskCheckForTimeOut>
 8009478:	2800      	cmp	r0, #0
 800947a:	d1d1      	bne.n	8009420 <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800947c:	4620      	mov	r0, r4
 800947e:	f7ff fd14 	bl	8008eaa <prvIsQueueEmpty>
 8009482:	2800      	cmp	r0, #0
 8009484:	d0c6      	beq.n	8009414 <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009486:	9901      	ldr	r1, [sp, #4]
 8009488:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800948c:	f000 fc56 	bl	8009d3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009490:	4620      	mov	r0, r4
 8009492:	f7ff fd64 	bl	8008f5e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009496:	f000 fb53 	bl	8009b40 <xTaskResumeAll>
 800949a:	2800      	cmp	r0, #0
 800949c:	d1ca      	bne.n	8009434 <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 800949e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80094a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094a6:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80094aa:	f3bf 8f4f 	dsb	sy
 80094ae:	f3bf 8f6f 	isb	sy
 80094b2:	e7bf      	b.n	8009434 <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 80094b4:	2000      	movs	r0, #0
 80094b6:	e789      	b.n	80093cc <xQueueReceive+0x72>

080094b8 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094b8:	2300      	movs	r3, #0
 80094ba:	2b07      	cmp	r3, #7
 80094bc:	d80c      	bhi.n	80094d8 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80094be:	4a07      	ldr	r2, [pc, #28]	; (80094dc <vQueueAddToRegistry+0x24>)
 80094c0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80094c4:	b10a      	cbz	r2, 80094ca <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80094c6:	3301      	adds	r3, #1
 80094c8:	e7f7      	b.n	80094ba <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80094ca:	4a04      	ldr	r2, [pc, #16]	; (80094dc <vQueueAddToRegistry+0x24>)
 80094cc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80094d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80094d4:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80094d6:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	20002d28 	.word	0x20002d28

080094e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80094e0:	b570      	push	{r4, r5, r6, lr}
 80094e2:	4604      	mov	r4, r0
 80094e4:	460d      	mov	r5, r1
 80094e6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80094e8:	f7ff fb0c 	bl	8008b04 <vPortEnterCritical>
 80094ec:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80094f0:	b25b      	sxtb	r3, r3
 80094f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f6:	d00d      	beq.n	8009514 <vQueueWaitForMessageRestricted+0x34>
 80094f8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80094fc:	b25b      	sxtb	r3, r3
 80094fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009502:	d00b      	beq.n	800951c <vQueueWaitForMessageRestricted+0x3c>
 8009504:	f7ff fb20 	bl	8008b48 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009508:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800950a:	b15b      	cbz	r3, 8009524 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800950c:	4620      	mov	r0, r4
 800950e:	f7ff fd26 	bl	8008f5e <prvUnlockQueue>
	}
 8009512:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8009514:	2300      	movs	r3, #0
 8009516:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800951a:	e7ed      	b.n	80094f8 <vQueueWaitForMessageRestricted+0x18>
 800951c:	2300      	movs	r3, #0
 800951e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009522:	e7ef      	b.n	8009504 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009524:	4632      	mov	r2, r6
 8009526:	4629      	mov	r1, r5
 8009528:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800952c:	f000 fc1e 	bl	8009d6c <vTaskPlaceOnEventListRestricted>
 8009530:	e7ec      	b.n	800950c <vQueueWaitForMessageRestricted+0x2c>
	...

08009534 <prvGetExpectedIdleTime>:
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8009534:	4b0a      	ldr	r3, [pc, #40]	; (8009560 <prvGetExpectedIdleTime+0x2c>)
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	b103      	cbz	r3, 800953c <prvGetExpectedIdleTime+0x8>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 800953a:	2301      	movs	r3, #1
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800953c:	4a09      	ldr	r2, [pc, #36]	; (8009564 <prvGetExpectedIdleTime+0x30>)
 800953e:	6812      	ldr	r2, [r2, #0]
 8009540:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8009542:	b950      	cbnz	r0, 800955a <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8009544:	4a08      	ldr	r2, [pc, #32]	; (8009568 <prvGetExpectedIdleTime+0x34>)
 8009546:	6812      	ldr	r2, [r2, #0]
 8009548:	2a01      	cmp	r2, #1
 800954a:	d807      	bhi.n	800955c <prvGetExpectedIdleTime+0x28>
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800954c:	b933      	cbnz	r3, 800955c <prvGetExpectedIdleTime+0x28>
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800954e:	4b07      	ldr	r3, [pc, #28]	; (800956c <prvGetExpectedIdleTime+0x38>)
 8009550:	6818      	ldr	r0, [r3, #0]
 8009552:	4b07      	ldr	r3, [pc, #28]	; (8009570 <prvGetExpectedIdleTime+0x3c>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	1ac0      	subs	r0, r0, r3
 8009558:	4770      	bx	lr
			xReturn = 0;
 800955a:	2000      	movs	r0, #0
		}

		return xReturn;
	}
 800955c:	4770      	bx	lr
 800955e:	bf00      	nop
 8009560:	200031e8 	.word	0x200031e8
 8009564:	20002d68 	.word	0x20002d68
 8009568:	20002d74 	.word	0x20002d74
 800956c:	20003218 	.word	0x20003218
 8009570:	20003260 	.word	0x20003260

08009574 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009574:	4b08      	ldr	r3, [pc, #32]	; (8009598 <prvResetNextTaskUnblockTime+0x24>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	b923      	cbnz	r3, 8009586 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800957c:	4b07      	ldr	r3, [pc, #28]	; (800959c <prvResetNextTaskUnblockTime+0x28>)
 800957e:	f04f 32ff 	mov.w	r2, #4294967295
 8009582:	601a      	str	r2, [r3, #0]
 8009584:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009586:	4b04      	ldr	r3, [pc, #16]	; (8009598 <prvResetNextTaskUnblockTime+0x24>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	68db      	ldr	r3, [r3, #12]
 800958c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800958e:	685a      	ldr	r2, [r3, #4]
 8009590:	4b02      	ldr	r3, [pc, #8]	; (800959c <prvResetNextTaskUnblockTime+0x28>)
 8009592:	601a      	str	r2, [r3, #0]
	}
}
 8009594:	4770      	bx	lr
 8009596:	bf00      	nop
 8009598:	20002d6c 	.word	0x20002d6c
 800959c:	20003218 	.word	0x20003218

080095a0 <prvInitialiseNewTask>:
{
 80095a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a4:	4680      	mov	r8, r0
 80095a6:	460d      	mov	r5, r1
 80095a8:	4617      	mov	r7, r2
 80095aa:	4699      	mov	r9, r3
 80095ac:	9e08      	ldr	r6, [sp, #32]
 80095ae:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80095b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80095b4:	0092      	lsls	r2, r2, #2
 80095b6:	21a5      	movs	r1, #165	; 0xa5
 80095b8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80095ba:	f00b ff25 	bl	8015408 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80095be:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80095c0:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 80095c4:	3a01      	subs	r2, #1
 80095c6:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80095ca:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 80095ce:	b3b5      	cbz	r5, 800963e <prvInitialiseNewTask+0x9e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80095d0:	f04f 0c00 	mov.w	ip, #0
 80095d4:	f1bc 0f0f 	cmp.w	ip, #15
 80095d8:	d80b      	bhi.n	80095f2 <prvInitialiseNewTask+0x52>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80095da:	f815 200c 	ldrb.w	r2, [r5, ip]
 80095de:	eb04 030c 	add.w	r3, r4, ip
 80095e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 80095e6:	f815 300c 	ldrb.w	r3, [r5, ip]
 80095ea:	b113      	cbz	r3, 80095f2 <prvInitialiseNewTask+0x52>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80095ec:	f10c 0c01 	add.w	ip, ip, #1
 80095f0:	e7f0      	b.n	80095d4 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80095f2:	2300      	movs	r3, #0
 80095f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80095f8:	2e37      	cmp	r6, #55	; 0x37
 80095fa:	d900      	bls.n	80095fe <prvInitialiseNewTask+0x5e>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80095fc:	2637      	movs	r6, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 80095fe:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8009600:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009602:	2500      	movs	r5, #0
 8009604:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009606:	1d20      	adds	r0, r4, #4
 8009608:	f7ff f9ed 	bl	80089e6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800960c:	f104 0018 	add.w	r0, r4, #24
 8009610:	f7ff f9e9 	bl	80089e6 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009614:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009616:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 800961a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800961c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 800961e:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009620:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009624:	464a      	mov	r2, r9
 8009626:	4641      	mov	r1, r8
 8009628:	4638      	mov	r0, r7
 800962a:	f7ff fa47 	bl	8008abc <pxPortInitialiseStack>
 800962e:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8009630:	f1ba 0f00 	cmp.w	sl, #0
 8009634:	d001      	beq.n	800963a <prvInitialiseNewTask+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009636:	f8ca 4000 	str.w	r4, [sl]
}
 800963a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800963e:	2300      	movs	r3, #0
 8009640:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8009644:	e7d8      	b.n	80095f8 <prvInitialiseNewTask+0x58>
	...

08009648 <prvInitialiseTaskLists>:
{
 8009648:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800964a:	2400      	movs	r4, #0
 800964c:	e007      	b.n	800965e <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800964e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8009652:	0093      	lsls	r3, r2, #2
 8009654:	480e      	ldr	r0, [pc, #56]	; (8009690 <prvInitialiseTaskLists+0x48>)
 8009656:	4418      	add	r0, r3
 8009658:	f7ff f9ba 	bl	80089d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800965c:	3401      	adds	r4, #1
 800965e:	2c37      	cmp	r4, #55	; 0x37
 8009660:	d9f5      	bls.n	800964e <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8009662:	4d0c      	ldr	r5, [pc, #48]	; (8009694 <prvInitialiseTaskLists+0x4c>)
 8009664:	4628      	mov	r0, r5
 8009666:	f7ff f9b3 	bl	80089d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800966a:	4c0b      	ldr	r4, [pc, #44]	; (8009698 <prvInitialiseTaskLists+0x50>)
 800966c:	4620      	mov	r0, r4
 800966e:	f7ff f9af 	bl	80089d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009672:	480a      	ldr	r0, [pc, #40]	; (800969c <prvInitialiseTaskLists+0x54>)
 8009674:	f7ff f9ac 	bl	80089d0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8009678:	4809      	ldr	r0, [pc, #36]	; (80096a0 <prvInitialiseTaskLists+0x58>)
 800967a:	f7ff f9a9 	bl	80089d0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800967e:	4809      	ldr	r0, [pc, #36]	; (80096a4 <prvInitialiseTaskLists+0x5c>)
 8009680:	f7ff f9a6 	bl	80089d0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8009684:	4b08      	ldr	r3, [pc, #32]	; (80096a8 <prvInitialiseTaskLists+0x60>)
 8009686:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009688:	4b08      	ldr	r3, [pc, #32]	; (80096ac <prvInitialiseTaskLists+0x64>)
 800968a:	601c      	str	r4, [r3, #0]
}
 800968c:	bd38      	pop	{r3, r4, r5, pc}
 800968e:	bf00      	nop
 8009690:	20002d74 	.word	0x20002d74
 8009694:	200031ec 	.word	0x200031ec
 8009698:	20003200 	.word	0x20003200
 800969c:	20003220 	.word	0x20003220
 80096a0:	2000324c 	.word	0x2000324c
 80096a4:	20003238 	.word	0x20003238
 80096a8:	20002d6c 	.word	0x20002d6c
 80096ac:	20002d70 	.word	0x20002d70

080096b0 <prvAddNewTaskToReadyList>:
{
 80096b0:	b510      	push	{r4, lr}
 80096b2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80096b4:	f7ff fa26 	bl	8008b04 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80096b8:	4a22      	ldr	r2, [pc, #136]	; (8009744 <prvAddNewTaskToReadyList+0x94>)
 80096ba:	6813      	ldr	r3, [r2, #0]
 80096bc:	3301      	adds	r3, #1
 80096be:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80096c0:	4b21      	ldr	r3, [pc, #132]	; (8009748 <prvAddNewTaskToReadyList+0x98>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	b15b      	cbz	r3, 80096de <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 80096c6:	4b21      	ldr	r3, [pc, #132]	; (800974c <prvAddNewTaskToReadyList+0x9c>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	b96b      	cbnz	r3, 80096e8 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80096cc:	4b1e      	ldr	r3, [pc, #120]	; (8009748 <prvAddNewTaskToReadyList+0x98>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80096d4:	429a      	cmp	r2, r3
 80096d6:	d807      	bhi.n	80096e8 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 80096d8:	4b1b      	ldr	r3, [pc, #108]	; (8009748 <prvAddNewTaskToReadyList+0x98>)
 80096da:	601c      	str	r4, [r3, #0]
 80096dc:	e004      	b.n	80096e8 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 80096de:	4b1a      	ldr	r3, [pc, #104]	; (8009748 <prvAddNewTaskToReadyList+0x98>)
 80096e0:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80096e2:	6813      	ldr	r3, [r2, #0]
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	d029      	beq.n	800973c <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 80096e8:	4a19      	ldr	r2, [pc, #100]	; (8009750 <prvAddNewTaskToReadyList+0xa0>)
 80096ea:	6813      	ldr	r3, [r2, #0]
 80096ec:	3301      	adds	r3, #1
 80096ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80096f0:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 80096f2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80096f4:	4b17      	ldr	r3, [pc, #92]	; (8009754 <prvAddNewTaskToReadyList+0xa4>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4298      	cmp	r0, r3
 80096fa:	d901      	bls.n	8009700 <prvAddNewTaskToReadyList+0x50>
 80096fc:	4b15      	ldr	r3, [pc, #84]	; (8009754 <prvAddNewTaskToReadyList+0xa4>)
 80096fe:	6018      	str	r0, [r3, #0]
 8009700:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009704:	1d21      	adds	r1, r4, #4
 8009706:	4b14      	ldr	r3, [pc, #80]	; (8009758 <prvAddNewTaskToReadyList+0xa8>)
 8009708:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800970c:	f7ff f96e 	bl	80089ec <vListInsertEnd>
	taskEXIT_CRITICAL();
 8009710:	f7ff fa1a 	bl	8008b48 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8009714:	4b0d      	ldr	r3, [pc, #52]	; (800974c <prvAddNewTaskToReadyList+0x9c>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	b17b      	cbz	r3, 800973a <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800971a:	4b0b      	ldr	r3, [pc, #44]	; (8009748 <prvAddNewTaskToReadyList+0x98>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009720:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009722:	429a      	cmp	r2, r3
 8009724:	d209      	bcs.n	800973a <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 8009726:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800972a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800972e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009732:	f3bf 8f4f 	dsb	sy
 8009736:	f3bf 8f6f 	isb	sy
}
 800973a:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 800973c:	f7ff ff84 	bl	8009648 <prvInitialiseTaskLists>
 8009740:	e7d2      	b.n	80096e8 <prvAddNewTaskToReadyList+0x38>
 8009742:	bf00      	nop
 8009744:	200031d4 	.word	0x200031d4
 8009748:	20002d68 	.word	0x20002d68
 800974c:	20003234 	.word	0x20003234
 8009750:	200031e4 	.word	0x200031e4
 8009754:	200031e8 	.word	0x200031e8
 8009758:	20002d74 	.word	0x20002d74

0800975c <prvDeleteTCB>:
	{
 800975c:	b510      	push	{r4, lr}
 800975e:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009760:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 8009764:	b163      	cbz	r3, 8009780 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009766:	2b01      	cmp	r3, #1
 8009768:	d011      	beq.n	800978e <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800976a:	2b02      	cmp	r3, #2
 800976c:	d00e      	beq.n	800978c <prvDeleteTCB+0x30>
 800976e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	e7fe      	b.n	800977e <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 8009780:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8009782:	f7ff f8ed 	bl	8008960 <vPortFree>
				vPortFree( pxTCB );
 8009786:	4620      	mov	r0, r4
 8009788:	f7ff f8ea 	bl	8008960 <vPortFree>
	}
 800978c:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800978e:	f7ff f8e7 	bl	8008960 <vPortFree>
 8009792:	e7fb      	b.n	800978c <prvDeleteTCB+0x30>

08009794 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009794:	4b0f      	ldr	r3, [pc, #60]	; (80097d4 <prvCheckTasksWaitingTermination+0x40>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	b1d3      	cbz	r3, 80097d0 <prvCheckTasksWaitingTermination+0x3c>
{
 800979a:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 800979c:	f7ff f9b2 	bl	8008b04 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097a0:	4b0d      	ldr	r3, [pc, #52]	; (80097d8 <prvCheckTasksWaitingTermination+0x44>)
 80097a2:	68db      	ldr	r3, [r3, #12]
 80097a4:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097a6:	1d20      	adds	r0, r4, #4
 80097a8:	f7ff f944 	bl	8008a34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80097ac:	4a0b      	ldr	r2, [pc, #44]	; (80097dc <prvCheckTasksWaitingTermination+0x48>)
 80097ae:	6813      	ldr	r3, [r2, #0]
 80097b0:	3b01      	subs	r3, #1
 80097b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80097b4:	4a07      	ldr	r2, [pc, #28]	; (80097d4 <prvCheckTasksWaitingTermination+0x40>)
 80097b6:	6813      	ldr	r3, [r2, #0]
 80097b8:	3b01      	subs	r3, #1
 80097ba:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 80097bc:	f7ff f9c4 	bl	8008b48 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80097c0:	4620      	mov	r0, r4
 80097c2:	f7ff ffcb 	bl	800975c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80097c6:	4b03      	ldr	r3, [pc, #12]	; (80097d4 <prvCheckTasksWaitingTermination+0x40>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d1e6      	bne.n	800979c <prvCheckTasksWaitingTermination+0x8>
}
 80097ce:	bd10      	pop	{r4, pc}
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop
 80097d4:	200031d8 	.word	0x200031d8
 80097d8:	2000324c 	.word	0x2000324c
 80097dc:	200031d4 	.word	0x200031d4

080097e0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80097e0:	b570      	push	{r4, r5, r6, lr}
 80097e2:	4604      	mov	r4, r0
 80097e4:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80097e6:	4b17      	ldr	r3, [pc, #92]	; (8009844 <prvAddCurrentTaskToDelayedList+0x64>)
 80097e8:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097ea:	4b17      	ldr	r3, [pc, #92]	; (8009848 <prvAddCurrentTaskToDelayedList+0x68>)
 80097ec:	6818      	ldr	r0, [r3, #0]
 80097ee:	3004      	adds	r0, #4
 80097f0:	f7ff f920 	bl	8008a34 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80097f4:	f1b4 3fff 	cmp.w	r4, #4294967295
 80097f8:	d00d      	beq.n	8009816 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80097fa:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80097fc:	4b12      	ldr	r3, [pc, #72]	; (8009848 <prvAddCurrentTaskToDelayedList+0x68>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8009802:	42a6      	cmp	r6, r4
 8009804:	d910      	bls.n	8009828 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009806:	4b11      	ldr	r3, [pc, #68]	; (800984c <prvAddCurrentTaskToDelayedList+0x6c>)
 8009808:	6818      	ldr	r0, [r3, #0]
 800980a:	4b0f      	ldr	r3, [pc, #60]	; (8009848 <prvAddCurrentTaskToDelayedList+0x68>)
 800980c:	6819      	ldr	r1, [r3, #0]
 800980e:	3104      	adds	r1, #4
 8009810:	f7ff f8f7 	bl	8008a02 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009814:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009816:	2d00      	cmp	r5, #0
 8009818:	d0ef      	beq.n	80097fa <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800981a:	4b0b      	ldr	r3, [pc, #44]	; (8009848 <prvAddCurrentTaskToDelayedList+0x68>)
 800981c:	6819      	ldr	r1, [r3, #0]
 800981e:	3104      	adds	r1, #4
 8009820:	480b      	ldr	r0, [pc, #44]	; (8009850 <prvAddCurrentTaskToDelayedList+0x70>)
 8009822:	f7ff f8e3 	bl	80089ec <vListInsertEnd>
 8009826:	e7f5      	b.n	8009814 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009828:	4b0a      	ldr	r3, [pc, #40]	; (8009854 <prvAddCurrentTaskToDelayedList+0x74>)
 800982a:	6818      	ldr	r0, [r3, #0]
 800982c:	4b06      	ldr	r3, [pc, #24]	; (8009848 <prvAddCurrentTaskToDelayedList+0x68>)
 800982e:	6819      	ldr	r1, [r3, #0]
 8009830:	3104      	adds	r1, #4
 8009832:	f7ff f8e6 	bl	8008a02 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009836:	4b08      	ldr	r3, [pc, #32]	; (8009858 <prvAddCurrentTaskToDelayedList+0x78>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	42a3      	cmp	r3, r4
 800983c:	d9ea      	bls.n	8009814 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 800983e:	4b06      	ldr	r3, [pc, #24]	; (8009858 <prvAddCurrentTaskToDelayedList+0x78>)
 8009840:	601c      	str	r4, [r3, #0]
}
 8009842:	e7e7      	b.n	8009814 <prvAddCurrentTaskToDelayedList+0x34>
 8009844:	20003260 	.word	0x20003260
 8009848:	20002d68 	.word	0x20002d68
 800984c:	20002d70 	.word	0x20002d70
 8009850:	20003238 	.word	0x20003238
 8009854:	20002d6c 	.word	0x20002d6c
 8009858:	20003218 	.word	0x20003218

0800985c <xTaskCreateStatic>:
	{
 800985c:	b530      	push	{r4, r5, lr}
 800985e:	b087      	sub	sp, #28
 8009860:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8009862:	b17c      	cbz	r4, 8009884 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009864:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009866:	b1b5      	cbz	r5, 8009896 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8009868:	255c      	movs	r5, #92	; 0x5c
 800986a:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800986c:	9d04      	ldr	r5, [sp, #16]
 800986e:	2d5c      	cmp	r5, #92	; 0x5c
 8009870:	d01a      	beq.n	80098a8 <xTaskCreateStatic+0x4c>
 8009872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009876:	f383 8811 	msr	BASEPRI, r3
 800987a:	f3bf 8f6f 	isb	sy
 800987e:	f3bf 8f4f 	dsb	sy
 8009882:	e7fe      	b.n	8009882 <xTaskCreateStatic+0x26>
 8009884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009888:	f383 8811 	msr	BASEPRI, r3
 800988c:	f3bf 8f6f 	isb	sy
 8009890:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8009894:	e7fe      	b.n	8009894 <xTaskCreateStatic+0x38>
 8009896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989a:	f383 8811 	msr	BASEPRI, r3
 800989e:	f3bf 8f6f 	isb	sy
 80098a2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80098a6:	e7fe      	b.n	80098a6 <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80098a8:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80098aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80098ac:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80098ae:	2402      	movs	r4, #2
 80098b0:	f885 4059 	strb.w	r4, [r5, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80098b4:	2400      	movs	r4, #0
 80098b6:	9403      	str	r4, [sp, #12]
 80098b8:	9502      	str	r5, [sp, #8]
 80098ba:	ac05      	add	r4, sp, #20
 80098bc:	9401      	str	r4, [sp, #4]
 80098be:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80098c0:	9400      	str	r4, [sp, #0]
 80098c2:	f7ff fe6d 	bl	80095a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80098c6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80098c8:	f7ff fef2 	bl	80096b0 <prvAddNewTaskToReadyList>
	}
 80098cc:	9805      	ldr	r0, [sp, #20]
 80098ce:	b007      	add	sp, #28
 80098d0:	bd30      	pop	{r4, r5, pc}

080098d2 <xTaskCreate>:
	{
 80098d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098d6:	b085      	sub	sp, #20
 80098d8:	4607      	mov	r7, r0
 80098da:	4688      	mov	r8, r1
 80098dc:	4614      	mov	r4, r2
 80098de:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80098e0:	0090      	lsls	r0, r2, #2
 80098e2:	f7fe ffc5 	bl	8008870 <pvPortMalloc>
			if( pxStack != NULL )
 80098e6:	b300      	cbz	r0, 800992a <xTaskCreate+0x58>
 80098e8:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80098ea:	205c      	movs	r0, #92	; 0x5c
 80098ec:	f7fe ffc0 	bl	8008870 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80098f0:	4605      	mov	r5, r0
 80098f2:	b1b0      	cbz	r0, 8009922 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 80098f4:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 80098f8:	b1e5      	cbz	r5, 8009934 <xTaskCreate+0x62>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80098fa:	2300      	movs	r3, #0
 80098fc:	f885 3059 	strb.w	r3, [r5, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009900:	9303      	str	r3, [sp, #12]
 8009902:	9502      	str	r5, [sp, #8]
 8009904:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009906:	9301      	str	r3, [sp, #4]
 8009908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800990a:	9300      	str	r3, [sp, #0]
 800990c:	4633      	mov	r3, r6
 800990e:	4622      	mov	r2, r4
 8009910:	4641      	mov	r1, r8
 8009912:	4638      	mov	r0, r7
 8009914:	f7ff fe44 	bl	80095a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009918:	4628      	mov	r0, r5
 800991a:	f7ff fec9 	bl	80096b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800991e:	2001      	movs	r0, #1
 8009920:	e005      	b.n	800992e <xTaskCreate+0x5c>
					vPortFree( pxStack );
 8009922:	4648      	mov	r0, r9
 8009924:	f7ff f81c 	bl	8008960 <vPortFree>
 8009928:	e7e6      	b.n	80098f8 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800992a:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800992e:	b005      	add	sp, #20
 8009930:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009934:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8009938:	e7f9      	b.n	800992e <xTaskCreate+0x5c>
	...

0800993c <vTaskStartScheduler>:
{
 800993c:	b510      	push	{r4, lr}
 800993e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009940:	2400      	movs	r4, #0
 8009942:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009944:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009946:	aa07      	add	r2, sp, #28
 8009948:	a906      	add	r1, sp, #24
 800994a:	a805      	add	r0, sp, #20
 800994c:	f7fe ff16 	bl	800877c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009950:	9b05      	ldr	r3, [sp, #20]
 8009952:	9302      	str	r3, [sp, #8]
 8009954:	9b06      	ldr	r3, [sp, #24]
 8009956:	9301      	str	r3, [sp, #4]
 8009958:	9400      	str	r4, [sp, #0]
 800995a:	4623      	mov	r3, r4
 800995c:	9a07      	ldr	r2, [sp, #28]
 800995e:	4918      	ldr	r1, [pc, #96]	; (80099c0 <vTaskStartScheduler+0x84>)
 8009960:	4818      	ldr	r0, [pc, #96]	; (80099c4 <vTaskStartScheduler+0x88>)
 8009962:	f7ff ff7b 	bl	800985c <xTaskCreateStatic>
 8009966:	4b18      	ldr	r3, [pc, #96]	; (80099c8 <vTaskStartScheduler+0x8c>)
 8009968:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 800996a:	b140      	cbz	r0, 800997e <vTaskStartScheduler+0x42>
			xReturn = xTimerCreateTimerTask();
 800996c:	f000 fd00 	bl	800a370 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8009970:	2801      	cmp	r0, #1
 8009972:	d006      	beq.n	8009982 <vTaskStartScheduler+0x46>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009974:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009978:	d018      	beq.n	80099ac <vTaskStartScheduler+0x70>
}
 800997a:	b008      	add	sp, #32
 800997c:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 800997e:	2000      	movs	r0, #0
 8009980:	e7f6      	b.n	8009970 <vTaskStartScheduler+0x34>
 8009982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009986:	f383 8811 	msr	BASEPRI, r3
 800998a:	f3bf 8f6f 	isb	sy
 800998e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8009992:	4b0e      	ldr	r3, [pc, #56]	; (80099cc <vTaskStartScheduler+0x90>)
 8009994:	f04f 32ff 	mov.w	r2, #4294967295
 8009998:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800999a:	4b0d      	ldr	r3, [pc, #52]	; (80099d0 <vTaskStartScheduler+0x94>)
 800999c:	2201      	movs	r2, #1
 800999e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80099a0:	4b0c      	ldr	r3, [pc, #48]	; (80099d4 <vTaskStartScheduler+0x98>)
 80099a2:	2200      	movs	r2, #0
 80099a4:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80099a6:	f7ff f9e3 	bl	8008d70 <xPortStartScheduler>
 80099aa:	e7e6      	b.n	800997a <vTaskStartScheduler+0x3e>
 80099ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b0:	f383 8811 	msr	BASEPRI, r3
 80099b4:	f3bf 8f6f 	isb	sy
 80099b8:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80099bc:	e7fe      	b.n	80099bc <vTaskStartScheduler+0x80>
 80099be:	bf00      	nop
 80099c0:	08015d04 	.word	0x08015d04
 80099c4:	08009c39 	.word	0x08009c39
 80099c8:	20003214 	.word	0x20003214
 80099cc:	20003218 	.word	0x20003218
 80099d0:	20003234 	.word	0x20003234
 80099d4:	20003260 	.word	0x20003260

080099d8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80099d8:	4a02      	ldr	r2, [pc, #8]	; (80099e4 <vTaskSuspendAll+0xc>)
 80099da:	6813      	ldr	r3, [r2, #0]
 80099dc:	3301      	adds	r3, #1
 80099de:	6013      	str	r3, [r2, #0]
}
 80099e0:	4770      	bx	lr
 80099e2:	bf00      	nop
 80099e4:	200031e0 	.word	0x200031e0

080099e8 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80099e8:	4b01      	ldr	r3, [pc, #4]	; (80099f0 <xTaskGetTickCount+0x8>)
 80099ea:	6818      	ldr	r0, [r3, #0]
}
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	20003260 	.word	0x20003260

080099f4 <vTaskStepTick>:
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 80099f4:	4b0a      	ldr	r3, [pc, #40]	; (8009a20 <vTaskStepTick+0x2c>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	4403      	add	r3, r0
 80099fa:	4a0a      	ldr	r2, [pc, #40]	; (8009a24 <vTaskStepTick+0x30>)
 80099fc:	6812      	ldr	r2, [r2, #0]
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d908      	bls.n	8009a14 <vTaskStepTick+0x20>
 8009a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a06:	f383 8811 	msr	BASEPRI, r3
 8009a0a:	f3bf 8f6f 	isb	sy
 8009a0e:	f3bf 8f4f 	dsb	sy
 8009a12:	e7fe      	b.n	8009a12 <vTaskStepTick+0x1e>
		xTickCount += xTicksToJump;
 8009a14:	4a02      	ldr	r2, [pc, #8]	; (8009a20 <vTaskStepTick+0x2c>)
 8009a16:	6813      	ldr	r3, [r2, #0]
 8009a18:	4418      	add	r0, r3
 8009a1a:	6010      	str	r0, [r2, #0]
	}
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	20003260 	.word	0x20003260
 8009a24:	20003218 	.word	0x20003218

08009a28 <xTaskIncrementTick>:
{
 8009a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a2a:	4b3a      	ldr	r3, [pc, #232]	; (8009b14 <xTaskIncrementTick+0xec>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d164      	bne.n	8009afc <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a32:	4b39      	ldr	r3, [pc, #228]	; (8009b18 <xTaskIncrementTick+0xf0>)
 8009a34:	681d      	ldr	r5, [r3, #0]
 8009a36:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8009a38:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a3a:	b9c5      	cbnz	r5, 8009a6e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8009a3c:	4b37      	ldr	r3, [pc, #220]	; (8009b1c <xTaskIncrementTick+0xf4>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	b143      	cbz	r3, 8009a56 <xTaskIncrementTick+0x2e>
 8009a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a48:	f383 8811 	msr	BASEPRI, r3
 8009a4c:	f3bf 8f6f 	isb	sy
 8009a50:	f3bf 8f4f 	dsb	sy
 8009a54:	e7fe      	b.n	8009a54 <xTaskIncrementTick+0x2c>
 8009a56:	4a31      	ldr	r2, [pc, #196]	; (8009b1c <xTaskIncrementTick+0xf4>)
 8009a58:	6811      	ldr	r1, [r2, #0]
 8009a5a:	4b31      	ldr	r3, [pc, #196]	; (8009b20 <xTaskIncrementTick+0xf8>)
 8009a5c:	6818      	ldr	r0, [r3, #0]
 8009a5e:	6010      	str	r0, [r2, #0]
 8009a60:	6019      	str	r1, [r3, #0]
 8009a62:	4a30      	ldr	r2, [pc, #192]	; (8009b24 <xTaskIncrementTick+0xfc>)
 8009a64:	6813      	ldr	r3, [r2, #0]
 8009a66:	3301      	adds	r3, #1
 8009a68:	6013      	str	r3, [r2, #0]
 8009a6a:	f7ff fd83 	bl	8009574 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009a6e:	4b2e      	ldr	r3, [pc, #184]	; (8009b28 <xTaskIncrementTick+0x100>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	42ab      	cmp	r3, r5
 8009a74:	d938      	bls.n	8009ae8 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
 8009a76:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009a78:	4b2c      	ldr	r3, [pc, #176]	; (8009b2c <xTaskIncrementTick+0x104>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a7e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009a82:	009a      	lsls	r2, r3, #2
 8009a84:	4b2a      	ldr	r3, [pc, #168]	; (8009b30 <xTaskIncrementTick+0x108>)
 8009a86:	589b      	ldr	r3, [r3, r2]
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d93c      	bls.n	8009b06 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
 8009a8c:	2701      	movs	r7, #1
 8009a8e:	e03a      	b.n	8009b06 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
 8009a90:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a92:	4b22      	ldr	r3, [pc, #136]	; (8009b1c <xTaskIncrementTick+0xf4>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	b343      	cbz	r3, 8009aec <xTaskIncrementTick+0xc4>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a9a:	4b20      	ldr	r3, [pc, #128]	; (8009b1c <xTaskIncrementTick+0xf4>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	68db      	ldr	r3, [r3, #12]
 8009aa0:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009aa2:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8009aa4:	429d      	cmp	r5, r3
 8009aa6:	d326      	bcc.n	8009af6 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009aa8:	1d26      	adds	r6, r4, #4
 8009aaa:	4630      	mov	r0, r6
 8009aac:	f7fe ffc2 	bl	8008a34 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009ab0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009ab2:	b11b      	cbz	r3, 8009abc <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ab4:	f104 0018 	add.w	r0, r4, #24
 8009ab8:	f7fe ffbc 	bl	8008a34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009abc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009abe:	4a1d      	ldr	r2, [pc, #116]	; (8009b34 <xTaskIncrementTick+0x10c>)
 8009ac0:	6812      	ldr	r2, [r2, #0]
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d901      	bls.n	8009aca <xTaskIncrementTick+0xa2>
 8009ac6:	4a1b      	ldr	r2, [pc, #108]	; (8009b34 <xTaskIncrementTick+0x10c>)
 8009ac8:	6013      	str	r3, [r2, #0]
 8009aca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009ace:	009a      	lsls	r2, r3, #2
 8009ad0:	4631      	mov	r1, r6
 8009ad2:	4817      	ldr	r0, [pc, #92]	; (8009b30 <xTaskIncrementTick+0x108>)
 8009ad4:	4410      	add	r0, r2
 8009ad6:	f7fe ff89 	bl	80089ec <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ada:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009adc:	4b13      	ldr	r3, [pc, #76]	; (8009b2c <xTaskIncrementTick+0x104>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ae2:	429a      	cmp	r2, r3
 8009ae4:	d2d4      	bcs.n	8009a90 <xTaskIncrementTick+0x68>
 8009ae6:	e7d4      	b.n	8009a92 <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
 8009ae8:	2700      	movs	r7, #0
 8009aea:	e7d2      	b.n	8009a92 <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009aec:	4b0e      	ldr	r3, [pc, #56]	; (8009b28 <xTaskIncrementTick+0x100>)
 8009aee:	f04f 32ff 	mov.w	r2, #4294967295
 8009af2:	601a      	str	r2, [r3, #0]
					break;
 8009af4:	e7c0      	b.n	8009a78 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8009af6:	4a0c      	ldr	r2, [pc, #48]	; (8009b28 <xTaskIncrementTick+0x100>)
 8009af8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009afa:	e7bd      	b.n	8009a78 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 8009afc:	4a0e      	ldr	r2, [pc, #56]	; (8009b38 <xTaskIncrementTick+0x110>)
 8009afe:	6813      	ldr	r3, [r2, #0]
 8009b00:	3301      	adds	r3, #1
 8009b02:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8009b04:	2700      	movs	r7, #0
		if( xYieldPending != pdFALSE )
 8009b06:	4b0d      	ldr	r3, [pc, #52]	; (8009b3c <xTaskIncrementTick+0x114>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	b103      	cbz	r3, 8009b0e <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
 8009b0c:	2701      	movs	r7, #1
}
 8009b0e:	4638      	mov	r0, r7
 8009b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b12:	bf00      	nop
 8009b14:	200031e0 	.word	0x200031e0
 8009b18:	20003260 	.word	0x20003260
 8009b1c:	20002d6c 	.word	0x20002d6c
 8009b20:	20002d70 	.word	0x20002d70
 8009b24:	2000321c 	.word	0x2000321c
 8009b28:	20003218 	.word	0x20003218
 8009b2c:	20002d68 	.word	0x20002d68
 8009b30:	20002d74 	.word	0x20002d74
 8009b34:	200031e8 	.word	0x200031e8
 8009b38:	200031dc 	.word	0x200031dc
 8009b3c:	20003264 	.word	0x20003264

08009b40 <xTaskResumeAll>:
{
 8009b40:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8009b42:	4b35      	ldr	r3, [pc, #212]	; (8009c18 <xTaskResumeAll+0xd8>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	b943      	cbnz	r3, 8009b5a <xTaskResumeAll+0x1a>
 8009b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b4c:	f383 8811 	msr	BASEPRI, r3
 8009b50:	f3bf 8f6f 	isb	sy
 8009b54:	f3bf 8f4f 	dsb	sy
 8009b58:	e7fe      	b.n	8009b58 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8009b5a:	f7fe ffd3 	bl	8008b04 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8009b5e:	4b2e      	ldr	r3, [pc, #184]	; (8009c18 <xTaskResumeAll+0xd8>)
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	3a01      	subs	r2, #1
 8009b64:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d14f      	bne.n	8009c0c <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009b6c:	4b2b      	ldr	r3, [pc, #172]	; (8009c1c <xTaskResumeAll+0xdc>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	b90b      	cbnz	r3, 8009b76 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8009b72:	2400      	movs	r4, #0
 8009b74:	e04b      	b.n	8009c0e <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 8009b76:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009b78:	4b29      	ldr	r3, [pc, #164]	; (8009c20 <xTaskResumeAll+0xe0>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	b31b      	cbz	r3, 8009bc6 <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b7e:	4b28      	ldr	r3, [pc, #160]	; (8009c20 <xTaskResumeAll+0xe0>)
 8009b80:	68db      	ldr	r3, [r3, #12]
 8009b82:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009b84:	f104 0018 	add.w	r0, r4, #24
 8009b88:	f7fe ff54 	bl	8008a34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b8c:	1d25      	adds	r5, r4, #4
 8009b8e:	4628      	mov	r0, r5
 8009b90:	f7fe ff50 	bl	8008a34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009b94:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009b96:	4b23      	ldr	r3, [pc, #140]	; (8009c24 <xTaskResumeAll+0xe4>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	4298      	cmp	r0, r3
 8009b9c:	d901      	bls.n	8009ba2 <xTaskResumeAll+0x62>
 8009b9e:	4b21      	ldr	r3, [pc, #132]	; (8009c24 <xTaskResumeAll+0xe4>)
 8009ba0:	6018      	str	r0, [r3, #0]
 8009ba2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009ba6:	4629      	mov	r1, r5
 8009ba8:	4b1f      	ldr	r3, [pc, #124]	; (8009c28 <xTaskResumeAll+0xe8>)
 8009baa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009bae:	f7fe ff1d 	bl	80089ec <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009bb2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009bb4:	4b1d      	ldr	r3, [pc, #116]	; (8009c2c <xTaskResumeAll+0xec>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d3dc      	bcc.n	8009b78 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 8009bbe:	4b1c      	ldr	r3, [pc, #112]	; (8009c30 <xTaskResumeAll+0xf0>)
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	601a      	str	r2, [r3, #0]
 8009bc4:	e7d8      	b.n	8009b78 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 8009bc6:	b10c      	cbz	r4, 8009bcc <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 8009bc8:	f7ff fcd4 	bl	8009574 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009bcc:	4b19      	ldr	r3, [pc, #100]	; (8009c34 <xTaskResumeAll+0xf4>)
 8009bce:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009bd0:	b984      	cbnz	r4, 8009bf4 <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 8009bd2:	4b17      	ldr	r3, [pc, #92]	; (8009c30 <xTaskResumeAll+0xf0>)
 8009bd4:	681c      	ldr	r4, [r3, #0]
 8009bd6:	b1d4      	cbz	r4, 8009c0e <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 8009bd8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009bdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009be0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009be4:	f3bf 8f4f 	dsb	sy
 8009be8:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8009bec:	2401      	movs	r4, #1
 8009bee:	e00e      	b.n	8009c0e <xTaskResumeAll+0xce>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009bf0:	3c01      	subs	r4, #1
 8009bf2:	d007      	beq.n	8009c04 <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 8009bf4:	f7ff ff18 	bl	8009a28 <xTaskIncrementTick>
 8009bf8:	2800      	cmp	r0, #0
 8009bfa:	d0f9      	beq.n	8009bf0 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 8009bfc:	4b0c      	ldr	r3, [pc, #48]	; (8009c30 <xTaskResumeAll+0xf0>)
 8009bfe:	2201      	movs	r2, #1
 8009c00:	601a      	str	r2, [r3, #0]
 8009c02:	e7f5      	b.n	8009bf0 <xTaskResumeAll+0xb0>
						uxPendedTicks = 0;
 8009c04:	4b0b      	ldr	r3, [pc, #44]	; (8009c34 <xTaskResumeAll+0xf4>)
 8009c06:	2200      	movs	r2, #0
 8009c08:	601a      	str	r2, [r3, #0]
 8009c0a:	e7e2      	b.n	8009bd2 <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 8009c0c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8009c0e:	f7fe ff9b 	bl	8008b48 <vPortExitCritical>
}
 8009c12:	4620      	mov	r0, r4
 8009c14:	bd38      	pop	{r3, r4, r5, pc}
 8009c16:	bf00      	nop
 8009c18:	200031e0 	.word	0x200031e0
 8009c1c:	200031d4 	.word	0x200031d4
 8009c20:	20003220 	.word	0x20003220
 8009c24:	200031e8 	.word	0x200031e8
 8009c28:	20002d74 	.word	0x20002d74
 8009c2c:	20002d68 	.word	0x20002d68
 8009c30:	20003264 	.word	0x20003264
 8009c34:	200031dc 	.word	0x200031dc

08009c38 <prvIdleTask>:
{
 8009c38:	b508      	push	{r3, lr}
 8009c3a:	e003      	b.n	8009c44 <prvIdleTask+0xc>
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8009c3c:	f7ff fc7a 	bl	8009534 <prvGetExpectedIdleTime>
			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8009c40:	2801      	cmp	r0, #1
 8009c42:	d810      	bhi.n	8009c66 <prvIdleTask+0x2e>
		prvCheckTasksWaitingTermination();
 8009c44:	f7ff fda6 	bl	8009794 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009c48:	4b14      	ldr	r3, [pc, #80]	; (8009c9c <prvIdleTask+0x64>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	d9f5      	bls.n	8009c3c <prvIdleTask+0x4>
				taskYIELD();
 8009c50:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009c54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c58:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009c5c:	f3bf 8f4f 	dsb	sy
 8009c60:	f3bf 8f6f 	isb	sy
 8009c64:	e7ea      	b.n	8009c3c <prvIdleTask+0x4>
				vTaskSuspendAll();
 8009c66:	f7ff feb7 	bl	80099d8 <vTaskSuspendAll>
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8009c6a:	4b0d      	ldr	r3, [pc, #52]	; (8009ca0 <prvIdleTask+0x68>)
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	4b0d      	ldr	r3, [pc, #52]	; (8009ca4 <prvIdleTask+0x6c>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d306      	bcc.n	8009c84 <prvIdleTask+0x4c>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8009c76:	f7ff fc5d 	bl	8009534 <prvGetExpectedIdleTime>
					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8009c7a:	2801      	cmp	r0, #1
 8009c7c:	d80b      	bhi.n	8009c96 <prvIdleTask+0x5e>
				( void ) xTaskResumeAll();
 8009c7e:	f7ff ff5f 	bl	8009b40 <xTaskResumeAll>
 8009c82:	e7df      	b.n	8009c44 <prvIdleTask+0xc>
 8009c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c88:	f383 8811 	msr	BASEPRI, r3
 8009c8c:	f3bf 8f6f 	isb	sy
 8009c90:	f3bf 8f4f 	dsb	sy
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8009c94:	e7fe      	b.n	8009c94 <prvIdleTask+0x5c>
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8009c96:	f7fe ffab 	bl	8008bf0 <vPortSuppressTicksAndSleep>
						traceLOW_POWER_IDLE_END();
 8009c9a:	e7f0      	b.n	8009c7e <prvIdleTask+0x46>
 8009c9c:	20002d74 	.word	0x20002d74
 8009ca0:	20003218 	.word	0x20003218
 8009ca4:	20003260 	.word	0x20003260

08009ca8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009ca8:	4b1f      	ldr	r3, [pc, #124]	; (8009d28 <vTaskSwitchContext+0x80>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	b11b      	cbz	r3, 8009cb6 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8009cae:	4b1f      	ldr	r3, [pc, #124]	; (8009d2c <vTaskSwitchContext+0x84>)
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	601a      	str	r2, [r3, #0]
 8009cb4:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8009cb6:	4b1d      	ldr	r3, [pc, #116]	; (8009d2c <vTaskSwitchContext+0x84>)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cbc:	4b1c      	ldr	r3, [pc, #112]	; (8009d30 <vTaskSwitchContext+0x88>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8009cc4:	008a      	lsls	r2, r1, #2
 8009cc6:	491b      	ldr	r1, [pc, #108]	; (8009d34 <vTaskSwitchContext+0x8c>)
 8009cc8:	588a      	ldr	r2, [r1, r2]
 8009cca:	b95a      	cbnz	r2, 8009ce4 <vTaskSwitchContext+0x3c>
 8009ccc:	b10b      	cbz	r3, 8009cd2 <vTaskSwitchContext+0x2a>
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	e7f6      	b.n	8009cc0 <vTaskSwitchContext+0x18>
 8009cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cd6:	f383 8811 	msr	BASEPRI, r3
 8009cda:	f3bf 8f6f 	isb	sy
 8009cde:	f3bf 8f4f 	dsb	sy
 8009ce2:	e7fe      	b.n	8009ce2 <vTaskSwitchContext+0x3a>
 8009ce4:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8009ce8:	0082      	lsls	r2, r0, #2
 8009cea:	440a      	add	r2, r1
 8009cec:	6850      	ldr	r0, [r2, #4]
 8009cee:	6840      	ldr	r0, [r0, #4]
 8009cf0:	6050      	str	r0, [r2, #4]
 8009cf2:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8009cf6:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8009cfa:	3208      	adds	r2, #8
 8009cfc:	4411      	add	r1, r2
 8009cfe:	4288      	cmp	r0, r1
 8009d00:	d00b      	beq.n	8009d1a <vTaskSwitchContext+0x72>
 8009d02:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8009d06:	0091      	lsls	r1, r2, #2
 8009d08:	4a0a      	ldr	r2, [pc, #40]	; (8009d34 <vTaskSwitchContext+0x8c>)
 8009d0a:	440a      	add	r2, r1
 8009d0c:	6852      	ldr	r2, [r2, #4]
 8009d0e:	68d1      	ldr	r1, [r2, #12]
 8009d10:	4a09      	ldr	r2, [pc, #36]	; (8009d38 <vTaskSwitchContext+0x90>)
 8009d12:	6011      	str	r1, [r2, #0]
 8009d14:	4a06      	ldr	r2, [pc, #24]	; (8009d30 <vTaskSwitchContext+0x88>)
 8009d16:	6013      	str	r3, [r2, #0]
}
 8009d18:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d1a:	6840      	ldr	r0, [r0, #4]
 8009d1c:	4662      	mov	r2, ip
 8009d1e:	0091      	lsls	r1, r2, #2
 8009d20:	4a04      	ldr	r2, [pc, #16]	; (8009d34 <vTaskSwitchContext+0x8c>)
 8009d22:	440a      	add	r2, r1
 8009d24:	6050      	str	r0, [r2, #4]
 8009d26:	e7ec      	b.n	8009d02 <vTaskSwitchContext+0x5a>
 8009d28:	200031e0 	.word	0x200031e0
 8009d2c:	20003264 	.word	0x20003264
 8009d30:	200031e8 	.word	0x200031e8
 8009d34:	20002d74 	.word	0x20002d74
 8009d38:	20002d68 	.word	0x20002d68

08009d3c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8009d3c:	b158      	cbz	r0, 8009d56 <vTaskPlaceOnEventList+0x1a>
{
 8009d3e:	b510      	push	{r4, lr}
 8009d40:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d42:	4a09      	ldr	r2, [pc, #36]	; (8009d68 <vTaskPlaceOnEventList+0x2c>)
 8009d44:	6811      	ldr	r1, [r2, #0]
 8009d46:	3118      	adds	r1, #24
 8009d48:	f7fe fe5b 	bl	8008a02 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009d4c:	2101      	movs	r1, #1
 8009d4e:	4620      	mov	r0, r4
 8009d50:	f7ff fd46 	bl	80097e0 <prvAddCurrentTaskToDelayedList>
}
 8009d54:	bd10      	pop	{r4, pc}
 8009d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d5a:	f383 8811 	msr	BASEPRI, r3
 8009d5e:	f3bf 8f6f 	isb	sy
 8009d62:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8009d66:	e7fe      	b.n	8009d66 <vTaskPlaceOnEventList+0x2a>
 8009d68:	20002d68 	.word	0x20002d68

08009d6c <vTaskPlaceOnEventListRestricted>:
	{
 8009d6c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8009d6e:	b170      	cbz	r0, 8009d8e <vTaskPlaceOnEventListRestricted+0x22>
 8009d70:	460d      	mov	r5, r1
 8009d72:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d74:	4a0a      	ldr	r2, [pc, #40]	; (8009da0 <vTaskPlaceOnEventListRestricted+0x34>)
 8009d76:	6811      	ldr	r1, [r2, #0]
 8009d78:	3118      	adds	r1, #24
 8009d7a:	f7fe fe37 	bl	80089ec <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8009d7e:	b10c      	cbz	r4, 8009d84 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 8009d80:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009d84:	4621      	mov	r1, r4
 8009d86:	4628      	mov	r0, r5
 8009d88:	f7ff fd2a 	bl	80097e0 <prvAddCurrentTaskToDelayedList>
	}
 8009d8c:	bd38      	pop	{r3, r4, r5, pc}
 8009d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d92:	f383 8811 	msr	BASEPRI, r3
 8009d96:	f3bf 8f6f 	isb	sy
 8009d9a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8009d9e:	e7fe      	b.n	8009d9e <vTaskPlaceOnEventListRestricted+0x32>
 8009da0:	20002d68 	.word	0x20002d68

08009da4 <xTaskRemoveFromEventList>:
{
 8009da4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009da6:	68c3      	ldr	r3, [r0, #12]
 8009da8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8009daa:	b334      	cbz	r4, 8009dfa <xTaskRemoveFromEventList+0x56>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009dac:	f104 0518 	add.w	r5, r4, #24
 8009db0:	4628      	mov	r0, r5
 8009db2:	f7fe fe3f 	bl	8008a34 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009db6:	4b19      	ldr	r3, [pc, #100]	; (8009e1c <xTaskRemoveFromEventList+0x78>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	bb3b      	cbnz	r3, 8009e0c <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009dbc:	1d25      	adds	r5, r4, #4
 8009dbe:	4628      	mov	r0, r5
 8009dc0:	f7fe fe38 	bl	8008a34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009dc4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009dc6:	4b16      	ldr	r3, [pc, #88]	; (8009e20 <xTaskRemoveFromEventList+0x7c>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	4298      	cmp	r0, r3
 8009dcc:	d901      	bls.n	8009dd2 <xTaskRemoveFromEventList+0x2e>
 8009dce:	4b14      	ldr	r3, [pc, #80]	; (8009e20 <xTaskRemoveFromEventList+0x7c>)
 8009dd0:	6018      	str	r0, [r3, #0]
 8009dd2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009dd6:	4629      	mov	r1, r5
 8009dd8:	4b12      	ldr	r3, [pc, #72]	; (8009e24 <xTaskRemoveFromEventList+0x80>)
 8009dda:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009dde:	f7fe fe05 	bl	80089ec <vListInsertEnd>
			prvResetNextTaskUnblockTime();
 8009de2:	f7ff fbc7 	bl	8009574 <prvResetNextTaskUnblockTime>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009de6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009de8:	4b0f      	ldr	r3, [pc, #60]	; (8009e28 <xTaskRemoveFromEventList+0x84>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d911      	bls.n	8009e16 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
 8009df2:	2001      	movs	r0, #1
 8009df4:	4b0d      	ldr	r3, [pc, #52]	; (8009e2c <xTaskRemoveFromEventList+0x88>)
 8009df6:	6018      	str	r0, [r3, #0]
}
 8009df8:	bd38      	pop	{r3, r4, r5, pc}
 8009dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dfe:	f383 8811 	msr	BASEPRI, r3
 8009e02:	f3bf 8f6f 	isb	sy
 8009e06:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8009e0a:	e7fe      	b.n	8009e0a <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e0c:	4629      	mov	r1, r5
 8009e0e:	4808      	ldr	r0, [pc, #32]	; (8009e30 <xTaskRemoveFromEventList+0x8c>)
 8009e10:	f7fe fdec 	bl	80089ec <vListInsertEnd>
 8009e14:	e7e7      	b.n	8009de6 <xTaskRemoveFromEventList+0x42>
		xReturn = pdFALSE;
 8009e16:	2000      	movs	r0, #0
	return xReturn;
 8009e18:	e7ee      	b.n	8009df8 <xTaskRemoveFromEventList+0x54>
 8009e1a:	bf00      	nop
 8009e1c:	200031e0 	.word	0x200031e0
 8009e20:	200031e8 	.word	0x200031e8
 8009e24:	20002d74 	.word	0x20002d74
 8009e28:	20002d68 	.word	0x20002d68
 8009e2c:	20003264 	.word	0x20003264
 8009e30:	20003220 	.word	0x20003220

08009e34 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009e34:	4b03      	ldr	r3, [pc, #12]	; (8009e44 <vTaskInternalSetTimeOutState+0x10>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009e3a:	4b03      	ldr	r3, [pc, #12]	; (8009e48 <vTaskInternalSetTimeOutState+0x14>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	6043      	str	r3, [r0, #4]
}
 8009e40:	4770      	bx	lr
 8009e42:	bf00      	nop
 8009e44:	2000321c 	.word	0x2000321c
 8009e48:	20003260 	.word	0x20003260

08009e4c <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8009e4c:	b1d8      	cbz	r0, 8009e86 <xTaskCheckForTimeOut+0x3a>
{
 8009e4e:	b570      	push	{r4, r5, r6, lr}
 8009e50:	460c      	mov	r4, r1
 8009e52:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8009e54:	b301      	cbz	r1, 8009e98 <xTaskCheckForTimeOut+0x4c>
	taskENTER_CRITICAL();
 8009e56:	f7fe fe55 	bl	8008b04 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8009e5a:	4b1b      	ldr	r3, [pc, #108]	; (8009ec8 <xTaskCheckForTimeOut+0x7c>)
 8009e5c:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009e5e:	686b      	ldr	r3, [r5, #4]
 8009e60:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 8009e62:	6822      	ldr	r2, [r4, #0]
 8009e64:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009e68:	d027      	beq.n	8009eba <xTaskCheckForTimeOut+0x6e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e6a:	4e18      	ldr	r6, [pc, #96]	; (8009ecc <xTaskCheckForTimeOut+0x80>)
 8009e6c:	6836      	ldr	r6, [r6, #0]
 8009e6e:	f8d5 c000 	ldr.w	ip, [r5]
 8009e72:	45b4      	cmp	ip, r6
 8009e74:	d001      	beq.n	8009e7a <xTaskCheckForTimeOut+0x2e>
 8009e76:	428b      	cmp	r3, r1
 8009e78:	d924      	bls.n	8009ec4 <xTaskCheckForTimeOut+0x78>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009e7a:	4282      	cmp	r2, r0
 8009e7c:	d815      	bhi.n	8009eaa <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait = 0;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8009e82:	2401      	movs	r4, #1
 8009e84:	e01a      	b.n	8009ebc <xTaskCheckForTimeOut+0x70>
 8009e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e8a:	f383 8811 	msr	BASEPRI, r3
 8009e8e:	f3bf 8f6f 	isb	sy
 8009e92:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8009e96:	e7fe      	b.n	8009e96 <xTaskCheckForTimeOut+0x4a>
 8009e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e9c:	f383 8811 	msr	BASEPRI, r3
 8009ea0:	f3bf 8f6f 	isb	sy
 8009ea4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8009ea8:	e7fe      	b.n	8009ea8 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait -= xElapsedTime;
 8009eaa:	1a5b      	subs	r3, r3, r1
 8009eac:	4413      	add	r3, r2
 8009eae:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009eb0:	4628      	mov	r0, r5
 8009eb2:	f7ff ffbf 	bl	8009e34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009eb6:	2400      	movs	r4, #0
 8009eb8:	e000      	b.n	8009ebc <xTaskCheckForTimeOut+0x70>
				xReturn = pdFALSE;
 8009eba:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8009ebc:	f7fe fe44 	bl	8008b48 <vPortExitCritical>
}
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 8009ec4:	2401      	movs	r4, #1
 8009ec6:	e7f9      	b.n	8009ebc <xTaskCheckForTimeOut+0x70>
 8009ec8:	20003260 	.word	0x20003260
 8009ecc:	2000321c 	.word	0x2000321c

08009ed0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8009ed0:	4b01      	ldr	r3, [pc, #4]	; (8009ed8 <vTaskMissedYield+0x8>)
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	601a      	str	r2, [r3, #0]
}
 8009ed6:	4770      	bx	lr
 8009ed8:	20003264 	.word	0x20003264

08009edc <eTaskConfirmSleepModeStatus>:
		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8009edc:	4b0a      	ldr	r3, [pc, #40]	; (8009f08 <eTaskConfirmSleepModeStatus+0x2c>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	b95b      	cbnz	r3, 8009efa <eTaskConfirmSleepModeStatus+0x1e>
		else if( xYieldPending != pdFALSE )
 8009ee2:	4b0a      	ldr	r3, [pc, #40]	; (8009f0c <eTaskConfirmSleepModeStatus+0x30>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	b953      	cbnz	r3, 8009efe <eTaskConfirmSleepModeStatus+0x22>
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 8009ee8:	4b09      	ldr	r3, [pc, #36]	; (8009f10 <eTaskConfirmSleepModeStatus+0x34>)
 8009eea:	681a      	ldr	r2, [r3, #0]
 8009eec:	4b09      	ldr	r3, [pc, #36]	; (8009f14 <eTaskConfirmSleepModeStatus+0x38>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	3b01      	subs	r3, #1
 8009ef2:	429a      	cmp	r2, r3
 8009ef4:	d005      	beq.n	8009f02 <eTaskConfirmSleepModeStatus+0x26>
	eSleepModeStatus eReturn = eStandardSleep;
 8009ef6:	2001      	movs	r0, #1
 8009ef8:	4770      	bx	lr
			eReturn = eAbortSleep;
 8009efa:	2000      	movs	r0, #0
 8009efc:	4770      	bx	lr
			eReturn = eAbortSleep;
 8009efe:	2000      	movs	r0, #0
 8009f00:	4770      	bx	lr
				eReturn = eNoTasksWaitingTimeout;
 8009f02:	2002      	movs	r0, #2
	}
 8009f04:	4770      	bx	lr
 8009f06:	bf00      	nop
 8009f08:	20003220 	.word	0x20003220
 8009f0c:	20003264 	.word	0x20003264
 8009f10:	20003238 	.word	0x20003238
 8009f14:	200031d4 	.word	0x200031d4

08009f18 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8009f18:	4b05      	ldr	r3, [pc, #20]	; (8009f30 <xTaskGetSchedulerState+0x18>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	b133      	cbz	r3, 8009f2c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f1e:	4b05      	ldr	r3, [pc, #20]	; (8009f34 <xTaskGetSchedulerState+0x1c>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	b10b      	cbz	r3, 8009f28 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 8009f24:	2000      	movs	r0, #0
	}
 8009f26:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8009f28:	2002      	movs	r0, #2
 8009f2a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009f2c:	2001      	movs	r0, #1
 8009f2e:	4770      	bx	lr
 8009f30:	20003234 	.word	0x20003234
 8009f34:	200031e0 	.word	0x200031e0

08009f38 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	d03b      	beq.n	8009fb4 <xTaskPriorityDisinherit+0x7c>
	{
 8009f3c:	b538      	push	{r3, r4, r5, lr}
 8009f3e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8009f40:	4b1e      	ldr	r3, [pc, #120]	; (8009fbc <xTaskPriorityDisinherit+0x84>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4283      	cmp	r3, r0
 8009f46:	d008      	beq.n	8009f5a <xTaskPriorityDisinherit+0x22>
 8009f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f4c:	f383 8811 	msr	BASEPRI, r3
 8009f50:	f3bf 8f6f 	isb	sy
 8009f54:	f3bf 8f4f 	dsb	sy
 8009f58:	e7fe      	b.n	8009f58 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8009f5a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009f5c:	b943      	cbnz	r3, 8009f70 <xTaskPriorityDisinherit+0x38>
 8009f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f62:	f383 8811 	msr	BASEPRI, r3
 8009f66:	f3bf 8f6f 	isb	sy
 8009f6a:	f3bf 8f4f 	dsb	sy
 8009f6e:	e7fe      	b.n	8009f6e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8009f70:	3b01      	subs	r3, #1
 8009f72:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009f74:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8009f76:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8009f78:	4291      	cmp	r1, r2
 8009f7a:	d01d      	beq.n	8009fb8 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009f7c:	b10b      	cbz	r3, 8009f82 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8009f7e:	2000      	movs	r0, #0
	}
 8009f80:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f82:	1d05      	adds	r5, r0, #4
 8009f84:	4628      	mov	r0, r5
 8009f86:	f7fe fd55 	bl	8008a34 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009f8a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8009f8c:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f8e:	f1c0 0338 	rsb	r3, r0, #56	; 0x38
 8009f92:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8009f94:	4b0a      	ldr	r3, [pc, #40]	; (8009fc0 <xTaskPriorityDisinherit+0x88>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4298      	cmp	r0, r3
 8009f9a:	d901      	bls.n	8009fa0 <xTaskPriorityDisinherit+0x68>
 8009f9c:	4b08      	ldr	r3, [pc, #32]	; (8009fc0 <xTaskPriorityDisinherit+0x88>)
 8009f9e:	6018      	str	r0, [r3, #0]
 8009fa0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009fa4:	4629      	mov	r1, r5
 8009fa6:	4b07      	ldr	r3, [pc, #28]	; (8009fc4 <xTaskPriorityDisinherit+0x8c>)
 8009fa8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009fac:	f7fe fd1e 	bl	80089ec <vListInsertEnd>
					xReturn = pdTRUE;
 8009fb0:	2001      	movs	r0, #1
 8009fb2:	e7e5      	b.n	8009f80 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 8009fb4:	2000      	movs	r0, #0
	}
 8009fb6:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8009fb8:	2000      	movs	r0, #0
 8009fba:	e7e1      	b.n	8009f80 <xTaskPriorityDisinherit+0x48>
 8009fbc:	20002d68 	.word	0x20002d68
 8009fc0:	200031e8 	.word	0x200031e8
 8009fc4:	20002d74 	.word	0x20002d74

08009fc8 <xTaskNotifyWait>:
	{
 8009fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fca:	4606      	mov	r6, r0
 8009fcc:	460f      	mov	r7, r1
 8009fce:	4614      	mov	r4, r2
 8009fd0:	461d      	mov	r5, r3
		taskENTER_CRITICAL();
 8009fd2:	f7fe fd97 	bl	8008b04 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009fd6:	4b21      	ldr	r3, [pc, #132]	; (800a05c <xTaskNotifyWait+0x94>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8009fde:	b2d2      	uxtb	r2, r2
 8009fe0:	2a02      	cmp	r2, #2
 8009fe2:	d00a      	beq.n	8009ffa <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009fe4:	4b1d      	ldr	r3, [pc, #116]	; (800a05c <xTaskNotifyWait+0x94>)
 8009fe6:	681a      	ldr	r2, [r3, #0]
 8009fe8:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8009fea:	ea20 0606 	bic.w	r6, r0, r6
 8009fee:	6556      	str	r6, [r2, #84]	; 0x54
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				if( xTicksToWait > ( TickType_t ) 0 )
 8009ff8:	b9cd      	cbnz	r5, 800a02e <xTaskNotifyWait+0x66>
		taskEXIT_CRITICAL();
 8009ffa:	f7fe fda5 	bl	8008b48 <vPortExitCritical>
		taskENTER_CRITICAL();
 8009ffe:	f7fe fd81 	bl	8008b04 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 800a002:	b11c      	cbz	r4, 800a00c <xTaskNotifyWait+0x44>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a004:	4b15      	ldr	r3, [pc, #84]	; (800a05c <xTaskNotifyWait+0x94>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a00a:	6023      	str	r3, [r4, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a00c:	4b13      	ldr	r3, [pc, #76]	; (800a05c <xTaskNotifyWait+0x94>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a014:	b2db      	uxtb	r3, r3
 800a016:	2b02      	cmp	r3, #2
 800a018:	d018      	beq.n	800a04c <xTaskNotifyWait+0x84>
				xReturn = pdFALSE;
 800a01a:	2400      	movs	r4, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a01c:	4b0f      	ldr	r3, [pc, #60]	; (800a05c <xTaskNotifyWait+0x94>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2200      	movs	r2, #0
 800a022:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		taskEXIT_CRITICAL();
 800a026:	f7fe fd8f 	bl	8008b48 <vPortExitCritical>
	}
 800a02a:	4620      	mov	r0, r4
 800a02c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a02e:	4611      	mov	r1, r2
 800a030:	4628      	mov	r0, r5
 800a032:	f7ff fbd5 	bl	80097e0 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 800a036:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a03a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a03e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800a042:	f3bf 8f4f 	dsb	sy
 800a046:	f3bf 8f6f 	isb	sy
 800a04a:	e7d6      	b.n	8009ffa <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a04c:	4b03      	ldr	r3, [pc, #12]	; (800a05c <xTaskNotifyWait+0x94>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a052:	ea21 0707 	bic.w	r7, r1, r7
 800a056:	655f      	str	r7, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 800a058:	2401      	movs	r4, #1
 800a05a:	e7df      	b.n	800a01c <xTaskNotifyWait+0x54>
 800a05c:	20002d68 	.word	0x20002d68

0800a060 <xTaskGenericNotify>:
	{
 800a060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToNotify );
 800a062:	b1a8      	cbz	r0, 800a090 <xTaskGenericNotify+0x30>
 800a064:	460f      	mov	r7, r1
 800a066:	4614      	mov	r4, r2
 800a068:	461d      	mov	r5, r3
 800a06a:	4606      	mov	r6, r0
		taskENTER_CRITICAL();
 800a06c:	f7fe fd4a 	bl	8008b04 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 800a070:	b10d      	cbz	r5, 800a076 <xTaskGenericNotify+0x16>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a072:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800a074:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a076:	f896 3058 	ldrb.w	r3, [r6, #88]	; 0x58
 800a07a:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a07c:	2202      	movs	r2, #2
 800a07e:	f886 2058 	strb.w	r2, [r6, #88]	; 0x58
			switch( eAction )
 800a082:	2c04      	cmp	r4, #4
 800a084:	d81f      	bhi.n	800a0c6 <xTaskGenericNotify+0x66>
 800a086:	e8df f004 	tbb	[pc, r4]
 800a08a:	0c2b      	.short	0x0c2b
 800a08c:	1611      	.short	0x1611
 800a08e:	19          	.byte	0x19
 800a08f:	00          	.byte	0x00
 800a090:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a094:	f383 8811 	msr	BASEPRI, r3
 800a098:	f3bf 8f6f 	isb	sy
 800a09c:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800a0a0:	e7fe      	b.n	800a0a0 <xTaskGenericNotify+0x40>
					pxTCB->ulNotifiedValue |= ulValue;
 800a0a2:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800a0a4:	4317      	orrs	r7, r2
 800a0a6:	6577      	str	r7, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800a0a8:	2401      	movs	r4, #1
					break;
 800a0aa:	e01a      	b.n	800a0e2 <xTaskGenericNotify+0x82>
					( pxTCB->ulNotifiedValue )++;
 800a0ac:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800a0ae:	3201      	adds	r2, #1
 800a0b0:	6572      	str	r2, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800a0b2:	2401      	movs	r4, #1
					break;
 800a0b4:	e015      	b.n	800a0e2 <xTaskGenericNotify+0x82>
					pxTCB->ulNotifiedValue = ulValue;
 800a0b6:	6577      	str	r7, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800a0b8:	2401      	movs	r4, #1
					break;
 800a0ba:	e012      	b.n	800a0e2 <xTaskGenericNotify+0x82>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a0bc:	2b02      	cmp	r3, #2
 800a0be:	d016      	beq.n	800a0ee <xTaskGenericNotify+0x8e>
						pxTCB->ulNotifiedValue = ulValue;
 800a0c0:	6577      	str	r7, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800a0c2:	2401      	movs	r4, #1
 800a0c4:	e00d      	b.n	800a0e2 <xTaskGenericNotify+0x82>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a0c6:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800a0c8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a0cc:	d011      	beq.n	800a0f2 <xTaskGenericNotify+0x92>
 800a0ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d2:	f383 8811 	msr	BASEPRI, r3
 800a0d6:	f3bf 8f6f 	isb	sy
 800a0da:	f3bf 8f4f 	dsb	sy
 800a0de:	e7fe      	b.n	800a0de <xTaskGenericNotify+0x7e>
			switch( eAction )
 800a0e0:	2401      	movs	r4, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a0e2:	2b01      	cmp	r3, #1
 800a0e4:	d007      	beq.n	800a0f6 <xTaskGenericNotify+0x96>
		taskEXIT_CRITICAL();
 800a0e6:	f7fe fd2f 	bl	8008b48 <vPortExitCritical>
	}
 800a0ea:	4620      	mov	r0, r4
 800a0ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						xReturn = pdFAIL;
 800a0ee:	2400      	movs	r4, #0
 800a0f0:	e7f7      	b.n	800a0e2 <xTaskGenericNotify+0x82>
	BaseType_t xReturn = pdPASS;
 800a0f2:	2401      	movs	r4, #1
 800a0f4:	e7f5      	b.n	800a0e2 <xTaskGenericNotify+0x82>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0f6:	1d35      	adds	r5, r6, #4
 800a0f8:	4628      	mov	r0, r5
 800a0fa:	f7fe fc9b 	bl	8008a34 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a0fe:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800a100:	4b15      	ldr	r3, [pc, #84]	; (800a158 <xTaskGenericNotify+0xf8>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4298      	cmp	r0, r3
 800a106:	d901      	bls.n	800a10c <xTaskGenericNotify+0xac>
 800a108:	4b13      	ldr	r3, [pc, #76]	; (800a158 <xTaskGenericNotify+0xf8>)
 800a10a:	6018      	str	r0, [r3, #0]
 800a10c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a110:	4629      	mov	r1, r5
 800a112:	4b12      	ldr	r3, [pc, #72]	; (800a15c <xTaskGenericNotify+0xfc>)
 800a114:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a118:	f7fe fc68 	bl	80089ec <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a11c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 800a11e:	b143      	cbz	r3, 800a132 <xTaskGenericNotify+0xd2>
 800a120:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a124:	f383 8811 	msr	BASEPRI, r3
 800a128:	f3bf 8f6f 	isb	sy
 800a12c:	f3bf 8f4f 	dsb	sy
 800a130:	e7fe      	b.n	800a130 <xTaskGenericNotify+0xd0>
					prvResetNextTaskUnblockTime();
 800a132:	f7ff fa1f 	bl	8009574 <prvResetNextTaskUnblockTime>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a136:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800a138:	4b09      	ldr	r3, [pc, #36]	; (800a160 <xTaskGenericNotify+0x100>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a13e:	429a      	cmp	r2, r3
 800a140:	d9d1      	bls.n	800a0e6 <xTaskGenericNotify+0x86>
					taskYIELD_IF_USING_PREEMPTION();
 800a142:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a14a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800a14e:	f3bf 8f4f 	dsb	sy
 800a152:	f3bf 8f6f 	isb	sy
 800a156:	e7c6      	b.n	800a0e6 <xTaskGenericNotify+0x86>
 800a158:	200031e8 	.word	0x200031e8
 800a15c:	20002d74 	.word	0x20002d74
 800a160:	20002d68 	.word	0x20002d68

0800a164 <xTaskGenericNotifyFromISR>:
		configASSERT( xTaskToNotify );
 800a164:	b308      	cbz	r0, 800a1aa <xTaskGenericNotifyFromISR+0x46>
	{
 800a166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a16a:	460e      	mov	r6, r1
 800a16c:	4614      	mov	r4, r2
 800a16e:	461d      	mov	r5, r3
 800a170:	4607      	mov	r7, r0
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a172:	f7fe fe5d 	bl	8008e30 <vPortValidateInterruptPriority>
	__asm volatile
 800a176:	f3ef 8811 	mrs	r8, BASEPRI
 800a17a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a17e:	f383 8811 	msr	BASEPRI, r3
 800a182:	f3bf 8f6f 	isb	sy
 800a186:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 800a18a:	b10d      	cbz	r5, 800a190 <xTaskGenericNotifyFromISR+0x2c>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a18c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a18e:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a190:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 800a194:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a196:	2202      	movs	r2, #2
 800a198:	f887 2058 	strb.w	r2, [r7, #88]	; 0x58
			switch( eAction )
 800a19c:	2c04      	cmp	r4, #4
 800a19e:	d81f      	bhi.n	800a1e0 <xTaskGenericNotifyFromISR+0x7c>
 800a1a0:	e8df f004 	tbb	[pc, r4]
 800a1a4:	16110c2b 	.word	0x16110c2b
 800a1a8:	19          	.byte	0x19
 800a1a9:	00          	.byte	0x00
	__asm volatile
 800a1aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ae:	f383 8811 	msr	BASEPRI, r3
 800a1b2:	f3bf 8f6f 	isb	sy
 800a1b6:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800a1ba:	e7fe      	b.n	800a1ba <xTaskGenericNotifyFromISR+0x56>
					pxTCB->ulNotifiedValue |= ulValue;
 800a1bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a1be:	4316      	orrs	r6, r2
 800a1c0:	657e      	str	r6, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800a1c2:	2401      	movs	r4, #1
					break;
 800a1c4:	e01a      	b.n	800a1fc <xTaskGenericNotifyFromISR+0x98>
					( pxTCB->ulNotifiedValue )++;
 800a1c6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a1c8:	3201      	adds	r2, #1
 800a1ca:	657a      	str	r2, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800a1cc:	2401      	movs	r4, #1
					break;
 800a1ce:	e015      	b.n	800a1fc <xTaskGenericNotifyFromISR+0x98>
					pxTCB->ulNotifiedValue = ulValue;
 800a1d0:	657e      	str	r6, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800a1d2:	2401      	movs	r4, #1
					break;
 800a1d4:	e012      	b.n	800a1fc <xTaskGenericNotifyFromISR+0x98>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	d017      	beq.n	800a20a <xTaskGenericNotifyFromISR+0xa6>
						pxTCB->ulNotifiedValue = ulValue;
 800a1da:	657e      	str	r6, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800a1dc:	2401      	movs	r4, #1
 800a1de:	e00d      	b.n	800a1fc <xTaskGenericNotifyFromISR+0x98>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a1e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a1e2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a1e6:	d012      	beq.n	800a20e <xTaskGenericNotifyFromISR+0xaa>
 800a1e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ec:	f383 8811 	msr	BASEPRI, r3
 800a1f0:	f3bf 8f6f 	isb	sy
 800a1f4:	f3bf 8f4f 	dsb	sy
 800a1f8:	e7fe      	b.n	800a1f8 <xTaskGenericNotifyFromISR+0x94>
			switch( eAction )
 800a1fa:	2401      	movs	r4, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a1fc:	2b01      	cmp	r3, #1
 800a1fe:	d008      	beq.n	800a212 <xTaskGenericNotifyFromISR+0xae>
	__asm volatile
 800a200:	f388 8811 	msr	BASEPRI, r8
	}
 800a204:	4620      	mov	r0, r4
 800a206:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						xReturn = pdFAIL;
 800a20a:	2400      	movs	r4, #0
 800a20c:	e7f6      	b.n	800a1fc <xTaskGenericNotifyFromISR+0x98>
	BaseType_t xReturn = pdPASS;
 800a20e:	2401      	movs	r4, #1
 800a210:	e7f4      	b.n	800a1fc <xTaskGenericNotifyFromISR+0x98>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a214:	b143      	cbz	r3, 800a228 <xTaskGenericNotifyFromISR+0xc4>
	__asm volatile
 800a216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a21a:	f383 8811 	msr	BASEPRI, r3
 800a21e:	f3bf 8f6f 	isb	sy
 800a222:	f3bf 8f4f 	dsb	sy
 800a226:	e7fe      	b.n	800a226 <xTaskGenericNotifyFromISR+0xc2>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a228:	4b15      	ldr	r3, [pc, #84]	; (800a280 <xTaskGenericNotifyFromISR+0x11c>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	bb0b      	cbnz	r3, 800a272 <xTaskGenericNotifyFromISR+0x10e>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a22e:	1d3d      	adds	r5, r7, #4
 800a230:	4628      	mov	r0, r5
 800a232:	f7fe fbff 	bl	8008a34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a236:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a238:	4b12      	ldr	r3, [pc, #72]	; (800a284 <xTaskGenericNotifyFromISR+0x120>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4298      	cmp	r0, r3
 800a23e:	d901      	bls.n	800a244 <xTaskGenericNotifyFromISR+0xe0>
 800a240:	4b10      	ldr	r3, [pc, #64]	; (800a284 <xTaskGenericNotifyFromISR+0x120>)
 800a242:	6018      	str	r0, [r3, #0]
 800a244:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a248:	4629      	mov	r1, r5
 800a24a:	4b0f      	ldr	r3, [pc, #60]	; (800a288 <xTaskGenericNotifyFromISR+0x124>)
 800a24c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a250:	f7fe fbcc 	bl	80089ec <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a254:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a256:	4b0d      	ldr	r3, [pc, #52]	; (800a28c <xTaskGenericNotifyFromISR+0x128>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d9cf      	bls.n	800a200 <xTaskGenericNotifyFromISR+0x9c>
					if( pxHigherPriorityTaskWoken != NULL )
 800a260:	9b06      	ldr	r3, [sp, #24]
 800a262:	b113      	cbz	r3, 800a26a <xTaskGenericNotifyFromISR+0x106>
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a264:	2301      	movs	r3, #1
 800a266:	9a06      	ldr	r2, [sp, #24]
 800a268:	6013      	str	r3, [r2, #0]
					xYieldPending = pdTRUE;
 800a26a:	4b09      	ldr	r3, [pc, #36]	; (800a290 <xTaskGenericNotifyFromISR+0x12c>)
 800a26c:	2201      	movs	r2, #1
 800a26e:	601a      	str	r2, [r3, #0]
 800a270:	e7c6      	b.n	800a200 <xTaskGenericNotifyFromISR+0x9c>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a272:	f107 0118 	add.w	r1, r7, #24
 800a276:	4807      	ldr	r0, [pc, #28]	; (800a294 <xTaskGenericNotifyFromISR+0x130>)
 800a278:	f7fe fbb8 	bl	80089ec <vListInsertEnd>
 800a27c:	e7ea      	b.n	800a254 <xTaskGenericNotifyFromISR+0xf0>
 800a27e:	bf00      	nop
 800a280:	200031e0 	.word	0x200031e0
 800a284:	200031e8 	.word	0x200031e8
 800a288:	20002d74 	.word	0x20002d74
 800a28c:	20002d68 	.word	0x20002d68
 800a290:	20003264 	.word	0x20003264
 800a294:	20003220 	.word	0x20003220

0800a298 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a298:	4b06      	ldr	r3, [pc, #24]	; (800a2b4 <prvGetNextExpireTime+0x1c>)
 800a29a:	681a      	ldr	r2, [r3, #0]
 800a29c:	6813      	ldr	r3, [r2, #0]
 800a29e:	b92b      	cbnz	r3, 800a2ac <prvGetNextExpireTime+0x14>
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a2a4:	b923      	cbnz	r3, 800a2b0 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a2a6:	68d3      	ldr	r3, [r2, #12]
 800a2a8:	6818      	ldr	r0, [r3, #0]
 800a2aa:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	e7f8      	b.n	800a2a2 <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a2b0:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 800a2b2:	4770      	bx	lr
 800a2b4:	20003268 	.word	0x20003268

0800a2b8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a2b8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a2ba:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a2bc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a2be:	4291      	cmp	r1, r2
 800a2c0:	d80c      	bhi.n	800a2dc <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2c2:	1ad2      	subs	r2, r2, r3
 800a2c4:	6983      	ldr	r3, [r0, #24]
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d301      	bcc.n	800a2ce <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a2ca:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 800a2cc:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a2ce:	1d01      	adds	r1, r0, #4
 800a2d0:	4b09      	ldr	r3, [pc, #36]	; (800a2f8 <prvInsertTimerInActiveList+0x40>)
 800a2d2:	6818      	ldr	r0, [r3, #0]
 800a2d4:	f7fe fb95 	bl	8008a02 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800a2d8:	2000      	movs	r0, #0
 800a2da:	e7f7      	b.n	800a2cc <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d201      	bcs.n	800a2e4 <prvInsertTimerInActiveList+0x2c>
 800a2e0:	4299      	cmp	r1, r3
 800a2e2:	d206      	bcs.n	800a2f2 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2e4:	1d01      	adds	r1, r0, #4
 800a2e6:	4b05      	ldr	r3, [pc, #20]	; (800a2fc <prvInsertTimerInActiveList+0x44>)
 800a2e8:	6818      	ldr	r0, [r3, #0]
 800a2ea:	f7fe fb8a 	bl	8008a02 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800a2ee:	2000      	movs	r0, #0
 800a2f0:	e7ec      	b.n	800a2cc <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 800a2f2:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800a2f4:	e7ea      	b.n	800a2cc <prvInsertTimerInActiveList+0x14>
 800a2f6:	bf00      	nop
 800a2f8:	2000326c 	.word	0x2000326c
 800a2fc:	20003268 	.word	0x20003268

0800a300 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a300:	b530      	push	{r4, r5, lr}
 800a302:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a304:	f7fe fbfe 	bl	8008b04 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a308:	4b11      	ldr	r3, [pc, #68]	; (800a350 <prvCheckForValidListAndQueue+0x50>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	b11b      	cbz	r3, 800a316 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a30e:	f7fe fc1b 	bl	8008b48 <vPortExitCritical>
}
 800a312:	b003      	add	sp, #12
 800a314:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 800a316:	4d0f      	ldr	r5, [pc, #60]	; (800a354 <prvCheckForValidListAndQueue+0x54>)
 800a318:	4628      	mov	r0, r5
 800a31a:	f7fe fb59 	bl	80089d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a31e:	4c0e      	ldr	r4, [pc, #56]	; (800a358 <prvCheckForValidListAndQueue+0x58>)
 800a320:	4620      	mov	r0, r4
 800a322:	f7fe fb55 	bl	80089d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a326:	4b0d      	ldr	r3, [pc, #52]	; (800a35c <prvCheckForValidListAndQueue+0x5c>)
 800a328:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a32a:	4b0d      	ldr	r3, [pc, #52]	; (800a360 <prvCheckForValidListAndQueue+0x60>)
 800a32c:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a32e:	2300      	movs	r3, #0
 800a330:	9300      	str	r3, [sp, #0]
 800a332:	4b0c      	ldr	r3, [pc, #48]	; (800a364 <prvCheckForValidListAndQueue+0x64>)
 800a334:	4a0c      	ldr	r2, [pc, #48]	; (800a368 <prvCheckForValidListAndQueue+0x68>)
 800a336:	2110      	movs	r1, #16
 800a338:	200a      	movs	r0, #10
 800a33a:	f7fe fe9a 	bl	8009072 <xQueueGenericCreateStatic>
 800a33e:	4b04      	ldr	r3, [pc, #16]	; (800a350 <prvCheckForValidListAndQueue+0x50>)
 800a340:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 800a342:	2800      	cmp	r0, #0
 800a344:	d0e3      	beq.n	800a30e <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a346:	4909      	ldr	r1, [pc, #36]	; (800a36c <prvCheckForValidListAndQueue+0x6c>)
 800a348:	f7ff f8b6 	bl	80094b8 <vQueueAddToRegistry>
 800a34c:	e7df      	b.n	800a30e <prvCheckForValidListAndQueue+0xe>
 800a34e:	bf00      	nop
 800a350:	2000338c 	.word	0x2000338c
 800a354:	20003310 	.word	0x20003310
 800a358:	20003324 	.word	0x20003324
 800a35c:	20003268 	.word	0x20003268
 800a360:	2000326c 	.word	0x2000326c
 800a364:	2000333c 	.word	0x2000333c
 800a368:	20003270 	.word	0x20003270
 800a36c:	08015d0c 	.word	0x08015d0c

0800a370 <xTimerCreateTimerTask>:
{
 800a370:	b510      	push	{r4, lr}
 800a372:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800a374:	f7ff ffc4 	bl	800a300 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800a378:	4b12      	ldr	r3, [pc, #72]	; (800a3c4 <xTimerCreateTimerTask+0x54>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	b1cb      	cbz	r3, 800a3b2 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a37e:	2400      	movs	r4, #0
 800a380:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a382:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a384:	aa07      	add	r2, sp, #28
 800a386:	a906      	add	r1, sp, #24
 800a388:	a805      	add	r0, sp, #20
 800a38a:	f7fe fa03 	bl	8008794 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a38e:	9b05      	ldr	r3, [sp, #20]
 800a390:	9302      	str	r3, [sp, #8]
 800a392:	9b06      	ldr	r3, [sp, #24]
 800a394:	9301      	str	r3, [sp, #4]
 800a396:	2302      	movs	r3, #2
 800a398:	9300      	str	r3, [sp, #0]
 800a39a:	4623      	mov	r3, r4
 800a39c:	9a07      	ldr	r2, [sp, #28]
 800a39e:	490a      	ldr	r1, [pc, #40]	; (800a3c8 <xTimerCreateTimerTask+0x58>)
 800a3a0:	480a      	ldr	r0, [pc, #40]	; (800a3cc <xTimerCreateTimerTask+0x5c>)
 800a3a2:	f7ff fa5b 	bl	800985c <xTaskCreateStatic>
 800a3a6:	4b0a      	ldr	r3, [pc, #40]	; (800a3d0 <xTimerCreateTimerTask+0x60>)
 800a3a8:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800a3aa:	b110      	cbz	r0, 800a3b2 <xTimerCreateTimerTask+0x42>
}
 800a3ac:	2001      	movs	r0, #1
 800a3ae:	b008      	add	sp, #32
 800a3b0:	bd10      	pop	{r4, pc}
 800a3b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b6:	f383 8811 	msr	BASEPRI, r3
 800a3ba:	f3bf 8f6f 	isb	sy
 800a3be:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800a3c2:	e7fe      	b.n	800a3c2 <xTimerCreateTimerTask+0x52>
 800a3c4:	2000338c 	.word	0x2000338c
 800a3c8:	08015d14 	.word	0x08015d14
 800a3cc:	0800a6d5 	.word	0x0800a6d5
 800a3d0:	20003390 	.word	0x20003390

0800a3d4 <xTimerGenericCommand>:
	configASSERT( xTimer );
 800a3d4:	b1b8      	cbz	r0, 800a406 <xTimerGenericCommand+0x32>
 800a3d6:	469c      	mov	ip, r3
 800a3d8:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 800a3da:	4818      	ldr	r0, [pc, #96]	; (800a43c <xTimerGenericCommand+0x68>)
 800a3dc:	6800      	ldr	r0, [r0, #0]
 800a3de:	b358      	cbz	r0, 800a438 <xTimerGenericCommand+0x64>
{
 800a3e0:	b500      	push	{lr}
 800a3e2:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 800a3e4:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a3e6:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a3e8:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a3ea:	2905      	cmp	r1, #5
 800a3ec:	dc1c      	bgt.n	800a428 <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a3ee:	f7ff fd93 	bl	8009f18 <xTaskGetSchedulerState>
 800a3f2:	2802      	cmp	r0, #2
 800a3f4:	d010      	beq.n	800a418 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	4669      	mov	r1, sp
 800a3fc:	480f      	ldr	r0, [pc, #60]	; (800a43c <xTimerGenericCommand+0x68>)
 800a3fe:	6800      	ldr	r0, [r0, #0]
 800a400:	f7fe fe81 	bl	8009106 <xQueueGenericSend>
 800a404:	e015      	b.n	800a432 <xTimerGenericCommand+0x5e>
 800a406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a40a:	f383 8811 	msr	BASEPRI, r3
 800a40e:	f3bf 8f6f 	isb	sy
 800a412:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 800a416:	e7fe      	b.n	800a416 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a418:	2300      	movs	r3, #0
 800a41a:	9a06      	ldr	r2, [sp, #24]
 800a41c:	4669      	mov	r1, sp
 800a41e:	4807      	ldr	r0, [pc, #28]	; (800a43c <xTimerGenericCommand+0x68>)
 800a420:	6800      	ldr	r0, [r0, #0]
 800a422:	f7fe fe70 	bl	8009106 <xQueueGenericSend>
 800a426:	e004      	b.n	800a432 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a428:	2300      	movs	r3, #0
 800a42a:	4662      	mov	r2, ip
 800a42c:	4669      	mov	r1, sp
 800a42e:	f7fe ff2e 	bl	800928e <xQueueGenericSendFromISR>
}
 800a432:	b005      	add	sp, #20
 800a434:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 800a438:	2000      	movs	r0, #0
}
 800a43a:	4770      	bx	lr
 800a43c:	2000338c 	.word	0x2000338c

0800a440 <prvSwitchTimerLists>:
{
 800a440:	b570      	push	{r4, r5, r6, lr}
 800a442:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a444:	4b1b      	ldr	r3, [pc, #108]	; (800a4b4 <prvSwitchTimerLists+0x74>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	b362      	cbz	r2, 800a4a6 <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a44c:	68db      	ldr	r3, [r3, #12]
 800a44e:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a450:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a452:	1d25      	adds	r5, r4, #4
 800a454:	4628      	mov	r0, r5
 800a456:	f7fe faed 	bl	8008a34 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a45a:	6a23      	ldr	r3, [r4, #32]
 800a45c:	4620      	mov	r0, r4
 800a45e:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a460:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a464:	f013 0f04 	tst.w	r3, #4
 800a468:	d0ec      	beq.n	800a444 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a46a:	69a3      	ldr	r3, [r4, #24]
 800a46c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800a46e:	429e      	cmp	r6, r3
 800a470:	d207      	bcs.n	800a482 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a472:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a474:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a476:	4629      	mov	r1, r5
 800a478:	4b0e      	ldr	r3, [pc, #56]	; (800a4b4 <prvSwitchTimerLists+0x74>)
 800a47a:	6818      	ldr	r0, [r3, #0]
 800a47c:	f7fe fac1 	bl	8008a02 <vListInsert>
 800a480:	e7e0      	b.n	800a444 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a482:	2100      	movs	r1, #0
 800a484:	9100      	str	r1, [sp, #0]
 800a486:	460b      	mov	r3, r1
 800a488:	4632      	mov	r2, r6
 800a48a:	4620      	mov	r0, r4
 800a48c:	f7ff ffa2 	bl	800a3d4 <xTimerGenericCommand>
				configASSERT( xResult );
 800a490:	2800      	cmp	r0, #0
 800a492:	d1d7      	bne.n	800a444 <prvSwitchTimerLists+0x4>
 800a494:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a498:	f383 8811 	msr	BASEPRI, r3
 800a49c:	f3bf 8f6f 	isb	sy
 800a4a0:	f3bf 8f4f 	dsb	sy
 800a4a4:	e7fe      	b.n	800a4a4 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 800a4a6:	4a04      	ldr	r2, [pc, #16]	; (800a4b8 <prvSwitchTimerLists+0x78>)
 800a4a8:	6810      	ldr	r0, [r2, #0]
 800a4aa:	4902      	ldr	r1, [pc, #8]	; (800a4b4 <prvSwitchTimerLists+0x74>)
 800a4ac:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800a4ae:	6013      	str	r3, [r2, #0]
}
 800a4b0:	b002      	add	sp, #8
 800a4b2:	bd70      	pop	{r4, r5, r6, pc}
 800a4b4:	20003268 	.word	0x20003268
 800a4b8:	2000326c 	.word	0x2000326c

0800a4bc <prvSampleTimeNow>:
{
 800a4bc:	b538      	push	{r3, r4, r5, lr}
 800a4be:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 800a4c0:	f7ff fa92 	bl	80099e8 <xTaskGetTickCount>
 800a4c4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800a4c6:	4b07      	ldr	r3, [pc, #28]	; (800a4e4 <prvSampleTimeNow+0x28>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	4283      	cmp	r3, r0
 800a4cc:	d805      	bhi.n	800a4da <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 800a4d2:	4b04      	ldr	r3, [pc, #16]	; (800a4e4 <prvSampleTimeNow+0x28>)
 800a4d4:	601c      	str	r4, [r3, #0]
}
 800a4d6:	4620      	mov	r0, r4
 800a4d8:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800a4da:	f7ff ffb1 	bl	800a440 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a4de:	2301      	movs	r3, #1
 800a4e0:	602b      	str	r3, [r5, #0]
 800a4e2:	e7f6      	b.n	800a4d2 <prvSampleTimeNow+0x16>
 800a4e4:	20003338 	.word	0x20003338

0800a4e8 <prvProcessExpiredTimer>:
{
 800a4e8:	b570      	push	{r4, r5, r6, lr}
 800a4ea:	b082      	sub	sp, #8
 800a4ec:	4606      	mov	r6, r0
 800a4ee:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4f0:	4917      	ldr	r1, [pc, #92]	; (800a550 <prvProcessExpiredTimer+0x68>)
 800a4f2:	6809      	ldr	r1, [r1, #0]
 800a4f4:	68c9      	ldr	r1, [r1, #12]
 800a4f6:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a4f8:	1d20      	adds	r0, r4, #4
 800a4fa:	f7fe fa9b 	bl	8008a34 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a4fe:	f894 c028 	ldrb.w	ip, [r4, #40]	; 0x28
 800a502:	f01c 0f04 	tst.w	ip, #4
 800a506:	d108      	bne.n	800a51a <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a508:	f02c 0c01 	bic.w	ip, ip, #1
 800a50c:	f884 c028 	strb.w	ip, [r4, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a510:	6a23      	ldr	r3, [r4, #32]
 800a512:	4620      	mov	r0, r4
 800a514:	4798      	blx	r3
}
 800a516:	b002      	add	sp, #8
 800a518:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a51a:	69a1      	ldr	r1, [r4, #24]
 800a51c:	4633      	mov	r3, r6
 800a51e:	462a      	mov	r2, r5
 800a520:	4431      	add	r1, r6
 800a522:	4620      	mov	r0, r4
 800a524:	f7ff fec8 	bl	800a2b8 <prvInsertTimerInActiveList>
 800a528:	2800      	cmp	r0, #0
 800a52a:	d0f1      	beq.n	800a510 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a52c:	2100      	movs	r1, #0
 800a52e:	9100      	str	r1, [sp, #0]
 800a530:	460b      	mov	r3, r1
 800a532:	4632      	mov	r2, r6
 800a534:	4620      	mov	r0, r4
 800a536:	f7ff ff4d 	bl	800a3d4 <xTimerGenericCommand>
			configASSERT( xResult );
 800a53a:	2800      	cmp	r0, #0
 800a53c:	d1e8      	bne.n	800a510 <prvProcessExpiredTimer+0x28>
 800a53e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a542:	f383 8811 	msr	BASEPRI, r3
 800a546:	f3bf 8f6f 	isb	sy
 800a54a:	f3bf 8f4f 	dsb	sy
 800a54e:	e7fe      	b.n	800a54e <prvProcessExpiredTimer+0x66>
 800a550:	20003268 	.word	0x20003268

0800a554 <prvProcessTimerOrBlockTask>:
{
 800a554:	b570      	push	{r4, r5, r6, lr}
 800a556:	b082      	sub	sp, #8
 800a558:	4606      	mov	r6, r0
 800a55a:	460c      	mov	r4, r1
	vTaskSuspendAll();
 800a55c:	f7ff fa3c 	bl	80099d8 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a560:	a801      	add	r0, sp, #4
 800a562:	f7ff ffab 	bl	800a4bc <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800a566:	9b01      	ldr	r3, [sp, #4]
 800a568:	bb33      	cbnz	r3, 800a5b8 <prvProcessTimerOrBlockTask+0x64>
 800a56a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a56c:	b90c      	cbnz	r4, 800a572 <prvProcessTimerOrBlockTask+0x1e>
 800a56e:	42b0      	cmp	r0, r6
 800a570:	d219      	bcs.n	800a5a6 <prvProcessTimerOrBlockTask+0x52>
				if( xListWasEmpty != pdFALSE )
 800a572:	b124      	cbz	r4, 800a57e <prvProcessTimerOrBlockTask+0x2a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a574:	4a12      	ldr	r2, [pc, #72]	; (800a5c0 <prvProcessTimerOrBlockTask+0x6c>)
 800a576:	6812      	ldr	r2, [r2, #0]
 800a578:	6812      	ldr	r2, [r2, #0]
 800a57a:	b9da      	cbnz	r2, 800a5b4 <prvProcessTimerOrBlockTask+0x60>
 800a57c:	2401      	movs	r4, #1
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a57e:	4622      	mov	r2, r4
 800a580:	1b71      	subs	r1, r6, r5
 800a582:	4b10      	ldr	r3, [pc, #64]	; (800a5c4 <prvProcessTimerOrBlockTask+0x70>)
 800a584:	6818      	ldr	r0, [r3, #0]
 800a586:	f7fe ffab 	bl	80094e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a58a:	f7ff fad9 	bl	8009b40 <xTaskResumeAll>
 800a58e:	b9a8      	cbnz	r0, 800a5bc <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 800a590:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a594:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a598:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800a59c:	f3bf 8f4f 	dsb	sy
 800a5a0:	f3bf 8f6f 	isb	sy
 800a5a4:	e00a      	b.n	800a5bc <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 800a5a6:	f7ff facb 	bl	8009b40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a5aa:	4629      	mov	r1, r5
 800a5ac:	4630      	mov	r0, r6
 800a5ae:	f7ff ff9b 	bl	800a4e8 <prvProcessExpiredTimer>
 800a5b2:	e003      	b.n	800a5bc <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a5b4:	461c      	mov	r4, r3
 800a5b6:	e7e2      	b.n	800a57e <prvProcessTimerOrBlockTask+0x2a>
			( void ) xTaskResumeAll();
 800a5b8:	f7ff fac2 	bl	8009b40 <xTaskResumeAll>
}
 800a5bc:	b002      	add	sp, #8
 800a5be:	bd70      	pop	{r4, r5, r6, pc}
 800a5c0:	2000326c 	.word	0x2000326c
 800a5c4:	2000338c 	.word	0x2000338c

0800a5c8 <prvProcessReceivedCommands>:
{
 800a5c8:	b510      	push	{r4, lr}
 800a5ca:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5cc:	e002      	b.n	800a5d4 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a5ce:	9b04      	ldr	r3, [sp, #16]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	da0f      	bge.n	800a5f4 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	a904      	add	r1, sp, #16
 800a5d8:	4b3d      	ldr	r3, [pc, #244]	; (800a6d0 <prvProcessReceivedCommands+0x108>)
 800a5da:	6818      	ldr	r0, [r3, #0]
 800a5dc:	f7fe febd 	bl	800935a <xQueueReceive>
 800a5e0:	2800      	cmp	r0, #0
 800a5e2:	d073      	beq.n	800a6cc <prvProcessReceivedCommands+0x104>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a5e4:	9b04      	ldr	r3, [sp, #16]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	daf1      	bge.n	800a5ce <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a5ea:	9907      	ldr	r1, [sp, #28]
 800a5ec:	9806      	ldr	r0, [sp, #24]
 800a5ee:	9b05      	ldr	r3, [sp, #20]
 800a5f0:	4798      	blx	r3
 800a5f2:	e7ec      	b.n	800a5ce <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a5f4:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a5f6:	6963      	ldr	r3, [r4, #20]
 800a5f8:	b113      	cbz	r3, 800a600 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a5fa:	1d20      	adds	r0, r4, #4
 800a5fc:	f7fe fa1a 	bl	8008a34 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a600:	a803      	add	r0, sp, #12
 800a602:	f7ff ff5b 	bl	800a4bc <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 800a606:	9b04      	ldr	r3, [sp, #16]
 800a608:	2b09      	cmp	r3, #9
 800a60a:	d8e3      	bhi.n	800a5d4 <prvProcessReceivedCommands+0xc>
 800a60c:	e8df f003 	tbb	[pc, r3]
 800a610:	30050505 	.word	0x30050505
 800a614:	05055037 	.word	0x05055037
 800a618:	3730      	.short	0x3730
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a61a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a61e:	f043 0301 	orr.w	r3, r3, #1
 800a622:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a626:	9b05      	ldr	r3, [sp, #20]
 800a628:	69a1      	ldr	r1, [r4, #24]
 800a62a:	4602      	mov	r2, r0
 800a62c:	4419      	add	r1, r3
 800a62e:	4620      	mov	r0, r4
 800a630:	f7ff fe42 	bl	800a2b8 <prvInsertTimerInActiveList>
 800a634:	2800      	cmp	r0, #0
 800a636:	d0cd      	beq.n	800a5d4 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a638:	6a23      	ldr	r3, [r4, #32]
 800a63a:	4620      	mov	r0, r4
 800a63c:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a63e:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a642:	f013 0f04 	tst.w	r3, #4
 800a646:	d0c5      	beq.n	800a5d4 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a648:	69a2      	ldr	r2, [r4, #24]
 800a64a:	2100      	movs	r1, #0
 800a64c:	9100      	str	r1, [sp, #0]
 800a64e:	460b      	mov	r3, r1
 800a650:	9805      	ldr	r0, [sp, #20]
 800a652:	4402      	add	r2, r0
 800a654:	4620      	mov	r0, r4
 800a656:	f7ff febd 	bl	800a3d4 <xTimerGenericCommand>
							configASSERT( xResult );
 800a65a:	2800      	cmp	r0, #0
 800a65c:	d1ba      	bne.n	800a5d4 <prvProcessReceivedCommands+0xc>
 800a65e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a662:	f383 8811 	msr	BASEPRI, r3
 800a666:	f3bf 8f6f 	isb	sy
 800a66a:	f3bf 8f4f 	dsb	sy
 800a66e:	e7fe      	b.n	800a66e <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a670:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a674:	f023 0301 	bic.w	r3, r3, #1
 800a678:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					break;
 800a67c:	e7aa      	b.n	800a5d4 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a67e:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a682:	f043 0301 	orr.w	r3, r3, #1
 800a686:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a68a:	9905      	ldr	r1, [sp, #20]
 800a68c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a68e:	b131      	cbz	r1, 800a69e <prvProcessReceivedCommands+0xd6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a690:	4603      	mov	r3, r0
 800a692:	4602      	mov	r2, r0
 800a694:	4401      	add	r1, r0
 800a696:	4620      	mov	r0, r4
 800a698:	f7ff fe0e 	bl	800a2b8 <prvInsertTimerInActiveList>
					break;
 800a69c:	e79a      	b.n	800a5d4 <prvProcessReceivedCommands+0xc>
 800a69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a2:	f383 8811 	msr	BASEPRI, r3
 800a6a6:	f3bf 8f6f 	isb	sy
 800a6aa:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a6ae:	e7fe      	b.n	800a6ae <prvProcessReceivedCommands+0xe6>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a6b0:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a6b4:	f013 0f02 	tst.w	r3, #2
 800a6b8:	d004      	beq.n	800a6c4 <prvProcessReceivedCommands+0xfc>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a6ba:	f023 0301 	bic.w	r3, r3, #1
 800a6be:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 800a6c2:	e787      	b.n	800a5d4 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 800a6c4:	4620      	mov	r0, r4
 800a6c6:	f7fe f94b 	bl	8008960 <vPortFree>
 800a6ca:	e783      	b.n	800a5d4 <prvProcessReceivedCommands+0xc>
}
 800a6cc:	b008      	add	sp, #32
 800a6ce:	bd10      	pop	{r4, pc}
 800a6d0:	2000338c 	.word	0x2000338c

0800a6d4 <prvTimerTask>:
{
 800a6d4:	b500      	push	{lr}
 800a6d6:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a6d8:	a801      	add	r0, sp, #4
 800a6da:	f7ff fddd 	bl	800a298 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a6de:	9901      	ldr	r1, [sp, #4]
 800a6e0:	f7ff ff38 	bl	800a554 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 800a6e4:	f7ff ff70 	bl	800a5c8 <prvProcessReceivedCommands>
	for( ;; )
 800a6e8:	e7f6      	b.n	800a6d8 <prvTimerTask+0x4>
	...

0800a6ec <LmHandlerPackageIsInitialized>:
    }
}

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800a6ec:	2804      	cmp	r0, #4
 800a6ee:	d807      	bhi.n	800a700 <LmHandlerPackageIsInitialized+0x14>
{
 800a6f0:	b508      	push	{r3, lr}
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800a6f2:	4b05      	ldr	r3, [pc, #20]	; (800a708 <LmHandlerPackageIsInitialized+0x1c>)
 800a6f4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800a6f8:	689b      	ldr	r3, [r3, #8]
 800a6fa:	b11b      	cbz	r3, 800a704 <LmHandlerPackageIsInitialized+0x18>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800a6fc:	4798      	blx	r3
    }
    else
    {
        return false;
    }
}
 800a6fe:	bd08      	pop	{r3, pc}
        return false;
 800a700:	2000      	movs	r0, #0
}
 800a702:	4770      	bx	lr
        return false;
 800a704:	2000      	movs	r0, #0
 800a706:	e7fa      	b.n	800a6fe <LmHandlerPackageIsInitialized+0x12>
 800a708:	20003494 	.word	0x20003494

0800a70c <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800a70c:	b570      	push	{r4, r5, r6, lr}
 800a70e:	4605      	mov	r5, r0
 800a710:	460e      	mov	r6, r1
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a712:	2400      	movs	r4, #0
 800a714:	e005      	b.n	800a722 <LmHandlerPackagesNotify+0x16>
        {
            switch( notifyType )
            {
                case PACKAGE_MCPS_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800a716:	699b      	ldr	r3, [r3, #24]
 800a718:	b10b      	cbz	r3, 800a71e <LmHandlerPackagesNotify+0x12>
                    {
                        LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t* ) params );
 800a71a:	4630      	mov	r0, r6
 800a71c:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a71e:	3401      	adds	r4, #1
 800a720:	b264      	sxtb	r4, r4
 800a722:	2c04      	cmp	r4, #4
 800a724:	dc24      	bgt.n	800a770 <LmHandlerPackagesNotify+0x64>
        if( LmHandlerPackages[i] != NULL )
 800a726:	4b13      	ldr	r3, [pc, #76]	; (800a774 <LmHandlerPackagesNotify+0x68>)
 800a728:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d0f6      	beq.n	800a71e <LmHandlerPackagesNotify+0x12>
            switch( notifyType )
 800a730:	2d03      	cmp	r5, #3
 800a732:	d8f4      	bhi.n	800a71e <LmHandlerPackagesNotify+0x12>
 800a734:	a201      	add	r2, pc, #4	; (adr r2, 800a73c <LmHandlerPackagesNotify+0x30>)
 800a736:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 800a73a:	bf00      	nop
 800a73c:	0800a717 	.word	0x0800a717
 800a740:	0800a74d 	.word	0x0800a74d
 800a744:	0800a759 	.word	0x0800a759
 800a748:	0800a765 	.word	0x0800a765
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
                          ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ))))
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800a74c:	69db      	ldr	r3, [r3, #28]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d0e5      	beq.n	800a71e <LmHandlerPackagesNotify+0x12>
#endif /* LORAMAC_VERSION */
                    {
                        LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t* )params );
 800a752:	4630      	mov	r0, r6
 800a754:	4798      	blx	r3
 800a756:	e7e2      	b.n	800a71e <LmHandlerPackagesNotify+0x12>
                    }
                    break;
                }
                case PACKAGE_MLME_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800a758:	6a1b      	ldr	r3, [r3, #32]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d0df      	beq.n	800a71e <LmHandlerPackagesNotify+0x12>
                    {
                        LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t* )params );
 800a75e:	4630      	mov	r0, r6
 800a760:	4798      	blx	r3
 800a762:	e7dc      	b.n	800a71e <LmHandlerPackagesNotify+0x12>
                    }
                    break;
                }
                case PACKAGE_MLME_INDICATION:
                {
                    if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800a764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a766:	2b00      	cmp	r3, #0
 800a768:	d0d9      	beq.n	800a71e <LmHandlerPackagesNotify+0x12>
                    {
                        LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800a76a:	4630      	mov	r0, r6
 800a76c:	4798      	blx	r3
 800a76e:	e7d6      	b.n	800a71e <LmHandlerPackagesNotify+0x12>
                    break;
                }
            }
        }
    }
}
 800a770:	bd70      	pop	{r4, r5, r6, pc}
 800a772:	bf00      	nop
 800a774:	20003494 	.word	0x20003494

0800a778 <MlmeIndication>:
{
 800a778:	b510      	push	{r4, lr}
 800a77a:	4604      	mov	r4, r0
    RxParams.IsMcpsIndication = 0;
 800a77c:	4b14      	ldr	r3, [pc, #80]	; (800a7d0 <MlmeIndication+0x58>)
 800a77e:	2200      	movs	r2, #0
 800a780:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800a782:	7842      	ldrb	r2, [r0, #1]
 800a784:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800a786:	f990 2002 	ldrsb.w	r2, [r0, #2]
 800a78a:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800a78c:	f9b1 2000 	ldrsh.w	r2, [r1]
 800a790:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800a792:	f991 2002 	ldrsb.w	r2, [r1, #2]
 800a796:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800a798:	78ca      	ldrb	r2, [r1, #3]
 800a79a:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800a79c:	6842      	ldr	r2, [r0, #4]
 800a79e:	60da      	str	r2, [r3, #12]
    if ((mlmeIndication->MlmeIndication != MLME_BEACON) && (mlmeIndication->MlmeIndication != MLME_BEACON_LOST))
 800a7a0:	7803      	ldrb	r3, [r0, #0]
 800a7a2:	2b0a      	cmp	r3, #10
 800a7a4:	d007      	beq.n	800a7b6 <MlmeIndication+0x3e>
 800a7a6:	2b0e      	cmp	r3, #14
 800a7a8:	d005      	beq.n	800a7b6 <MlmeIndication+0x3e>
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800a7aa:	4b0a      	ldr	r3, [pc, #40]	; (800a7d4 <MlmeIndication+0x5c>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7b0:	4907      	ldr	r1, [pc, #28]	; (800a7d0 <MlmeIndication+0x58>)
 800a7b2:	2000      	movs	r0, #0
 800a7b4:	4798      	blx	r3
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	2003      	movs	r0, #3
 800a7ba:	f7ff ffa7 	bl	800a70c <LmHandlerPackagesNotify>
    switch( mlmeIndication->MlmeIndication )
 800a7be:	7823      	ldrb	r3, [r4, #0]
 800a7c0:	2b06      	cmp	r3, #6
 800a7c2:	d000      	beq.n	800a7c6 <MlmeIndication+0x4e>
}
 800a7c4:	bd10      	pop	{r4, pc}
            IsUplinkTxPending = true;
 800a7c6:	4b04      	ldr	r3, [pc, #16]	; (800a7d8 <MlmeIndication+0x60>)
 800a7c8:	2201      	movs	r2, #1
 800a7ca:	701a      	strb	r2, [r3, #0]
}
 800a7cc:	e7fa      	b.n	800a7c4 <MlmeIndication+0x4c>
 800a7ce:	bf00      	nop
 800a7d0:	2000009c 	.word	0x2000009c
 800a7d4:	20003490 	.word	0x20003490
 800a7d8:	2000348c 	.word	0x2000348c

0800a7dc <McpsConfirm>:
{
 800a7dc:	b510      	push	{r4, lr}
 800a7de:	4604      	mov	r4, r0
    TxParams.IsMcpsConfirm = 1;
 800a7e0:	480c      	ldr	r0, [pc, #48]	; (800a814 <McpsConfirm+0x38>)
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	7003      	strb	r3, [r0, #0]
    TxParams.Status = mcpsConfirm->Status;
 800a7e6:	7863      	ldrb	r3, [r4, #1]
 800a7e8:	7043      	strb	r3, [r0, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800a7ea:	f994 3002 	ldrsb.w	r3, [r4, #2]
 800a7ee:	7283      	strb	r3, [r0, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800a7f0:	68e3      	ldr	r3, [r4, #12]
 800a7f2:	60c3      	str	r3, [r0, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800a7f4:	f994 3003 	ldrsb.w	r3, [r4, #3]
 800a7f8:	7603      	strb	r3, [r0, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800a7fa:	6923      	ldr	r3, [r4, #16]
 800a7fc:	7643      	strb	r3, [r0, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800a7fe:	7923      	ldrb	r3, [r4, #4]
 800a800:	7243      	strb	r3, [r0, #9]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800a802:	4b05      	ldr	r3, [pc, #20]	; (800a818 <McpsConfirm+0x3c>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a808:	4798      	blx	r3
    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800a80a:	4621      	mov	r1, r4
 800a80c:	2000      	movs	r0, #0
 800a80e:	f7ff ff7d 	bl	800a70c <LmHandlerPackagesNotify>
}
 800a812:	bd10      	pop	{r4, pc}
 800a814:	200000b0 	.word	0x200000b0
 800a818:	20003490 	.word	0x20003490

0800a81c <LmHandlerPackageIsTxPending>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool LmHandlerPackageIsTxPending( void )
{
 800a81c:	b510      	push	{r4, lr}
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a81e:	2400      	movs	r4, #0
 800a820:	e001      	b.n	800a826 <LmHandlerPackageIsTxPending+0xa>
 800a822:	3401      	adds	r4, #1
 800a824:	b264      	sxtb	r4, r4
 800a826:	2c04      	cmp	r4, #4
 800a828:	dc0a      	bgt.n	800a840 <LmHandlerPackageIsTxPending+0x24>
    {
        if( LmHandlerPackages[i] != NULL )
 800a82a:	4b07      	ldr	r3, [pc, #28]	; (800a848 <LmHandlerPackageIsTxPending+0x2c>)
 800a82c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d0f6      	beq.n	800a822 <LmHandlerPackageIsTxPending+0x6>
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800a834:	68db      	ldr	r3, [r3, #12]
 800a836:	4798      	blx	r3
 800a838:	4603      	mov	r3, r0
 800a83a:	2800      	cmp	r0, #0
 800a83c:	d0f1      	beq.n	800a822 <LmHandlerPackageIsTxPending+0x6>
 800a83e:	e000      	b.n	800a842 <LmHandlerPackageIsTxPending+0x26>
            {
                return true;
            }
        }
    }
    return false;
 800a840:	2300      	movs	r3, #0
}
 800a842:	4618      	mov	r0, r3
 800a844:	bd10      	pop	{r4, pc}
 800a846:	bf00      	nop
 800a848:	20003494 	.word	0x20003494

0800a84c <LmHandlerPackagesProcess>:
#endif /* LORAMAC_VERSION */

static void LmHandlerPackagesProcess( void )
{
 800a84c:	b538      	push	{r3, r4, r5, lr}
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800a84e:	2400      	movs	r4, #0
 800a850:	e001      	b.n	800a856 <LmHandlerPackagesProcess+0xa>
 800a852:	3401      	adds	r4, #1
 800a854:	b264      	sxtb	r4, r4
 800a856:	2c04      	cmp	r4, #4
 800a858:	dc12      	bgt.n	800a880 <LmHandlerPackagesProcess+0x34>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800a85a:	4b0a      	ldr	r3, [pc, #40]	; (800a884 <LmHandlerPackagesProcess+0x38>)
 800a85c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d0f6      	beq.n	800a852 <LmHandlerPackagesProcess+0x6>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800a864:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800a866:	2b00      	cmp	r3, #0
 800a868:	d0f3      	beq.n	800a852 <LmHandlerPackagesProcess+0x6>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800a86a:	b2e0      	uxtb	r0, r4
 800a86c:	f7ff ff3e 	bl	800a6ec <LmHandlerPackageIsInitialized>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800a870:	2800      	cmp	r0, #0
 800a872:	d0ee      	beq.n	800a852 <LmHandlerPackagesProcess+0x6>
        {
            LmHandlerPackages[i]->Process( );
 800a874:	4b03      	ldr	r3, [pc, #12]	; (800a884 <LmHandlerPackagesProcess+0x38>)
 800a876:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a87a:	691b      	ldr	r3, [r3, #16]
 800a87c:	4798      	blx	r3
 800a87e:	e7e8      	b.n	800a852 <LmHandlerPackagesProcess+0x6>
        }
    }
}
 800a880:	bd38      	pop	{r3, r4, r5, pc}
 800a882:	bf00      	nop
 800a884:	20003494 	.word	0x20003494

0800a888 <LmHandlerJoin>:
{
 800a888:	b510      	push	{r4, lr}
 800a88a:	b08e      	sub	sp, #56	; 0x38
 800a88c:	460c      	mov	r4, r1
    mlmeReq.Type = MLME_JOIN;
 800a88e:	2301      	movs	r3, #1
 800a890:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800a894:	4b26      	ldr	r3, [pc, #152]	; (800a930 <LmHandlerJoin+0xa8>)
 800a896:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800a89a:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
    if ( mode == ACTIVATION_TYPE_OTAA )
 800a89e:	2802      	cmp	r0, #2
 800a8a0:	d021      	beq.n	800a8e6 <LmHandlerJoin+0x5e>
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800a8a2:	2101      	movs	r1, #1
 800a8a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800a8a8:	4b22      	ldr	r3, [pc, #136]	; (800a934 <LmHandlerJoin+0xac>)
 800a8aa:	7199      	strb	r1, [r3, #6]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800a8ac:	711a      	strb	r2, [r3, #4]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800a8ae:	2100      	movs	r1, #0
 800a8b0:	7159      	strb	r1, [r3, #5]
        JoinParams.forceRejoin = forceRejoin;
 800a8b2:	71dc      	strb	r4, [r3, #7]
        if (CtxRestoreDone == false)
 800a8b4:	4b20      	ldr	r3, [pc, #128]	; (800a938 <LmHandlerJoin+0xb0>)
 800a8b6:	781b      	ldrb	r3, [r3, #0]
 800a8b8:	b1f3      	cbz	r3, 800a8f8 <LmHandlerJoin+0x70>
        LoRaMacStart();
 800a8ba:	f003 fa4d 	bl	800dd58 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800a8be:	2301      	movs	r3, #1
 800a8c0:	f88d 3000 	strb.w	r3, [sp]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800a8c4:	f88d 3004 	strb.w	r3, [sp, #4]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800a8c8:	4668      	mov	r0, sp
 800a8ca:	f003 fc4d 	bl	800e168 <LoRaMacMibSetRequestConfirm>
    if ((CtxRestoreDone == false) || (forceRejoin == true))
 800a8ce:	4b1a      	ldr	r3, [pc, #104]	; (800a938 <LmHandlerJoin+0xb0>)
 800a8d0:	781b      	ldrb	r3, [r3, #0]
 800a8d2:	b103      	cbz	r3, 800a8d6 <LmHandlerJoin+0x4e>
 800a8d4:	b114      	cbz	r4, 800a8dc <LmHandlerJoin+0x54>
        LoRaMacMlmeRequest( &mlmeReq );
 800a8d6:	a809      	add	r0, sp, #36	; 0x24
 800a8d8:	f003 fecc 	bl	800e674 <LoRaMacMlmeRequest>
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800a8dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8de:	4b17      	ldr	r3, [pc, #92]	; (800a93c <LmHandlerJoin+0xb4>)
 800a8e0:	601a      	str	r2, [r3, #0]
}
 800a8e2:	b00e      	add	sp, #56	; 0x38
 800a8e4:	bd10      	pop	{r4, pc}
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800a8e6:	2202      	movs	r2, #2
 800a8e8:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800a8ec:	4b11      	ldr	r3, [pc, #68]	; (800a934 <LmHandlerJoin+0xac>)
 800a8ee:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800a8f0:	71d9      	strb	r1, [r3, #7]
        LoRaMacStart();
 800a8f2:	f003 fa31 	bl	800dd58 <LoRaMacStart>
 800a8f6:	e7ea      	b.n	800a8ce <LmHandlerJoin+0x46>
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800a8f8:	231f      	movs	r3, #31
 800a8fa:	f88d 3000 	strb.w	r3, [sp]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800a8fe:	f88d 2004 	strb.w	r2, [sp, #4]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800a902:	4668      	mov	r0, sp
 800a904:	f003 fc30 	bl	800e168 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_DATARATE;
 800a908:	2320      	movs	r3, #32
 800a90a:	f88d 3000 	strb.w	r3, [sp]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800a90e:	4b08      	ldr	r3, [pc, #32]	; (800a930 <LmHandlerJoin+0xa8>)
 800a910:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800a914:	f88d 3004 	strb.w	r3, [sp, #4]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800a918:	4668      	mov	r0, sp
 800a91a:	f003 fc25 	bl	800e168 <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800a91e:	2329      	movs	r3, #41	; 0x29
 800a920:	f88d 3000 	strb.w	r3, [sp]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800a924:	4b06      	ldr	r3, [pc, #24]	; (800a940 <LmHandlerJoin+0xb8>)
 800a926:	9301      	str	r3, [sp, #4]
            LoRaMacMibSetRequestConfirm(&mibReq);
 800a928:	4668      	mov	r0, sp
 800a92a:	f003 fc1d 	bl	800e168 <LoRaMacMibSetRequestConfirm>
 800a92e:	e7c4      	b.n	800a8ba <LmHandlerJoin+0x32>
 800a930:	200034a8 	.word	0x200034a8
 800a934:	20000094 	.word	0x20000094
 800a938:	20003486 	.word	0x20003486
 800a93c:	20003488 	.word	0x20003488
 800a940:	01000400 	.word	0x01000400

0800a944 <LmHandlerDeviceTimeReq>:
{
 800a944:	b500      	push	{lr}
 800a946:	b087      	sub	sp, #28
    mlmeReq.Type = MLME_DEVICE_TIME;
 800a948:	2309      	movs	r3, #9
 800a94a:	f88d 3004 	strb.w	r3, [sp, #4]
    status = LoRaMacMlmeRequest( &mlmeReq );
 800a94e:	a801      	add	r0, sp, #4
 800a950:	f003 fe90 	bl	800e674 <LoRaMacMlmeRequest>
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800a954:	9a05      	ldr	r2, [sp, #20]
 800a956:	4b04      	ldr	r3, [pc, #16]	; (800a968 <LmHandlerDeviceTimeReq+0x24>)
 800a958:	601a      	str	r2, [r3, #0]
    if( status == LORAMAC_STATUS_OK )
 800a95a:	b910      	cbnz	r0, 800a962 <LmHandlerDeviceTimeReq+0x1e>
}
 800a95c:	b007      	add	sp, #28
 800a95e:	f85d fb04 	ldr.w	pc, [sp], #4
        return LORAMAC_HANDLER_ERROR;
 800a962:	f04f 30ff 	mov.w	r0, #4294967295
 800a966:	e7f9      	b.n	800a95c <LmHandlerDeviceTimeReq+0x18>
 800a968:	20003488 	.word	0x20003488

0800a96c <LmHandlerGetDutyCycleWaitTime>:
}
 800a96c:	4b01      	ldr	r3, [pc, #4]	; (800a974 <LmHandlerGetDutyCycleWaitTime+0x8>)
 800a96e:	6818      	ldr	r0, [r3, #0]
 800a970:	4770      	bx	lr
 800a972:	bf00      	nop
 800a974:	20003488 	.word	0x20003488

0800a978 <LmHandlerJoinStatus>:
{
 800a978:	b500      	push	{lr}
 800a97a:	b08b      	sub	sp, #44	; 0x2c
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800a97c:	2301      	movs	r3, #1
 800a97e:	f88d 3004 	strb.w	r3, [sp, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800a982:	a801      	add	r0, sp, #4
 800a984:	f003 faa2 	bl	800decc <LoRaMacMibGetRequestConfirm>
    if( status == LORAMAC_STATUS_OK )
 800a988:	b920      	cbnz	r0, 800a994 <LmHandlerJoinStatus+0x1c>
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800a98a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800a98e:	b110      	cbz	r0, 800a996 <LmHandlerJoinStatus+0x1e>
            return LORAMAC_HANDLER_SET;
 800a990:	2001      	movs	r0, #1
 800a992:	e000      	b.n	800a996 <LmHandlerJoinStatus+0x1e>
        return LORAMAC_HANDLER_RESET;
 800a994:	2000      	movs	r0, #0
}
 800a996:	b00b      	add	sp, #44	; 0x2c
 800a998:	f85d fb04 	ldr.w	pc, [sp], #4

0800a99c <LmHandlerSend>:
{
 800a99c:	b570      	push	{r4, r5, r6, lr}
 800a99e:	b086      	sub	sp, #24
 800a9a0:	4604      	mov	r4, r0
 800a9a2:	460d      	mov	r5, r1
 800a9a4:	4616      	mov	r6, r2
    if (LoRaMacIsBusy() == true)
 800a9a6:	f002 ff91 	bl	800d8cc <LoRaMacIsBusy>
 800a9aa:	2800      	cmp	r0, #0
 800a9ac:	d164      	bne.n	800aa78 <LmHandlerSend+0xdc>
    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800a9ae:	f7ff ffe3 	bl	800a978 <LmHandlerJoinStatus>
 800a9b2:	2801      	cmp	r0, #1
 800a9b4:	d137      	bne.n	800aa26 <LmHandlerSend+0x8a>
    TxParams.MsgType = isTxConfirmed;
 800a9b6:	4b33      	ldr	r3, [pc, #204]	; (800aa84 <LmHandlerSend+0xe8>)
 800a9b8:	721d      	strb	r5, [r3, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800a9ba:	3d00      	subs	r5, #0
 800a9bc:	bf18      	it	ne
 800a9be:	2501      	movne	r5, #1
 800a9c0:	f88d 5004 	strb.w	r5, [sp, #4]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800a9c4:	4b30      	ldr	r3, [pc, #192]	; (800aa88 <LmHandlerSend+0xec>)
 800a9c6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800a9ca:	f88d 3012 	strb.w	r3, [sp, #18]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800a9ce:	4669      	mov	r1, sp
 800a9d0:	7860      	ldrb	r0, [r4, #1]
 800a9d2:	f003 fa0f 	bl	800ddf4 <LoRaMacQueryTxPossible>
 800a9d6:	b370      	cbz	r0, 800aa36 <LmHandlerSend+0x9a>
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	f88d 3004 	strb.w	r3, [sp, #4]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800a9de:	9303      	str	r3, [sp, #12]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800a9e0:	f8ad 3010 	strh.w	r3, [sp, #16]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800a9e4:	f06f 0506 	mvn.w	r5, #6
    TxParams.AppData = *appData;
 800a9e8:	4b26      	ldr	r3, [pc, #152]	; (800aa84 <LmHandlerSend+0xe8>)
 800a9ea:	f103 0c10 	add.w	ip, r3, #16
 800a9ee:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a9f2:	e88c 0003 	stmia.w	ip, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800a9f6:	4a24      	ldr	r2, [pc, #144]	; (800aa88 <LmHandlerSend+0xec>)
 800a9f8:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800a9fc:	729a      	strb	r2, [r3, #10]
    status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800a9fe:	4631      	mov	r1, r6
 800aa00:	a801      	add	r0, sp, #4
 800aa02:	f003 ff31 	bl	800e868 <LoRaMacMcpsRequest>
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800aa06:	9a05      	ldr	r2, [sp, #20]
 800aa08:	4b20      	ldr	r3, [pc, #128]	; (800aa8c <LmHandlerSend+0xf0>)
 800aa0a:	601a      	str	r2, [r3, #0]
    switch (status)
 800aa0c:	2811      	cmp	r0, #17
 800aa0e:	d830      	bhi.n	800aa72 <LmHandlerSend+0xd6>
 800aa10:	e8df f000 	tbb	[pc, r0]
 800aa14:	2f2f1c21 	.word	0x2f2f1c21
 800aa18:	352f2f2f 	.word	0x352f2f2f
 800aa1c:	2c2f2f2f 	.word	0x2c2f2f2f
 800aa20:	1c1c2f2f 	.word	0x1c1c2f2f
 800aa24:	291c      	.short	0x291c
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800aa26:	4b1a      	ldr	r3, [pc, #104]	; (800aa90 <LmHandlerSend+0xf4>)
 800aa28:	79d9      	ldrb	r1, [r3, #7]
 800aa2a:	7998      	ldrb	r0, [r3, #6]
 800aa2c:	f7ff ff2c 	bl	800a888 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800aa30:	f06f 0502 	mvn.w	r5, #2
 800aa34:	e00c      	b.n	800aa50 <LmHandlerSend+0xb4>
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800aa36:	7823      	ldrb	r3, [r4, #0]
 800aa38:	f88d 3008 	strb.w	r3, [sp, #8]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800aa3c:	7863      	ldrb	r3, [r4, #1]
 800aa3e:	f8ad 3010 	strh.w	r3, [sp, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800aa42:	6863      	ldr	r3, [r4, #4]
 800aa44:	9303      	str	r3, [sp, #12]
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800aa46:	f04f 35ff 	mov.w	r5, #4294967295
 800aa4a:	e7cd      	b.n	800a9e8 <LmHandlerSend+0x4c>
    switch (status)
 800aa4c:	f06f 0501 	mvn.w	r5, #1
}
 800aa50:	4628      	mov	r0, r5
 800aa52:	b006      	add	sp, #24
 800aa54:	bd70      	pop	{r4, r5, r6, pc}
            IsUplinkTxPending = false;
 800aa56:	4b0f      	ldr	r3, [pc, #60]	; (800aa94 <LmHandlerSend+0xf8>)
 800aa58:	2200      	movs	r2, #0
 800aa5a:	701a      	strb	r2, [r3, #0]
            if (lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED)
 800aa5c:	f115 0f07 	cmn.w	r5, #7
 800aa60:	d0f6      	beq.n	800aa50 <LmHandlerSend+0xb4>
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800aa62:	2500      	movs	r5, #0
 800aa64:	e7f4      	b.n	800aa50 <LmHandlerSend+0xb4>
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800aa66:	f06f 0504 	mvn.w	r5, #4
            break;
 800aa6a:	e7f1      	b.n	800aa50 <LmHandlerSend+0xb4>
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800aa6c:	f06f 0505 	mvn.w	r5, #5
            break;
 800aa70:	e7ee      	b.n	800aa50 <LmHandlerSend+0xb4>
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800aa72:	f04f 35ff 	mov.w	r5, #4294967295
            break;
 800aa76:	e7eb      	b.n	800aa50 <LmHandlerSend+0xb4>
        return LORAMAC_HANDLER_BUSY_ERROR;
 800aa78:	f06f 0501 	mvn.w	r5, #1
 800aa7c:	e7e8      	b.n	800aa50 <LmHandlerSend+0xb4>
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800aa7e:	f06f 0502 	mvn.w	r5, #2
 800aa82:	e7e5      	b.n	800aa50 <LmHandlerSend+0xb4>
 800aa84:	200000b0 	.word	0x200000b0
 800aa88:	200034a8 	.word	0x200034a8
 800aa8c:	20003488 	.word	0x20003488
 800aa90:	20000094 	.word	0x20000094
 800aa94:	2000348c 	.word	0x2000348c

0800aa98 <LmHandlerProcess>:
{
 800aa98:	b500      	push	{lr}
 800aa9a:	b083      	sub	sp, #12
    LoRaMacProcess( );
 800aa9c:	f002 ff30 	bl	800d900 <LoRaMacProcess>
    LmHandlerPackagesProcess( );
 800aaa0:	f7ff fed4 	bl	800a84c <LmHandlerPackagesProcess>
    if( LmHandlerPackageIsTxPending( ) == true )
 800aaa4:	f7ff feba 	bl	800a81c <LmHandlerPackageIsTxPending>
 800aaa8:	b910      	cbnz	r0, 800aab0 <LmHandlerProcess+0x18>
    if( IsUplinkTxPending == true )
 800aaaa:	4b0b      	ldr	r3, [pc, #44]	; (800aad8 <LmHandlerProcess+0x40>)
 800aaac:	781b      	ldrb	r3, [r3, #0]
 800aaae:	b913      	cbnz	r3, 800aab6 <LmHandlerProcess+0x1e>
}
 800aab0:	b003      	add	sp, #12
 800aab2:	f85d fb04 	ldr.w	pc, [sp], #4
        LmHandlerAppData_t appData =
 800aab6:	2200      	movs	r2, #0
 800aab8:	f88d 2000 	strb.w	r2, [sp]
 800aabc:	f88d 2001 	strb.w	r2, [sp, #1]
 800aac0:	9201      	str	r2, [sp, #4]
        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800aac2:	4b06      	ldr	r3, [pc, #24]	; (800aadc <LmHandlerProcess+0x44>)
 800aac4:	78d9      	ldrb	r1, [r3, #3]
 800aac6:	4668      	mov	r0, sp
 800aac8:	f7ff ff68 	bl	800a99c <LmHandlerSend>
 800aacc:	2800      	cmp	r0, #0
 800aace:	d1ef      	bne.n	800aab0 <LmHandlerProcess+0x18>
            IsUplinkTxPending = false;
 800aad0:	4b01      	ldr	r3, [pc, #4]	; (800aad8 <LmHandlerProcess+0x40>)
 800aad2:	2200      	movs	r2, #0
 800aad4:	701a      	strb	r2, [r3, #0]
 800aad6:	e7eb      	b.n	800aab0 <LmHandlerProcess+0x18>
 800aad8:	2000348c 	.word	0x2000348c
 800aadc:	200034a8 	.word	0x200034a8

0800aae0 <LmHandlerRequestClass>:
{
 800aae0:	b510      	push	{r4, lr}
 800aae2:	b08a      	sub	sp, #40	; 0x28
 800aae4:	4604      	mov	r4, r0
    if (LoRaMacIsBusy() == true)
 800aae6:	f002 fef1 	bl	800d8cc <LoRaMacIsBusy>
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d136      	bne.n	800ab5c <LmHandlerRequestClass+0x7c>
    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800aaee:	f7ff ff43 	bl	800a978 <LmHandlerJoinStatus>
 800aaf2:	2801      	cmp	r0, #1
 800aaf4:	d135      	bne.n	800ab62 <LmHandlerRequestClass+0x82>
    mibReq.Type = MIB_DEVICE_CLASS;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	f88d 3004 	strb.w	r3, [sp, #4]
    if ( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800aafc:	a801      	add	r0, sp, #4
 800aafe:	f003 f9e5 	bl	800decc <LoRaMacMibGetRequestConfirm>
 800ab02:	bb88      	cbnz	r0, 800ab68 <LmHandlerRequestClass+0x88>
    currentClass = mibReq.Param.Class;
 800ab04:	f89d 3008 	ldrb.w	r3, [sp, #8]
    if( currentClass != newClass )
 800ab08:	42a3      	cmp	r3, r4
 800ab0a:	d030      	beq.n	800ab6e <LmHandlerRequestClass+0x8e>
        switch( newClass )
 800ab0c:	2c01      	cmp	r4, #1
 800ab0e:	d030      	beq.n	800ab72 <LmHandlerRequestClass+0x92>
 800ab10:	2c02      	cmp	r4, #2
 800ab12:	d014      	beq.n	800ab3e <LmHandlerRequestClass+0x5e>
 800ab14:	b114      	cbz	r4, 800ab1c <LmHandlerRequestClass+0x3c>
 800ab16:	2000      	movs	r0, #0
}
 800ab18:	b00a      	add	sp, #40	; 0x28
 800ab1a:	bd10      	pop	{r4, pc}
                if( currentClass != CLASS_A )
 800ab1c:	b90b      	cbnz	r3, 800ab22 <LmHandlerRequestClass+0x42>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800ab1e:	2000      	movs	r0, #0
 800ab20:	e7fa      	b.n	800ab18 <LmHandlerRequestClass+0x38>
                    mibReq.Param.Class = newClass;
 800ab22:	f88d 4008 	strb.w	r4, [sp, #8]
                    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800ab26:	a801      	add	r0, sp, #4
 800ab28:	f003 fb1e 	bl	800e168 <LoRaMacMibSetRequestConfirm>
 800ab2c:	bb20      	cbnz	r0, 800ab78 <LmHandlerRequestClass+0x98>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800ab2e:	4b19      	ldr	r3, [pc, #100]	; (800ab94 <LmHandlerRequestClass+0xb4>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab34:	b31b      	cbz	r3, 800ab7e <LmHandlerRequestClass+0x9e>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800ab36:	4620      	mov	r0, r4
 800ab38:	4798      	blx	r3
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800ab3a:	2000      	movs	r0, #0
 800ab3c:	e7ec      	b.n	800ab18 <LmHandlerRequestClass+0x38>
                if( currentClass != CLASS_A )
 800ab3e:	bb03      	cbnz	r3, 800ab82 <LmHandlerRequestClass+0xa2>
                    mibReq.Param.Class = newClass;
 800ab40:	f88d 4008 	strb.w	r4, [sp, #8]
                    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800ab44:	a801      	add	r0, sp, #4
 800ab46:	f003 fb0f 	bl	800e168 <LoRaMacMibSetRequestConfirm>
 800ab4a:	b9e8      	cbnz	r0, 800ab88 <LmHandlerRequestClass+0xa8>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800ab4c:	4b11      	ldr	r3, [pc, #68]	; (800ab94 <LmHandlerRequestClass+0xb4>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab52:	b1e3      	cbz	r3, 800ab8e <LmHandlerRequestClass+0xae>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800ab54:	4620      	mov	r0, r4
 800ab56:	4798      	blx	r3
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800ab58:	2000      	movs	r0, #0
 800ab5a:	e7dd      	b.n	800ab18 <LmHandlerRequestClass+0x38>
        return LORAMAC_HANDLER_BUSY_ERROR;
 800ab5c:	f06f 0001 	mvn.w	r0, #1
 800ab60:	e7da      	b.n	800ab18 <LmHandlerRequestClass+0x38>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ab62:	f06f 0002 	mvn.w	r0, #2
 800ab66:	e7d7      	b.n	800ab18 <LmHandlerRequestClass+0x38>
        return LORAMAC_HANDLER_ERROR;
 800ab68:	f04f 30ff 	mov.w	r0, #4294967295
 800ab6c:	e7d4      	b.n	800ab18 <LmHandlerRequestClass+0x38>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800ab6e:	2000      	movs	r0, #0
 800ab70:	e7d2      	b.n	800ab18 <LmHandlerRequestClass+0x38>
                errorStatus = LORAMAC_HANDLER_ERROR;
 800ab72:	f04f 30ff 	mov.w	r0, #4294967295
 800ab76:	e7cf      	b.n	800ab18 <LmHandlerRequestClass+0x38>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800ab78:	f04f 30ff 	mov.w	r0, #4294967295
 800ab7c:	e7cc      	b.n	800ab18 <LmHandlerRequestClass+0x38>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800ab7e:	2000      	movs	r0, #0
 800ab80:	e7ca      	b.n	800ab18 <LmHandlerRequestClass+0x38>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800ab82:	f04f 30ff 	mov.w	r0, #4294967295
 800ab86:	e7c7      	b.n	800ab18 <LmHandlerRequestClass+0x38>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800ab88:	f04f 30ff 	mov.w	r0, #4294967295
 800ab8c:	e7c4      	b.n	800ab18 <LmHandlerRequestClass+0x38>
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800ab8e:	2000      	movs	r0, #0
 800ab90:	e7c2      	b.n	800ab18 <LmHandlerRequestClass+0x38>
 800ab92:	bf00      	nop
 800ab94:	20003490 	.word	0x20003490

0800ab98 <LmHandlerGetCurrentClass>:
    if (deviceClass == NULL)
 800ab98:	b170      	cbz	r0, 800abb8 <LmHandlerGetCurrentClass+0x20>
{
 800ab9a:	b510      	push	{r4, lr}
 800ab9c:	b08a      	sub	sp, #40	; 0x28
 800ab9e:	4604      	mov	r4, r0
    mibReq.Type = MIB_DEVICE_CLASS;
 800aba0:	2300      	movs	r3, #0
 800aba2:	f88d 3004 	strb.w	r3, [sp, #4]
    if (LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK)
 800aba6:	a801      	add	r0, sp, #4
 800aba8:	f003 f990 	bl	800decc <LoRaMacMibGetRequestConfirm>
 800abac:	b938      	cbnz	r0, 800abbe <LmHandlerGetCurrentClass+0x26>
    *deviceClass = mibReq.Param.Class;
 800abae:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800abb2:	7023      	strb	r3, [r4, #0]
}
 800abb4:	b00a      	add	sp, #40	; 0x28
 800abb6:	bd10      	pop	{r4, pc}
        return LORAMAC_HANDLER_ERROR;
 800abb8:	f04f 30ff 	mov.w	r0, #4294967295
}
 800abbc:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800abbe:	f04f 30ff 	mov.w	r0, #4294967295
 800abc2:	e7f7      	b.n	800abb4 <LmHandlerGetCurrentClass+0x1c>

0800abc4 <McpsIndication>:
{
 800abc4:	b530      	push	{r4, r5, lr}
 800abc6:	b085      	sub	sp, #20
 800abc8:	460b      	mov	r3, r1
    DeviceClass_t deviceClass = CLASS_A;
 800abca:	2200      	movs	r2, #0
 800abcc:	f88d 2007 	strb.w	r2, [sp, #7]
    RxParams.IsMcpsIndication = 1;
 800abd0:	491d      	ldr	r1, [pc, #116]	; (800ac48 <McpsIndication+0x84>)
 800abd2:	2201      	movs	r2, #1
 800abd4:	700a      	strb	r2, [r1, #0]
    RxParams.Status = mcpsIndication->Status;
 800abd6:	7842      	ldrb	r2, [r0, #1]
 800abd8:	704a      	strb	r2, [r1, #1]
    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800abda:	bb5a      	cbnz	r2, 800ac34 <McpsIndication+0x70>
 800abdc:	4604      	mov	r4, r0
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800abde:	f990 2004 	ldrsb.w	r2, [r0, #4]
 800abe2:	720a      	strb	r2, [r1, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800abe4:	f9b3 2000 	ldrsh.w	r2, [r3]
 800abe8:	724a      	strb	r2, [r1, #9]
    RxParams.Snr = rxStatus->Snr;
 800abea:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800abee:	728a      	strb	r2, [r1, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800abf0:	78db      	ldrb	r3, [r3, #3]
 800abf2:	740b      	strb	r3, [r1, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800abf4:	6903      	ldr	r3, [r0, #16]
 800abf6:	60cb      	str	r3, [r1, #12]
    appData.Port = mcpsIndication->Port;
 800abf8:	78c3      	ldrb	r3, [r0, #3]
 800abfa:	f88d 3008 	strb.w	r3, [sp, #8]
    appData.BufferSize = mcpsIndication->BufferSize;
 800abfe:	7b03      	ldrb	r3, [r0, #12]
 800ac00:	f88d 3009 	strb.w	r3, [sp, #9]
    appData.Buffer = mcpsIndication->Buffer;
 800ac04:	6883      	ldr	r3, [r0, #8]
 800ac06:	9303      	str	r3, [sp, #12]
    LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800ac08:	4d10      	ldr	r5, [pc, #64]	; (800ac4c <McpsIndication+0x88>)
 800ac0a:	682b      	ldr	r3, [r5, #0]
 800ac0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac0e:	a802      	add	r0, sp, #8
 800ac10:	4798      	blx	r3
    if ((LmHandlerCallbacks->OnSysTimeUpdate != NULL) && (mcpsIndication->DeviceTimeAnsReceived == true))
 800ac12:	682b      	ldr	r3, [r5, #0]
 800ac14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac16:	b113      	cbz	r3, 800ac1e <McpsIndication+0x5a>
 800ac18:	7e22      	ldrb	r2, [r4, #24]
 800ac1a:	b102      	cbz	r2, 800ac1e <McpsIndication+0x5a>
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800ac1c:	4798      	blx	r3
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800ac1e:	4621      	mov	r1, r4
 800ac20:	2001      	movs	r0, #1
 800ac22:	f7ff fd73 	bl	800a70c <LmHandlerPackagesNotify>
    LmHandlerGetCurrentClass( &deviceClass );
 800ac26:	f10d 0007 	add.w	r0, sp, #7
 800ac2a:	f7ff ffb5 	bl	800ab98 <LmHandlerGetCurrentClass>
    if ( ( mcpsIndication->FramePending == true ) && ( deviceClass == CLASS_A ) )
 800ac2e:	7963      	ldrb	r3, [r4, #5]
 800ac30:	2b01      	cmp	r3, #1
 800ac32:	d001      	beq.n	800ac38 <McpsIndication+0x74>
}
 800ac34:	b005      	add	sp, #20
 800ac36:	bd30      	pop	{r4, r5, pc}
    if ( ( mcpsIndication->FramePending == true ) && ( deviceClass == CLASS_A ) )
 800ac38:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d1f9      	bne.n	800ac34 <McpsIndication+0x70>
        IsUplinkTxPending = true;
 800ac40:	4b03      	ldr	r3, [pc, #12]	; (800ac50 <McpsIndication+0x8c>)
 800ac42:	2201      	movs	r2, #1
 800ac44:	701a      	strb	r2, [r3, #0]
 800ac46:	e7f5      	b.n	800ac34 <McpsIndication+0x70>
 800ac48:	2000009c 	.word	0x2000009c
 800ac4c:	20003490 	.word	0x20003490
 800ac50:	2000348c 	.word	0x2000348c

0800ac54 <LmHandlerGetTxDatarate>:
    if (txDatarate == NULL)
 800ac54:	b180      	cbz	r0, 800ac78 <LmHandlerGetTxDatarate+0x24>
{
 800ac56:	b510      	push	{r4, lr}
 800ac58:	b08a      	sub	sp, #40	; 0x28
 800ac5a:	4604      	mov	r4, r0
    mibGet.Type = MIB_CHANNELS_DATARATE;
 800ac5c:	2320      	movs	r3, #32
 800ac5e:	f88d 3004 	strb.w	r3, [sp, #4]
    if (LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK)
 800ac62:	a801      	add	r0, sp, #4
 800ac64:	f003 f932 	bl	800decc <LoRaMacMibGetRequestConfirm>
 800ac68:	b948      	cbnz	r0, 800ac7e <LmHandlerGetTxDatarate+0x2a>
    *txDatarate = mibGet.Param.ChannelsDatarate;
 800ac6a:	f99d 3008 	ldrsb.w	r3, [sp, #8]
 800ac6e:	7023      	strb	r3, [r4, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800ac70:	4a04      	ldr	r2, [pc, #16]	; (800ac84 <LmHandlerGetTxDatarate+0x30>)
 800ac72:	7113      	strb	r3, [r2, #4]
}
 800ac74:	b00a      	add	sp, #40	; 0x28
 800ac76:	bd10      	pop	{r4, pc}
        return LORAMAC_HANDLER_ERROR;
 800ac78:	f04f 30ff 	mov.w	r0, #4294967295
}
 800ac7c:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800ac7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac82:	e7f7      	b.n	800ac74 <LmHandlerGetTxDatarate+0x20>
 800ac84:	200034a8 	.word	0x200034a8

0800ac88 <MlmeConfirm>:
{
 800ac88:	b510      	push	{r4, lr}
 800ac8a:	b08a      	sub	sp, #40	; 0x28
 800ac8c:	4604      	mov	r4, r0
    TxParams.IsMcpsConfirm = 0;
 800ac8e:	4824      	ldr	r0, [pc, #144]	; (800ad20 <MlmeConfirm+0x98>)
 800ac90:	2300      	movs	r3, #0
 800ac92:	7003      	strb	r3, [r0, #0]
    TxParams.Status = mlmeConfirm->Status;
 800ac94:	7863      	ldrb	r3, [r4, #1]
 800ac96:	7043      	strb	r3, [r0, #1]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800ac98:	4b22      	ldr	r3, [pc, #136]	; (800ad24 <MlmeConfirm+0x9c>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac9e:	4798      	blx	r3
    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800aca0:	4621      	mov	r1, r4
 800aca2:	2002      	movs	r0, #2
 800aca4:	f7ff fd32 	bl	800a70c <LmHandlerPackagesNotify>
    switch( mlmeConfirm->MlmeRequest )
 800aca8:	7823      	ldrb	r3, [r4, #0]
 800acaa:	2b04      	cmp	r3, #4
 800acac:	d029      	beq.n	800ad02 <MlmeConfirm+0x7a>
 800acae:	2b0b      	cmp	r3, #11
 800acb0:	d02f      	beq.n	800ad12 <MlmeConfirm+0x8a>
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	d001      	beq.n	800acba <MlmeConfirm+0x32>
}
 800acb6:	b00a      	add	sp, #40	; 0x28
 800acb8:	bd10      	pop	{r4, pc}
            mibReq.Type = MIB_DEV_ADDR;
 800acba:	2306      	movs	r3, #6
 800acbc:	f88d 3004 	strb.w	r3, [sp, #4]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800acc0:	a801      	add	r0, sp, #4
 800acc2:	f003 f903 	bl	800decc <LoRaMacMibGetRequestConfirm>
            CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800acc6:	9a02      	ldr	r2, [sp, #8]
 800acc8:	4b17      	ldr	r3, [pc, #92]	; (800ad28 <MlmeConfirm+0xa0>)
 800acca:	615a      	str	r2, [r3, #20]
            LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800accc:	4817      	ldr	r0, [pc, #92]	; (800ad2c <MlmeConfirm+0xa4>)
 800acce:	f7ff ffc1 	bl	800ac54 <LmHandlerGetTxDatarate>
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800acd2:	7863      	ldrb	r3, [r4, #1]
 800acd4:	b16b      	cbz	r3, 800acf2 <MlmeConfirm+0x6a>
                JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800acd6:	4b16      	ldr	r3, [pc, #88]	; (800ad30 <MlmeConfirm+0xa8>)
 800acd8:	22ff      	movs	r2, #255	; 0xff
 800acda:	715a      	strb	r2, [r3, #5]
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800acdc:	4b11      	ldr	r3, [pc, #68]	; (800ad24 <MlmeConfirm+0x9c>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ace2:	4813      	ldr	r0, [pc, #76]	; (800ad30 <MlmeConfirm+0xa8>)
 800ace4:	4798      	blx	r3
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800ace6:	7863      	ldrb	r3, [r4, #1]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d1e4      	bne.n	800acb6 <MlmeConfirm+0x2e>
                SecureElementPrintSessionKeys();
 800acec:	f007 fe72 	bl	80129d4 <SecureElementPrintSessionKeys>
        break;
 800acf0:	e7e1      	b.n	800acb6 <MlmeConfirm+0x2e>
                JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800acf2:	4b0f      	ldr	r3, [pc, #60]	; (800ad30 <MlmeConfirm+0xa8>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	715a      	strb	r2, [r3, #5]
                LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800acf8:	4b0e      	ldr	r3, [pc, #56]	; (800ad34 <MlmeConfirm+0xac>)
 800acfa:	7858      	ldrb	r0, [r3, #1]
 800acfc:	f7ff fef0 	bl	800aae0 <LmHandlerRequestClass>
 800ad00:	e7ec      	b.n	800acdc <MlmeConfirm+0x54>
            RxParams.LinkCheck = true;
 800ad02:	4b0d      	ldr	r3, [pc, #52]	; (800ad38 <MlmeConfirm+0xb0>)
 800ad04:	2201      	movs	r2, #1
 800ad06:	745a      	strb	r2, [r3, #17]
            RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800ad08:	7a22      	ldrb	r2, [r4, #8]
 800ad0a:	749a      	strb	r2, [r3, #18]
            RxParams.NbGateways = mlmeConfirm->NbGateways;
 800ad0c:	7a62      	ldrb	r2, [r4, #9]
 800ad0e:	74da      	strb	r2, [r3, #19]
        break;
 800ad10:	e7d1      	b.n	800acb6 <MlmeConfirm+0x2e>
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800ad12:	7863      	ldrb	r3, [r4, #1]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d0ce      	beq.n	800acb6 <MlmeConfirm+0x2e>
                LmHandlerDeviceTimeReq( );
 800ad18:	f7ff fe14 	bl	800a944 <LmHandlerDeviceTimeReq>
}
 800ad1c:	e7cb      	b.n	800acb6 <MlmeConfirm+0x2e>
 800ad1e:	bf00      	nop
 800ad20:	200000b0 	.word	0x200000b0
 800ad24:	20003490 	.word	0x20003490
 800ad28:	2000007c 	.word	0x2000007c
 800ad2c:	20000098 	.word	0x20000098
 800ad30:	20000094 	.word	0x20000094
 800ad34:	200034a8 	.word	0x200034a8
 800ad38:	2000009c 	.word	0x2000009c

0800ad3c <LmHandlerSetSystemMaxRxError>:
{
 800ad3c:	b500      	push	{lr}
 800ad3e:	b08b      	sub	sp, #44	; 0x2c
    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800ad40:	2323      	movs	r3, #35	; 0x23
 800ad42:	f88d 3004 	strb.w	r3, [sp, #4]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800ad46:	9002      	str	r0, [sp, #8]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800ad48:	a801      	add	r0, sp, #4
 800ad4a:	f003 fa0d 	bl	800e168 <LoRaMacMibSetRequestConfirm>
 800ad4e:	b910      	cbnz	r0, 800ad56 <LmHandlerSetSystemMaxRxError+0x1a>
}
 800ad50:	b00b      	add	sp, #44	; 0x2c
 800ad52:	f85d fb04 	ldr.w	pc, [sp], #4
        return LORAMAC_HANDLER_ERROR;
 800ad56:	f04f 30ff 	mov.w	r0, #4294967295
 800ad5a:	e7f9      	b.n	800ad50 <LmHandlerSetSystemMaxRxError+0x14>

0800ad5c <LmHandlerConfigure>:
{
 800ad5c:	b570      	push	{r4, r5, r6, lr}
 800ad5e:	b090      	sub	sp, #64	; 0x40
 800ad60:	4601      	mov	r1, r0
    UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800ad62:	4c78      	ldr	r4, [pc, #480]	; (800af44 <LmHandlerConfigure+0x1e8>)
 800ad64:	2214      	movs	r2, #20
 800ad66:	4620      	mov	r0, r4
 800ad68:	f009 ff5a 	bl	8014c20 <UTIL_MEM_cpy_8>
    IsUplinkTxPending = false;
 800ad6c:	4b76      	ldr	r3, [pc, #472]	; (800af48 <LmHandlerConfigure+0x1ec>)
 800ad6e:	2200      	movs	r2, #0
 800ad70:	701a      	strb	r2, [r3, #0]
    loraInfo = LoraInfo_GetPtr();
 800ad72:	f7f8 f9f3 	bl	800315c <LoraInfo_GetPtr>
    if (0U == ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800ad76:	7822      	ldrb	r2, [r4, #0]
 800ad78:	2301      	movs	r3, #1
 800ad7a:	4093      	lsls	r3, r2
 800ad7c:	6841      	ldr	r1, [r0, #4]
 800ad7e:	420b      	tst	r3, r1
 800ad80:	d106      	bne.n	800ad90 <LmHandlerConfigure+0x34>
        MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800ad82:	4b72      	ldr	r3, [pc, #456]	; (800af4c <LmHandlerConfigure+0x1f0>)
 800ad84:	2201      	movs	r2, #1
 800ad86:	2100      	movs	r1, #0
 800ad88:	4608      	mov	r0, r1
 800ad8a:	f009 fe33 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
        while (1) {}  /* error: Region is not defined in the MW */
 800ad8e:	e7fe      	b.n	800ad8e <LmHandlerConfigure+0x32>
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800ad90:	496f      	ldr	r1, [pc, #444]	; (800af50 <LmHandlerConfigure+0x1f4>)
 800ad92:	4870      	ldr	r0, [pc, #448]	; (800af54 <LmHandlerConfigure+0x1f8>)
 800ad94:	f002 fdfe 	bl	800d994 <LoRaMacInitialization>
 800ad98:	2800      	cmp	r0, #0
 800ad9a:	f040 80cf 	bne.w	800af3c <LmHandlerConfigure+0x1e0>
    mibReq.Type = MIB_NVM_CTXS;
 800ad9e:	2327      	movs	r3, #39	; 0x27
 800ada0:	f88d 301c 	strb.w	r3, [sp, #28]
    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800ada4:	a807      	add	r0, sp, #28
 800ada6:	f003 f9df 	bl	800e168 <LoRaMacMibSetRequestConfirm>
 800adaa:	2800      	cmp	r0, #0
 800adac:	f040 8087 	bne.w	800aebe <LmHandlerConfigure+0x162>
        CtxRestoreDone = true;
 800adb0:	4b69      	ldr	r3, [pc, #420]	; (800af58 <LmHandlerConfigure+0x1fc>)
 800adb2:	2201      	movs	r2, #1
 800adb4:	701a      	strb	r2, [r3, #0]
    if (CtxRestoreDone == true)
 800adb6:	4b68      	ldr	r3, [pc, #416]	; (800af58 <LmHandlerConfigure+0x1fc>)
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	f000 80a8 	beq.w	800af10 <LmHandlerConfigure+0x1b4>
        if ( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800adc0:	4b66      	ldr	r3, [pc, #408]	; (800af5c <LmHandlerConfigure+0x200>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	69db      	ldr	r3, [r3, #28]
 800adc6:	b10b      	cbz	r3, 800adcc <LmHandlerConfigure+0x70>
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800adc8:	2000      	movs	r0, #0
 800adca:	4798      	blx	r3
        mibReq.Type = MIB_DEV_ADDR;
 800adcc:	2306      	movs	r3, #6
 800adce:	f88d 301c 	strb.w	r3, [sp, #28]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800add2:	a807      	add	r0, sp, #28
 800add4:	f003 f87a 	bl	800decc <LoRaMacMibGetRequestConfirm>
        CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800add8:	9a08      	ldr	r2, [sp, #32]
 800adda:	4b61      	ldr	r3, [pc, #388]	; (800af60 <LmHandlerConfigure+0x204>)
 800addc:	615a      	str	r2, [r3, #20]
        mibReq.Type = MIB_NVM_CTXS;
 800adde:	2327      	movs	r3, #39	; 0x27
 800ade0:	f88d 301c 	strb.w	r3, [sp, #28]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800ade4:	a807      	add	r0, sp, #28
 800ade6:	f003 f871 	bl	800decc <LoRaMacMibGetRequestConfirm>
        LmHandlerParams.ActiveRegion = mibReq.Param.Contexts->MacGroup2.Region;
 800adea:	9a08      	ldr	r2, [sp, #32]
 800adec:	f892 1040 	ldrb.w	r1, [r2, #64]	; 0x40
 800adf0:	4b54      	ldr	r3, [pc, #336]	; (800af44 <LmHandlerConfigure+0x1e8>)
 800adf2:	7019      	strb	r1, [r3, #0]
        LmHandlerParams.DefaultClass = mibReq.Param.Contexts->MacGroup2.DeviceClass;
 800adf4:	f892 1104 	ldrb.w	r1, [r2, #260]	; 0x104
 800adf8:	7059      	strb	r1, [r3, #1]
        LmHandlerParams.AdrEnable = mibReq.Param.Contexts->MacGroup2.AdrCtrlOn;
 800adfa:	f892 2106 	ldrb.w	r2, [r2, #262]	; 0x106
 800adfe:	709a      	strb	r2, [r3, #2]
    mibReq.Type = MIB_DEV_EUI;
 800ae00:	2502      	movs	r5, #2
 800ae02:	f88d 501c 	strb.w	r5, [sp, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800ae06:	a807      	add	r0, sp, #28
 800ae08:	f003 f860 	bl	800decc <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.DevEui, mibReq.Param.DevEui, 8 );
 800ae0c:	4c54      	ldr	r4, [pc, #336]	; (800af60 <LmHandlerConfigure+0x204>)
 800ae0e:	2208      	movs	r2, #8
 800ae10:	9908      	ldr	r1, [sp, #32]
 800ae12:	4620      	mov	r0, r4
 800ae14:	f007 ff45 	bl	8012ca2 <memcpy1>
    mibReq.Type = MIB_JOIN_EUI;
 800ae18:	2303      	movs	r3, #3
 800ae1a:	f88d 301c 	strb.w	r3, [sp, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800ae1e:	a807      	add	r0, sp, #28
 800ae20:	f003 f854 	bl	800decc <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8 );
 800ae24:	2208      	movs	r2, #8
 800ae26:	9908      	ldr	r1, [sp, #32]
 800ae28:	18a0      	adds	r0, r4, r2
 800ae2a:	f007 ff3a 	bl	8012ca2 <memcpy1>
    SecureElementPrintKeys();
 800ae2e:	f007 fd71 	bl	8012914 <SecureElementPrintKeys>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800ae32:	7de3      	ldrb	r3, [r4, #23]
 800ae34:	7da2      	ldrb	r2, [r4, #22]
 800ae36:	7d61      	ldrb	r1, [r4, #21]
 800ae38:	7d20      	ldrb	r0, [r4, #20]
 800ae3a:	9003      	str	r0, [sp, #12]
 800ae3c:	9102      	str	r1, [sp, #8]
 800ae3e:	9201      	str	r2, [sp, #4]
 800ae40:	9300      	str	r3, [sp, #0]
 800ae42:	4b48      	ldr	r3, [pc, #288]	; (800af64 <LmHandlerConfigure+0x208>)
 800ae44:	2200      	movs	r2, #0
 800ae46:	4611      	mov	r1, r2
 800ae48:	4628      	mov	r0, r5
 800ae4a:	f009 fdd3 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
    mibReq.Type = MIB_PUBLIC_NETWORK;
 800ae4e:	260f      	movs	r6, #15
 800ae50:	f88d 601c 	strb.w	r6, [sp, #28]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800ae54:	2301      	movs	r3, #1
 800ae56:	f88d 3020 	strb.w	r3, [sp, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800ae5a:	a807      	add	r0, sp, #28
 800ae5c:	f003 f984 	bl	800e168 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_REPEATER_SUPPORT;
 800ae60:	2310      	movs	r3, #16
 800ae62:	f88d 301c 	strb.w	r3, [sp, #28]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800ae66:	2500      	movs	r5, #0
 800ae68:	f88d 5020 	strb.w	r5, [sp, #32]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800ae6c:	a807      	add	r0, sp, #28
 800ae6e:	f003 f97b 	bl	800e168 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_ADR;
 800ae72:	2304      	movs	r3, #4
 800ae74:	f88d 301c 	strb.w	r3, [sp, #28]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800ae78:	4c32      	ldr	r4, [pc, #200]	; (800af44 <LmHandlerConfigure+0x1e8>)
 800ae7a:	78a3      	ldrb	r3, [r4, #2]
 800ae7c:	f88d 3020 	strb.w	r3, [sp, #32]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800ae80:	a807      	add	r0, sp, #28
 800ae82:	f003 f971 	bl	800e168 <LoRaMacMibSetRequestConfirm>
    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800ae86:	2338      	movs	r3, #56	; 0x38
 800ae88:	f88d 301c 	strb.w	r3, [sp, #28]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800ae8c:	6923      	ldr	r3, [r4, #16]
 800ae8e:	9308      	str	r3, [sp, #32]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800ae90:	a807      	add	r0, sp, #28
 800ae92:	f003 f969 	bl	800e168 <LoRaMacMibSetRequestConfirm>
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800ae96:	f88d 6014 	strb.w	r6, [sp, #20]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800ae9a:	a905      	add	r1, sp, #20
 800ae9c:	7820      	ldrb	r0, [r4, #0]
 800ae9e:	f004 fe6d 	bl	800fb7c <RegionGetPhyParam>
 800aea2:	9004      	str	r0, [sp, #16]
    LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800aea4:	1b43      	subs	r3, r0, r5
 800aea6:	bf18      	it	ne
 800aea8:	2301      	movne	r3, #1
 800aeaa:	71a3      	strb	r3, [r4, #6]
    LmHandlerSetSystemMaxRxError( 20 );
 800aeac:	2014      	movs	r0, #20
 800aeae:	f7ff ff45 	bl	800ad3c <LmHandlerSetSystemMaxRxError>
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800aeb2:	79a0      	ldrb	r0, [r4, #6]
 800aeb4:	f003 fdc6 	bl	800ea44 <LoRaMacTestSetDutyCycleOn>
    return LORAMAC_HANDLER_SUCCESS;
 800aeb8:	4628      	mov	r0, r5
}
 800aeba:	b010      	add	sp, #64	; 0x40
 800aebc:	bd70      	pop	{r4, r5, r6, pc}
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800aebe:	2328      	movs	r3, #40	; 0x28
 800aec0:	f88d 301c 	strb.w	r3, [sp, #28]
        if (LmHandlerCallbacks->OnRestoreContextRequest != NULL)
 800aec4:	4b25      	ldr	r3, [pc, #148]	; (800af5c <LmHandlerConfigure+0x200>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	691b      	ldr	r3, [r3, #16]
 800aeca:	b14b      	cbz	r3, 800aee0 <LmHandlerConfigure+0x184>
            LoRaMacMibGetRequestConfirm( &mibReq );
 800aecc:	a807      	add	r0, sp, #28
 800aece:	f002 fffd 	bl	800decc <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest(mibReq.Param.BackupContexts, sizeof(LoRaMacNvmData_t));
 800aed2:	4b22      	ldr	r3, [pc, #136]	; (800af5c <LmHandlerConfigure+0x200>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	691b      	ldr	r3, [r3, #16]
 800aed8:	f240 518c 	movw	r1, #1420	; 0x58c
 800aedc:	9808      	ldr	r0, [sp, #32]
 800aede:	4798      	blx	r3
        mibReq.Type = MIB_NVM_CTXS;
 800aee0:	2327      	movs	r3, #39	; 0x27
 800aee2:	f88d 301c 	strb.w	r3, [sp, #28]
        if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800aee6:	a807      	add	r0, sp, #28
 800aee8:	f003 f93e 	bl	800e168 <LoRaMacMibSetRequestConfirm>
 800aeec:	2800      	cmp	r0, #0
 800aeee:	f47f af62 	bne.w	800adb6 <LmHandlerConfigure+0x5a>
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800aef2:	2301      	movs	r3, #1
 800aef4:	f88d 301c 	strb.w	r3, [sp, #28]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800aef8:	a807      	add	r0, sp, #28
 800aefa:	f002 ffe7 	bl	800decc <LoRaMacMibGetRequestConfirm>
            if (mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE)
 800aefe:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800af02:	2b00      	cmp	r3, #0
 800af04:	f43f af57 	beq.w	800adb6 <LmHandlerConfigure+0x5a>
                CtxRestoreDone = true;
 800af08:	4b13      	ldr	r3, [pc, #76]	; (800af58 <LmHandlerConfigure+0x1fc>)
 800af0a:	2201      	movs	r2, #1
 800af0c:	701a      	strb	r2, [r3, #0]
 800af0e:	e752      	b.n	800adb6 <LmHandlerConfigure+0x5a>
        mibReq.Type = MIB_NET_ID;
 800af10:	2305      	movs	r3, #5
 800af12:	f88d 301c 	strb.w	r3, [sp, #28]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800af16:	2300      	movs	r3, #0
 800af18:	9308      	str	r3, [sp, #32]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800af1a:	a807      	add	r0, sp, #28
 800af1c:	f003 f924 	bl	800e168 <LoRaMacMibSetRequestConfirm>
        CommissioningParams.DevAddr = LmHandlerCallbacks->GetDevAddr();
 800af20:	4b0e      	ldr	r3, [pc, #56]	; (800af5c <LmHandlerConfigure+0x200>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	68db      	ldr	r3, [r3, #12]
 800af26:	4798      	blx	r3
 800af28:	4b0d      	ldr	r3, [pc, #52]	; (800af60 <LmHandlerConfigure+0x204>)
 800af2a:	6158      	str	r0, [r3, #20]
        mibReq.Type = MIB_DEV_ADDR;
 800af2c:	2306      	movs	r3, #6
 800af2e:	f88d 301c 	strb.w	r3, [sp, #28]
        mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800af32:	9008      	str	r0, [sp, #32]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800af34:	a807      	add	r0, sp, #28
 800af36:	f003 f917 	bl	800e168 <LoRaMacMibSetRequestConfirm>
 800af3a:	e761      	b.n	800ae00 <LmHandlerConfigure+0xa4>
        return LORAMAC_HANDLER_ERROR;
 800af3c:	f04f 30ff 	mov.w	r0, #4294967295
 800af40:	e7bb      	b.n	800aeba <LmHandlerConfigure+0x15e>
 800af42:	bf00      	nop
 800af44:	200034a8 	.word	0x200034a8
 800af48:	2000348c 	.word	0x2000348c
 800af4c:	08015d1c 	.word	0x08015d1c
 800af50:	200034cc 	.word	0x200034cc
 800af54:	200034e0 	.word	0x200034e0
 800af58:	20003486 	.word	0x20003486
 800af5c:	20003490 	.word	0x20003490
 800af60:	2000007c 	.word	0x2000007c
 800af64:	08015d68 	.word	0x08015d68

0800af68 <LmHandlerPackageRegister>:
    switch( id )
 800af68:	b9f0      	cbnz	r0, 800afa8 <LmHandlerPackageRegister+0x40>
{
 800af6a:	b538      	push	{r3, r4, r5, lr}
 800af6c:	460c      	mov	r4, r1
 800af6e:	4605      	mov	r5, r0
            package = LmhpCompliancePackageFactory( );
 800af70:	f000 fb76 	bl	800b660 <LmhpCompliancePackageFactory>
    if( package != NULL )
 800af74:	b1a8      	cbz	r0, 800afa2 <LmHandlerPackageRegister+0x3a>
        LmHandlerPackages[id] = package;
 800af76:	4a0e      	ldr	r2, [pc, #56]	; (800afb0 <LmHandlerPackageRegister+0x48>)
 800af78:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800af7c:	4a0d      	ldr	r2, [pc, #52]	; (800afb4 <LmHandlerPackageRegister+0x4c>)
 800af7e:	6282      	str	r2, [r0, #40]	; 0x28
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800af80:	4a0d      	ldr	r2, [pc, #52]	; (800afb8 <LmHandlerPackageRegister+0x50>)
 800af82:	6812      	ldr	r2, [r2, #0]
 800af84:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800af86:	6301      	str	r1, [r0, #48]	; 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800af88:	6c91      	ldr	r1, [r2, #72]	; 0x48
 800af8a:	6341      	str	r1, [r0, #52]	; 0x34
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800af8c:	490b      	ldr	r1, [pc, #44]	; (800afbc <LmHandlerPackageRegister+0x54>)
 800af8e:	62c1      	str	r1, [r0, #44]	; 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800af90:	6992      	ldr	r2, [r2, #24]
 800af92:	6142      	str	r2, [r0, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800af94:	6843      	ldr	r3, [r0, #4]
 800af96:	22f2      	movs	r2, #242	; 0xf2
 800af98:	4909      	ldr	r1, [pc, #36]	; (800afc0 <LmHandlerPackageRegister+0x58>)
 800af9a:	4620      	mov	r0, r4
 800af9c:	4798      	blx	r3
        return LORAMAC_HANDLER_SUCCESS;
 800af9e:	2000      	movs	r0, #0
}
 800afa0:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_HANDLER_ERROR;
 800afa2:	f04f 30ff 	mov.w	r0, #4294967295
 800afa6:	e7fb      	b.n	800afa0 <LmHandlerPackageRegister+0x38>
 800afa8:	f04f 30ff 	mov.w	r0, #4294967295
}
 800afac:	4770      	bx	lr
 800afae:	bf00      	nop
 800afb0:	20003494 	.word	0x20003494
 800afb4:	0800a889 	.word	0x0800a889
 800afb8:	20003490 	.word	0x20003490
 800afbc:	0800a945 	.word	0x0800a945
 800afc0:	20003394 	.word	0x20003394

0800afc4 <LmHandlerInit>:
{
 800afc4:	b508      	push	{r3, lr}
    LmHandlerCallbacks = handlerCallbacks;
 800afc6:	4b13      	ldr	r3, [pc, #76]	; (800b014 <LmHandlerInit+0x50>)
 800afc8:	6018      	str	r0, [r3, #0]
    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800afca:	4b13      	ldr	r3, [pc, #76]	; (800b018 <LmHandlerInit+0x54>)
 800afcc:	4a13      	ldr	r2, [pc, #76]	; (800b01c <LmHandlerInit+0x58>)
 800afce:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800afd0:	4a13      	ldr	r2, [pc, #76]	; (800b020 <LmHandlerInit+0x5c>)
 800afd2:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800afd4:	4a13      	ldr	r2, [pc, #76]	; (800b024 <LmHandlerInit+0x60>)
 800afd6:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800afd8:	4a13      	ldr	r2, [pc, #76]	; (800b028 <LmHandlerInit+0x64>)
 800afda:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800afdc:	6802      	ldr	r2, [r0, #0]
 800afde:	4b13      	ldr	r3, [pc, #76]	; (800b02c <LmHandlerInit+0x68>)
 800afe0:	601a      	str	r2, [r3, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800afe2:	6842      	ldr	r2, [r0, #4]
 800afe4:	605a      	str	r2, [r3, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800afe6:	6882      	ldr	r2, [r0, #8]
 800afe8:	609a      	str	r2, [r3, #8]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800afea:	4a11      	ldr	r2, [pc, #68]	; (800b030 <LmHandlerInit+0x6c>)
 800afec:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800afee:	6982      	ldr	r2, [r0, #24]
 800aff0:	611a      	str	r2, [r3, #16]
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800aff2:	4b10      	ldr	r3, [pc, #64]	; (800b034 <LmHandlerInit+0x70>)
 800aff4:	6019      	str	r1, [r3, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800aff6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800aff8:	605a      	str	r2, [r3, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerCallbacks->OnTxFrameCtrlChanged;
 800affa:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800affc:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerCallbacks->OnPingSlotPeriodicityChanged;
 800affe:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b000:	60da      	str	r2, [r3, #12]
    if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800b002:	4619      	mov	r1, r3
 800b004:	2000      	movs	r0, #0
 800b006:	f7ff ffaf 	bl	800af68 <LmHandlerPackageRegister>
 800b00a:	b900      	cbnz	r0, 800b00e <LmHandlerInit+0x4a>
}
 800b00c:	bd08      	pop	{r3, pc}
        return LORAMAC_HANDLER_ERROR;
 800b00e:	f04f 30ff 	mov.w	r0, #4294967295
 800b012:	e7fb      	b.n	800b00c <LmHandlerInit+0x48>
 800b014:	20003490 	.word	0x20003490
 800b018:	200034e0 	.word	0x200034e0
 800b01c:	0800a7dd 	.word	0x0800a7dd
 800b020:	0800abc5 	.word	0x0800abc5
 800b024:	0800ac89 	.word	0x0800ac89
 800b028:	0800a779 	.word	0x0800a779
 800b02c:	200034cc 	.word	0x200034cc
 800b030:	0800fb25 	.word	0x0800fb25
 800b034:	200034bc 	.word	0x200034bc

0800b038 <LmHandlerGetVersion>:
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion(LmHandlerVersionType_t lmhType, uint32_t *featureVersion)
{
    if (featureVersion == NULL)
 800b038:	b161      	cbz	r1, 800b054 <LmHandlerGetVersion+0x1c>
    {
        return LORAMAC_HANDLER_ERROR;
    }

    switch(lmhType)
 800b03a:	b118      	cbz	r0, 800b044 <LmHandlerGetVersion+0xc>
 800b03c:	2801      	cmp	r0, #1
 800b03e:	d005      	beq.n	800b04c <LmHandlerGetVersion+0x14>
 800b040:	2000      	movs	r0, #0
 800b042:	4770      	bx	lr
    {
        case LORAMAC_HANDLER_L2_VERSION:
            *featureVersion = LORAMAC_VERSION;
 800b044:	4a05      	ldr	r2, [pc, #20]	; (800b05c <LmHandlerGetVersion+0x24>)
 800b046:	600a      	str	r2, [r1, #0]
            break;
        default:
          break;
    }

    return LORAMAC_HANDLER_SUCCESS;
 800b048:	2000      	movs	r0, #0
            break;
 800b04a:	4770      	bx	lr
            *featureVersion = REGION_VERSION;
 800b04c:	4a04      	ldr	r2, [pc, #16]	; (800b060 <LmHandlerGetVersion+0x28>)
 800b04e:	600a      	str	r2, [r1, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800b050:	2000      	movs	r0, #0
            break;
 800b052:	4770      	bx	lr
        return LORAMAC_HANDLER_ERROR;
 800b054:	f04f 30ff 	mov.w	r0, #4294967295
}
 800b058:	4770      	bx	lr
 800b05a:	bf00      	nop
 800b05c:	01000400 	.word	0x01000400
 800b060:	02010001 	.word	0x02010001

0800b064 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop(void)
{
 800b064:	b508      	push	{r3, lr}
    if (LoRaMacDeInitialization() == LORAMAC_STATUS_OK)
 800b066:	f003 fd01 	bl	800ea6c <LoRaMacDeInitialization>
 800b06a:	b900      	cbnz	r0, 800b06e <LmHandlerStop+0xa>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}
 800b06c:	bd08      	pop	{r3, pc}
        return LORAMAC_HANDLER_BUSY_ERROR;
 800b06e:	f06f 0001 	mvn.w	r0, #1
 800b072:	e7fb      	b.n	800b06c <LmHandlerStop+0x8>

0800b074 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt(void)
{
 800b074:	b508      	push	{r3, lr}
    if (LoRaMacHalt() == LORAMAC_STATUS_OK)
 800b076:	f002 fe8b 	bl	800dd90 <LoRaMacHalt>
 800b07a:	b900      	cbnz	r0, 800b07e <LmHandlerHalt+0xa>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}
 800b07c:	bd08      	pop	{r3, pc}
        return LORAMAC_HANDLER_BUSY_ERROR;
 800b07e:	f06f 0001 	mvn.w	r0, #1
 800b082:	e7fb      	b.n	800b07c <LmHandlerHalt+0x8>

0800b084 <LmHandlerNvmDataStore>:
        return LORAMAC_HANDLER_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800b084:	b510      	push	{r4, lr}
 800b086:	b08a      	sub	sp, #40	; 0x28
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
    int32_t status = NVM_DATA_OK;

    lmhStatus = LmHandlerHalt();
 800b088:	f7ff fff4 	bl	800b074 <LmHandlerHalt>

    if (lmhStatus == LORAMAC_HANDLER_SUCCESS)
 800b08c:	4604      	mov	r4, r0
 800b08e:	b148      	cbz	r0, 800b0a4 <LmHandlerNvmDataStore+0x20>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
        }
    }

    if ((lmhStatus == LORAMAC_HANDLER_SUCCESS) && (LmHandlerCallbacks->OnNvmDataChange != NULL ))
 800b090:	b92c      	cbnz	r4, 800b09e <LmHandlerNvmDataStore+0x1a>
 800b092:	4b18      	ldr	r3, [pc, #96]	; (800b0f4 <LmHandlerNvmDataStore+0x70>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	69db      	ldr	r3, [r3, #28]
 800b098:	b10b      	cbz	r3, 800b09e <LmHandlerNvmDataStore+0x1a>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800b09a:	2001      	movs	r0, #1
 800b09c:	4798      	blx	r3
    }

    return lmhStatus;
}
 800b09e:	4620      	mov	r0, r4
 800b0a0:	b00a      	add	sp, #40	; 0x28
 800b0a2:	bd10      	pop	{r4, pc}
        status = NvmDataMgmtStoreBegin();
 800b0a4:	f004 fd46 	bl	800fb34 <NvmDataMgmtStoreBegin>
        if (status == NVM_DATA_NO_UPDATED_DATA)
 800b0a8:	f110 0f02 	cmn.w	r0, #2
 800b0ac:	d012      	beq.n	800b0d4 <LmHandlerNvmDataStore+0x50>
        else if (( status != NVM_DATA_OK ) || (LmHandlerCallbacks->OnStoreContextRequest == NULL))
 800b0ae:	b9d0      	cbnz	r0, 800b0e6 <LmHandlerNvmDataStore+0x62>
 800b0b0:	4b10      	ldr	r3, [pc, #64]	; (800b0f4 <LmHandlerNvmDataStore+0x70>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	695b      	ldr	r3, [r3, #20]
 800b0b6:	b1cb      	cbz	r3, 800b0ec <LmHandlerNvmDataStore+0x68>
          mibReq.Type = MIB_NVM_CTXS;
 800b0b8:	2327      	movs	r3, #39	; 0x27
 800b0ba:	f88d 3004 	strb.w	r3, [sp, #4]
          LoRaMacMibGetRequestConfirm( &mibReq );
 800b0be:	a801      	add	r0, sp, #4
 800b0c0:	f002 ff04 	bl	800decc <LoRaMacMibGetRequestConfirm>
          LmHandlerCallbacks->OnStoreContextRequest(nvm, nvm_size);
 800b0c4:	4b0b      	ldr	r3, [pc, #44]	; (800b0f4 <LmHandlerNvmDataStore+0x70>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	695b      	ldr	r3, [r3, #20]
 800b0ca:	f44f 61b2 	mov.w	r1, #1424	; 0x590
 800b0ce:	9802      	ldr	r0, [sp, #8]
 800b0d0:	4798      	blx	r3
 800b0d2:	e001      	b.n	800b0d8 <LmHandlerNvmDataStore+0x54>
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800b0d4:	f06f 0407 	mvn.w	r4, #7
        if ( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800b0d8:	f004 fd3c 	bl	800fb54 <NvmDataMgmtStoreEnd>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d0d7      	beq.n	800b090 <LmHandlerNvmDataStore+0xc>
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800b0e0:	f04f 34ff 	mov.w	r4, #4294967295
 800b0e4:	e7db      	b.n	800b09e <LmHandlerNvmDataStore+0x1a>
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800b0e6:	f04f 34ff 	mov.w	r4, #4294967295
 800b0ea:	e7f5      	b.n	800b0d8 <LmHandlerNvmDataStore+0x54>
 800b0ec:	f04f 34ff 	mov.w	r4, #4294967295
 800b0f0:	e7f2      	b.n	800b0d8 <LmHandlerNvmDataStore+0x54>
 800b0f2:	bf00      	nop
 800b0f4:	20003490 	.word	0x20003490

0800b0f8 <LmhpComplianceIsInitialized>:
}

static bool LmhpComplianceIsInitialized( void )
{
    return ComplianceTestState.Initialized;
}
 800b0f8:	4b01      	ldr	r3, [pc, #4]	; (800b100 <LmhpComplianceIsInitialized+0x8>)
 800b0fa:	7818      	ldrb	r0, [r3, #0]
 800b0fc:	4770      	bx	lr
 800b0fe:	bf00      	nop
 800b100:	200034f4 	.word	0x200034f4

0800b104 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
    return ComplianceTestState.IsTxPending;
}
 800b104:	4b01      	ldr	r3, [pc, #4]	; (800b10c <LmhpComplianceIsTxPending+0x8>)
 800b106:	7858      	ldrb	r0, [r3, #1]
 800b108:	4770      	bx	lr
 800b10a:	bf00      	nop
 800b10c:	200034f4 	.word	0x200034f4

0800b110 <LmhpComplianceOnMlmeConfirm>:
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
    }
}
 800b110:	4770      	bx	lr

0800b112 <LmhpComplianceOnMlmeIndication>:
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
    }
}
 800b112:	4770      	bx	lr

0800b114 <OnProcessTimer>:
}
#endif
/* ST_WORKAROUND_END */

static void OnProcessTimer( void *context )
{
 800b114:	b508      	push	{r3, lr}
    ComplianceTestState.IsTxPending = true;
 800b116:	4b03      	ldr	r3, [pc, #12]	; (800b124 <OnProcessTimer+0x10>)
 800b118:	2201      	movs	r2, #1
 800b11a:	705a      	strb	r2, [r3, #1]
    CompliancePackage.OnPackageProcessEvent();
 800b11c:	4b02      	ldr	r3, [pc, #8]	; (800b128 <OnProcessTimer+0x14>)
 800b11e:	695b      	ldr	r3, [r3, #20]
 800b120:	4798      	blx	r3
}
 800b122:	bd08      	pop	{r3, pc}
 800b124:	200034f4 	.word	0x200034f4
 800b128:	200000cc 	.word	0x200000cc

0800b12c <LmhpComplianceOnMcpsIndication>:
    if( ComplianceTestState.Initialized == false )
 800b12c:	4b8d      	ldr	r3, [pc, #564]	; (800b364 <LmhpComplianceOnMcpsIndication+0x238>)
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	2b00      	cmp	r3, #0
 800b132:	f000 81fd 	beq.w	800b530 <LmhpComplianceOnMcpsIndication+0x404>
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800b136:	78c3      	ldrb	r3, [r0, #3]
 800b138:	b90b      	cbnz	r3, 800b13e <LmhpComplianceOnMcpsIndication+0x12>
 800b13a:	7b83      	ldrb	r3, [r0, #14]
 800b13c:	b11b      	cbz	r3, 800b146 <LmhpComplianceOnMcpsIndication+0x1a>
        ComplianceTestState.RxAppCnt++;
 800b13e:	4a89      	ldr	r2, [pc, #548]	; (800b364 <LmhpComplianceOnMcpsIndication+0x238>)
 800b140:	8a13      	ldrh	r3, [r2, #16]
 800b142:	3301      	adds	r3, #1
 800b144:	8213      	strh	r3, [r2, #16]
    if( mcpsIndication->RxData == false )
 800b146:	7b43      	ldrb	r3, [r0, #13]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	f000 81f1 	beq.w	800b530 <LmhpComplianceOnMcpsIndication+0x404>
    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800b14e:	78c3      	ldrb	r3, [r0, #3]
 800b150:	2be0      	cmp	r3, #224	; 0xe0
 800b152:	f040 81ed 	bne.w	800b530 <LmhpComplianceOnMcpsIndication+0x404>
{
 800b156:	b570      	push	{r4, r5, r6, lr}
 800b158:	b094      	sub	sp, #80	; 0x50
    ComplianceTestState.DataBufferSize = 0;
 800b15a:	4b82      	ldr	r3, [pc, #520]	; (800b364 <LmhpComplianceOnMcpsIndication+0x238>)
 800b15c:	2200      	movs	r2, #0
 800b15e:	729a      	strb	r2, [r3, #10]
    switch( mcpsIndication->Buffer[cmdIndex++] )
 800b160:	6884      	ldr	r4, [r0, #8]
 800b162:	7823      	ldrb	r3, [r4, #0]
 800b164:	2b7f      	cmp	r3, #127	; 0x7f
 800b166:	f200 8093 	bhi.w	800b290 <LmhpComplianceOnMcpsIndication+0x164>
 800b16a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b16e:	0080      	.short	0x0080
 800b170:	00a600a1 	.word	0x00a600a1
 800b174:	00b400ac 	.word	0x00b400ac
 800b178:	00c800c1 	.word	0x00c800c1
 800b17c:	00f200e1 	.word	0x00f200e1
 800b180:	0133011f 	.word	0x0133011f
 800b184:	00910091 	.word	0x00910091
 800b188:	00910091 	.word	0x00910091
 800b18c:	00910091 	.word	0x00910091
 800b190:	00910091 	.word	0x00910091
 800b194:	00910091 	.word	0x00910091
 800b198:	00910091 	.word	0x00910091
 800b19c:	00910091 	.word	0x00910091
 800b1a0:	00910091 	.word	0x00910091
 800b1a4:	00910091 	.word	0x00910091
 800b1a8:	00910091 	.word	0x00910091
 800b1ac:	01370091 	.word	0x01370091
 800b1b0:	0142013e 	.word	0x0142013e
 800b1b4:	00910091 	.word	0x00910091
 800b1b8:	00910091 	.word	0x00910091
 800b1bc:	00910091 	.word	0x00910091
 800b1c0:	00910091 	.word	0x00910091
 800b1c4:	00910091 	.word	0x00910091
 800b1c8:	00910091 	.word	0x00910091
 800b1cc:	00910091 	.word	0x00910091
 800b1d0:	00910091 	.word	0x00910091
 800b1d4:	00910091 	.word	0x00910091
 800b1d8:	00910091 	.word	0x00910091
 800b1dc:	00910091 	.word	0x00910091
 800b1e0:	00910091 	.word	0x00910091
 800b1e4:	00910091 	.word	0x00910091
 800b1e8:	00910091 	.word	0x00910091
 800b1ec:	00910091 	.word	0x00910091
 800b1f0:	00910091 	.word	0x00910091
 800b1f4:	00910091 	.word	0x00910091
 800b1f8:	00910091 	.word	0x00910091
 800b1fc:	00910091 	.word	0x00910091
 800b200:	00910091 	.word	0x00910091
 800b204:	00910091 	.word	0x00910091
 800b208:	00910091 	.word	0x00910091
 800b20c:	00910091 	.word	0x00910091
 800b210:	00910091 	.word	0x00910091
 800b214:	00910091 	.word	0x00910091
 800b218:	00910091 	.word	0x00910091
 800b21c:	00910091 	.word	0x00910091
 800b220:	00910091 	.word	0x00910091
 800b224:	00910091 	.word	0x00910091
 800b228:	00910091 	.word	0x00910091
 800b22c:	00910091 	.word	0x00910091
 800b230:	00910091 	.word	0x00910091
 800b234:	00910091 	.word	0x00910091
 800b238:	00910091 	.word	0x00910091
 800b23c:	00910091 	.word	0x00910091
 800b240:	00910091 	.word	0x00910091
 800b244:	00910091 	.word	0x00910091
 800b248:	00910091 	.word	0x00910091
 800b24c:	00910091 	.word	0x00910091
 800b250:	00910091 	.word	0x00910091
 800b254:	00910091 	.word	0x00910091
 800b258:	00910091 	.word	0x00910091
 800b25c:	00910091 	.word	0x00910091
 800b260:	00910091 	.word	0x00910091
 800b264:	00910091 	.word	0x00910091
 800b268:	016e014d 	.word	0x016e014d
 800b26c:	017c      	.short	0x017c
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800b26e:	4b3d      	ldr	r3, [pc, #244]	; (800b364 <LmhpComplianceOnMcpsIndication+0x238>)
 800b270:	68da      	ldr	r2, [r3, #12]
 800b272:	2101      	movs	r1, #1
 800b274:	7299      	strb	r1, [r3, #10]
 800b276:	2000      	movs	r0, #0
 800b278:	7010      	strb	r0, [r2, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800b27a:	68d8      	ldr	r0, [r3, #12]
 800b27c:	7a9a      	ldrb	r2, [r3, #10]
 800b27e:	1854      	adds	r4, r2, r1
 800b280:	729c      	strb	r4, [r3, #10]
 800b282:	2406      	movs	r4, #6
 800b284:	5484      	strb	r4, [r0, r2]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800b286:	68d8      	ldr	r0, [r3, #12]
 800b288:	7a9a      	ldrb	r2, [r3, #10]
 800b28a:	1854      	adds	r4, r2, r1
 800b28c:	729c      	strb	r4, [r3, #10]
 800b28e:	5481      	strb	r1, [r0, r2]
    if( ComplianceTestState.DataBufferSize != 0 )
 800b290:	4b34      	ldr	r3, [pc, #208]	; (800b364 <LmhpComplianceOnMcpsIndication+0x238>)
 800b292:	7a9b      	ldrb	r3, [r3, #10]
 800b294:	2b00      	cmp	r3, #0
 800b296:	f000 8144 	beq.w	800b522 <LmhpComplianceOnMcpsIndication+0x3f6>
        TimerSetValue( &ProcessTimer, 1000 );
 800b29a:	4c33      	ldr	r4, [pc, #204]	; (800b368 <LmhpComplianceOnMcpsIndication+0x23c>)
 800b29c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	f009 febf 	bl	8015024 <UTIL_TIMER_SetPeriod>
        TimerStart(&ProcessTimer);
 800b2a6:	4620      	mov	r0, r4
 800b2a8:	f009 fe76 	bl	8014f98 <UTIL_TIMER_Start>
}
 800b2ac:	b014      	add	sp, #80	; 0x50
 800b2ae:	bd70      	pop	{r4, r5, r6, pc}
        ComplianceTestState.IsResetCmdPending = true;
 800b2b0:	4b2c      	ldr	r3, [pc, #176]	; (800b364 <LmhpComplianceOnMcpsIndication+0x238>)
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        break;
 800b2b8:	e7ea      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800b2ba:	4b2c      	ldr	r3, [pc, #176]	; (800b36c <LmhpComplianceOnMcpsIndication+0x240>)
 800b2bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2be:	2101      	movs	r1, #1
 800b2c0:	2002      	movs	r0, #2
 800b2c2:	4798      	blx	r3
        break;
 800b2c4:	e7e4      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800b2c6:	7862      	ldrb	r2, [r4, #1]
 800b2c8:	4b26      	ldr	r3, [pc, #152]	; (800b364 <LmhpComplianceOnMcpsIndication+0x238>)
 800b2ca:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
        ComplianceTestState.IsClassReqCmdPending = true;
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        break;
 800b2d4:	e7dc      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        mibReq.Type            = MIB_ADR;
 800b2d6:	2304      	movs	r3, #4
 800b2d8:	f88d 3000 	strb.w	r3, [sp]
        mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800b2dc:	7863      	ldrb	r3, [r4, #1]
 800b2de:	3b00      	subs	r3, #0
 800b2e0:	bf18      	it	ne
 800b2e2:	2301      	movne	r3, #1
 800b2e4:	f88d 3004 	strb.w	r3, [sp, #4]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800b2e8:	4668      	mov	r0, sp
 800b2ea:	f002 ff3d 	bl	800e168 <LoRaMacMibSetRequestConfirm>
        break;
 800b2ee:	e7cf      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800b2f0:	7860      	ldrb	r0, [r4, #1]
 800b2f2:	3800      	subs	r0, #0
 800b2f4:	bf18      	it	ne
 800b2f6:	2001      	movne	r0, #1
 800b2f8:	f003 fba4 	bl	800ea44 <LoRaMacTestSetDutyCycleOn>
        break;
 800b2fc:	e7c8      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800b2fe:	466d      	mov	r5, sp
 800b300:	4e1b      	ldr	r6, [pc, #108]	; (800b370 <LmhpComplianceOnMcpsIndication+0x244>)
 800b302:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b304:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b306:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b308:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b30a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800b30e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800b312:	7863      	ldrb	r3, [r4, #1]
        if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800b314:	2b0a      	cmp	r3, #10
 800b316:	d8bb      	bhi.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
            if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800b318:	4a16      	ldr	r2, [pc, #88]	; (800b374 <LmhpComplianceOnMcpsIndication+0x248>)
 800b31a:	6812      	ldr	r2, [r2, #0]
 800b31c:	6852      	ldr	r2, [r2, #4]
 800b31e:	2a00      	cmp	r2, #0
 800b320:	d0b6      	beq.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
                ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800b322:	a914      	add	r1, sp, #80	; 0x50
 800b324:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b328:	f853 0c50 	ldr.w	r0, [r3, #-80]
 800b32c:	4790      	blx	r2
        break;
 800b32e:	e7af      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800b330:	7862      	ldrb	r2, [r4, #1]
        if( ( frameType == 1 ) || ( frameType == 2 ) )
 800b332:	1e53      	subs	r3, r2, #1
 800b334:	b2db      	uxtb	r3, r3
 800b336:	2b01      	cmp	r3, #1
 800b338:	d8aa      	bhi.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
            ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800b33a:	1e50      	subs	r0, r2, #1
 800b33c:	bf18      	it	ne
 800b33e:	2001      	movne	r0, #1
 800b340:	4b08      	ldr	r3, [pc, #32]	; (800b364 <LmhpComplianceOnMcpsIndication+0x238>)
 800b342:	7218      	strb	r0, [r3, #8]
            if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800b344:	4b0b      	ldr	r3, [pc, #44]	; (800b374 <LmhpComplianceOnMcpsIndication+0x248>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	689b      	ldr	r3, [r3, #8]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d0a0      	beq.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
                ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800b34e:	4798      	blx	r3
 800b350:	e79e      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800b352:	4b04      	ldr	r3, [pc, #16]	; (800b364 <LmhpComplianceOnMcpsIndication+0x238>)
 800b354:	68da      	ldr	r2, [r3, #12]
 800b356:	2101      	movs	r1, #1
 800b358:	7299      	strb	r1, [r3, #10]
 800b35a:	2308      	movs	r3, #8
 800b35c:	7013      	strb	r3, [r2, #0]
        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800b35e:	460b      	mov	r3, r1
 800b360:	e01b      	b.n	800b39a <LmhpComplianceOnMcpsIndication+0x26e>
 800b362:	bf00      	nop
 800b364:	200034f4 	.word	0x200034f4
 800b368:	2000352c 	.word	0x2000352c
 800b36c:	200000cc 	.word	0x200000cc
 800b370:	0801554c 	.word	0x0801554c
 800b374:	200034f0 	.word	0x200034f0
            ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800b378:	6882      	ldr	r2, [r0, #8]
 800b37a:	f101 0c01 	add.w	ip, r1, #1
 800b37e:	5c52      	ldrb	r2, [r2, r1]
 800b380:	496c      	ldr	r1, [pc, #432]	; (800b534 <LmhpComplianceOnMcpsIndication+0x408>)
 800b382:	68cd      	ldr	r5, [r1, #12]
 800b384:	7a8c      	ldrb	r4, [r1, #10]
 800b386:	f104 0e01 	add.w	lr, r4, #1
 800b38a:	f881 e00a 	strb.w	lr, [r1, #10]
 800b38e:	3201      	adds	r2, #1
 800b390:	552a      	strb	r2, [r5, r4]
             i++ )
 800b392:	3301      	adds	r3, #1
 800b394:	b2db      	uxtb	r3, r3
            ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800b396:	fa5f f18c 	uxtb.w	r1, ip
        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800b39a:	4a66      	ldr	r2, [pc, #408]	; (800b534 <LmhpComplianceOnMcpsIndication+0x408>)
 800b39c:	7a52      	ldrb	r2, [r2, #9]
 800b39e:	7b04      	ldrb	r4, [r0, #12]
 800b3a0:	42a2      	cmp	r2, r4
 800b3a2:	bf28      	it	cs
 800b3a4:	4622      	movcs	r2, r4
 800b3a6:	429a      	cmp	r2, r3
 800b3a8:	d8e6      	bhi.n	800b378 <LmhpComplianceOnMcpsIndication+0x24c>
 800b3aa:	e771      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800b3ac:	4b61      	ldr	r3, [pc, #388]	; (800b534 <LmhpComplianceOnMcpsIndication+0x408>)
 800b3ae:	68da      	ldr	r2, [r3, #12]
 800b3b0:	2101      	movs	r1, #1
 800b3b2:	7299      	strb	r1, [r3, #10]
 800b3b4:	2109      	movs	r1, #9
 800b3b6:	7011      	strb	r1, [r2, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800b3b8:	8a18      	ldrh	r0, [r3, #16]
 800b3ba:	68d9      	ldr	r1, [r3, #12]
 800b3bc:	7a9a      	ldrb	r2, [r3, #10]
 800b3be:	1c54      	adds	r4, r2, #1
 800b3c0:	729c      	strb	r4, [r3, #10]
 800b3c2:	5488      	strb	r0, [r1, r2]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800b3c4:	8a1a      	ldrh	r2, [r3, #16]
 800b3c6:	68d8      	ldr	r0, [r3, #12]
 800b3c8:	7a99      	ldrb	r1, [r3, #10]
 800b3ca:	1c4c      	adds	r4, r1, #1
 800b3cc:	729c      	strb	r4, [r3, #10]
 800b3ce:	0a13      	lsrs	r3, r2, #8
 800b3d0:	5443      	strb	r3, [r0, r1]
        break;
 800b3d2:	e75d      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        ComplianceTestState.RxAppCnt = 0;
 800b3d4:	4b57      	ldr	r3, [pc, #348]	; (800b534 <LmhpComplianceOnMcpsIndication+0x408>)
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	821a      	strh	r2, [r3, #16]
        break;
 800b3da:	e759      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        mlmeReq.Type = MLME_LINK_CHECK;
 800b3dc:	2304      	movs	r3, #4
 800b3de:	f88d 3000 	strb.w	r3, [sp]
        LoRaMacMlmeRequest( &mlmeReq );
 800b3e2:	4668      	mov	r0, sp
 800b3e4:	f003 f946 	bl	800e674 <LoRaMacMlmeRequest>
        break;
 800b3e8:	e752      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        CompliancePackage.OnDeviceTimeRequest( );
 800b3ea:	4b53      	ldr	r3, [pc, #332]	; (800b538 <LmhpComplianceOnMcpsIndication+0x40c>)
 800b3ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3ee:	4798      	blx	r3
        break;
 800b3f0:	e74e      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800b3f2:	7860      	ldrb	r0, [r4, #1]
 800b3f4:	4b4f      	ldr	r3, [pc, #316]	; (800b534 <LmhpComplianceOnMcpsIndication+0x408>)
 800b3f6:	7558      	strb	r0, [r3, #21]
        if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800b3f8:	4b50      	ldr	r3, [pc, #320]	; (800b53c <LmhpComplianceOnMcpsIndication+0x410>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	68db      	ldr	r3, [r3, #12]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	f43f af46 	beq.w	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800b404:	4798      	blx	r3
 800b406:	e743      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        if( mcpsIndication->BufferSize == 7 )
 800b408:	7b03      	ldrb	r3, [r0, #12]
 800b40a:	2b07      	cmp	r3, #7
 800b40c:	f47f af40 	bne.w	800b290 <LmhpComplianceOnMcpsIndication+0x164>
            mlmeReq.Type = MLME_TXCW;
 800b410:	2305      	movs	r3, #5
 800b412:	f88d 3000 	strb.w	r3, [sp]
                ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800b416:	7863      	ldrb	r3, [r4, #1]
 800b418:	78a2      	ldrb	r2, [r4, #2]
 800b41a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
            mlmeReq.Req.TxCw.Timeout =
 800b41e:	f8ad 3004 	strh.w	r3, [sp, #4]
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800b422:	78e3      	ldrb	r3, [r4, #3]
 800b424:	7922      	ldrb	r2, [r4, #4]
 800b426:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800b42a:	7962      	ldrb	r2, [r4, #5]
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800b42c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800b430:	2264      	movs	r2, #100	; 0x64
 800b432:	fb02 f303 	mul.w	r3, r2, r3
            mlmeReq.Req.TxCw.Frequency =
 800b436:	9302      	str	r3, [sp, #8]
            mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800b438:	6883      	ldr	r3, [r0, #8]
 800b43a:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800b43e:	f88d 300c 	strb.w	r3, [sp, #12]
            LoRaMacMlmeRequest( &mlmeReq );
 800b442:	4668      	mov	r0, sp
 800b444:	f003 f916 	bl	800e674 <LoRaMacMlmeRequest>
        break;
 800b448:	e722      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800b44a:	2339      	movs	r3, #57	; 0x39
 800b44c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
        mibReq.Param.IsCertPortOn = false;
 800b450:	2300      	movs	r3, #0
 800b452:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
        LoRaMacMibSetRequestConfirm( &mibReq );
 800b456:	a80b      	add	r0, sp, #44	; 0x2c
 800b458:	f002 fe86 	bl	800e168 <LoRaMacMibSetRequestConfirm>
        ComplianceTestState.IsResetCmdPending = true;
 800b45c:	4b35      	ldr	r3, [pc, #212]	; (800b534 <LmhpComplianceOnMcpsIndication+0x408>)
 800b45e:	2201      	movs	r2, #1
 800b460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        break;
 800b464:	e714      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        mibReq.Type = MIB_LORAWAN_VERSION;
 800b466:	232a      	movs	r3, #42	; 0x2a
 800b468:	f88d 3000 	strb.w	r3, [sp]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800b46c:	4668      	mov	r0, sp
 800b46e:	f002 fd2d 	bl	800decc <LoRaMacMibGetRequestConfirm>
        lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800b472:	9901      	ldr	r1, [sp, #4]
        lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800b474:	9a02      	ldr	r2, [sp, #8]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800b476:	4b2f      	ldr	r3, [pc, #188]	; (800b534 <LmhpComplianceOnMcpsIndication+0x408>)
 800b478:	68dc      	ldr	r4, [r3, #12]
 800b47a:	7a98      	ldrb	r0, [r3, #10]
 800b47c:	1c45      	adds	r5, r0, #1
 800b47e:	729d      	strb	r5, [r3, #10]
 800b480:	257f      	movs	r5, #127	; 0x7f
 800b482:	5425      	strb	r5, [r4, r0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800b484:	482d      	ldr	r0, [pc, #180]	; (800b53c <LmhpComplianceOnMcpsIndication+0x410>)
 800b486:	6800      	ldr	r0, [r0, #0]
 800b488:	68dd      	ldr	r5, [r3, #12]
 800b48a:	7a9c      	ldrb	r4, [r3, #10]
 800b48c:	1c66      	adds	r6, r4, #1
 800b48e:	729e      	strb	r6, [r3, #10]
 800b490:	78c6      	ldrb	r6, [r0, #3]
 800b492:	552e      	strb	r6, [r5, r4]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800b494:	68dd      	ldr	r5, [r3, #12]
 800b496:	7a9c      	ldrb	r4, [r3, #10]
 800b498:	1c66      	adds	r6, r4, #1
 800b49a:	729e      	strb	r6, [r3, #10]
 800b49c:	7886      	ldrb	r6, [r0, #2]
 800b49e:	552e      	strb	r6, [r5, r4]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800b4a0:	68dd      	ldr	r5, [r3, #12]
 800b4a2:	7a9c      	ldrb	r4, [r3, #10]
 800b4a4:	1c66      	adds	r6, r4, #1
 800b4a6:	729e      	strb	r6, [r3, #10]
 800b4a8:	7846      	ldrb	r6, [r0, #1]
 800b4aa:	552e      	strb	r6, [r5, r4]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800b4ac:	68dd      	ldr	r5, [r3, #12]
 800b4ae:	7a9c      	ldrb	r4, [r3, #10]
 800b4b0:	1c66      	adds	r6, r4, #1
 800b4b2:	729e      	strb	r6, [r3, #10]
 800b4b4:	7800      	ldrb	r0, [r0, #0]
 800b4b6:	5528      	strb	r0, [r5, r4]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800b4b8:	68dc      	ldr	r4, [r3, #12]
 800b4ba:	7a98      	ldrb	r0, [r3, #10]
 800b4bc:	1c45      	adds	r5, r0, #1
 800b4be:	729d      	strb	r5, [r3, #10]
 800b4c0:	f3c1 6507 	ubfx	r5, r1, #24, #8
 800b4c4:	5425      	strb	r5, [r4, r0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800b4c6:	68dc      	ldr	r4, [r3, #12]
 800b4c8:	7a98      	ldrb	r0, [r3, #10]
 800b4ca:	1c45      	adds	r5, r0, #1
 800b4cc:	729d      	strb	r5, [r3, #10]
 800b4ce:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800b4d2:	5425      	strb	r5, [r4, r0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800b4d4:	68dc      	ldr	r4, [r3, #12]
 800b4d6:	7a98      	ldrb	r0, [r3, #10]
 800b4d8:	1c45      	adds	r5, r0, #1
 800b4da:	729d      	strb	r5, [r3, #10]
 800b4dc:	f3c1 2507 	ubfx	r5, r1, #8, #8
 800b4e0:	5425      	strb	r5, [r4, r0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800b4e2:	68dc      	ldr	r4, [r3, #12]
 800b4e4:	7a98      	ldrb	r0, [r3, #10]
 800b4e6:	1c45      	adds	r5, r0, #1
 800b4e8:	729d      	strb	r5, [r3, #10]
 800b4ea:	5421      	strb	r1, [r4, r0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800b4ec:	68d8      	ldr	r0, [r3, #12]
 800b4ee:	7a99      	ldrb	r1, [r3, #10]
 800b4f0:	1c4c      	adds	r4, r1, #1
 800b4f2:	729c      	strb	r4, [r3, #10]
 800b4f4:	f3c2 6407 	ubfx	r4, r2, #24, #8
 800b4f8:	5444      	strb	r4, [r0, r1]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800b4fa:	68d8      	ldr	r0, [r3, #12]
 800b4fc:	7a99      	ldrb	r1, [r3, #10]
 800b4fe:	1c4c      	adds	r4, r1, #1
 800b500:	729c      	strb	r4, [r3, #10]
 800b502:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800b506:	5444      	strb	r4, [r0, r1]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800b508:	68d8      	ldr	r0, [r3, #12]
 800b50a:	7a99      	ldrb	r1, [r3, #10]
 800b50c:	1c4c      	adds	r4, r1, #1
 800b50e:	729c      	strb	r4, [r3, #10]
 800b510:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800b514:	5444      	strb	r4, [r0, r1]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800b516:	68d8      	ldr	r0, [r3, #12]
 800b518:	7a99      	ldrb	r1, [r3, #10]
 800b51a:	1c4c      	adds	r4, r1, #1
 800b51c:	729c      	strb	r4, [r3, #10]
 800b51e:	5442      	strb	r2, [r0, r1]
        break;
 800b520:	e6b6      	b.n	800b290 <LmhpComplianceOnMcpsIndication+0x164>
        TimerStop(&ProcessTimer);
 800b522:	4807      	ldr	r0, [pc, #28]	; (800b540 <LmhpComplianceOnMcpsIndication+0x414>)
 800b524:	f009 fcde 	bl	8014ee4 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800b528:	4b02      	ldr	r3, [pc, #8]	; (800b534 <LmhpComplianceOnMcpsIndication+0x408>)
 800b52a:	2200      	movs	r2, #0
 800b52c:	705a      	strb	r2, [r3, #1]
 800b52e:	e6bd      	b.n	800b2ac <LmhpComplianceOnMcpsIndication+0x180>
 800b530:	4770      	bx	lr
 800b532:	bf00      	nop
 800b534:	200034f4 	.word	0x200034f4
 800b538:	200000cc 	.word	0x200000cc
 800b53c:	200034f0 	.word	0x200034f0
 800b540:	2000352c 	.word	0x2000352c

0800b544 <LmhpComplianceProcess>:
{
 800b544:	b530      	push	{r4, r5, lr}
 800b546:	b083      	sub	sp, #12
    if( ComplianceTestState.IsTxPending == true )
 800b548:	4b28      	ldr	r3, [pc, #160]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b54a:	785b      	ldrb	r3, [r3, #1]
 800b54c:	b993      	cbnz	r3, 800b574 <LmhpComplianceProcess+0x30>
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800b54e:	4b27      	ldr	r3, [pc, #156]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b550:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b554:	2b00      	cmp	r3, #0
 800b556:	d13f      	bne.n	800b5d8 <LmhpComplianceProcess+0x94>
    if( ComplianceTestState.IsResetCmdPending == true )
 800b558:	4b24      	ldr	r3, [pc, #144]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b55a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b55e:	b13b      	cbz	r3, 800b570 <LmhpComplianceProcess+0x2c>
        ComplianceTestState.IsResetCmdPending = false;
 800b560:	4b22      	ldr	r3, [pc, #136]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b562:	2200      	movs	r2, #0
 800b564:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        if (CompliancePackage.OnSystemReset != NULL)
 800b568:	4b21      	ldr	r3, [pc, #132]	; (800b5f0 <LmhpComplianceProcess+0xac>)
 800b56a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b56c:	b103      	cbz	r3, 800b570 <LmhpComplianceProcess+0x2c>
            CompliancePackage.OnSystemReset( );
 800b56e:	4798      	blx	r3
}
 800b570:	b003      	add	sp, #12
 800b572:	bd30      	pop	{r4, r5, pc}
        TimerTime_t now = TimerGetCurrentTime( );
 800b574:	f009 fc76 	bl	8014e64 <UTIL_TIMER_GetCurrentTime>
 800b578:	4604      	mov	r4, r0
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800b57a:	4b1c      	ldr	r3, [pc, #112]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b57c:	685d      	ldr	r5, [r3, #4]
 800b57e:	f7ff f9f5 	bl	800a96c <LmHandlerGetDutyCycleWaitTime>
 800b582:	4405      	add	r5, r0
 800b584:	42a5      	cmp	r5, r4
 800b586:	d2e7      	bcs.n	800b558 <LmhpComplianceProcess+0x14>
            if( ComplianceTestState.DataBufferSize != 0 )
 800b588:	4b18      	ldr	r3, [pc, #96]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b58a:	7a9b      	ldrb	r3, [r3, #10]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d0e3      	beq.n	800b558 <LmhpComplianceProcess+0x14>
                LmHandlerAppData_t appData = {
 800b590:	22e0      	movs	r2, #224	; 0xe0
 800b592:	f88d 2000 	strb.w	r2, [sp]
 800b596:	f88d 3001 	strb.w	r3, [sp, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800b59a:	4b14      	ldr	r3, [pc, #80]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b59c:	68da      	ldr	r2, [r3, #12]
                LmHandlerAppData_t appData = {
 800b59e:	9201      	str	r2, [sp, #4]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800b5a0:	2201      	movs	r2, #1
 800b5a2:	7a19      	ldrb	r1, [r3, #8]
 800b5a4:	4668      	mov	r0, sp
 800b5a6:	f7ff f9f9 	bl	800a99c <LmHandlerSend>
                if ((lmhStatus == LORAMAC_HANDLER_BUSY_ERROR) || (lmhStatus == LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED))
 800b5aa:	f110 0f02 	cmn.w	r0, #2
 800b5ae:	d009      	beq.n	800b5c4 <LmhpComplianceProcess+0x80>
 800b5b0:	f110 0f06 	cmn.w	r0, #6
 800b5b4:	d006      	beq.n	800b5c4 <LmhpComplianceProcess+0x80>
                    ComplianceTestState.IsTxPending = false;
 800b5b6:	4b0d      	ldr	r3, [pc, #52]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800b5bc:	729a      	strb	r2, [r3, #10]
                ComplianceTestState.TxPendingTimestamp = now;
 800b5be:	4b0b      	ldr	r3, [pc, #44]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b5c0:	605c      	str	r4, [r3, #4]
 800b5c2:	e7c9      	b.n	800b558 <LmhpComplianceProcess+0x14>
                    TimerSetValue( &ProcessTimer, 1000 );
 800b5c4:	4d0b      	ldr	r5, [pc, #44]	; (800b5f4 <LmhpComplianceProcess+0xb0>)
 800b5c6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	f009 fd2a 	bl	8015024 <UTIL_TIMER_SetPeriod>
                    TimerStart(&ProcessTimer);
 800b5d0:	4628      	mov	r0, r5
 800b5d2:	f009 fce1 	bl	8014f98 <UTIL_TIMER_Start>
 800b5d6:	e7f2      	b.n	800b5be <LmhpComplianceProcess+0x7a>
            ComplianceTestState.IsClassReqCmdPending = false;
 800b5d8:	4b04      	ldr	r3, [pc, #16]	; (800b5ec <LmhpComplianceProcess+0xa8>)
 800b5da:	2200      	movs	r2, #0
 800b5dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800b5e0:	f893 0036 	ldrb.w	r0, [r3, #54]	; 0x36
 800b5e4:	f7ff fa7c 	bl	800aae0 <LmHandlerRequestClass>
 800b5e8:	e7b6      	b.n	800b558 <LmhpComplianceProcess+0x14>
 800b5ea:	bf00      	nop
 800b5ec:	200034f4 	.word	0x200034f4
 800b5f0:	200000cc 	.word	0x200000cc
 800b5f4:	2000352c 	.word	0x2000352c

0800b5f8 <LmhpComplianceInit>:
{
 800b5f8:	b530      	push	{r4, r5, lr}
 800b5fa:	b083      	sub	sp, #12
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800b5fc:	b188      	cbz	r0, 800b622 <LmhpComplianceInit+0x2a>
 800b5fe:	4603      	mov	r3, r0
 800b600:	b179      	cbz	r1, 800b622 <LmhpComplianceInit+0x2a>
        ComplianceParams                      = ( LmhpComplianceParams_t* ) params;
 800b602:	4813      	ldr	r0, [pc, #76]	; (800b650 <LmhpComplianceInit+0x58>)
 800b604:	6003      	str	r3, [r0, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800b606:	4b13      	ldr	r3, [pc, #76]	; (800b654 <LmhpComplianceInit+0x5c>)
 800b608:	60d9      	str	r1, [r3, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800b60a:	725a      	strb	r2, [r3, #9]
        ComplianceTestState.Initialized       = true;
 800b60c:	2201      	movs	r2, #1
 800b60e:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800b610:	2200      	movs	r2, #0
 800b612:	9200      	str	r2, [sp, #0]
 800b614:	4b10      	ldr	r3, [pc, #64]	; (800b658 <LmhpComplianceInit+0x60>)
 800b616:	f04f 31ff 	mov.w	r1, #4294967295
 800b61a:	4810      	ldr	r0, [pc, #64]	; (800b65c <LmhpComplianceInit+0x64>)
 800b61c:	f009 fc04 	bl	8014e28 <UTIL_TIMER_Create>
 800b620:	e004      	b.n	800b62c <LmhpComplianceInit+0x34>
        ComplianceParams                = NULL;
 800b622:	2300      	movs	r3, #0
 800b624:	4a0a      	ldr	r2, [pc, #40]	; (800b650 <LmhpComplianceInit+0x58>)
 800b626:	6013      	str	r3, [r2, #0]
        ComplianceTestState.Initialized = false;
 800b628:	4a0a      	ldr	r2, [pc, #40]	; (800b654 <LmhpComplianceInit+0x5c>)
 800b62a:	7013      	strb	r3, [r2, #0]
    ComplianceTestState.RxAppCnt = 0;
 800b62c:	4c09      	ldr	r4, [pc, #36]	; (800b654 <LmhpComplianceInit+0x5c>)
 800b62e:	2500      	movs	r5, #0
 800b630:	8225      	strh	r5, [r4, #16]
    memset1( ( uint8_t* ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800b632:	2220      	movs	r2, #32
 800b634:	4629      	mov	r1, r5
 800b636:	f104 0014 	add.w	r0, r4, #20
 800b63a:	f007 fb4a 	bl	8012cd2 <memset1>
    ComplianceTestState.IsTxPending = false;
 800b63e:	7065      	strb	r5, [r4, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800b640:	74a5      	strb	r5, [r4, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800b642:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800b646:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 800b64a:	b003      	add	sp, #12
 800b64c:	bd30      	pop	{r4, r5, pc}
 800b64e:	bf00      	nop
 800b650:	200034f0 	.word	0x200034f0
 800b654:	200034f4 	.word	0x200034f4
 800b658:	0800b115 	.word	0x0800b115
 800b65c:	2000352c 	.word	0x2000352c

0800b660 <LmhpCompliancePackageFactory>:
}
 800b660:	4800      	ldr	r0, [pc, #0]	; (800b664 <LmhpCompliancePackageFactory+0x4>)
 800b662:	4770      	bx	lr
 800b664:	200000cc 	.word	0x200000cc

0800b668 <OnRadioRxError>:
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
}

static void OnRadioRxError( void )
{
 800b668:	b508      	push	{r3, lr}
    LoRaMacRadioEvents.Events.RxError = 1;
 800b66a:	4a06      	ldr	r2, [pc, #24]	; (800b684 <OnRadioRxError+0x1c>)
 800b66c:	7813      	ldrb	r3, [r2, #0]
 800b66e:	f043 0304 	orr.w	r3, r3, #4
 800b672:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800b674:	4b04      	ldr	r3, [pc, #16]	; (800b688 <OnRadioRxError+0x20>)
 800b676:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b67a:	b113      	cbz	r3, 800b682 <OnRadioRxError+0x1a>
 800b67c:	691b      	ldr	r3, [r3, #16]
 800b67e:	b103      	cbz	r3, 800b682 <OnRadioRxError+0x1a>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800b680:	4798      	blx	r3
    }
}
 800b682:	bd08      	pop	{r3, pc}
 800b684:	20003544 	.word	0x20003544
 800b688:	20003548 	.word	0x20003548

0800b68c <UpdateRxSlotIdleState>:
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
}

static void UpdateRxSlotIdleState( void )
{
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800b68c:	4b07      	ldr	r3, [pc, #28]	; (800b6ac <UpdateRxSlotIdleState+0x20>)
 800b68e:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800b692:	2b02      	cmp	r3, #2
 800b694:	d004      	beq.n	800b6a0 <UpdateRxSlotIdleState+0x14>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800b696:	4b06      	ldr	r3, [pc, #24]	; (800b6b0 <UpdateRxSlotIdleState+0x24>)
 800b698:	2206      	movs	r2, #6
 800b69a:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 800b69e:	4770      	bx	lr
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800b6a0:	4b03      	ldr	r3, [pc, #12]	; (800b6b0 <UpdateRxSlotIdleState+0x24>)
 800b6a2:	2202      	movs	r2, #2
 800b6a4:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
    }
}
 800b6a8:	4770      	bx	lr
 800b6aa:	bf00      	nop
 800b6ac:	20008000 	.word	0x20008000
 800b6b0:	20003548 	.word	0x20003548

0800b6b4 <LoRaMacEnableRequests>:
    return true;
}

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
    MacCtx.AllowRequests = requestState;
 800b6b4:	4b01      	ldr	r3, [pc, #4]	; (800b6bc <LoRaMacEnableRequests+0x8>)
 800b6b6:	f883 0496 	strb.w	r0, [r3, #1174]	; 0x496
}
 800b6ba:	4770      	bx	lr
 800b6bc:	20003548 	.word	0x20003548

0800b6c0 <LoRaMacHandleIndicationEvents>:
        }
    }
}

static void LoRaMacHandleIndicationEvents( void )
{
 800b6c0:	b508      	push	{r3, lr}
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800b6c2:	4b15      	ldr	r3, [pc, #84]	; (800b718 <LoRaMacHandleIndicationEvents+0x58>)
 800b6c4:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800b6c8:	f013 0f08 	tst.w	r3, #8
 800b6cc:	d00e      	beq.n	800b6ec <LoRaMacHandleIndicationEvents+0x2c>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800b6ce:	4812      	ldr	r0, [pc, #72]	; (800b718 <LoRaMacHandleIndicationEvents+0x58>)
 800b6d0:	f890 3495 	ldrb.w	r3, [r0, #1173]	; 0x495
 800b6d4:	f36f 03c3 	bfc	r3, #3, #1
 800b6d8:	f880 3495 	strb.w	r3, [r0, #1173]	; 0x495
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800b6dc:	f8d0 3344 	ldr.w	r3, [r0, #836]	; 0x344
 800b6e0:	68db      	ldr	r3, [r3, #12]
 800b6e2:	f500 6192 	add.w	r1, r0, #1168	; 0x490
 800b6e6:	f200 406c 	addw	r0, r0, #1132	; 0x46c
 800b6ea:	4798      	blx	r3
    }
    */
    /*ST_WORKAROUND_END */

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800b6ec:	4b0a      	ldr	r3, [pc, #40]	; (800b718 <LoRaMacHandleIndicationEvents+0x58>)
 800b6ee:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800b6f2:	f013 0f02 	tst.w	r3, #2
 800b6f6:	d00e      	beq.n	800b716 <LoRaMacHandleIndicationEvents+0x56>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800b6f8:	4807      	ldr	r0, [pc, #28]	; (800b718 <LoRaMacHandleIndicationEvents+0x58>)
 800b6fa:	f890 3495 	ldrb.w	r3, [r0, #1173]	; 0x495
 800b6fe:	f36f 0341 	bfc	r3, #1, #1
 800b702:	f880 3495 	strb.w	r3, [r0, #1173]	; 0x495
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800b706:	f8d0 3344 	ldr.w	r3, [r0, #836]	; 0x344
 800b70a:	685b      	ldr	r3, [r3, #4]
 800b70c:	f500 6192 	add.w	r1, r0, #1168	; 0x490
 800b710:	f200 4024 	addw	r0, r0, #1060	; 0x424
 800b714:	4798      	blx	r3
    }
}
 800b716:	bd08      	pop	{r3, pc}
 800b718:	20003548 	.word	0x20003548

0800b71c <CheckForMinimumAbpDatarate>:
}

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
    if( ( adr == true ) &&
 800b71c:	b110      	cbz	r0, 800b724 <CheckForMinimumAbpDatarate+0x8>
 800b71e:	2901      	cmp	r1, #1
 800b720:	d001      	beq.n	800b726 <CheckForMinimumAbpDatarate+0xa>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
    {
        return true;
    }
    return false;
 800b722:	2000      	movs	r0, #0
}
 800b724:	4770      	bx	lr
        ( activation == ACTIVATION_TYPE_ABP ) &&
 800b726:	2a00      	cmp	r2, #0
 800b728:	d0fc      	beq.n	800b724 <CheckForMinimumAbpDatarate+0x8>
    return false;
 800b72a:	2000      	movs	r0, #0
 800b72c:	4770      	bx	lr
	...

0800b730 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800b730:	4b07      	ldr	r3, [pc, #28]	; (800b750 <LoRaMacCheckForRxAbort+0x20>)
 800b732:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800b736:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b73a:	d008      	beq.n	800b74e <LoRaMacCheckForRxAbort+0x1e>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800b73c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800b740:	4a03      	ldr	r2, [pc, #12]	; (800b750 <LoRaMacCheckForRxAbort+0x20>)
 800b742:	f8c2 1340 	str.w	r1, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800b746:	f023 0382 	bic.w	r3, r3, #130	; 0x82
 800b74a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800b74e:	4770      	bx	lr
 800b750:	20003548 	.word	0x20003548

0800b754 <CalculateBackOff>:

static void CalculateBackOff( void )
{
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 800b754:	4b06      	ldr	r3, [pc, #24]	; (800b770 <CalculateBackOff+0x1c>)
 800b756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b758:	b94b      	cbnz	r3, 800b76e <CalculateBackOff+0x1a>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 800b75a:	4a05      	ldr	r2, [pc, #20]	; (800b770 <CalculateBackOff+0x1c>)
 800b75c:	f8b2 310c 	ldrh.w	r3, [r2, #268]	; 0x10c
 800b760:	4904      	ldr	r1, [pc, #16]	; (800b774 <CalculateBackOff+0x20>)
 800b762:	f8d1 1420 	ldr.w	r1, [r1, #1056]	; 0x420
 800b766:	3b01      	subs	r3, #1
 800b768:	fb01 f303 	mul.w	r3, r1, r3
 800b76c:	6313      	str	r3, [r2, #48]	; 0x30
    }
}
 800b76e:	4770      	bx	lr
 800b770:	20008000 	.word	0x20008000
 800b774:	20003548 	.word	0x20003548

0800b778 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 800b778:	b508      	push	{r3, lr}
 800b77a:	4684      	mov	ip, r0
 800b77c:	4608      	mov	r0, r1
 800b77e:	4611      	mov	r1, r2
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800b780:	4b06      	ldr	r3, [pc, #24]	; (800b79c <SetTxContinuousWave+0x24>)
 800b782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b784:	4662      	mov	r2, ip
 800b786:	b249      	sxtb	r1, r1
 800b788:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800b78a:	4a05      	ldr	r2, [pc, #20]	; (800b7a0 <SetTxContinuousWave+0x28>)
 800b78c:	f8d2 3340 	ldr.w	r3, [r2, #832]	; 0x340
 800b790:	f043 0302 	orr.w	r3, r3, #2
 800b794:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
}
 800b798:	2000      	movs	r0, #0
 800b79a:	bd08      	pop	{r3, pc}
 800b79c:	08016484 	.word	0x08016484
 800b7a0:	20003548 	.word	0x20003548

0800b7a4 <DetermineFrameType>:
    return LORAMAC_STATUS_OK;
}

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 800b7a4:	4602      	mov	r2, r0
 800b7a6:	b1f8      	cbz	r0, 800b7e8 <DetermineFrameType+0x44>
 800b7a8:	b301      	cbz	r1, 800b7ec <DetermineFrameType+0x48>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800b7aa:	7b03      	ldrb	r3, [r0, #12]
 800b7ac:	f013 030f 	ands.w	r3, r3, #15
 800b7b0:	d005      	beq.n	800b7be <DetermineFrameType+0x1a>
 800b7b2:	f890 0020 	ldrb.w	r0, [r0, #32]
 800b7b6:	b110      	cbz	r0, 800b7be <DetermineFrameType+0x1a>
    {
        *fType = FRAME_TYPE_A;
 800b7b8:	2000      	movs	r0, #0
 800b7ba:	7008      	strb	r0, [r1, #0]
 800b7bc:	4770      	bx	lr
    }
    else if( macMsg->FRMPayloadSize == 0 )
 800b7be:	f892 0028 	ldrb.w	r0, [r2, #40]	; 0x28
 800b7c2:	b910      	cbnz	r0, 800b7ca <DetermineFrameType+0x26>
    {
        *fType = FRAME_TYPE_B;
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	700b      	strb	r3, [r1, #0]
 800b7c8:	4770      	bx	lr
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800b7ca:	b92b      	cbnz	r3, 800b7d8 <DetermineFrameType+0x34>
 800b7cc:	f892 0020 	ldrb.w	r0, [r2, #32]
 800b7d0:	b910      	cbnz	r0, 800b7d8 <DetermineFrameType+0x34>
    {
        *fType = FRAME_TYPE_C;
 800b7d2:	2302      	movs	r3, #2
 800b7d4:	700b      	strb	r3, [r1, #0]
 800b7d6:	4770      	bx	lr
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 800b7d8:	b953      	cbnz	r3, 800b7f0 <DetermineFrameType+0x4c>
 800b7da:	f892 2020 	ldrb.w	r2, [r2, #32]
 800b7de:	b14a      	cbz	r2, 800b7f4 <DetermineFrameType+0x50>
    {
        *fType = FRAME_TYPE_D;
 800b7e0:	2203      	movs	r2, #3
 800b7e2:	700a      	strb	r2, [r1, #0]
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
    }

    return LORAMAC_STATUS_OK;
 800b7e4:	4618      	mov	r0, r3
        *fType = FRAME_TYPE_D;
 800b7e6:	4770      	bx	lr
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800b7e8:	2003      	movs	r0, #3
 800b7ea:	4770      	bx	lr
 800b7ec:	2003      	movs	r0, #3
 800b7ee:	4770      	bx	lr
        return LORAMAC_STATUS_ERROR;
 800b7f0:	2018      	movs	r0, #24
 800b7f2:	4770      	bx	lr
 800b7f4:	2018      	movs	r0, #24
}
 800b7f6:	4770      	bx	lr

0800b7f8 <CheckRetrans>:
    return false;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
    if( counter >= limit )
 800b7f8:	4288      	cmp	r0, r1
 800b7fa:	d201      	bcs.n	800b800 <CheckRetrans+0x8>
    {
        return true;
    }
    return false;
 800b7fc:	2000      	movs	r0, #0
 800b7fe:	4770      	bx	lr
        return true;
 800b800:	2001      	movs	r0, #1
}
 800b802:	4770      	bx	lr

0800b804 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 800b804:	b508      	push	{r3, lr}
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 800b806:	4b0b      	ldr	r3, [pc, #44]	; (800b834 <CheckRetransUnconfirmedUplink+0x30>)
 800b808:	f893 1060 	ldrb.w	r1, [r3, #96]	; 0x60
 800b80c:	4b0a      	ldr	r3, [pc, #40]	; (800b838 <CheckRetransUnconfirmedUplink+0x34>)
 800b80e:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 800b812:	f7ff fff1 	bl	800b7f8 <CheckRetrans>
 800b816:	b950      	cbnz	r0, 800b82e <CheckRetransUnconfirmedUplink+0x2a>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800b818:	4b07      	ldr	r3, [pc, #28]	; (800b838 <CheckRetransUnconfirmedUplink+0x34>)
 800b81a:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800b81e:	f013 0f02 	tst.w	r3, #2
 800b822:	d004      	beq.n	800b82e <CheckRetransUnconfirmedUplink+0x2a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800b824:	4b04      	ldr	r3, [pc, #16]	; (800b838 <CheckRetransUnconfirmedUplink+0x34>)
 800b826:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800b82a:	2b01      	cmp	r3, #1
 800b82c:	d900      	bls.n	800b830 <CheckRetransUnconfirmedUplink+0x2c>
        {
            return true;
        }
    }
    return false;
}
 800b82e:	bd08      	pop	{r3, pc}
            return true;
 800b830:	2001      	movs	r0, #1
 800b832:	e7fc      	b.n	800b82e <CheckRetransUnconfirmedUplink+0x2a>
 800b834:	20008000 	.word	0x20008000
 800b838:	20003548 	.word	0x20003548

0800b83c <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 800b83c:	b508      	push	{r3, lr}
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 800b83e:	4b09      	ldr	r3, [pc, #36]	; (800b864 <CheckRetransConfirmedUplink+0x28>)
 800b840:	f893 1060 	ldrb.w	r1, [r3, #96]	; 0x60
 800b844:	4b08      	ldr	r3, [pc, #32]	; (800b868 <CheckRetransConfirmedUplink+0x2c>)
 800b846:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 800b84a:	f7ff ffd5 	bl	800b7f8 <CheckRetrans>
 800b84e:	b940      	cbnz	r0, 800b862 <CheckRetransConfirmedUplink+0x26>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800b850:	4b05      	ldr	r3, [pc, #20]	; (800b868 <CheckRetransConfirmedUplink+0x2c>)
 800b852:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800b856:	f013 0f02 	tst.w	r3, #2
 800b85a:	d002      	beq.n	800b862 <CheckRetransConfirmedUplink+0x26>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800b85c:	4b02      	ldr	r3, [pc, #8]	; (800b868 <CheckRetransConfirmedUplink+0x2c>)
 800b85e:	f893 0448 	ldrb.w	r0, [r3, #1096]	; 0x448
        {
            return true;
        }
    }
    return false;
}
 800b862:	bd08      	pop	{r3, pc}
 800b864:	20008000 	.word	0x20008000
 800b868:	20003548 	.word	0x20003548

0800b86c <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
    if( counter < ADR_ACK_COUNTER_MAX )
 800b86c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b870:	d000      	beq.n	800b874 <IncreaseAdrAckCounter+0x8>
    {
        counter++;
 800b872:	3001      	adds	r0, #1
    }
    return counter;
}
 800b874:	4770      	bx	lr
	...

0800b878 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 800b878:	b510      	push	{r4, lr}
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800b87a:	4b12      	ldr	r3, [pc, #72]	; (800b8c4 <StopRetransmission+0x4c>)
 800b87c:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800b880:	f013 0f02 	tst.w	r3, #2
 800b884:	d004      	beq.n	800b890 <StopRetransmission+0x18>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800b886:	4b0f      	ldr	r3, [pc, #60]	; (800b8c4 <StopRetransmission+0x4c>)
 800b888:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800b88c:	2b01      	cmp	r3, #1
 800b88e:	d908      	bls.n	800b8a2 <StopRetransmission+0x2a>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800b890:	4b0d      	ldr	r3, [pc, #52]	; (800b8c8 <StopRetransmission+0x50>)
 800b892:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800b896:	b123      	cbz	r3, 800b8a2 <StopRetransmission+0x2a>
        {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 800b898:	4c0b      	ldr	r4, [pc, #44]	; (800b8c8 <StopRetransmission+0x50>)
 800b89a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800b89c:	f7ff ffe6 	bl	800b86c <IncreaseAdrAckCounter>
 800b8a0:	62a0      	str	r0, [r4, #40]	; 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800b8a2:	4b08      	ldr	r3, [pc, #32]	; (800b8c4 <StopRetransmission+0x4c>)
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.NodeAckRequested = false;
 800b8aa:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RetransmitTimeoutRetry = false;
 800b8ae:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800b8b2:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800b8b6:	f022 0202 	bic.w	r2, r2, #2
 800b8ba:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    return true;
}
 800b8be:	2001      	movs	r0, #1
 800b8c0:	bd10      	pop	{r4, pc}
 800b8c2:	bf00      	nop
 800b8c4:	20003548 	.word	0x20003548
 800b8c8:	20008000 	.word	0x20008000

0800b8cc <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 800b8cc:	b508      	push	{r3, lr}
    if( ( MacCtx.MacCallbacks != NULL ) &&
 800b8ce:	4b04      	ldr	r3, [pc, #16]	; (800b8e0 <CallNvmDataChangeCallback+0x14>)
 800b8d0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800b8d4:	b113      	cbz	r3, 800b8dc <CallNvmDataChangeCallback+0x10>
        ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 800b8d6:	68db      	ldr	r3, [r3, #12]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 800b8d8:	b103      	cbz	r3, 800b8dc <CallNvmDataChangeCallback+0x10>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 800b8da:	4798      	blx	r3
    }
}
 800b8dc:	bd08      	pop	{r3, pc}
 800b8de:	bf00      	nop
 800b8e0:	20003548 	.word	0x20003548

0800b8e4 <IsRequestPending>:
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800b8e4:	4b04      	ldr	r3, [pc, #16]	; (800b8f8 <IsRequestPending+0x14>)
 800b8e6:	f893 0495 	ldrb.w	r0, [r3, #1173]	; 0x495
 800b8ea:	f010 0005 	ands.w	r0, r0, #5
 800b8ee:	d100      	bne.n	800b8f2 <IsRequestPending+0xe>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
    {
        return 1;
    }
    return 0;
}
 800b8f0:	4770      	bx	lr
        return 1;
 800b8f2:	2001      	movs	r0, #1
 800b8f4:	e7fc      	b.n	800b8f0 <IsRequestPending+0xc>
 800b8f6:	bf00      	nop
 800b8f8:	20003548 	.word	0x20003548

0800b8fc <GetMaxAppPayloadWithoutFOptsLength>:
{
 800b8fc:	b500      	push	{lr}
 800b8fe:	b085      	sub	sp, #20
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800b900:	4b0d      	ldr	r3, [pc, #52]	; (800b938 <GetMaxAppPayloadWithoutFOptsLength+0x3c>)
 800b902:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
 800b906:	f88d 200a 	strb.w	r2, [sp, #10]
    getPhy.Datarate = datarate;
 800b90a:	f88d 0009 	strb.w	r0, [sp, #9]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800b90e:	220d      	movs	r2, #13
 800b910:	f88d 2008 	strb.w	r2, [sp, #8]
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800b914:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b918:	b113      	cbz	r3, 800b920 <GetMaxAppPayloadWithoutFOptsLength+0x24>
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800b91a:	230e      	movs	r3, #14
 800b91c:	f88d 3008 	strb.w	r3, [sp, #8]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800b920:	a902      	add	r1, sp, #8
 800b922:	4b05      	ldr	r3, [pc, #20]	; (800b938 <GetMaxAppPayloadWithoutFOptsLength+0x3c>)
 800b924:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800b928:	f004 f928 	bl	800fb7c <RegionGetPhyParam>
 800b92c:	9001      	str	r0, [sp, #4]
}
 800b92e:	b2c0      	uxtb	r0, r0
 800b930:	b005      	add	sp, #20
 800b932:	f85d fb04 	ldr.w	pc, [sp], #4
 800b936:	bf00      	nop
 800b938:	20008000 	.word	0x20008000

0800b93c <ValidatePayloadLength>:
{
 800b93c:	b538      	push	{r3, r4, r5, lr}
 800b93e:	4605      	mov	r5, r0
 800b940:	4614      	mov	r4, r2
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800b942:	4608      	mov	r0, r1
 800b944:	f7ff ffda 	bl	800b8fc <GetMaxAppPayloadWithoutFOptsLength>
 800b948:	b283      	uxth	r3, r0
    payloadSize = ( lenN + fOptsLen );
 800b94a:	1962      	adds	r2, r4, r5
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800b94c:	4293      	cmp	r3, r2
 800b94e:	d303      	bcc.n	800b958 <ValidatePayloadLength+0x1c>
 800b950:	2aff      	cmp	r2, #255	; 0xff
 800b952:	d903      	bls.n	800b95c <ValidatePayloadLength+0x20>
    return false;
 800b954:	2000      	movs	r0, #0
 800b956:	e000      	b.n	800b95a <ValidatePayloadLength+0x1e>
 800b958:	2000      	movs	r0, #0
}
 800b95a:	bd38      	pop	{r3, r4, r5, pc}
        return true;
 800b95c:	2001      	movs	r0, #1
 800b95e:	e7fc      	b.n	800b95a <ValidatePayloadLength+0x1e>

0800b960 <ProcessRadioTxDone>:
{
 800b960:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b962:	b08f      	sub	sp, #60	; 0x3c
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800b964:	4b35      	ldr	r3, [pc, #212]	; (800ba3c <ProcessRadioTxDone+0xdc>)
 800b966:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800b96a:	2b02      	cmp	r3, #2
 800b96c:	d002      	beq.n	800b974 <ProcessRadioTxDone+0x14>
        Radio.Sleep( );
 800b96e:	4b34      	ldr	r3, [pc, #208]	; (800ba40 <ProcessRadioTxDone+0xe0>)
 800b970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b972:	4798      	blx	r3
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800b974:	4c33      	ldr	r4, [pc, #204]	; (800ba44 <ProcessRadioTxDone+0xe4>)
 800b976:	f504 7560 	add.w	r5, r4, #896	; 0x380
 800b97a:	f8d4 13b0 	ldr.w	r1, [r4, #944]	; 0x3b0
 800b97e:	4628      	mov	r0, r5
 800b980:	f009 fb50 	bl	8015024 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800b984:	4628      	mov	r0, r5
 800b986:	f009 fb07 	bl	8014f98 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800b98a:	f504 7566 	add.w	r5, r4, #920	; 0x398
 800b98e:	f8d4 13b4 	ldr.w	r1, [r4, #948]	; 0x3b4
 800b992:	4628      	mov	r0, r5
 800b994:	f009 fb46 	bl	8015024 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800b998:	4628      	mov	r0, r5
 800b99a:	f009 fafd 	bl	8014f98 <UTIL_TIMER_Start>
    if( MacCtx.NodeAckRequested == true )
 800b99e:	f894 341e 	ldrb.w	r3, [r4, #1054]	; 0x41e
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d134      	bne.n	800ba10 <ProcessRadioTxDone+0xb0>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800b9a6:	4b27      	ldr	r3, [pc, #156]	; (800ba44 <ProcessRadioTxDone+0xe4>)
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800b9ae:	4b26      	ldr	r3, [pc, #152]	; (800ba48 <ProcessRadioTxDone+0xe8>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4c22      	ldr	r4, [pc, #136]	; (800ba3c <ProcessRadioTxDone+0xdc>)
 800b9b4:	62e3      	str	r3, [r4, #44]	; 0x2c
    txDone.Channel = MacCtx.Channel;
 800b9b6:	4f23      	ldr	r7, [pc, #140]	; (800ba44 <ProcessRadioTxDone+0xe4>)
 800b9b8:	f897 241f 	ldrb.w	r2, [r7, #1055]	; 0x41f
 800b9bc:	f88d 2010 	strb.w	r2, [sp, #16]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800b9c0:	9305      	str	r3, [sp, #20]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800b9c2:	ae0c      	add	r6, sp, #48	; 0x30
 800b9c4:	4630      	mov	r0, r6
 800b9c6:	f009 f9c1 	bl	8014d4c <SysTimeGetMcuTime>
 800b9ca:	ad02      	add	r5, sp, #8
 800b9cc:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 800b9d0:	9300      	str	r3, [sp, #0]
 800b9d2:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 800b9d6:	e896 0006 	ldmia.w	r6, {r1, r2}
 800b9da:	4628      	mov	r0, r5
 800b9dc:	f009 f953 	bl	8014c86 <SysTimeSub>
 800b9e0:	ab07      	add	r3, sp, #28
 800b9e2:	e895 0003 	ldmia.w	r5, {r0, r1}
 800b9e6:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800b9ea:	f8d7 3420 	ldr.w	r3, [r7, #1056]	; 0x420
 800b9ee:	9306      	str	r3, [sp, #24]
    txDone.Joined  = true;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	f88d 3011 	strb.w	r3, [sp, #17]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800b9f6:	f894 311c 	ldrb.w	r3, [r4, #284]	; 0x11c
 800b9fa:	b90b      	cbnz	r3, 800ba00 <ProcessRadioTxDone+0xa0>
        txDone.Joined  = false;
 800b9fc:	f88d 3011 	strb.w	r3, [sp, #17]
    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800ba00:	a904      	add	r1, sp, #16
 800ba02:	4b0e      	ldr	r3, [pc, #56]	; (800ba3c <ProcessRadioTxDone+0xdc>)
 800ba04:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800ba08:	f004 f8d0 	bl	800fbac <RegionSetBandTxDone>
}
 800ba0c:	b00f      	add	sp, #60	; 0x3c
 800ba0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800ba10:	2315      	movs	r3, #21
 800ba12:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ba16:	a90a      	add	r1, sp, #40	; 0x28
 800ba18:	4b08      	ldr	r3, [pc, #32]	; (800ba3c <ProcessRadioTxDone+0xdc>)
 800ba1a:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800ba1e:	f004 f8ad 	bl	800fb7c <RegionGetPhyParam>
 800ba22:	9009      	str	r0, [sp, #36]	; 0x24
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800ba24:	f8d4 13b4 	ldr.w	r1, [r4, #948]	; 0x3b4
 800ba28:	f204 4404 	addw	r4, r4, #1028	; 0x404
 800ba2c:	4401      	add	r1, r0
 800ba2e:	4620      	mov	r0, r4
 800ba30:	f009 faf8 	bl	8015024 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800ba34:	4620      	mov	r0, r4
 800ba36:	f009 faaf 	bl	8014f98 <UTIL_TIMER_Start>
 800ba3a:	e7b8      	b.n	800b9ae <ProcessRadioTxDone+0x4e>
 800ba3c:	20008000 	.word	0x20008000
 800ba40:	08016484 	.word	0x08016484
 800ba44:	20003548 	.word	0x20003548
 800ba48:	20003b08 	.word	0x20003b08

0800ba4c <OnRetransmitTimeoutTimerEvent>:
{
 800ba4c:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 800ba4e:	4c09      	ldr	r4, [pc, #36]	; (800ba74 <OnRetransmitTimeoutTimerEvent+0x28>)
 800ba50:	f204 4004 	addw	r0, r4, #1028	; 0x404
 800ba54:	f009 fa46 	bl	8014ee4 <UTIL_TIMER_Stop>
    if( MacCtx.NodeAckRequested == true )
 800ba58:	f894 341e 	ldrb.w	r3, [r4, #1054]	; 0x41e
 800ba5c:	b113      	cbz	r3, 800ba64 <OnRetransmitTimeoutTimerEvent+0x18>
        MacCtx.RetransmitTimeoutRetry = true;
 800ba5e:	2201      	movs	r2, #1
 800ba60:	f884 241d 	strb.w	r2, [r4, #1053]	; 0x41d
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ba64:	4b03      	ldr	r3, [pc, #12]	; (800ba74 <OnRetransmitTimeoutTimerEvent+0x28>)
 800ba66:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba6a:	b113      	cbz	r3, 800ba72 <OnRetransmitTimeoutTimerEvent+0x26>
 800ba6c:	691b      	ldr	r3, [r3, #16]
 800ba6e:	b103      	cbz	r3, 800ba72 <OnRetransmitTimeoutTimerEvent+0x26>
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ba70:	4798      	blx	r3
}
 800ba72:	bd10      	pop	{r4, pc}
 800ba74:	20003548 	.word	0x20003548

0800ba78 <PrepareRxDoneAbort>:
{
 800ba78:	b508      	push	{r3, lr}
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800ba7a:	4b0e      	ldr	r3, [pc, #56]	; (800bab4 <PrepareRxDoneAbort+0x3c>)
 800ba7c:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800ba80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ba84:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    if( MacCtx.NodeAckRequested == true )
 800ba88:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800ba8c:	b973      	cbnz	r3, 800baac <PrepareRxDoneAbort+0x34>
    MacCtx.MacFlags.Bits.McpsInd = 1;
 800ba8e:	4b09      	ldr	r3, [pc, #36]	; (800bab4 <PrepareRxDoneAbort+0x3c>)
 800ba90:	f893 2495 	ldrb.w	r2, [r3, #1173]	; 0x495
 800ba94:	f042 0202 	orr.w	r2, r2, #2
 800ba98:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    MacCtx.MacFlags.Bits.MacDone = 1;
 800ba9c:	b2d2      	uxtb	r2, r2
 800ba9e:	f042 0220 	orr.w	r2, r2, #32
 800baa2:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    UpdateRxSlotIdleState( );
 800baa6:	f7ff fdf1 	bl	800b68c <UpdateRxSlotIdleState>
}
 800baaa:	bd08      	pop	{r3, pc}
        OnRetransmitTimeoutTimerEvent( NULL );
 800baac:	2000      	movs	r0, #0
 800baae:	f7ff ffcd 	bl	800ba4c <OnRetransmitTimeoutTimerEvent>
 800bab2:	e7ec      	b.n	800ba8e <PrepareRxDoneAbort+0x16>
 800bab4:	20003548 	.word	0x20003548

0800bab8 <LoRaMacCheckForBeaconAcquisition>:
{
 800bab8:	b508      	push	{r3, lr}
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800baba:	200b      	movs	r0, #11
 800babc:	f003 faf2 	bl	800f0a4 <LoRaMacConfirmQueueIsCmdActive>
 800bac0:	b188      	cbz	r0, 800bae6 <LoRaMacCheckForBeaconAcquisition+0x2e>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800bac2:	4b0b      	ldr	r3, [pc, #44]	; (800baf0 <LoRaMacCheckForBeaconAcquisition+0x38>)
 800bac4:	f893 0495 	ldrb.w	r0, [r3, #1173]	; 0x495
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800bac8:	f010 0f01 	tst.w	r0, #1
 800bacc:	d10d      	bne.n	800baea <LoRaMacCheckForBeaconAcquisition+0x32>
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800bace:	f010 0004 	ands.w	r0, r0, #4
 800bad2:	d009      	beq.n	800bae8 <LoRaMacCheckForBeaconAcquisition+0x30>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800bad4:	461a      	mov	r2, r3
 800bad6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800bada:	f023 0302 	bic.w	r3, r3, #2
 800bade:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800bae2:	2001      	movs	r0, #1
 800bae4:	e000      	b.n	800bae8 <LoRaMacCheckForBeaconAcquisition+0x30>
    return 0x00;
 800bae6:	2000      	movs	r0, #0
}
 800bae8:	bd08      	pop	{r3, pc}
    return 0x00;
 800baea:	2000      	movs	r0, #0
 800baec:	e7fc      	b.n	800bae8 <LoRaMacCheckForBeaconAcquisition+0x30>
 800baee:	bf00      	nop
 800baf0:	20003548 	.word	0x20003548

0800baf4 <GetFCntDown>:
{
 800baf4:	b538      	push	{r3, r4, r5, lr}
 800baf6:	9c04      	ldr	r4, [sp, #16]
 800baf8:	9d05      	ldr	r5, [sp, #20]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800bafa:	b1f2      	cbz	r2, 800bb3a <GetFCntDown+0x46>
 800bafc:	4694      	mov	ip, r2
 800bafe:	b1f4      	cbz	r4, 800bb3e <GetFCntDown+0x4a>
 800bb00:	b1fd      	cbz	r5, 800bb42 <GetFCntDown+0x4e>
    switch( addrID )
 800bb02:	b188      	cbz	r0, 800bb28 <GetFCntDown+0x34>
 800bb04:	2801      	cmp	r0, #1
 800bb06:	d11e      	bne.n	800bb46 <GetFCntDown+0x52>
            if( lrWanVersion.Fields.Minor == 1 )
 800bb08:	f3c3 4307 	ubfx	r3, r3, #16, #8
 800bb0c:	2b01      	cmp	r3, #1
 800bb0e:	d002      	beq.n	800bb16 <GetFCntDown+0x22>
                *fCntID = FCNT_DOWN;
 800bb10:	2303      	movs	r3, #3
 800bb12:	7023      	strb	r3, [r4, #0]
 800bb14:	e00a      	b.n	800bb2c <GetFCntDown+0x38>
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800bb16:	b121      	cbz	r1, 800bb22 <GetFCntDown+0x2e>
 800bb18:	2903      	cmp	r1, #3
 800bb1a:	d002      	beq.n	800bb22 <GetFCntDown+0x2e>
                    *fCntID = N_FCNT_DOWN;
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	7023      	strb	r3, [r4, #0]
 800bb20:	e004      	b.n	800bb2c <GetFCntDown+0x38>
                    *fCntID = A_FCNT_DOWN;
 800bb22:	2302      	movs	r3, #2
 800bb24:	7023      	strb	r3, [r4, #0]
 800bb26:	e001      	b.n	800bb2c <GetFCntDown+0x38>
            *fCntID = MC_FCNT_DOWN_0;
 800bb28:	2304      	movs	r3, #4
 800bb2a:	7023      	strb	r3, [r4, #0]
    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 800bb2c:	462a      	mov	r2, r5
 800bb2e:	f8bc 100e 	ldrh.w	r1, [ip, #14]
 800bb32:	7820      	ldrb	r0, [r4, #0]
 800bb34:	f003 fcd8 	bl	800f4e8 <LoRaMacCryptoGetFCntDown>
}
 800bb38:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 800bb3a:	2009      	movs	r0, #9
 800bb3c:	e7fc      	b.n	800bb38 <GetFCntDown+0x44>
 800bb3e:	2009      	movs	r0, #9
 800bb40:	e7fa      	b.n	800bb38 <GetFCntDown+0x44>
 800bb42:	2009      	movs	r0, #9
 800bb44:	e7f8      	b.n	800bb38 <GetFCntDown+0x44>
    switch( addrID )
 800bb46:	2005      	movs	r0, #5
 800bb48:	e7f6      	b.n	800bb38 <GetFCntDown+0x44>

0800bb4a <RemoveMacCommands>:
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800bb4a:	2801      	cmp	r0, #1
 800bb4c:	d900      	bls.n	800bb50 <RemoveMacCommands+0x6>
 800bb4e:	4770      	bx	lr
{
 800bb50:	b508      	push	{r3, lr}
        if( request == MCPS_CONFIRMED )
 800bb52:	2a01      	cmp	r2, #1
 800bb54:	d105      	bne.n	800bb62 <RemoveMacCommands+0x18>
            if( fCtrl.Bits.Ack == 1 )
 800bb56:	f011 0f20 	tst.w	r1, #32
 800bb5a:	d004      	beq.n	800bb66 <RemoveMacCommands+0x1c>
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800bb5c:	f003 f93e 	bl	800eddc <LoRaMacCommandsRemoveStickyAnsCmds>
 800bb60:	e001      	b.n	800bb66 <RemoveMacCommands+0x1c>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800bb62:	f003 f93b 	bl	800eddc <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800bb66:	bd08      	pop	{r3, pc}

0800bb68 <ProcessMacCommands>:
{
 800bb68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb6c:	b08f      	sub	sp, #60	; 0x3c
 800bb6e:	4698      	mov	r8, r3
    uint8_t status = 0;
 800bb70:	2300      	movs	r3, #0
 800bb72:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800bb76:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 800bb7a:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 800bb7e:	2b01      	cmp	r3, #1
 800bb80:	f200 82d9 	bhi.w	800c136 <ProcessMacCommands+0x5ce>
 800bb84:	4605      	mov	r5, r0
 800bb86:	460c      	mov	r4, r1
 800bb88:	4617      	mov	r7, r2
    bool adrBlockFound = false;
 800bb8a:	f04f 0900 	mov.w	r9, #0
    while( macIndex < commandsSize )
 800bb8e:	42bc      	cmp	r4, r7
 800bb90:	f080 82d1 	bcs.w	800c136 <ProcessMacCommands+0x5ce>
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800bb94:	5d28      	ldrb	r0, [r5, r4]
 800bb96:	f003 f989 	bl	800eeac <LoRaMacCommandsGetCmdSize>
 800bb9a:	4420      	add	r0, r4
 800bb9c:	42b8      	cmp	r0, r7
 800bb9e:	f300 82ca 	bgt.w	800c136 <ProcessMacCommands+0x5ce>
        switch( payload[macIndex++] )
 800bba2:	1c66      	adds	r6, r4, #1
 800bba4:	b2f6      	uxtb	r6, r6
 800bba6:	5d2b      	ldrb	r3, [r5, r4]
 800bba8:	3b02      	subs	r3, #2
 800bbaa:	2b11      	cmp	r3, #17
 800bbac:	f200 82c3 	bhi.w	800c136 <ProcessMacCommands+0x5ce>
 800bbb0:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bbb4:	00280012 	.word	0x00280012
 800bbb8:	00c000ad 	.word	0x00c000ad
 800bbbc:	011e0106 	.word	0x011e0106
 800bbc0:	01740157 	.word	0x01740157
 800bbc4:	02c101bf 	.word	0x02c101bf
 800bbc8:	01ef02c1 	.word	0x01ef02c1
 800bbcc:	02c102c1 	.word	0x02c102c1
 800bbd0:	02680251 	.word	0x02680251
 800bbd4:	02a10287 	.word	0x02a10287
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800bbd8:	2004      	movs	r0, #4
 800bbda:	f003 fa63 	bl	800f0a4 <LoRaMacConfirmQueueIsCmdActive>
 800bbde:	b908      	cbnz	r0, 800bbe4 <ProcessMacCommands+0x7c>
        switch( payload[macIndex++] )
 800bbe0:	4634      	mov	r4, r6
 800bbe2:	e7d4      	b.n	800bb8e <ProcessMacCommands+0x26>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800bbe4:	2104      	movs	r1, #4
 800bbe6:	2000      	movs	r0, #0
 800bbe8:	f003 fa10 	bl	800f00c <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800bbec:	1ca3      	adds	r3, r4, #2
 800bbee:	b2db      	uxtb	r3, r3
 800bbf0:	5da9      	ldrb	r1, [r5, r6]
 800bbf2:	4aa7      	ldr	r2, [pc, #668]	; (800be90 <ProcessMacCommands+0x328>)
 800bbf4:	f882 1460 	strb.w	r1, [r2, #1120]	; 0x460
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800bbf8:	3403      	adds	r4, #3
 800bbfa:	b2e4      	uxtb	r4, r4
 800bbfc:	5ceb      	ldrb	r3, [r5, r3]
 800bbfe:	f882 3461 	strb.w	r3, [r2, #1121]	; 0x461
 800bc02:	e7c4      	b.n	800bb8e <ProcessMacCommands+0x26>
                int8_t linkAdrDatarate = DR_0;
 800bc04:	2300      	movs	r3, #0
 800bc06:	f88d 300a 	strb.w	r3, [sp, #10]
                int8_t linkAdrTxPower = TX_POWER_0;
 800bc0a:	f88d 300b 	strb.w	r3, [sp, #11]
                uint8_t linkAdrNbRep = 0;
 800bc0e:	f88d 300c 	strb.w	r3, [sp, #12]
                uint8_t linkAdrNbBytesParsed = 0;
 800bc12:	f88d 3014 	strb.w	r3, [sp, #20]
                if( adrBlockFound == false )
 800bc16:	f1b9 0f00 	cmp.w	r9, #0
 800bc1a:	d036      	beq.n	800bc8a <ProcessMacCommands+0x122>
                    macIndex += 4;
 800bc1c:	3405      	adds	r4, #5
 800bc1e:	b2e4      	uxtb	r4, r4
 800bc20:	e7b5      	b.n	800bb8e <ProcessMacCommands+0x26>
                            linkAdrReq.PayloadSize = 5;
 800bc22:	2305      	movs	r3, #5
 800bc24:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800bc28:	e050      	b.n	800bccc <ProcessMacCommands+0x164>
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 800bc2a:	4b9a      	ldr	r3, [pc, #616]	; (800be94 <ProcessMacCommands+0x32c>)
 800bc2c:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800bc30:	f99d 200a 	ldrsb.w	r2, [sp, #10]
 800bc34:	4293      	cmp	r3, r2
 800bc36:	da03      	bge.n	800bc40 <ProcessMacCommands+0xd8>
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 800bc38:	4b96      	ldr	r3, [pc, #600]	; (800be94 <ProcessMacCommands+0x32c>)
 800bc3a:	2101      	movs	r1, #1
 800bc3c:	f883 1109 	strb.w	r1, [r3, #265]	; 0x109
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 800bc40:	4b94      	ldr	r3, [pc, #592]	; (800be94 <ProcessMacCommands+0x32c>)
 800bc42:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 800bc46:	f89d 200b 	ldrb.w	r2, [sp, #11]
 800bc4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 800bc4e:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800bc52:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 800bc56:	e04d      	b.n	800bcf4 <ProcessMacCommands+0x18c>
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800bc58:	2201      	movs	r2, #1
 800bc5a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 800bc5e:	2003      	movs	r0, #3
 800bc60:	f003 f85c 	bl	800ed1c <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800bc64:	3401      	adds	r4, #1
 800bc66:	b2e4      	uxtb	r4, r4
 800bc68:	f89d 3014 	ldrb.w	r3, [sp, #20]
 800bc6c:	498a      	ldr	r1, [pc, #552]	; (800be98 <ProcessMacCommands+0x330>)
 800bc6e:	fba1 2103 	umull	r2, r1, r1, r3
 800bc72:	ebb4 0f91 	cmp.w	r4, r1, lsr #2
 800bc76:	d3ef      	bcc.n	800bc58 <ProcessMacCommands+0xf0>
                        macIndex += linkAdrNbBytesParsed - 1;
 800bc78:	441e      	add	r6, r3
 800bc7a:	b2f6      	uxtb	r6, r6
 800bc7c:	1e74      	subs	r4, r6, #1
 800bc7e:	b2e4      	uxtb	r4, r4
                        if( macIndex >= commandsSize )
 800bc80:	42a7      	cmp	r7, r4
 800bc82:	d93a      	bls.n	800bcfa <ProcessMacCommands+0x192>
                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 800bc84:	5d2b      	ldrb	r3, [r5, r4]
 800bc86:	2b03      	cmp	r3, #3
 800bc88:	d136      	bne.n	800bcf8 <ProcessMacCommands+0x190>
                        linkAdrReq.Payload = &payload[macIndex - 1];
 800bc8a:	1e73      	subs	r3, r6, #1
 800bc8c:	442b      	add	r3, r5
 800bc8e:	9308      	str	r3, [sp, #32]
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800bc90:	4b80      	ldr	r3, [pc, #512]	; (800be94 <ProcessMacCommands+0x32c>)
 800bc92:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 800bc96:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800bc9a:	f893 1074 	ldrb.w	r1, [r3, #116]	; 0x74
 800bc9e:	f88d 1025 	strb.w	r1, [sp, #37]	; 0x25
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800bca2:	f993 1039 	ldrsb.w	r1, [r3, #57]	; 0x39
 800bca6:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800bcaa:	f993 1038 	ldrsb.w	r1, [r3, #56]	; 0x38
 800bcae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800bcb2:	f893 1060 	ldrb.w	r1, [r3, #96]	; 0x60
 800bcb6:	f88d 1029 	strb.w	r1, [sp, #41]	; 0x29
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 800bcba:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800bcbe:	9307      	str	r3, [sp, #28]
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800bcc0:	2a00      	cmp	r2, #0
 800bcc2:	d0ae      	beq.n	800bc22 <ProcessMacCommands+0xba>
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800bcc4:	1bbb      	subs	r3, r7, r6
 800bcc6:	3301      	adds	r3, #1
 800bcc8:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 800bccc:	ab05      	add	r3, sp, #20
 800bcce:	9301      	str	r3, [sp, #4]
 800bcd0:	ab03      	add	r3, sp, #12
 800bcd2:	9300      	str	r3, [sp, #0]
 800bcd4:	f10d 030b 	add.w	r3, sp, #11
 800bcd8:	f10d 020a 	add.w	r2, sp, #10
 800bcdc:	a907      	add	r1, sp, #28
 800bcde:	486d      	ldr	r0, [pc, #436]	; (800be94 <ProcessMacCommands+0x32c>)
 800bce0:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 800bce4:	f003 ffe2 	bl	800fcac <RegionLinkAdrReq>
 800bce8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
                        if( ( status & 0x07 ) == 0x07 )
 800bcec:	f000 0007 	and.w	r0, r0, #7
 800bcf0:	2807      	cmp	r0, #7
 800bcf2:	d09a      	beq.n	800bc2a <ProcessMacCommands+0xc2>
{
 800bcf4:	2400      	movs	r4, #0
 800bcf6:	e7b7      	b.n	800bc68 <ProcessMacCommands+0x100>
                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 800bcf8:	4634      	mov	r4, r6
                    if( macIndex < commandsSize )
 800bcfa:	42bc      	cmp	r4, r7
 800bcfc:	d204      	bcs.n	800bd08 <ProcessMacCommands+0x1a0>
                        macIndex--;
 800bcfe:	3c01      	subs	r4, #1
 800bd00:	b2e4      	uxtb	r4, r4
                    adrBlockFound = true;
 800bd02:	f04f 0901 	mov.w	r9, #1
 800bd06:	e742      	b.n	800bb8e <ProcessMacCommands+0x26>
 800bd08:	f04f 0901 	mov.w	r9, #1
                break;
 800bd0c:	e73f      	b.n	800bb8e <ProcessMacCommands+0x26>
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 800bd0e:	3402      	adds	r4, #2
 800bd10:	b2e4      	uxtb	r4, r4
 800bd12:	5dab      	ldrb	r3, [r5, r6]
 800bd14:	f003 030f 	and.w	r3, r3, #15
 800bd18:	495e      	ldr	r1, [pc, #376]	; (800be94 <ProcessMacCommands+0x32c>)
 800bd1a:	f881 3107 	strb.w	r3, [r1, #263]	; 0x107
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 800bd1e:	2201      	movs	r2, #1
 800bd20:	fa02 f303 	lsl.w	r3, r2, r3
 800bd24:	f8a1 310c 	strh.w	r3, [r1, #268]	; 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800bd28:	2200      	movs	r2, #0
 800bd2a:	a90b      	add	r1, sp, #44	; 0x2c
 800bd2c:	2004      	movs	r0, #4
 800bd2e:	f002 fff5 	bl	800ed1c <LoRaMacCommandsAddCmd>
                break;
 800bd32:	e72c      	b.n	800bb8e <ProcessMacCommands+0x26>
                status = 0x07;
 800bd34:	2307      	movs	r3, #7
 800bd36:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800bd3a:	5dab      	ldrb	r3, [r5, r6]
 800bd3c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800bd40:	f88d 301d 	strb.w	r3, [sp, #29]
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800bd44:	57ab      	ldrsb	r3, [r5, r6]
 800bd46:	f003 030f 	and.w	r3, r3, #15
 800bd4a:	f88d 301c 	strb.w	r3, [sp, #28]
                macIndex++;
 800bd4e:	1ca3      	adds	r3, r4, #2
 800bd50:	b2db      	uxtb	r3, r3
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800bd52:	1ce1      	adds	r1, r4, #3
 800bd54:	b2c9      	uxtb	r1, r1
 800bd56:	5ceb      	ldrb	r3, [r5, r3]
 800bd58:	9308      	str	r3, [sp, #32]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800bd5a:	1d22      	adds	r2, r4, #4
 800bd5c:	b2d2      	uxtb	r2, r2
 800bd5e:	5c69      	ldrb	r1, [r5, r1]
 800bd60:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800bd64:	9308      	str	r3, [sp, #32]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800bd66:	3405      	adds	r4, #5
 800bd68:	b2e4      	uxtb	r4, r4
 800bd6a:	5caa      	ldrb	r2, [r5, r2]
 800bd6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd70:	9308      	str	r3, [sp, #32]
                rxParamSetupReq.Frequency *= 100;
 800bd72:	2264      	movs	r2, #100	; 0x64
 800bd74:	fb02 f303 	mul.w	r3, r2, r3
 800bd78:	9308      	str	r3, [sp, #32]
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 800bd7a:	a907      	add	r1, sp, #28
 800bd7c:	4b45      	ldr	r3, [pc, #276]	; (800be94 <ProcessMacCommands+0x32c>)
 800bd7e:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800bd82:	f003 ffaf 	bl	800fce4 <RegionRxParamSetupReq>
 800bd86:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
                if( ( status & 0x07 ) == 0x07 )
 800bd8a:	f000 0307 	and.w	r3, r0, #7
 800bd8e:	2b07      	cmp	r3, #7
 800bd90:	d007      	beq.n	800bda2 <ProcessMacCommands+0x23a>
                macCmdPayload[0] = status;
 800bd92:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800bd96:	2201      	movs	r2, #1
 800bd98:	a90b      	add	r1, sp, #44	; 0x2c
 800bd9a:	2005      	movs	r0, #5
 800bd9c:	f002 ffbe 	bl	800ed1c <LoRaMacCommandsAddCmd>
                break;
 800bda0:	e6f5      	b.n	800bb8e <ProcessMacCommands+0x26>
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800bda2:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800bda6:	4b3b      	ldr	r3, [pc, #236]	; (800be94 <ProcessMacCommands+0x32c>)
 800bda8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800bdac:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800bdb0:	9a08      	ldr	r2, [sp, #32]
 800bdb2:	665a      	str	r2, [r3, #100]	; 0x64
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800bdb4:	66da      	str	r2, [r3, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800bdb6:	f89d 201d 	ldrb.w	r2, [sp, #29]
 800bdba:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 800bdbe:	e7e8      	b.n	800bd92 <ProcessMacCommands+0x22a>
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800bdc0:	4b33      	ldr	r3, [pc, #204]	; (800be90 <ProcessMacCommands+0x328>)
 800bdc2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bdc6:	b17b      	cbz	r3, 800bde8 <ProcessMacCommands+0x280>
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	b17b      	cbz	r3, 800bdec <ProcessMacCommands+0x284>
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800bdcc:	4798      	blx	r3
                macCmdPayload[0] = batteryLevel;
 800bdce:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800bdd2:	f008 033f 	and.w	r3, r8, #63	; 0x3f
 800bdd6:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800bdda:	2202      	movs	r2, #2
 800bddc:	a90b      	add	r1, sp, #44	; 0x2c
 800bdde:	2006      	movs	r0, #6
 800bde0:	f002 ff9c 	bl	800ed1c <LoRaMacCommandsAddCmd>
        switch( payload[macIndex++] )
 800bde4:	4634      	mov	r4, r6
                break;
 800bde6:	e6d2      	b.n	800bb8e <ProcessMacCommands+0x26>
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800bde8:	20ff      	movs	r0, #255	; 0xff
 800bdea:	e7f0      	b.n	800bdce <ProcessMacCommands+0x266>
 800bdec:	20ff      	movs	r0, #255	; 0xff
 800bdee:	e7ee      	b.n	800bdce <ProcessMacCommands+0x266>
                status = 0x03;
 800bdf0:	2303      	movs	r3, #3
 800bdf2:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                newChannelReq.ChannelId = payload[macIndex++];
 800bdf6:	1ca3      	adds	r3, r4, #2
 800bdf8:	b2db      	uxtb	r3, r3
 800bdfa:	57aa      	ldrsb	r2, [r5, r6]
 800bdfc:	f88d 2018 	strb.w	r2, [sp, #24]
                newChannelReq.NewChannel = &chParam;
 800be00:	aa07      	add	r2, sp, #28
 800be02:	9205      	str	r2, [sp, #20]
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800be04:	1ce2      	adds	r2, r4, #3
 800be06:	b2d2      	uxtb	r2, r2
 800be08:	5ceb      	ldrb	r3, [r5, r3]
 800be0a:	9307      	str	r3, [sp, #28]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800be0c:	1d21      	adds	r1, r4, #4
 800be0e:	b2c9      	uxtb	r1, r1
 800be10:	5caa      	ldrb	r2, [r5, r2]
 800be12:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800be16:	9307      	str	r3, [sp, #28]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800be18:	1d62      	adds	r2, r4, #5
 800be1a:	b2d2      	uxtb	r2, r2
 800be1c:	5c69      	ldrb	r1, [r5, r1]
 800be1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800be22:	9307      	str	r3, [sp, #28]
                chParam.Frequency *= 100;
 800be24:	2164      	movs	r1, #100	; 0x64
 800be26:	fb01 f303 	mul.w	r3, r1, r3
 800be2a:	9307      	str	r3, [sp, #28]
                chParam.Rx1Frequency = 0;
 800be2c:	2300      	movs	r3, #0
 800be2e:	9308      	str	r3, [sp, #32]
                chParam.DrRange.Value = payload[macIndex++];
 800be30:	3406      	adds	r4, #6
 800be32:	b2e4      	uxtb	r4, r4
 800be34:	56ab      	ldrsb	r3, [r5, r2]
 800be36:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 800be3a:	a905      	add	r1, sp, #20
 800be3c:	4b15      	ldr	r3, [pc, #84]	; (800be94 <ProcessMacCommands+0x32c>)
 800be3e:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800be42:	f003 ff5e 	bl	800fd02 <RegionNewChannelReq>
 800be46:	b2c3      	uxtb	r3, r0
 800be48:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                if( ( int8_t )status >= 0 )
 800be4c:	2800      	cmp	r0, #0
 800be4e:	f6ff ae9e 	blt.w	800bb8e <ProcessMacCommands+0x26>
                    macCmdPayload[0] = status;
 800be52:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800be56:	2201      	movs	r2, #1
 800be58:	a90b      	add	r1, sp, #44	; 0x2c
 800be5a:	2007      	movs	r0, #7
 800be5c:	f002 ff5e 	bl	800ed1c <LoRaMacCommandsAddCmd>
                break;
 800be60:	e695      	b.n	800bb8e <ProcessMacCommands+0x26>
                uint8_t delay = payload[macIndex++] & 0x0F;
 800be62:	3402      	adds	r4, #2
 800be64:	b2e4      	uxtb	r4, r4
 800be66:	5dab      	ldrb	r3, [r5, r6]
                if( delay == 0 )
 800be68:	f013 030f 	ands.w	r3, r3, #15
 800be6c:	d100      	bne.n	800be70 <ProcessMacCommands+0x308>
                    delay++;
 800be6e:	3301      	adds	r3, #1
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 800be70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800be74:	fb02 f303 	mul.w	r3, r2, r3
 800be78:	4a06      	ldr	r2, [pc, #24]	; (800be94 <ProcessMacCommands+0x32c>)
 800be7a:	6513      	str	r3, [r2, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800be7c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800be80:	6553      	str	r3, [r2, #84]	; 0x54
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800be82:	2200      	movs	r2, #0
 800be84:	a90b      	add	r1, sp, #44	; 0x2c
 800be86:	2008      	movs	r0, #8
 800be88:	f002 ff48 	bl	800ed1c <LoRaMacCommandsAddCmd>
                break;
 800be8c:	e67f      	b.n	800bb8e <ProcessMacCommands+0x26>
 800be8e:	bf00      	nop
 800be90:	20003548 	.word	0x20003548
 800be94:	20008000 	.word	0x20008000
 800be98:	cccccccd 	.word	0xcccccccd
                uint8_t eirpDwellTime = payload[macIndex++];
 800be9c:	3402      	adds	r4, #2
 800be9e:	b2e4      	uxtb	r4, r4
 800bea0:	5dab      	ldrb	r3, [r5, r6]
                txParamSetupReq.UplinkDwellTime = 0;
 800bea2:	2200      	movs	r2, #0
 800bea4:	f88d 200c 	strb.w	r2, [sp, #12]
                txParamSetupReq.DownlinkDwellTime = 0;
 800bea8:	f88d 200d 	strb.w	r2, [sp, #13]
                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800beac:	f013 0f20 	tst.w	r3, #32
 800beb0:	d002      	beq.n	800beb8 <ProcessMacCommands+0x350>
                    txParamSetupReq.DownlinkDwellTime = 1;
 800beb2:	2201      	movs	r2, #1
 800beb4:	f88d 200d 	strb.w	r2, [sp, #13]
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800beb8:	f013 0f10 	tst.w	r3, #16
 800bebc:	d002      	beq.n	800bec4 <ProcessMacCommands+0x35c>
                    txParamSetupReq.UplinkDwellTime = 1;
 800bebe:	2201      	movs	r2, #1
 800bec0:	f88d 200c 	strb.w	r2, [sp, #12]
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800bec4:	f003 030f 	and.w	r3, r3, #15
 800bec8:	f88d 300e 	strb.w	r3, [sp, #14]
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 800becc:	a903      	add	r1, sp, #12
 800bece:	4b9b      	ldr	r3, [pc, #620]	; (800c13c <ProcessMacCommands+0x5d4>)
 800bed0:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800bed4:	f003 ff24 	bl	800fd20 <RegionTxParamSetupReq>
 800bed8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bedc:	f43f ae57 	beq.w	800bb8e <ProcessMacCommands+0x26>
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800bee0:	f89d a00c 	ldrb.w	sl, [sp, #12]
 800bee4:	4e95      	ldr	r6, [pc, #596]	; (800c13c <ProcessMacCommands+0x5d4>)
 800bee6:	f886 a074 	strb.w	sl, [r6, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800beea:	f89d 300d 	ldrb.w	r3, [sp, #13]
 800beee:	f886 3075 	strb.w	r3, [r6, #117]	; 0x75
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800bef2:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800bef6:	4a92      	ldr	r2, [pc, #584]	; (800c140 <ProcessMacCommands+0x5d8>)
 800bef8:	5cd0      	ldrb	r0, [r2, r3]
 800befa:	f7f4 fe69 	bl	8000bd0 <__aeabi_ui2f>
 800befe:	67b0      	str	r0, [r6, #120]	; 0x78
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800bf00:	2302      	movs	r3, #2
 800bf02:	f88d 301c 	strb.w	r3, [sp, #28]
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800bf06:	f88d a01e 	strb.w	sl, [sp, #30]
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800bf0a:	a907      	add	r1, sp, #28
 800bf0c:	f896 0040 	ldrb.w	r0, [r6, #64]	; 0x40
 800bf10:	f003 fe34 	bl	800fb7c <RegionGetPhyParam>
 800bf14:	9005      	str	r0, [sp, #20]
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 800bf16:	b240      	sxtb	r0, r0
 800bf18:	f996 3039 	ldrsb.w	r3, [r6, #57]	; 0x39
 800bf1c:	4298      	cmp	r0, r3
 800bf1e:	bfb8      	it	lt
 800bf20:	4618      	movlt	r0, r3
 800bf22:	f886 0039 	strb.w	r0, [r6, #57]	; 0x39
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800bf26:	2200      	movs	r2, #0
 800bf28:	a90b      	add	r1, sp, #44	; 0x2c
 800bf2a:	2009      	movs	r0, #9
 800bf2c:	f002 fef6 	bl	800ed1c <LoRaMacCommandsAddCmd>
                break;
 800bf30:	e62d      	b.n	800bb8e <ProcessMacCommands+0x26>
                status = 0x03;
 800bf32:	2303      	movs	r3, #3
 800bf34:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                dlChannelReq.ChannelId = payload[macIndex++];
 800bf38:	1ca3      	adds	r3, r4, #2
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	5daa      	ldrb	r2, [r5, r6]
 800bf3e:	f88d 201c 	strb.w	r2, [sp, #28]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800bf42:	1ce1      	adds	r1, r4, #3
 800bf44:	b2c9      	uxtb	r1, r1
 800bf46:	5ceb      	ldrb	r3, [r5, r3]
 800bf48:	9308      	str	r3, [sp, #32]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800bf4a:	1d22      	adds	r2, r4, #4
 800bf4c:	b2d2      	uxtb	r2, r2
 800bf4e:	5c69      	ldrb	r1, [r5, r1]
 800bf50:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800bf54:	9308      	str	r3, [sp, #32]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800bf56:	3405      	adds	r4, #5
 800bf58:	b2e4      	uxtb	r4, r4
 800bf5a:	5caa      	ldrb	r2, [r5, r2]
 800bf5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf60:	9308      	str	r3, [sp, #32]
                dlChannelReq.Rx1Frequency *= 100;
 800bf62:	2264      	movs	r2, #100	; 0x64
 800bf64:	fb02 f303 	mul.w	r3, r2, r3
 800bf68:	9308      	str	r3, [sp, #32]
                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 800bf6a:	a907      	add	r1, sp, #28
 800bf6c:	4b73      	ldr	r3, [pc, #460]	; (800c13c <ProcessMacCommands+0x5d4>)
 800bf6e:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800bf72:	f003 fee4 	bl	800fd3e <RegionDlChannelReq>
 800bf76:	b2c3      	uxtb	r3, r0
 800bf78:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
                if( ( int8_t )status >= 0 )
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	f6ff ae06 	blt.w	800bb8e <ProcessMacCommands+0x26>
                    macCmdPayload[0] = status;
 800bf82:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800bf86:	2201      	movs	r2, #1
 800bf88:	a90b      	add	r1, sp, #44	; 0x2c
 800bf8a:	200a      	movs	r0, #10
 800bf8c:	f002 fec6 	bl	800ed1c <LoRaMacCommandsAddCmd>
                break;
 800bf90:	e5fd      	b.n	800bb8e <ProcessMacCommands+0x26>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800bf92:	2009      	movs	r0, #9
 800bf94:	f003 f886 	bl	800f0a4 <LoRaMacConfirmQueueIsCmdActive>
 800bf98:	b928      	cbnz	r0, 800bfa6 <ProcessMacCommands+0x43e>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800bf9a:	4b6a      	ldr	r3, [pc, #424]	; (800c144 <ProcessMacCommands+0x5dc>)
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
        switch( payload[macIndex++] )
 800bfa2:	4634      	mov	r4, r6
 800bfa4:	e5f3      	b.n	800bb8e <ProcessMacCommands+0x26>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800bfa6:	2109      	movs	r1, #9
 800bfa8:	2000      	movs	r0, #0
 800bfaa:	f003 f82f 	bl	800f00c <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800bfae:	a803      	add	r0, sp, #12
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	9303      	str	r3, [sp, #12]
 800bfb4:	9304      	str	r3, [sp, #16]
                    SysTime_t sysTime = { 0 };
 800bfb6:	f10d 0a14 	add.w	sl, sp, #20
 800bfba:	9305      	str	r3, [sp, #20]
 800bfbc:	9306      	str	r3, [sp, #24]
                    SysTime_t sysTimeCurrent = { 0 };
 800bfbe:	f10d 0b1c 	add.w	fp, sp, #28
 800bfc2:	9307      	str	r3, [sp, #28]
 800bfc4:	9308      	str	r3, [sp, #32]
                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800bfc6:	1ca1      	adds	r1, r4, #2
 800bfc8:	b2c9      	uxtb	r1, r1
 800bfca:	5dab      	ldrb	r3, [r5, r6]
 800bfcc:	9303      	str	r3, [sp, #12]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800bfce:	1ce2      	adds	r2, r4, #3
 800bfd0:	b2d2      	uxtb	r2, r2
 800bfd2:	5c69      	ldrb	r1, [r5, r1]
 800bfd4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800bfd8:	9303      	str	r3, [sp, #12]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800bfda:	1d21      	adds	r1, r4, #4
 800bfdc:	b2c9      	uxtb	r1, r1
 800bfde:	5caa      	ldrb	r2, [r5, r2]
 800bfe0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bfe4:	9303      	str	r3, [sp, #12]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800bfe6:	1d62      	adds	r2, r4, #5
 800bfe8:	b2d2      	uxtb	r2, r2
 800bfea:	5c69      	ldrb	r1, [r5, r1]
 800bfec:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800bff0:	9303      	str	r3, [sp, #12]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800bff2:	3406      	adds	r4, #6
 800bff4:	b2e4      	uxtb	r4, r4
 800bff6:	5caa      	ldrb	r2, [r5, r2]
 800bff8:	f8ad 2010 	strh.w	r2, [sp, #16]
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800bffc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c000:	fb01 f202 	mul.w	r2, r1, r2
 800c004:	0a12      	lsrs	r2, r2, #8
 800c006:	f8ad 2010 	strh.w	r2, [sp, #16]
                    sysTime = gpsEpochTime;
 800c00a:	c803      	ldmia	r0, {r0, r1}
 800c00c:	e88a 0003 	stmia.w	sl, {r0, r1}
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800c010:	4a4d      	ldr	r2, [pc, #308]	; (800c148 <ProcessMacCommands+0x5e0>)
 800c012:	441a      	add	r2, r3
 800c014:	9205      	str	r2, [sp, #20]
                    sysTimeCurrent = SysTimeGet( );
 800c016:	4658      	mov	r0, fp
 800c018:	f008 fe76 	bl	8014d08 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800c01c:	4e49      	ldr	r6, [pc, #292]	; (800c144 <ProcessMacCommands+0x5dc>)
 800c01e:	f8d6 333c 	ldr.w	r3, [r6, #828]	; 0x33c
 800c022:	9300      	str	r3, [sp, #0]
 800c024:	f8d6 3338 	ldr.w	r3, [r6, #824]	; 0x338
 800c028:	e89a 0006 	ldmia.w	sl, {r1, r2}
 800c02c:	a80c      	add	r0, sp, #48	; 0x30
 800c02e:	f008 fe2a 	bl	8014c86 <SysTimeSub>
 800c032:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c034:	9300      	str	r3, [sp, #0]
 800c036:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c038:	e89b 0006 	ldmia.w	fp, {r1, r2}
 800c03c:	4650      	mov	r0, sl
 800c03e:	f008 fe03 	bl	8014c48 <SysTimeAdd>
                    SysTimeSet( sysTime );
 800c042:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800c046:	f008 fe3d 	bl	8014cc4 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800c04a:	f002 fdcb 	bl	800ebe4 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800c04e:	2301      	movs	r3, #1
 800c050:	f886 343c 	strb.w	r3, [r6, #1084]	; 0x43c
 800c054:	e59b      	b.n	800bb8e <ProcessMacCommands+0x26>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800c056:	200c      	movs	r0, #12
 800c058:	f003 f824 	bl	800f0a4 <LoRaMacConfirmQueueIsCmdActive>
 800c05c:	b908      	cbnz	r0, 800c062 <ProcessMacCommands+0x4fa>
        switch( payload[macIndex++] )
 800c05e:	4634      	mov	r4, r6
 800c060:	e595      	b.n	800bb8e <ProcessMacCommands+0x26>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800c062:	210c      	movs	r1, #12
 800c064:	2000      	movs	r0, #0
 800c066:	f002 ffd1 	bl	800f00c <LoRaMacConfirmQueueSetStatus>
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800c06a:	4b36      	ldr	r3, [pc, #216]	; (800c144 <ProcessMacCommands+0x5dc>)
 800c06c:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800c070:	3b04      	subs	r3, #4
 800c072:	b2db      	uxtb	r3, r3
 800c074:	2b01      	cmp	r3, #1
 800c076:	d801      	bhi.n	800c07c <ProcessMacCommands+0x514>
        switch( payload[macIndex++] )
 800c078:	4634      	mov	r4, r6
 800c07a:	e588      	b.n	800bb8e <ProcessMacCommands+0x26>
                        LoRaMacClassBPingSlotInfoAns( );
 800c07c:	f002 fdae 	bl	800ebdc <LoRaMacClassBPingSlotInfoAns>
        switch( payload[macIndex++] )
 800c080:	4634      	mov	r4, r6
 800c082:	e584      	b.n	800bb8e <ProcessMacCommands+0x26>
                frequency = ( uint32_t )payload[macIndex++];
 800c084:	1ca2      	adds	r2, r4, #2
 800c086:	b2d2      	uxtb	r2, r2
 800c088:	5dab      	ldrb	r3, [r5, r6]
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800c08a:	1ce1      	adds	r1, r4, #3
 800c08c:	b2c9      	uxtb	r1, r1
 800c08e:	5caa      	ldrb	r2, [r5, r2]
 800c090:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800c094:	1d22      	adds	r2, r4, #4
 800c096:	b2d2      	uxtb	r2, r2
 800c098:	5c69      	ldrb	r1, [r5, r1]
 800c09a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                datarate = payload[macIndex++] & 0x0F;
 800c09e:	3405      	adds	r4, #5
 800c0a0:	b2e4      	uxtb	r4, r4
 800c0a2:	5ca8      	ldrb	r0, [r5, r2]
                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800c0a4:	2164      	movs	r1, #100	; 0x64
 800c0a6:	fb03 f101 	mul.w	r1, r3, r1
 800c0aa:	f000 000f 	and.w	r0, r0, #15
 800c0ae:	f002 fd96 	bl	800ebde <LoRaMacClassBPingSlotChannelReq>
                macCmdPayload[0] = status;
 800c0b2:	f88d 002c 	strb.w	r0, [sp, #44]	; 0x2c
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 800c0b6:	2201      	movs	r2, #1
 800c0b8:	a90b      	add	r1, sp, #44	; 0x2c
 800c0ba:	2011      	movs	r0, #17
 800c0bc:	f002 fe2e 	bl	800ed1c <LoRaMacCommandsAddCmd>
                break;
 800c0c0:	e565      	b.n	800bb8e <ProcessMacCommands+0x26>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800c0c2:	200d      	movs	r0, #13
 800c0c4:	f002 ffee 	bl	800f0a4 <LoRaMacConfirmQueueIsCmdActive>
 800c0c8:	b908      	cbnz	r0, 800c0ce <ProcessMacCommands+0x566>
        switch( payload[macIndex++] )
 800c0ca:	4634      	mov	r4, r6
 800c0cc:	e55f      	b.n	800bb8e <ProcessMacCommands+0x26>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800c0ce:	210d      	movs	r1, #13
 800c0d0:	2000      	movs	r0, #0
 800c0d2:	f002 ff9b 	bl	800f00c <LoRaMacConfirmQueueSetStatus>
                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800c0d6:	1ca2      	adds	r2, r4, #2
 800c0d8:	b2d2      	uxtb	r2, r2
 800c0da:	5da8      	ldrb	r0, [r5, r6]
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800c0dc:	1ce3      	adds	r3, r4, #3
 800c0de:	b2db      	uxtb	r3, r3
 800c0e0:	5cae      	ldrb	r6, [r5, r2]
                    beaconTimingChannel = payload[macIndex++];
 800c0e2:	3404      	adds	r4, #4
 800c0e4:	b2e4      	uxtb	r4, r4
                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800c0e6:	4a19      	ldr	r2, [pc, #100]	; (800c14c <ProcessMacCommands+0x5e4>)
 800c0e8:	6812      	ldr	r2, [r2, #0]
 800c0ea:	5ce9      	ldrb	r1, [r5, r3]
 800c0ec:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
 800c0f0:	f002 fd77 	bl	800ebe2 <LoRaMacClassBBeaconTimingAns>
 800c0f4:	e54b      	b.n	800bb8e <ProcessMacCommands+0x26>
                    frequency = ( uint32_t )payload[macIndex++];
 800c0f6:	1ca1      	adds	r1, r4, #2
 800c0f8:	b2c9      	uxtb	r1, r1
 800c0fa:	5dab      	ldrb	r3, [r5, r6]
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800c0fc:	1ce2      	adds	r2, r4, #3
 800c0fe:	b2d2      	uxtb	r2, r2
 800c100:	5c68      	ldrb	r0, [r5, r1]
 800c102:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800c106:	3404      	adds	r4, #4
 800c108:	b2e4      	uxtb	r4, r4
 800c10a:	5ca8      	ldrb	r0, [r5, r2]
 800c10c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800c110:	2064      	movs	r0, #100	; 0x64
 800c112:	fb03 f000 	mul.w	r0, r3, r0
 800c116:	f002 fd66 	bl	800ebe6 <LoRaMacClassBBeaconFreqReq>
 800c11a:	b140      	cbz	r0, 800c12e <ProcessMacCommands+0x5c6>
                        macCmdPayload[0] = 1;
 800c11c:	2301      	movs	r3, #1
 800c11e:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800c122:	2201      	movs	r2, #1
 800c124:	a90b      	add	r1, sp, #44	; 0x2c
 800c126:	2013      	movs	r0, #19
 800c128:	f002 fdf8 	bl	800ed1c <LoRaMacCommandsAddCmd>
                break;
 800c12c:	e52f      	b.n	800bb8e <ProcessMacCommands+0x26>
                        macCmdPayload[0] = 0;
 800c12e:	2300      	movs	r3, #0
 800c130:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 800c134:	e7f5      	b.n	800c122 <ProcessMacCommands+0x5ba>
}
 800c136:	b00f      	add	sp, #60	; 0x3c
 800c138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c13c:	20008000 	.word	0x20008000
 800c140:	08015dd4 	.word	0x08015dd4
 800c144:	20003548 	.word	0x20003548
 800c148:	12d53d80 	.word	0x12d53d80
 800c14c:	20003af8 	.word	0x20003af8

0800c150 <ProcessRadioRxDone>:
{
 800c150:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c154:	b0a1      	sub	sp, #132	; 0x84
    uint8_t *payload = RxDoneParams.Payload;
 800c156:	4b96      	ldr	r3, [pc, #600]	; (800c3b0 <ProcessRadioRxDone+0x260>)
 800c158:	685e      	ldr	r6, [r3, #4]
    uint16_t size = RxDoneParams.Size;
 800c15a:	891d      	ldrh	r5, [r3, #8]
    int16_t rssi = RxDoneParams.Rssi;
 800c15c:	f9b3 900a 	ldrsh.w	r9, [r3, #10]
    int8_t snr = RxDoneParams.Snr;
 800c160:	f993 700c 	ldrsb.w	r7, [r3, #12]
    uint32_t downLinkCounter = 0;
 800c164:	2300      	movs	r3, #0
 800c166:	9303      	str	r3, [sp, #12]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800c168:	4a92      	ldr	r2, [pc, #584]	; (800c3b4 <ProcessRadioRxDone+0x264>)
 800c16a:	f8d2 80d4 	ldr.w	r8, [r2, #212]	; 0xd4
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800c16e:	4a92      	ldr	r2, [pc, #584]	; (800c3b8 <ProcessRadioRxDone+0x268>)
 800c170:	7811      	ldrb	r1, [r2, #0]
 800c172:	f363 0100 	bfi	r1, r3, #0, #1
 800c176:	7011      	strb	r1, [r2, #0]
    MacCtx.McpsConfirm.AckReceived = false;
 800c178:	4c90      	ldr	r4, [pc, #576]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c17a:	f884 3448 	strb.w	r3, [r4, #1096]	; 0x448
    MacCtx.RxStatus.Rssi = rssi;
 800c17e:	f8a4 9490 	strh.w	r9, [r4, #1168]	; 0x490
    MacCtx.RxStatus.Snr = snr;
 800c182:	f884 7492 	strb.w	r7, [r4, #1170]	; 0x492
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800c186:	f894 2494 	ldrb.w	r2, [r4, #1172]	; 0x494
 800c18a:	f884 2493 	strb.w	r2, [r4, #1171]	; 0x493
    MacCtx.McpsIndication.Port = 0;
 800c18e:	f884 3427 	strb.w	r3, [r4, #1063]	; 0x427
    MacCtx.McpsIndication.Multicast = 0;
 800c192:	f884 3426 	strb.w	r3, [r4, #1062]	; 0x426
    MacCtx.McpsIndication.FramePending = 0;
 800c196:	f884 3429 	strb.w	r3, [r4, #1065]	; 0x429
    MacCtx.McpsIndication.Buffer = NULL;
 800c19a:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
    MacCtx.McpsIndication.BufferSize = 0;
 800c19e:	f884 3430 	strb.w	r3, [r4, #1072]	; 0x430
    MacCtx.McpsIndication.RxData = false;
 800c1a2:	f884 3431 	strb.w	r3, [r4, #1073]	; 0x431
    MacCtx.McpsIndication.AckReceived = false;
 800c1a6:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800c1aa:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c1ae:	f884 3424 	strb.w	r3, [r4, #1060]	; 0x424
    MacCtx.McpsIndication.DevAddress = 0;
 800c1b2:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800c1b6:	f884 343c 	strb.w	r3, [r4, #1084]	; 0x43c
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800c1ba:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
    Radio.Sleep( );
 800c1be:	4b80      	ldr	r3, [pc, #512]	; (800c3c0 <ProcessRadioRxDone+0x270>)
 800c1c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1c2:	4798      	blx	r3
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800c1c4:	f894 3493 	ldrb.w	r3, [r4, #1171]	; 0x493
 800c1c8:	b1c3      	cbz	r3, 800c1fc <ProcessRadioRxDone+0xac>
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800c1ca:	4629      	mov	r1, r5
 800c1cc:	4630      	mov	r0, r6
 800c1ce:	f002 fcf2 	bl	800ebb6 <LoRaMacClassBRxBeacon>
 800c1d2:	b9c0      	cbnz	r0, 800c206 <ProcessRadioRxDone+0xb6>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800c1d4:	4b77      	ldr	r3, [pc, #476]	; (800c3b4 <ProcessRadioRxDone+0x264>)
 800c1d6:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800c1da:	2b01      	cmp	r3, #1
 800c1dc:	d019      	beq.n	800c212 <ProcessRadioRxDone+0xc2>
    macHdr.Value = payload[pktHeaderLen++];
 800c1de:	7834      	ldrb	r4, [r6, #0]
    switch( macHdr.Bits.MType )
 800c1e0:	0963      	lsrs	r3, r4, #5
 800c1e2:	3b01      	subs	r3, #1
 800c1e4:	2b06      	cmp	r3, #6
 800c1e6:	f200 82d4 	bhi.w	800c792 <ProcessRadioRxDone+0x642>
 800c1ea:	e8df f013 	tbh	[pc, r3, lsl #1]
 800c1ee:	002f      	.short	0x002f
 800c1f0:	00b502d2 	.word	0x00b502d2
 800c1f4:	00b102d2 	.word	0x00b102d2
 800c1f8:	02a202d2 	.word	0x02a202d2
        TimerStop( &MacCtx.RxWindowTimer2 );
 800c1fc:	f504 7066 	add.w	r0, r4, #920	; 0x398
 800c200:	f008 fe70 	bl	8014ee4 <UTIL_TIMER_Stop>
 800c204:	e7e1      	b.n	800c1ca <ProcessRadioRxDone+0x7a>
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800c206:	4b6d      	ldr	r3, [pc, #436]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c208:	f8a3 9482 	strh.w	r9, [r3, #1154]	; 0x482
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800c20c:	f883 7484 	strb.w	r7, [r3, #1156]	; 0x484
        return;
 800c210:	e2bc      	b.n	800c78c <ProcessRadioRxDone+0x63c>
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c212:	f002 fcd4 	bl	800ebbe <LoRaMacClassBIsPingExpected>
 800c216:	b150      	cbz	r0, 800c22e <ProcessRadioRxDone+0xde>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c218:	2000      	movs	r0, #0
 800c21a:	f002 fcc5 	bl	800eba8 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c21e:	2000      	movs	r0, #0
 800c220:	f002 fcc7 	bl	800ebb2 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800c224:	4b65      	ldr	r3, [pc, #404]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c226:	2204      	movs	r2, #4
 800c228:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 800c22c:	e7d7      	b.n	800c1de <ProcessRadioRxDone+0x8e>
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c22e:	f002 fcc8 	bl	800ebc2 <LoRaMacClassBIsMulticastExpected>
 800c232:	2800      	cmp	r0, #0
 800c234:	d0d3      	beq.n	800c1de <ProcessRadioRxDone+0x8e>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c236:	2000      	movs	r0, #0
 800c238:	f002 fcb7 	bl	800ebaa <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c23c:	2000      	movs	r0, #0
 800c23e:	f002 fcb9 	bl	800ebb4 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800c242:	4b5e      	ldr	r3, [pc, #376]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c244:	2205      	movs	r2, #5
 800c246:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 800c24a:	e7c8      	b.n	800c1de <ProcessRadioRxDone+0x8e>
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800c24c:	2d10      	cmp	r5, #16
 800c24e:	d962      	bls.n	800c316 <ProcessRadioRxDone+0x1c6>
            macMsgJoinAccept.Buffer = payload;
 800c250:	9604      	str	r6, [sp, #16]
            macMsgJoinAccept.BufSize = size;
 800c252:	b2ed      	uxtb	r5, r5
 800c254:	f88d 5014 	strb.w	r5, [sp, #20]
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800c258:	4b56      	ldr	r3, [pc, #344]	; (800c3b4 <ProcessRadioRxDone+0x264>)
 800c25a:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d160      	bne.n	800c324 <ProcessRadioRxDone+0x1d4>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800c262:	f006 fced 	bl	8012c40 <SecureElementGetJoinEui>
 800c266:	4601      	mov	r1, r0
 800c268:	aa04      	add	r2, sp, #16
 800c26a:	20ff      	movs	r0, #255	; 0xff
 800c26c:	f003 fa90 	bl	800f790 <LoRaMacCryptoHandleJoinAccept>
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800c270:	2800      	cmp	r0, #0
 800c272:	d163      	bne.n	800c33c <ProcessRadioRxDone+0x1ec>
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800c274:	f89d 2019 	ldrb.w	r2, [sp, #25]
 800c278:	4b4e      	ldr	r3, [pc, #312]	; (800c3b4 <ProcessRadioRxDone+0x264>)
 800c27a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800c27e:	f89d 101a 	ldrb.w	r1, [sp, #26]
 800c282:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800c286:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800c28a:	f89d 101b 	ldrb.w	r1, [sp, #27]
 800c28e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800c292:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800c296:	9a07      	ldr	r2, [sp, #28]
 800c298:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800c29c:	f89d 2020 	ldrb.w	r2, [sp, #32]
 800c2a0:	f3c2 1102 	ubfx	r1, r2, #4, #3
 800c2a4:	f883 1061 	strb.w	r1, [r3, #97]	; 0x61
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c2a8:	f3c2 0203 	ubfx	r2, r2, #0, #4
 800c2ac:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800c2b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800c2b4:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 800c2b8:	651a      	str	r2, [r3, #80]	; 0x50
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800c2ba:	b90a      	cbnz	r2, 800c2c0 <ProcessRadioRxDone+0x170>
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800c2bc:	2201      	movs	r2, #1
 800c2be:	651a      	str	r2, [r3, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800c2c0:	4c3c      	ldr	r4, [pc, #240]	; (800c3b4 <ProcessRadioRxDone+0x264>)
 800c2c2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800c2c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c2c8:	fb02 f303 	mul.w	r3, r2, r3
 800c2cc:	6523      	str	r3, [r4, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800c2ce:	4413      	add	r3, r2
 800c2d0:	6563      	str	r3, [r4, #84]	; 0x54
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	f884 311a 	strb.w	r3, [r4, #282]	; 0x11a
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800c2d8:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 800c2dc:	931e      	str	r3, [sp, #120]	; 0x78
                applyCFList.Size = size - 17;
 800c2de:	3d11      	subs	r5, #17
 800c2e0:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
                applyCFList.JoinChannel = MacCtx.Channel;
 800c2e4:	4b35      	ldr	r3, [pc, #212]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c2e6:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 800c2ea:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800c2ee:	a91d      	add	r1, sp, #116	; 0x74
 800c2f0:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800c2f4:	f003 fc86 	bl	800fc04 <RegionApplyCFList>
                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800c2f8:	2302      	movs	r3, #2
 800c2fa:	f884 311c 	strb.w	r3, [r4, #284]	; 0x11c
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c2fe:	2001      	movs	r0, #1
 800c300:	f002 fed0 	bl	800f0a4 <LoRaMacConfirmQueueIsCmdActive>
 800c304:	b9a8      	cbnz	r0, 800c332 <ProcessRadioRxDone+0x1e2>
            MacCtx.MacFlags.Bits.MlmeInd = 1;
 800c306:	4a2d      	ldr	r2, [pc, #180]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c308:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800c30c:	f043 0308 	orr.w	r3, r3, #8
 800c310:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            break;
 800c314:	e227      	b.n	800c766 <ProcessRadioRxDone+0x616>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c316:	4b29      	ldr	r3, [pc, #164]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c318:	2201      	movs	r2, #1
 800c31a:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800c31e:	f7ff fbab 	bl	800ba78 <PrepareRxDoneAbort>
                return;
 800c322:	e233      	b.n	800c78c <ProcessRadioRxDone+0x63c>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c324:	4b25      	ldr	r3, [pc, #148]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c326:	2201      	movs	r2, #1
 800c328:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800c32c:	f7ff fba4 	bl	800ba78 <PrepareRxDoneAbort>
                return;
 800c330:	e22c      	b.n	800c78c <ProcessRadioRxDone+0x63c>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800c332:	2101      	movs	r1, #1
 800c334:	2000      	movs	r0, #0
 800c336:	f002 fe69 	bl	800f00c <LoRaMacConfirmQueueSetStatus>
 800c33a:	e7e4      	b.n	800c306 <ProcessRadioRxDone+0x1b6>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c33c:	2001      	movs	r0, #1
 800c33e:	f002 feb1 	bl	800f0a4 <LoRaMacConfirmQueueIsCmdActive>
 800c342:	2800      	cmp	r0, #0
 800c344:	d0df      	beq.n	800c306 <ProcessRadioRxDone+0x1b6>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800c346:	2101      	movs	r1, #1
 800c348:	2007      	movs	r0, #7
 800c34a:	f002 fe5f 	bl	800f00c <LoRaMacConfirmQueueSetStatus>
 800c34e:	e7da      	b.n	800c306 <ProcessRadioRxDone+0x1b6>
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c350:	4b1a      	ldr	r3, [pc, #104]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c352:	2201      	movs	r2, #1
 800c354:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800c358:	4b16      	ldr	r3, [pc, #88]	; (800c3b4 <ProcessRadioRxDone+0x264>)
 800c35a:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800c35e:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800c362:	4a16      	ldr	r2, [pc, #88]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c364:	f992 2428 	ldrsb.w	r2, [r2, #1064]	; 0x428
 800c368:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800c36c:	220d      	movs	r2, #13
 800c36e:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800c372:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c376:	b113      	cbz	r3, 800c37e <ProcessRadioRxDone+0x22e>
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800c378:	230e      	movs	r3, #14
 800c37a:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800c37e:	a91b      	add	r1, sp, #108	; 0x6c
 800c380:	4b0c      	ldr	r3, [pc, #48]	; (800c3b4 <ProcessRadioRxDone+0x264>)
 800c382:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800c386:	f003 fbf9 	bl	800fb7c <RegionGetPhyParam>
 800c38a:	901a      	str	r0, [sp, #104]	; 0x68
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800c38c:	f1a5 030d 	sub.w	r3, r5, #13
 800c390:	b21b      	sxth	r3, r3
 800c392:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c396:	b200      	sxth	r0, r0
 800c398:	4283      	cmp	r3, r0
 800c39a:	dc01      	bgt.n	800c3a0 <ProcessRadioRxDone+0x250>
 800c39c:	2d0b      	cmp	r5, #11
 800c39e:	d811      	bhi.n	800c3c4 <ProcessRadioRxDone+0x274>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c3a0:	4b06      	ldr	r3, [pc, #24]	; (800c3bc <ProcessRadioRxDone+0x26c>)
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800c3a8:	f7ff fb66 	bl	800ba78 <PrepareRxDoneAbort>
                return;
 800c3ac:	e1ee      	b.n	800c78c <ProcessRadioRxDone+0x63c>
 800c3ae:	bf00      	nop
 800c3b0:	20003af8 	.word	0x20003af8
 800c3b4:	20008000 	.word	0x20008000
 800c3b8:	20003544 	.word	0x20003544
 800c3bc:	20003548 	.word	0x20003548
 800c3c0:	08016484 	.word	0x08016484
            macMsgData.Buffer = payload;
 800c3c4:	960e      	str	r6, [sp, #56]	; 0x38
            macMsgData.BufSize = size;
 800c3c6:	f88d 503c 	strb.w	r5, [sp, #60]	; 0x3c
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800c3ca:	4bba      	ldr	r3, [pc, #744]	; (800c6b4 <ProcessRadioRxDone+0x564>)
 800c3cc:	9317      	str	r3, [sp, #92]	; 0x5c
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800c3ce:	23ff      	movs	r3, #255	; 0xff
 800c3d0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800c3d4:	a80e      	add	r0, sp, #56	; 0x38
 800c3d6:	f003 faa1 	bl	800f91c <LoRaMacParserData>
 800c3da:	2800      	cmp	r0, #0
 800c3dc:	d142      	bne.n	800c464 <ProcessRadioRxDone+0x314>
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800c3de:	4bb6      	ldr	r3, [pc, #728]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c3e0:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800c3e4:	2b01      	cmp	r3, #1
 800c3e6:	d044      	beq.n	800c472 <ProcessRadioRxDone+0x322>
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800c3e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c3ea:	4bb4      	ldr	r3, [pc, #720]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c3ec:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800c3f0:	f10d 010a 	add.w	r1, sp, #10
 800c3f4:	a80e      	add	r0, sp, #56	; 0x38
 800c3f6:	f7ff f9d5 	bl	800b7a4 <DetermineFrameType>
 800c3fa:	4605      	mov	r5, r0
 800c3fc:	2800      	cmp	r0, #0
 800c3fe:	d163      	bne.n	800c4c8 <ProcessRadioRxDone+0x378>
            downLinkCounter = 0;
 800c400:	2300      	movs	r3, #0
 800c402:	9303      	str	r3, [sp, #12]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c404:	4603      	mov	r3, r0
 800c406:	2b00      	cmp	r3, #0
 800c408:	d065      	beq.n	800c4d6 <ProcessRadioRxDone+0x386>
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800c40a:	2601      	movs	r6, #1
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c40c:	2d01      	cmp	r5, #1
 800c40e:	d10a      	bne.n	800c426 <ProcessRadioRxDone+0x2d6>
 800c410:	f89d 300a 	ldrb.w	r3, [sp, #10]
 800c414:	2b03      	cmp	r3, #3
 800c416:	f040 808a 	bne.w	800c52e <ProcessRadioRxDone+0x3de>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c41a:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
 800c41e:	f013 0f60 	tst.w	r3, #96	; 0x60
 800c422:	f040 8084 	bne.w	800c52e <ProcessRadioRxDone+0x3de>
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800c426:	ab03      	add	r3, sp, #12
 800c428:	9301      	str	r3, [sp, #4]
 800c42a:	f10d 030b 	add.w	r3, sp, #11
 800c42e:	9300      	str	r3, [sp, #0]
 800c430:	4ba1      	ldr	r3, [pc, #644]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c432:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800c436:	aa0e      	add	r2, sp, #56	; 0x38
 800c438:	f89d 100a 	ldrb.w	r1, [sp, #10]
 800c43c:	4630      	mov	r0, r6
 800c43e:	f7ff fb59 	bl	800baf4 <GetFCntDown>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c442:	2800      	cmp	r0, #0
 800c444:	d07f      	beq.n	800c546 <ProcessRadioRxDone+0x3f6>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800c446:	2807      	cmp	r0, #7
 800c448:	d078      	beq.n	800c53c <ProcessRadioRxDone+0x3ec>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c44a:	4b9c      	ldr	r3, [pc, #624]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c44c:	2201      	movs	r2, #1
 800c44e:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c452:	9a03      	ldr	r2, [sp, #12]
 800c454:	4b99      	ldr	r3, [pc, #612]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c456:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800c45a:	f8c3 2470 	str.w	r2, [r3, #1136]	; 0x470
                PrepareRxDoneAbort( );
 800c45e:	f7ff fb0b 	bl	800ba78 <PrepareRxDoneAbort>
                return;
 800c462:	e193      	b.n	800c78c <ProcessRadioRxDone+0x63c>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c464:	4b95      	ldr	r3, [pc, #596]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c466:	2201      	movs	r2, #1
 800c468:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800c46c:	f7ff fb04 	bl	800ba78 <PrepareRxDoneAbort>
                return;
 800c470:	e18c      	b.n	800c78c <ProcessRadioRxDone+0x63c>
                if( LoRaMacClassBIsPingExpected( ) == true )
 800c472:	f002 fba4 	bl	800ebbe <LoRaMacClassBIsPingExpected>
 800c476:	b188      	cbz	r0, 800c49c <ProcessRadioRxDone+0x34c>
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c478:	2000      	movs	r0, #0
 800c47a:	f002 fb95 	bl	800eba8 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800c47e:	2000      	movs	r0, #0
 800c480:	f002 fb97 	bl	800ebb2 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800c484:	4b8d      	ldr	r3, [pc, #564]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c486:	2204      	movs	r2, #4
 800c488:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800c48c:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 800c490:	f3c1 1100 	ubfx	r1, r1, #4, #1
 800c494:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c496:	f002 fbab 	bl	800ebf0 <LoRaMacClassBSetFPendingBit>
 800c49a:	e7a5      	b.n	800c3e8 <ProcessRadioRxDone+0x298>
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c49c:	f002 fb91 	bl	800ebc2 <LoRaMacClassBIsMulticastExpected>
 800c4a0:	2800      	cmp	r0, #0
 800c4a2:	d0a1      	beq.n	800c3e8 <ProcessRadioRxDone+0x298>
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c4a4:	2000      	movs	r0, #0
 800c4a6:	f002 fb80 	bl	800ebaa <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c4aa:	2000      	movs	r0, #0
 800c4ac:	f002 fb82 	bl	800ebb4 <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800c4b0:	4b82      	ldr	r3, [pc, #520]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c4b2:	2205      	movs	r2, #5
 800c4b4:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800c4b8:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 800c4bc:	f3c1 1100 	ubfx	r1, r1, #4, #1
 800c4c0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c4c2:	f002 fb95 	bl	800ebf0 <LoRaMacClassBSetFPendingBit>
 800c4c6:	e78f      	b.n	800c3e8 <ProcessRadioRxDone+0x298>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c4c8:	4b7c      	ldr	r3, [pc, #496]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800c4d0:	f7ff fad2 	bl	800ba78 <PrepareRxDoneAbort>
                return;
 800c4d4:	e15a      	b.n	800c78c <ProcessRadioRxDone+0x63c>
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	4a77      	ldr	r2, [pc, #476]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c4da:	212c      	movs	r1, #44	; 0x2c
 800c4dc:	fb01 2203 	mla	r2, r1, r3, r2
 800c4e0:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 800c4e4:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c4e6:	428a      	cmp	r2, r1
 800c4e8:	d002      	beq.n	800c4f0 <ProcessRadioRxDone+0x3a0>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	b2db      	uxtb	r3, r3
 800c4ee:	e78a      	b.n	800c406 <ProcessRadioRxDone+0x2b6>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800c4f0:	4971      	ldr	r1, [pc, #452]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c4f2:	262c      	movs	r6, #44	; 0x2c
 800c4f4:	fb06 1103 	mla	r1, r6, r3, r1
 800c4f8:	f891 10da 	ldrb.w	r1, [r1, #218]	; 0xda
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c4fc:	2900      	cmp	r1, #0
 800c4fe:	d0f4      	beq.n	800c4ea <ProcessRadioRxDone+0x39a>
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800c500:	4b6d      	ldr	r3, [pc, #436]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c502:	fb06 3000 	mla	r0, r6, r0, r3
 800c506:	f890 60db 	ldrb.w	r6, [r0, #219]	; 0xdb
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800c50a:	f8d0 10f8 	ldr.w	r1, [r0, #248]	; 0xf8
 800c50e:	6809      	ldr	r1, [r1, #0]
 800c510:	9103      	str	r1, [sp, #12]
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800c512:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800c516:	2b02      	cmp	r3, #2
 800c518:	d002      	beq.n	800c520 <ProcessRadioRxDone+0x3d0>
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800c51a:	4690      	mov	r8, r2
                    multicast = 1;
 800c51c:	2501      	movs	r5, #1
 800c51e:	e775      	b.n	800c40c <ProcessRadioRxDone+0x2bc>
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800c520:	4b66      	ldr	r3, [pc, #408]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c522:	2103      	movs	r1, #3
 800c524:	f883 1493 	strb.w	r1, [r3, #1171]	; 0x493
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800c528:	4690      	mov	r8, r2
                    multicast = 1;
 800c52a:	2501      	movs	r5, #1
 800c52c:	e76e      	b.n	800c40c <ProcessRadioRxDone+0x2bc>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c52e:	4b63      	ldr	r3, [pc, #396]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c530:	2201      	movs	r2, #1
 800c532:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800c536:	f7ff fa9f 	bl	800ba78 <PrepareRxDoneAbort>
                return;
 800c53a:	e127      	b.n	800c78c <ProcessRadioRxDone+0x63c>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800c53c:	4b5f      	ldr	r3, [pc, #380]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c53e:	2208      	movs	r2, #8
 800c540:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
 800c544:	e785      	b.n	800c452 <ProcessRadioRxDone+0x302>
            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800c546:	ab0e      	add	r3, sp, #56	; 0x38
 800c548:	9300      	str	r3, [sp, #0]
 800c54a:	9b03      	ldr	r3, [sp, #12]
 800c54c:	f89d 200b 	ldrb.w	r2, [sp, #11]
 800c550:	4641      	mov	r1, r8
 800c552:	4630      	mov	r0, r6
 800c554:	f003 f870 	bl	800f638 <LoRaMacCryptoUnsecureMessage>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c558:	2800      	cmp	r0, #0
 800c55a:	d13d      	bne.n	800c5d8 <ProcessRadioRxDone+0x488>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c55c:	4b57      	ldr	r3, [pc, #348]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c55e:	2100      	movs	r1, #0
 800c560:	f883 1425 	strb.w	r1, [r3, #1061]	; 0x425
            MacCtx.McpsIndication.Multicast = multicast;
 800c564:	f883 5426 	strb.w	r5, [r3, #1062]	; 0x426
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800c568:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800c56c:	f3c2 1000 	ubfx	r0, r2, #4, #1
 800c570:	f883 0429 	strb.w	r0, [r3, #1065]	; 0x429
            MacCtx.McpsIndication.Buffer = NULL;
 800c574:	f8c3 142c 	str.w	r1, [r3, #1068]	; 0x42c
            MacCtx.McpsIndication.BufferSize = 0;
 800c578:	f883 1430 	strb.w	r1, [r3, #1072]	; 0x430
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c57c:	9803      	ldr	r0, [sp, #12]
 800c57e:	f8c3 0434 	str.w	r0, [r3, #1076]	; 0x434
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800c582:	f8c3 0470 	str.w	r0, [r3, #1136]	; 0x470
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c586:	f3c2 1240 	ubfx	r2, r2, #5, #1
 800c58a:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c58e:	f883 1445 	strb.w	r1, [r3, #1093]	; 0x445
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c592:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800c596:	f893 0493 	ldrb.w	r0, [r3, #1171]	; 0x493
 800c59a:	2801      	cmp	r0, #1
 800c59c:	d92a      	bls.n	800c5f4 <ProcessRadioRxDone+0x4a4>
            if( multicast == 1 )
 800c59e:	2d01      	cmp	r5, #1
 800c5a0:	d02e      	beq.n	800c600 <ProcessRadioRxDone+0x4b0>
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800c5a2:	f004 04e0 	and.w	r4, r4, #224	; 0xe0
 800c5a6:	2ca0      	cmp	r4, #160	; 0xa0
 800c5a8:	d02f      	beq.n	800c60a <ProcessRadioRxDone+0x4ba>
                    Nvm.MacGroup1.SrvAckRequested = false;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	4a42      	ldr	r2, [pc, #264]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c5ae:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c5b2:	4a42      	ldr	r2, [pc, #264]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c5b4:	f882 3424 	strb.w	r3, [r2, #1060]	; 0x424
            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800c5b8:	4b40      	ldr	r3, [pc, #256]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c5ba:	f893 2444 	ldrb.w	r2, [r3, #1092]	; 0x444
 800c5be:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 800c5c2:	f7ff fac2 	bl	800bb4a <RemoveMacCommands>
            switch( fType )
 800c5c6:	f89d 300a 	ldrb.w	r3, [sp, #10]
 800c5ca:	2b03      	cmp	r3, #3
 800c5cc:	f200 809a 	bhi.w	800c704 <ProcessRadioRxDone+0x5b4>
 800c5d0:	e8df f003 	tbb	[pc, r3]
 800c5d4:	88785d36 	.word	0x88785d36
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800c5d8:	2802      	cmp	r0, #2
 800c5da:	d006      	beq.n	800c5ea <ProcessRadioRxDone+0x49a>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800c5dc:	4b37      	ldr	r3, [pc, #220]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c5de:	220b      	movs	r2, #11
 800c5e0:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800c5e4:	f7ff fa48 	bl	800ba78 <PrepareRxDoneAbort>
                return;
 800c5e8:	e0d0      	b.n	800c78c <ProcessRadioRxDone+0x63c>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800c5ea:	4b34      	ldr	r3, [pc, #208]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c5ec:	220a      	movs	r2, #10
 800c5ee:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
 800c5f2:	e7f7      	b.n	800c5e4 <ProcessRadioRxDone+0x494>
                Nvm.MacGroup1.AdrAckCounter = 0;
 800c5f4:	4b30      	ldr	r3, [pc, #192]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c5f6:	6299      	str	r1, [r3, #40]	; 0x28
                Nvm.MacGroup2.DownlinkReceived = true;
 800c5f8:	2201      	movs	r2, #1
 800c5fa:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 800c5fe:	e7ce      	b.n	800c59e <ProcessRadioRxDone+0x44e>
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800c600:	4b2e      	ldr	r3, [pc, #184]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c602:	2202      	movs	r2, #2
 800c604:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
 800c608:	e7d6      	b.n	800c5b8 <ProcessRadioRxDone+0x468>
                    Nvm.MacGroup1.SrvAckRequested = true;
 800c60a:	4b2b      	ldr	r3, [pc, #172]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c60c:	2201      	movs	r2, #1
 800c60e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800c612:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 800c616:	b913      	cbnz	r3, 800c61e <ProcessRadioRxDone+0x4ce>
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800c618:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c61a:	4b27      	ldr	r3, [pc, #156]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c61c:	635a      	str	r2, [r3, #52]	; 0x34
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c61e:	4b27      	ldr	r3, [pc, #156]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c620:	2201      	movs	r2, #1
 800c622:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800c626:	4290      	cmp	r0, r2
 800c628:	d9c6      	bls.n	800c5b8 <ProcessRadioRxDone+0x468>
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800c62a:	4b23      	ldr	r3, [pc, #140]	; (800c6b8 <ProcessRadioRxDone+0x568>)
 800c62c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800c630:	4b22      	ldr	r3, [pc, #136]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c632:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800c636:	4a22      	ldr	r2, [pc, #136]	; (800c6c0 <ProcessRadioRxDone+0x570>)
 800c638:	6812      	ldr	r2, [r2, #0]
 800c63a:	f8c3 249c 	str.w	r2, [r3, #1180]	; 0x49c
 800c63e:	e7bb      	b.n	800c5b8 <ProcessRadioRxDone+0x468>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800c640:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800c644:	4c1d      	ldr	r4, [pc, #116]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c646:	f894 3493 	ldrb.w	r3, [r4, #1171]	; 0x493
 800c64a:	9300      	str	r3, [sp, #0]
 800c64c:	463b      	mov	r3, r7
 800c64e:	f002 020f 	and.w	r2, r2, #15
 800c652:	2100      	movs	r1, #0
 800c654:	a812      	add	r0, sp, #72	; 0x48
 800c656:	f7ff fa87 	bl	800bb68 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c65a:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 800c65e:	f884 3427 	strb.w	r3, [r4, #1063]	; 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c662:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c664:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c668:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 800c66c:	f884 3430 	strb.w	r3, [r4, #1072]	; 0x430
                    MacCtx.McpsIndication.RxData = true;
 800c670:	2301      	movs	r3, #1
 800c672:	f884 3431 	strb.w	r3, [r4, #1073]	; 0x431
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800c676:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 800c67a:	2be0      	cmp	r3, #224	; 0xe0
 800c67c:	d049      	beq.n	800c712 <ProcessRadioRxDone+0x5c2>
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c67e:	4a0f      	ldr	r2, [pc, #60]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c680:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800c684:	f043 0302 	orr.w	r3, r3, #2
 800c688:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            break;
 800c68c:	e06b      	b.n	800c766 <ProcessRadioRxDone+0x616>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800c68e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800c692:	4c0a      	ldr	r4, [pc, #40]	; (800c6bc <ProcessRadioRxDone+0x56c>)
 800c694:	f894 3493 	ldrb.w	r3, [r4, #1171]	; 0x493
 800c698:	9300      	str	r3, [sp, #0]
 800c69a:	463b      	mov	r3, r7
 800c69c:	f002 020f 	and.w	r2, r2, #15
 800c6a0:	2100      	movs	r1, #0
 800c6a2:	a812      	add	r0, sp, #72	; 0x48
 800c6a4:	f7ff fa60 	bl	800bb68 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c6a8:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 800c6ac:	f884 3427 	strb.w	r3, [r4, #1063]	; 0x427
                    break;
 800c6b0:	e7e1      	b.n	800c676 <ProcessRadioRxDone+0x526>
 800c6b2:	bf00      	nop
 800c6b4:	20003780 	.word	0x20003780
 800c6b8:	20008000 	.word	0x20008000
 800c6bc:	20003548 	.word	0x20003548
 800c6c0:	20003af8 	.word	0x20003af8
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800c6c4:	4c3d      	ldr	r4, [pc, #244]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c6c6:	f894 3493 	ldrb.w	r3, [r4, #1171]	; 0x493
 800c6ca:	9300      	str	r3, [sp, #0]
 800c6cc:	463b      	mov	r3, r7
 800c6ce:	f89d 2060 	ldrb.w	r2, [sp, #96]	; 0x60
 800c6d2:	2100      	movs	r1, #0
 800c6d4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c6d6:	f7ff fa47 	bl	800bb68 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c6da:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 800c6de:	f884 3427 	strb.w	r3, [r4, #1063]	; 0x427
                    break;
 800c6e2:	e7c8      	b.n	800c676 <ProcessRadioRxDone+0x526>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c6e4:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
 800c6e8:	4b34      	ldr	r3, [pc, #208]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c6ea:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c6ee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c6f0:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c6f4:	f89d 2060 	ldrb.w	r2, [sp, #96]	; 0x60
 800c6f8:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
                    MacCtx.McpsIndication.RxData = true;
 800c6fc:	2201      	movs	r2, #1
 800c6fe:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
                    break;
 800c702:	e7b8      	b.n	800c676 <ProcessRadioRxDone+0x526>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c704:	4b2d      	ldr	r3, [pc, #180]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c706:	2201      	movs	r2, #1
 800c708:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                    PrepareRxDoneAbort( );
 800c70c:	f7ff f9b4 	bl	800ba78 <PrepareRxDoneAbort>
                    break;
 800c710:	e7b1      	b.n	800c676 <ProcessRadioRxDone+0x526>
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800c712:	4a2b      	ldr	r2, [pc, #172]	; (800c7c0 <ProcessRadioRxDone+0x670>)
 800c714:	f892 210b 	ldrb.w	r2, [r2, #267]	; 0x10b
 800c718:	2a00      	cmp	r2, #0
 800c71a:	d1b0      	bne.n	800c67e <ProcessRadioRxDone+0x52e>
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c71c:	4a27      	ldr	r2, [pc, #156]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c71e:	f882 3427 	strb.w	r3, [r2, #1063]	; 0x427
                MacCtx.McpsIndication.Buffer = NULL;
 800c722:	2300      	movs	r3, #0
 800c724:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
                MacCtx.McpsIndication.BufferSize = 0;
 800c728:	f882 3430 	strb.w	r3, [r2, #1072]	; 0x430
                MacCtx.McpsIndication.RxData = false;
 800c72c:	f882 3431 	strb.w	r3, [r2, #1073]	; 0x431
 800c730:	e7a5      	b.n	800c67e <ProcessRadioRxDone+0x52e>
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800c732:	1e6a      	subs	r2, r5, #1
 800c734:	4c21      	ldr	r4, [pc, #132]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c736:	f504 770e 	add.w	r7, r4, #568	; 0x238
 800c73a:	b292      	uxth	r2, r2
 800c73c:	1c71      	adds	r1, r6, #1
 800c73e:	4638      	mov	r0, r7
 800c740:	f006 faaf 	bl	8012ca2 <memcpy1>
            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800c744:	2303      	movs	r3, #3
 800c746:	f884 3424 	strb.w	r3, [r4, #1060]	; 0x424
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c74a:	2300      	movs	r3, #0
 800c74c:	f884 3425 	strb.w	r3, [r4, #1061]	; 0x425
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800c750:	f8c4 742c 	str.w	r7, [r4, #1068]	; 0x42c
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800c754:	3d01      	subs	r5, #1
 800c756:	f884 5430 	strb.w	r5, [r4, #1072]	; 0x430
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c75a:	f894 3495 	ldrb.w	r3, [r4, #1173]	; 0x495
 800c75e:	f043 0302 	orr.w	r3, r3, #2
 800c762:	f884 3495 	strb.w	r3, [r4, #1173]	; 0x495
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800c766:	4b15      	ldr	r3, [pc, #84]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c768:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800c76c:	2b01      	cmp	r3, #1
 800c76e:	d917      	bls.n	800c7a0 <ProcessRadioRxDone+0x650>
    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800c770:	4b12      	ldr	r3, [pc, #72]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c772:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800c776:	2b02      	cmp	r3, #2
 800c778:	d006      	beq.n	800c788 <ProcessRadioRxDone+0x638>
        MacCtx.MacFlags.Bits.MacDone = 1;
 800c77a:	4a10      	ldr	r2, [pc, #64]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c77c:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800c780:	f043 0320 	orr.w	r3, r3, #32
 800c784:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    UpdateRxSlotIdleState( );
 800c788:	f7fe ff80 	bl	800b68c <UpdateRxSlotIdleState>
}
 800c78c:	b021      	add	sp, #132	; 0x84
 800c78e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c792:	4b0a      	ldr	r3, [pc, #40]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c794:	2201      	movs	r2, #1
 800c796:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
            PrepareRxDoneAbort( );
 800c79a:	f7ff f96d 	bl	800ba78 <PrepareRxDoneAbort>
            break;
 800c79e:	e7e2      	b.n	800c766 <ProcessRadioRxDone+0x616>
        if( MacCtx.NodeAckRequested == true )
 800c7a0:	4b06      	ldr	r3, [pc, #24]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c7a2:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d0e2      	beq.n	800c770 <ProcessRadioRxDone+0x620>
            if( MacCtx.McpsConfirm.AckReceived == true )
 800c7aa:	4b04      	ldr	r3, [pc, #16]	; (800c7bc <ProcessRadioRxDone+0x66c>)
 800c7ac:	f893 3448 	ldrb.w	r3, [r3, #1096]	; 0x448
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d0dd      	beq.n	800c770 <ProcessRadioRxDone+0x620>
                OnRetransmitTimeoutTimerEvent( NULL );
 800c7b4:	2000      	movs	r0, #0
 800c7b6:	f7ff f949 	bl	800ba4c <OnRetransmitTimeoutTimerEvent>
 800c7ba:	e7d9      	b.n	800c770 <ProcessRadioRxDone+0x620>
 800c7bc:	20003548 	.word	0x20003548
 800c7c0:	20008000 	.word	0x20008000

0800c7c4 <ProcessRadioTxTimeout>:
{
 800c7c4:	b510      	push	{r4, lr}
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800c7c6:	4b0f      	ldr	r3, [pc, #60]	; (800c804 <ProcessRadioTxTimeout+0x40>)
 800c7c8:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800c7cc:	2b02      	cmp	r3, #2
 800c7ce:	d002      	beq.n	800c7d6 <ProcessRadioTxTimeout+0x12>
        Radio.Sleep( );
 800c7d0:	4b0d      	ldr	r3, [pc, #52]	; (800c808 <ProcessRadioTxTimeout+0x44>)
 800c7d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7d4:	4798      	blx	r3
    UpdateRxSlotIdleState( );
 800c7d6:	f7fe ff59 	bl	800b68c <UpdateRxSlotIdleState>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800c7da:	4c0c      	ldr	r4, [pc, #48]	; (800c80c <ProcessRadioTxTimeout+0x48>)
 800c7dc:	2002      	movs	r0, #2
 800c7de:	f884 0445 	strb.w	r0, [r4, #1093]	; 0x445
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800c7e2:	f002 fc41 	bl	800f068 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800c7e6:	f894 341e 	ldrb.w	r3, [r4, #1054]	; 0x41e
 800c7ea:	b113      	cbz	r3, 800c7f2 <ProcessRadioTxTimeout+0x2e>
        MacCtx.RetransmitTimeoutRetry = true;
 800c7ec:	2201      	movs	r2, #1
 800c7ee:	f884 241d 	strb.w	r2, [r4, #1053]	; 0x41d
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c7f2:	4a06      	ldr	r2, [pc, #24]	; (800c80c <ProcessRadioTxTimeout+0x48>)
 800c7f4:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800c7f8:	f043 0320 	orr.w	r3, r3, #32
 800c7fc:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
}
 800c800:	bd10      	pop	{r4, pc}
 800c802:	bf00      	nop
 800c804:	20008000 	.word	0x20008000
 800c808:	08016484 	.word	0x08016484
 800c80c:	20003548 	.word	0x20003548

0800c810 <CheckForClassBCollision>:
{
 800c810:	b508      	push	{r3, lr}
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800c812:	f002 f9d2 	bl	800ebba <LoRaMacClassBIsBeaconExpected>
 800c816:	b978      	cbnz	r0, 800c838 <CheckForClassBCollision+0x28>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800c818:	4b09      	ldr	r3, [pc, #36]	; (800c840 <CheckForClassBCollision+0x30>)
 800c81a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800c81e:	2b01      	cmp	r3, #1
 800c820:	d001      	beq.n	800c826 <CheckForClassBCollision+0x16>
    return LORAMAC_STATUS_OK;
 800c822:	2000      	movs	r0, #0
}
 800c824:	bd08      	pop	{r3, pc}
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c826:	f002 f9ca 	bl	800ebbe <LoRaMacClassBIsPingExpected>
 800c82a:	b938      	cbnz	r0, 800c83c <CheckForClassBCollision+0x2c>
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c82c:	f002 f9c9 	bl	800ebc2 <LoRaMacClassBIsMulticastExpected>
 800c830:	2800      	cmp	r0, #0
 800c832:	d0f7      	beq.n	800c824 <CheckForClassBCollision+0x14>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800c834:	200f      	movs	r0, #15
 800c836:	e7f5      	b.n	800c824 <CheckForClassBCollision+0x14>
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800c838:	200e      	movs	r0, #14
 800c83a:	e7f3      	b.n	800c824 <CheckForClassBCollision+0x14>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800c83c:	200f      	movs	r0, #15
 800c83e:	e7f1      	b.n	800c824 <CheckForClassBCollision+0x14>
 800c840:	20008000 	.word	0x20008000

0800c844 <HandleRadioRxErrorTimeout>:
{
 800c844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c846:	4605      	mov	r5, r0
 800c848:	460c      	mov	r4, r1
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800c84a:	4b34      	ldr	r3, [pc, #208]	; (800c91c <HandleRadioRxErrorTimeout+0xd8>)
 800c84c:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800c850:	2b02      	cmp	r3, #2
 800c852:	d002      	beq.n	800c85a <HandleRadioRxErrorTimeout+0x16>
        Radio.Sleep( );
 800c854:	4b32      	ldr	r3, [pc, #200]	; (800c920 <HandleRadioRxErrorTimeout+0xdc>)
 800c856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c858:	4798      	blx	r3
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800c85a:	f002 f9ae 	bl	800ebba <LoRaMacClassBIsBeaconExpected>
 800c85e:	4606      	mov	r6, r0
 800c860:	bb50      	cbnz	r0, 800c8b8 <HandleRadioRxErrorTimeout+0x74>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800c862:	4b2e      	ldr	r3, [pc, #184]	; (800c91c <HandleRadioRxErrorTimeout+0xd8>)
 800c864:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800c868:	2b01      	cmp	r3, #1
 800c86a:	d02c      	beq.n	800c8c6 <HandleRadioRxErrorTimeout+0x82>
    if( classBRx == false )
 800c86c:	2e00      	cmp	r6, #0
 800c86e:	d152      	bne.n	800c916 <HandleRadioRxErrorTimeout+0xd2>
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800c870:	4b2c      	ldr	r3, [pc, #176]	; (800c924 <HandleRadioRxErrorTimeout+0xe0>)
 800c872:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800c876:	2b00      	cmp	r3, #0
 800c878:	d13c      	bne.n	800c8f4 <HandleRadioRxErrorTimeout+0xb0>
            if( MacCtx.NodeAckRequested == true )
 800c87a:	4b2a      	ldr	r3, [pc, #168]	; (800c924 <HandleRadioRxErrorTimeout+0xe0>)
 800c87c:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800c880:	b113      	cbz	r3, 800c888 <HandleRadioRxErrorTimeout+0x44>
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800c882:	4b28      	ldr	r3, [pc, #160]	; (800c924 <HandleRadioRxErrorTimeout+0xe0>)
 800c884:	f883 5445 	strb.w	r5, [r3, #1093]	; 0x445
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800c888:	4628      	mov	r0, r5
 800c88a:	f002 fbed 	bl	800f068 <LoRaMacConfirmQueueSetStatusCmn>
            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800c88e:	4b23      	ldr	r3, [pc, #140]	; (800c91c <HandleRadioRxErrorTimeout+0xd8>)
 800c890:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800c892:	f008 faf1 	bl	8014e78 <UTIL_TIMER_GetElapsedTime>
 800c896:	4b23      	ldr	r3, [pc, #140]	; (800c924 <HandleRadioRxErrorTimeout+0xe0>)
 800c898:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800c89c:	4298      	cmp	r0, r3
 800c89e:	d33a      	bcc.n	800c916 <HandleRadioRxErrorTimeout+0xd2>
                TimerStop( &MacCtx.RxWindowTimer2 );
 800c8a0:	4c20      	ldr	r4, [pc, #128]	; (800c924 <HandleRadioRxErrorTimeout+0xe0>)
 800c8a2:	f504 7066 	add.w	r0, r4, #920	; 0x398
 800c8a6:	f008 fb1d 	bl	8014ee4 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800c8aa:	f894 3495 	ldrb.w	r3, [r4, #1173]	; 0x495
 800c8ae:	f043 0320 	orr.w	r3, r3, #32
 800c8b2:	f884 3495 	strb.w	r3, [r4, #1173]	; 0x495
 800c8b6:	e02e      	b.n	800c916 <HandleRadioRxErrorTimeout+0xd2>
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800c8b8:	2002      	movs	r0, #2
 800c8ba:	f002 f974 	bl	800eba6 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800c8be:	2000      	movs	r0, #0
 800c8c0:	f002 f976 	bl	800ebb0 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800c8c4:	e7cd      	b.n	800c862 <HandleRadioRxErrorTimeout+0x1e>
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c8c6:	f002 f97a 	bl	800ebbe <LoRaMacClassBIsPingExpected>
 800c8ca:	4607      	mov	r7, r0
 800c8cc:	b950      	cbnz	r0, 800c8e4 <HandleRadioRxErrorTimeout+0xa0>
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c8ce:	f002 f978 	bl	800ebc2 <LoRaMacClassBIsMulticastExpected>
 800c8d2:	2800      	cmp	r0, #0
 800c8d4:	d0ca      	beq.n	800c86c <HandleRadioRxErrorTimeout+0x28>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c8d6:	2000      	movs	r0, #0
 800c8d8:	f002 f967 	bl	800ebaa <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c8dc:	2000      	movs	r0, #0
 800c8de:	f002 f969 	bl	800ebb4 <LoRaMacClassBMulticastSlotTimerEvent>
    if( classBRx == false )
 800c8e2:	e018      	b.n	800c916 <HandleRadioRxErrorTimeout+0xd2>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c8e4:	2000      	movs	r0, #0
 800c8e6:	f002 f95f 	bl	800eba8 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c8ea:	2000      	movs	r0, #0
 800c8ec:	f002 f961 	bl	800ebb2 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800c8f0:	463e      	mov	r6, r7
 800c8f2:	e7ec      	b.n	800c8ce <HandleRadioRxErrorTimeout+0x8a>
            if( MacCtx.NodeAckRequested == true )
 800c8f4:	4b0b      	ldr	r3, [pc, #44]	; (800c924 <HandleRadioRxErrorTimeout+0xe0>)
 800c8f6:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800c8fa:	b113      	cbz	r3, 800c902 <HandleRadioRxErrorTimeout+0xbe>
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800c8fc:	4b09      	ldr	r3, [pc, #36]	; (800c924 <HandleRadioRxErrorTimeout+0xe0>)
 800c8fe:	f883 4445 	strb.w	r4, [r3, #1093]	; 0x445
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800c902:	4620      	mov	r0, r4
 800c904:	f002 fbb0 	bl	800f068 <LoRaMacConfirmQueueSetStatusCmn>
            MacCtx.MacFlags.Bits.MacDone = 1;
 800c908:	4a06      	ldr	r2, [pc, #24]	; (800c924 <HandleRadioRxErrorTimeout+0xe0>)
 800c90a:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800c90e:	f043 0320 	orr.w	r3, r3, #32
 800c912:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    UpdateRxSlotIdleState( );
 800c916:	f7fe feb9 	bl	800b68c <UpdateRxSlotIdleState>
}
 800c91a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c91c:	20008000 	.word	0x20008000
 800c920:	08016484 	.word	0x08016484
 800c924:	20003548 	.word	0x20003548

0800c928 <ProcessRadioRxError>:
{
 800c928:	b508      	push	{r3, lr}
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800c92a:	2106      	movs	r1, #6
 800c92c:	2005      	movs	r0, #5
 800c92e:	f7ff ff89 	bl	800c844 <HandleRadioRxErrorTimeout>
}
 800c932:	bd08      	pop	{r3, pc}

0800c934 <ProcessRadioRxTimeout>:
{
 800c934:	b508      	push	{r3, lr}
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800c936:	2104      	movs	r1, #4
 800c938:	2003      	movs	r0, #3
 800c93a:	f7ff ff83 	bl	800c844 <HandleRadioRxErrorTimeout>
}
 800c93e:	bd08      	pop	{r3, pc}

0800c940 <LoRaMacHandleIrqEvents>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c940:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c944:	b672      	cpsid	i
    events = LoRaMacRadioEvents;
 800c946:	4a14      	ldr	r2, [pc, #80]	; (800c998 <LoRaMacHandleIrqEvents+0x58>)
 800c948:	6813      	ldr	r3, [r2, #0]
    LoRaMacRadioEvents.Value = 0;
 800c94a:	2000      	movs	r0, #0
 800c94c:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c94e:	f381 8810 	msr	PRIMASK, r1
    if( events.Value != 0 )
 800c952:	b303      	cbz	r3, 800c996 <LoRaMacHandleIrqEvents+0x56>
{
 800c954:	b510      	push	{r4, lr}
        if( events.Events.TxDone == 1 )
 800c956:	b2dc      	uxtb	r4, r3
 800c958:	f013 0f20 	tst.w	r3, #32
 800c95c:	d10c      	bne.n	800c978 <LoRaMacHandleIrqEvents+0x38>
        if( events.Events.RxDone == 1 )
 800c95e:	f014 0f10 	tst.w	r4, #16
 800c962:	d10c      	bne.n	800c97e <LoRaMacHandleIrqEvents+0x3e>
        if( events.Events.TxTimeout == 1 )
 800c964:	f014 0f08 	tst.w	r4, #8
 800c968:	d10c      	bne.n	800c984 <LoRaMacHandleIrqEvents+0x44>
        if( events.Events.RxError == 1 )
 800c96a:	f014 0f04 	tst.w	r4, #4
 800c96e:	d10c      	bne.n	800c98a <LoRaMacHandleIrqEvents+0x4a>
        if( events.Events.RxTimeout == 1 )
 800c970:	f014 0f02 	tst.w	r4, #2
 800c974:	d10c      	bne.n	800c990 <LoRaMacHandleIrqEvents+0x50>
}
 800c976:	bd10      	pop	{r4, pc}
            ProcessRadioTxDone( );
 800c978:	f7fe fff2 	bl	800b960 <ProcessRadioTxDone>
 800c97c:	e7ef      	b.n	800c95e <LoRaMacHandleIrqEvents+0x1e>
            ProcessRadioRxDone( );
 800c97e:	f7ff fbe7 	bl	800c150 <ProcessRadioRxDone>
 800c982:	e7ef      	b.n	800c964 <LoRaMacHandleIrqEvents+0x24>
            ProcessRadioTxTimeout( );
 800c984:	f7ff ff1e 	bl	800c7c4 <ProcessRadioTxTimeout>
 800c988:	e7ef      	b.n	800c96a <LoRaMacHandleIrqEvents+0x2a>
            ProcessRadioRxError( );
 800c98a:	f7ff ffcd 	bl	800c928 <ProcessRadioRxError>
 800c98e:	e7ef      	b.n	800c970 <LoRaMacHandleIrqEvents+0x30>
            ProcessRadioRxTimeout( );
 800c990:	f7ff ffd0 	bl	800c934 <ProcessRadioRxTimeout>
}
 800c994:	e7ef      	b.n	800c976 <LoRaMacHandleIrqEvents+0x36>
 800c996:	4770      	bx	lr
 800c998:	20003544 	.word	0x20003544

0800c99c <LoRaMacHandleResponseTimeout>:
    if( startTimeInMs != 0 )
 800c99c:	b909      	cbnz	r1, 800c9a2 <LoRaMacHandleResponseTimeout+0x6>
    return false;
 800c99e:	2000      	movs	r0, #0
}
 800c9a0:	4770      	bx	lr
{
 800c9a2:	b510      	push	{r4, lr}
 800c9a4:	4604      	mov	r4, r0
 800c9a6:	4608      	mov	r0, r1
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 800c9a8:	f008 fa66 	bl	8014e78 <UTIL_TIMER_GetElapsedTime>
        if( elapsedTime > timeoutInMs )
 800c9ac:	42a0      	cmp	r0, r4
 800c9ae:	d801      	bhi.n	800c9b4 <LoRaMacHandleResponseTimeout+0x18>
    return false;
 800c9b0:	2000      	movs	r0, #0
}
 800c9b2:	bd10      	pop	{r4, pc}
            Nvm.MacGroup1.SrvAckRequested = false;
 800c9b4:	4b02      	ldr	r3, [pc, #8]	; (800c9c0 <LoRaMacHandleResponseTimeout+0x24>)
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
            return true;
 800c9bc:	2001      	movs	r0, #1
 800c9be:	e7f8      	b.n	800c9b2 <LoRaMacHandleResponseTimeout+0x16>
 800c9c0:	20008000 	.word	0x20008000

0800c9c4 <LoRaMacHandleMlmeRequest>:
{
 800c9c4:	b508      	push	{r3, lr}
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800c9c6:	4b14      	ldr	r3, [pc, #80]	; (800ca18 <LoRaMacHandleMlmeRequest+0x54>)
 800c9c8:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800c9cc:	f013 0f04 	tst.w	r3, #4
 800c9d0:	d100      	bne.n	800c9d4 <LoRaMacHandleMlmeRequest+0x10>
}
 800c9d2:	bd08      	pop	{r3, pc}
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c9d4:	2001      	movs	r0, #1
 800c9d6:	f002 fb65 	bl	800f0a4 <LoRaMacConfirmQueueIsCmdActive>
 800c9da:	b178      	cbz	r0, 800c9fc <LoRaMacHandleMlmeRequest+0x38>
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800c9dc:	2001      	movs	r0, #1
 800c9de:	f002 fb2b 	bl	800f038 <LoRaMacConfirmQueueGetStatus>
 800c9e2:	b918      	cbnz	r0, 800c9ec <LoRaMacHandleMlmeRequest+0x28>
                MacCtx.ChannelsNbTransCounter = 0;
 800c9e4:	4b0c      	ldr	r3, [pc, #48]	; (800ca18 <LoRaMacHandleMlmeRequest+0x54>)
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800c9ec:	4a0a      	ldr	r2, [pc, #40]	; (800ca18 <LoRaMacHandleMlmeRequest+0x54>)
 800c9ee:	f8d2 3340 	ldr.w	r3, [r2, #832]	; 0x340
 800c9f2:	f023 0302 	bic.w	r3, r3, #2
 800c9f6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
 800c9fa:	e7ea      	b.n	800c9d2 <LoRaMacHandleMlmeRequest+0xe>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 800c9fc:	2005      	movs	r0, #5
 800c9fe:	f002 fb51 	bl	800f0a4 <LoRaMacConfirmQueueIsCmdActive>
 800ca02:	2800      	cmp	r0, #0
 800ca04:	d0e5      	beq.n	800c9d2 <LoRaMacHandleMlmeRequest+0xe>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ca06:	4a04      	ldr	r2, [pc, #16]	; (800ca18 <LoRaMacHandleMlmeRequest+0x54>)
 800ca08:	f8d2 3340 	ldr.w	r3, [r2, #832]	; 0x340
 800ca0c:	f023 0302 	bic.w	r3, r3, #2
 800ca10:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800ca14:	e7dd      	b.n	800c9d2 <LoRaMacHandleMlmeRequest+0xe>
 800ca16:	bf00      	nop
 800ca18:	20003548 	.word	0x20003548

0800ca1c <SerializeTxFrame>:
{
 800ca1c:	b508      	push	{r3, lr}
    switch( MacCtx.TxMsg.Type )
 800ca1e:	4b0f      	ldr	r3, [pc, #60]	; (800ca5c <SerializeTxFrame+0x40>)
 800ca20:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800ca24:	b11b      	cbz	r3, 800ca2e <SerializeTxFrame+0x12>
 800ca26:	2b04      	cmp	r3, #4
 800ca28:	d00a      	beq.n	800ca40 <SerializeTxFrame+0x24>
 800ca2a:	2003      	movs	r0, #3
}
 800ca2c:	bd08      	pop	{r3, pc}
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800ca2e:	480c      	ldr	r0, [pc, #48]	; (800ca60 <SerializeTxFrame+0x44>)
 800ca30:	f002 ffd3 	bl	800f9da <LoRaMacSerializerJoinRequest>
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800ca34:	b968      	cbnz	r0, 800ca52 <SerializeTxFrame+0x36>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800ca36:	4b09      	ldr	r3, [pc, #36]	; (800ca5c <SerializeTxFrame+0x40>)
 800ca38:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 800ca3c:	801a      	strh	r2, [r3, #0]
            break;
 800ca3e:	e7f5      	b.n	800ca2c <SerializeTxFrame+0x10>
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800ca40:	4807      	ldr	r0, [pc, #28]	; (800ca60 <SerializeTxFrame+0x44>)
 800ca42:	f003 f800 	bl	800fa46 <LoRaMacSerializerData>
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800ca46:	b930      	cbnz	r0, 800ca56 <SerializeTxFrame+0x3a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800ca48:	4b04      	ldr	r3, [pc, #16]	; (800ca5c <SerializeTxFrame+0x40>)
 800ca4a:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 800ca4e:	801a      	strh	r2, [r3, #0]
            break;
 800ca50:	e7ec      	b.n	800ca2c <SerializeTxFrame+0x10>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800ca52:	2011      	movs	r0, #17
 800ca54:	e7ea      	b.n	800ca2c <SerializeTxFrame+0x10>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800ca56:	2011      	movs	r0, #17
 800ca58:	e7e8      	b.n	800ca2c <SerializeTxFrame+0x10>
 800ca5a:	bf00      	nop
 800ca5c:	20003548 	.word	0x20003548
 800ca60:	20003650 	.word	0x20003650

0800ca64 <ComputeRxWindowParameters>:
{
 800ca64:	b570      	push	{r4, r5, r6, lr}
 800ca66:	b082      	sub	sp, #8
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800ca68:	4c1d      	ldr	r4, [pc, #116]	; (800cae0 <ComputeRxWindowParameters+0x7c>)
 800ca6a:	f894 6040 	ldrb.w	r6, [r4, #64]	; 0x40
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 800ca6e:	f994 3061 	ldrsb.w	r3, [r4, #97]	; 0x61
 800ca72:	f994 2039 	ldrsb.w	r2, [r4, #57]	; 0x39
 800ca76:	f894 1075 	ldrb.w	r1, [r4, #117]	; 0x75
 800ca7a:	4630      	mov	r0, r6
 800ca7c:	f003 f993 	bl	800fda6 <RegionApplyDrOffset>
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800ca80:	4d18      	ldr	r5, [pc, #96]	; (800cae4 <ComputeRxWindowParameters+0x80>)
 800ca82:	f505 736e 	add.w	r3, r5, #952	; 0x3b8
 800ca86:	9300      	str	r3, [sp, #0]
 800ca88:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800ca8a:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 800ca8e:	b241      	sxtb	r1, r0
 800ca90:	4630      	mov	r0, r6
 800ca92:	f003 f8d4 	bl	800fc3e <RegionComputeRxWindowParameters>
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800ca96:	f505 7374 	add.w	r3, r5, #976	; 0x3d0
 800ca9a:	9300      	str	r3, [sp, #0]
 800ca9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800ca9e:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 800caa2:	f994 1068 	ldrsb.w	r1, [r4, #104]	; 0x68
 800caa6:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800caaa:	f003 f8c8 	bl	800fc3e <RegionComputeRxWindowParameters>
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800caae:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800cab0:	f8d5 13c4 	ldr.w	r1, [r5, #964]	; 0x3c4
 800cab4:	440b      	add	r3, r1
 800cab6:	f8c5 33b0 	str.w	r3, [r5, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800caba:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800cabc:	f8d5 23dc 	ldr.w	r2, [r5, #988]	; 0x3dc
 800cac0:	4413      	add	r3, r2
 800cac2:	f8c5 33b4 	str.w	r3, [r5, #948]	; 0x3b4
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800cac6:	f894 311c 	ldrb.w	r3, [r4, #284]	; 0x11c
 800caca:	b93b      	cbnz	r3, 800cadc <ComputeRxWindowParameters+0x78>
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800cacc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cace:	4419      	add	r1, r3
 800cad0:	f8c5 13b0 	str.w	r1, [r5, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800cad4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800cad6:	440a      	add	r2, r1
 800cad8:	f8c5 23b4 	str.w	r2, [r5, #948]	; 0x3b4
}
 800cadc:	b002      	add	sp, #8
 800cade:	bd70      	pop	{r4, r5, r6, pc}
 800cae0:	20008000 	.word	0x20008000
 800cae4:	20003548 	.word	0x20003548

0800cae8 <VerifyTxFrame>:
{
 800cae8:	b510      	push	{r4, lr}
 800caea:	b082      	sub	sp, #8
    size_t macCmdsSize = 0;
 800caec:	2300      	movs	r3, #0
 800caee:	9301      	str	r3, [sp, #4]
    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800caf0:	4b0d      	ldr	r3, [pc, #52]	; (800cb28 <VerifyTxFrame+0x40>)
 800caf2:	f893 411c 	ldrb.w	r4, [r3, #284]	; 0x11c
 800caf6:	b914      	cbnz	r4, 800cafe <VerifyTxFrame+0x16>
}
 800caf8:	4620      	mov	r0, r4
 800cafa:	b002      	add	sp, #8
 800cafc:	bd10      	pop	{r4, pc}
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800cafe:	a801      	add	r0, sp, #4
 800cb00:	f002 f980 	bl	800ee04 <LoRaMacCommandsGetSizeSerializedCmds>
 800cb04:	4604      	mov	r4, r0
 800cb06:	b968      	cbnz	r0, 800cb24 <VerifyTxFrame+0x3c>
        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 800cb08:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cb0c:	4b06      	ldr	r3, [pc, #24]	; (800cb28 <VerifyTxFrame+0x40>)
 800cb0e:	f993 1039 	ldrsb.w	r1, [r3, #57]	; 0x39
 800cb12:	4b06      	ldr	r3, [pc, #24]	; (800cb2c <VerifyTxFrame+0x44>)
 800cb14:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 800cb18:	f7fe ff10 	bl	800b93c <ValidatePayloadLength>
 800cb1c:	2800      	cmp	r0, #0
 800cb1e:	d1eb      	bne.n	800caf8 <VerifyTxFrame+0x10>
            return LORAMAC_STATUS_LENGTH_ERROR;
 800cb20:	2408      	movs	r4, #8
 800cb22:	e7e9      	b.n	800caf8 <VerifyTxFrame+0x10>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800cb24:	2413      	movs	r4, #19
 800cb26:	e7e7      	b.n	800caf8 <VerifyTxFrame+0x10>
 800cb28:	20008000 	.word	0x20008000
 800cb2c:	20003548 	.word	0x20003548

0800cb30 <SecureFrame>:
{
 800cb30:	b530      	push	{r4, r5, lr}
 800cb32:	b083      	sub	sp, #12
    uint32_t fCntUp = 0;
 800cb34:	2300      	movs	r3, #0
 800cb36:	9301      	str	r3, [sp, #4]
    switch( MacCtx.TxMsg.Type )
 800cb38:	4b18      	ldr	r3, [pc, #96]	; (800cb9c <SecureFrame+0x6c>)
 800cb3a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800cb3e:	b133      	cbz	r3, 800cb4e <SecureFrame+0x1e>
 800cb40:	4605      	mov	r5, r0
 800cb42:	460c      	mov	r4, r1
 800cb44:	2b04      	cmp	r3, #4
 800cb46:	d00b      	beq.n	800cb60 <SecureFrame+0x30>
 800cb48:	2003      	movs	r0, #3
}
 800cb4a:	b003      	add	sp, #12
 800cb4c:	bd30      	pop	{r4, r5, pc}
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800cb4e:	4814      	ldr	r0, [pc, #80]	; (800cba0 <SecureFrame+0x70>)
 800cb50:	f002 fd08 	bl	800f564 <LoRaMacCryptoPrepareJoinRequest>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800cb54:	b9d8      	cbnz	r0, 800cb8e <SecureFrame+0x5e>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800cb56:	4b11      	ldr	r3, [pc, #68]	; (800cb9c <SecureFrame+0x6c>)
 800cb58:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 800cb5c:	801a      	strh	r2, [r3, #0]
            break;
 800cb5e:	e7f4      	b.n	800cb4a <SecureFrame+0x1a>
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800cb60:	a801      	add	r0, sp, #4
 800cb62:	f002 fcb5 	bl	800f4d0 <LoRaMacCryptoGetFCntUp>
 800cb66:	b9a0      	cbnz	r0, 800cb92 <SecureFrame+0x62>
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 800cb68:	4b0c      	ldr	r3, [pc, #48]	; (800cb9c <SecureFrame+0x6c>)
 800cb6a:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 800cb6e:	b113      	cbz	r3, 800cb76 <SecureFrame+0x46>
                fCntUp -= 1;
 800cb70:	9b01      	ldr	r3, [sp, #4]
 800cb72:	3b01      	subs	r3, #1
 800cb74:	9301      	str	r3, [sp, #4]
            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800cb76:	4b0a      	ldr	r3, [pc, #40]	; (800cba0 <SecureFrame+0x70>)
 800cb78:	4622      	mov	r2, r4
 800cb7a:	4629      	mov	r1, r5
 800cb7c:	9801      	ldr	r0, [sp, #4]
 800cb7e:	f002 fd17 	bl	800f5b0 <LoRaMacCryptoSecureMessage>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800cb82:	b940      	cbnz	r0, 800cb96 <SecureFrame+0x66>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800cb84:	4b05      	ldr	r3, [pc, #20]	; (800cb9c <SecureFrame+0x6c>)
 800cb86:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 800cb8a:	801a      	strh	r2, [r3, #0]
            break;
 800cb8c:	e7dd      	b.n	800cb4a <SecureFrame+0x1a>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800cb8e:	2011      	movs	r0, #17
 800cb90:	e7db      	b.n	800cb4a <SecureFrame+0x1a>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800cb92:	2012      	movs	r0, #18
 800cb94:	e7d9      	b.n	800cb4a <SecureFrame+0x1a>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800cb96:	2011      	movs	r0, #17
 800cb98:	e7d7      	b.n	800cb4a <SecureFrame+0x1a>
 800cb9a:	bf00      	nop
 800cb9c:	20003548 	.word	0x20003548
 800cba0:	20003650 	.word	0x20003650

0800cba4 <SendFrameOnChannel>:
{
 800cba4:	b570      	push	{r4, r5, r6, lr}
 800cba6:	b086      	sub	sp, #24
 800cba8:	4606      	mov	r6, r0
    int8_t txPower = 0;
 800cbaa:	2300      	movs	r3, #0
 800cbac:	f88d 3007 	strb.w	r3, [sp, #7]
    txConfig.Channel = channel;
 800cbb0:	f88d 0008 	strb.w	r0, [sp, #8]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800cbb4:	4d35      	ldr	r5, [pc, #212]	; (800cc8c <SendFrameOnChannel+0xe8>)
 800cbb6:	f995 3039 	ldrsb.w	r3, [r5, #57]	; 0x39
 800cbba:	f88d 3009 	strb.w	r3, [sp, #9]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800cbbe:	f995 3038 	ldrsb.w	r3, [r5, #56]	; 0x38
 800cbc2:	f88d 300a 	strb.w	r3, [sp, #10]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 800cbc6:	6fab      	ldr	r3, [r5, #120]	; 0x78
 800cbc8:	9303      	str	r3, [sp, #12]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800cbca:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 800cbcc:	9304      	str	r3, [sp, #16]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800cbce:	4c30      	ldr	r4, [pc, #192]	; (800cc90 <SendFrameOnChannel+0xec>)
 800cbd0:	8823      	ldrh	r3, [r4, #0]
 800cbd2:	f8ad 3014 	strh.w	r3, [sp, #20]
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800cbd6:	f895 311c 	ldrb.w	r3, [r5, #284]	; 0x11c
 800cbda:	f88d 3016 	strb.w	r3, [sp, #22]
    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800cbde:	f504 6384 	add.w	r3, r4, #1056	; 0x420
 800cbe2:	f10d 0207 	add.w	r2, sp, #7
 800cbe6:	a902      	add	r1, sp, #8
 800cbe8:	f895 0040 	ldrb.w	r0, [r5, #64]	; 0x40
 800cbec:	f003 f84b 	bl	800fc86 <RegionTxConfig>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800cbf6:	f895 3039 	ldrb.w	r3, [r5, #57]	; 0x39
 800cbfa:	f884 3446 	strb.w	r3, [r4, #1094]	; 0x446
    MacCtx.McpsConfirm.TxPower = txPower;
 800cbfe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cc02:	f884 3447 	strb.w	r3, [r4, #1095]	; 0x447
    MacCtx.McpsConfirm.Channel = channel;
 800cc06:	f8c4 6454 	str.w	r6, [r4, #1108]	; 0x454
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800cc0a:	f8d4 3420 	ldr.w	r3, [r4, #1056]	; 0x420
 800cc0e:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800cc12:	f8c4 345c 	str.w	r3, [r4, #1116]	; 0x45c
    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800cc16:	f001 ffd6 	bl	800ebc6 <LoRaMacClassBIsBeaconModeActive>
 800cc1a:	bb60      	cbnz	r0, 800cc76 <SendFrameOnChannel+0xd2>
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800cc1c:	4b1b      	ldr	r3, [pc, #108]	; (800cc8c <SendFrameOnChannel+0xe8>)
 800cc1e:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800cc22:	2b01      	cmp	r3, #1
 800cc24:	d02f      	beq.n	800cc86 <SendFrameOnChannel+0xe2>
    LoRaMacClassBHaltBeaconing( );
 800cc26:	f001 ffd1 	bl	800ebcc <LoRaMacClassBHaltBeaconing>
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 800cc2a:	4b18      	ldr	r3, [pc, #96]	; (800cc8c <SendFrameOnChannel+0xe8>)
 800cc2c:	f993 0039 	ldrsb.w	r0, [r3, #57]	; 0x39
 800cc30:	4b17      	ldr	r3, [pc, #92]	; (800cc90 <SendFrameOnChannel+0xec>)
 800cc32:	f893 141f 	ldrb.w	r1, [r3, #1055]	; 0x41f
 800cc36:	b2c0      	uxtb	r0, r0
 800cc38:	f7ff ff7a 	bl	800cb30 <SecureFrame>
    if( status != LORAMAC_STATUS_OK )
 800cc3c:	4604      	mov	r4, r0
 800cc3e:	b9b8      	cbnz	r0, 800cc70 <SendFrameOnChannel+0xcc>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800cc40:	4813      	ldr	r0, [pc, #76]	; (800cc90 <SendFrameOnChannel+0xec>)
 800cc42:	f8d0 3340 	ldr.w	r3, [r0, #832]	; 0x340
 800cc46:	f043 0302 	orr.w	r3, r3, #2
 800cc4a:	f8c0 3340 	str.w	r3, [r0, #832]	; 0x340
    MacCtx.ChannelsNbTransCounter++;
 800cc4e:	f890 341c 	ldrb.w	r3, [r0, #1052]	; 0x41c
 800cc52:	3301      	adds	r3, #1
 800cc54:	b2db      	uxtb	r3, r3
 800cc56:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 800cc5a:	f880 3449 	strb.w	r3, [r0, #1097]	; 0x449
    MacCtx.ResponseTimeoutStartTime = 0;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	f8c0 349c 	str.w	r3, [r0, #1180]	; 0x49c
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800cc64:	4b0b      	ldr	r3, [pc, #44]	; (800cc94 <SendFrameOnChannel+0xf0>)
 800cc66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc68:	f830 1b02 	ldrh.w	r1, [r0], #2
 800cc6c:	b2c9      	uxtb	r1, r1
 800cc6e:	4798      	blx	r3
}
 800cc70:	4620      	mov	r0, r4
 800cc72:	b006      	add	sp, #24
 800cc74:	bd70      	pop	{r4, r5, r6, pc}
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800cc76:	f8d4 0420 	ldr.w	r0, [r4, #1056]	; 0x420
 800cc7a:	f001 ffb6 	bl	800ebea <LoRaMacClassBIsUplinkCollision>
        if( collisionTime > 0 )
 800cc7e:	2800      	cmp	r0, #0
 800cc80:	d0cc      	beq.n	800cc1c <SendFrameOnChannel+0x78>
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800cc82:	2410      	movs	r4, #16
 800cc84:	e7f4      	b.n	800cc70 <SendFrameOnChannel+0xcc>
        LoRaMacClassBStopRxSlots( );
 800cc86:	f001 ffb2 	bl	800ebee <LoRaMacClassBStopRxSlots>
 800cc8a:	e7cc      	b.n	800cc26 <SendFrameOnChannel+0x82>
 800cc8c:	20008000 	.word	0x20008000
 800cc90:	20003548 	.word	0x20003548
 800cc94:	08016484 	.word	0x08016484

0800cc98 <ScheduleTx>:
{
 800cc98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc9c:	b08c      	sub	sp, #48	; 0x30
 800cc9e:	4605      	mov	r5, r0
    status = CheckForClassBCollision( );
 800cca0:	f7ff fdb6 	bl	800c810 <CheckForClassBCollision>
    if( status != LORAMAC_STATUS_OK )
 800cca4:	4604      	mov	r4, r0
 800cca6:	b118      	cbz	r0, 800ccb0 <ScheduleTx+0x18>
}
 800cca8:	4620      	mov	r0, r4
 800ccaa:	b00c      	add	sp, #48	; 0x30
 800ccac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    CalculateBackOff( );
 800ccb0:	f7fe fd50 	bl	800b754 <CalculateBackOff>
    status = SerializeTxFrame( );
 800ccb4:	f7ff feb2 	bl	800ca1c <SerializeTxFrame>
    if( status != LORAMAC_STATUS_OK )
 800ccb8:	4604      	mov	r4, r0
 800ccba:	2800      	cmp	r0, #0
 800ccbc:	d1f4      	bne.n	800cca8 <ScheduleTx+0x10>
    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 800ccbe:	4e36      	ldr	r6, [pc, #216]	; (800cd98 <ScheduleTx+0x100>)
 800ccc0:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800ccc2:	9304      	str	r3, [sp, #16]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800ccc4:	f996 3039 	ldrsb.w	r3, [r6, #57]	; 0x39
 800ccc8:	f88d 3018 	strb.w	r3, [sp, #24]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 800cccc:	f896 3108 	ldrb.w	r3, [r6, #264]	; 0x108
 800ccd0:	f88d 301a 	strb.w	r3, [sp, #26]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800ccd4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800ccd8:	4640      	mov	r0, r8
 800ccda:	f008 f837 	bl	8014d4c <SysTimeGetMcuTime>
 800ccde:	af02      	add	r7, sp, #8
 800cce0:	f8d6 3114 	ldr.w	r3, [r6, #276]	; 0x114
 800cce4:	9300      	str	r3, [sp, #0]
 800cce6:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
 800ccea:	e898 0006 	ldmia.w	r8, {r1, r2}
 800ccee:	4638      	mov	r0, r7
 800ccf0:	f007 ffc9 	bl	8014c86 <SysTimeSub>
 800ccf4:	ab07      	add	r3, sp, #28
 800ccf6:	e897 0003 	ldmia.w	r7, {r0, r1}
 800ccfa:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 800ccfe:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800cd00:	9305      	str	r3, [sp, #20]
    nextChan.LastTxIsJoinRequest = false;
 800cd02:	2300      	movs	r3, #0
 800cd04:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    nextChan.Joined = true;
 800cd08:	2301      	movs	r3, #1
 800cd0a:	f88d 3019 	strb.w	r3, [sp, #25]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800cd0e:	4b23      	ldr	r3, [pc, #140]	; (800cd9c <ScheduleTx+0x104>)
 800cd10:	881b      	ldrh	r3, [r3, #0]
 800cd12:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800cd16:	f896 311c 	ldrb.w	r3, [r6, #284]	; 0x11c
 800cd1a:	b92b      	cbnz	r3, 800cd28 <ScheduleTx+0x90>
        nextChan.LastTxIsJoinRequest = true;
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
        nextChan.Joined = false;
 800cd22:	2300      	movs	r3, #0
 800cd24:	f88d 3019 	strb.w	r3, [sp, #25]
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 800cd28:	4a1c      	ldr	r2, [pc, #112]	; (800cd9c <ScheduleTx+0x104>)
 800cd2a:	481b      	ldr	r0, [pc, #108]	; (800cd98 <ScheduleTx+0x100>)
 800cd2c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800cd30:	9300      	str	r3, [sp, #0]
 800cd32:	f502 6393 	add.w	r3, r2, #1176	; 0x498
 800cd36:	f202 421f 	addw	r2, r2, #1055	; 0x41f
 800cd3a:	a904      	add	r1, sp, #16
 800cd3c:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 800cd40:	f003 f81c 	bl	800fd7c <RegionNextChannel>
    if( status != LORAMAC_STATUS_OK )
 800cd44:	b1b0      	cbz	r0, 800cd74 <ScheduleTx+0xdc>
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 800cd46:	280b      	cmp	r0, #11
 800cd48:	d122      	bne.n	800cd90 <ScheduleTx+0xf8>
 800cd4a:	b31d      	cbz	r5, 800cd94 <ScheduleTx+0xfc>
            if( MacCtx.DutyCycleWaitTime != 0 )
 800cd4c:	4b13      	ldr	r3, [pc, #76]	; (800cd9c <ScheduleTx+0x104>)
 800cd4e:	f8d3 1498 	ldr.w	r1, [r3, #1176]	; 0x498
 800cd52:	2900      	cmp	r1, #0
 800cd54:	d0a8      	beq.n	800cca8 <ScheduleTx+0x10>
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800cd56:	f8d3 2340 	ldr.w	r2, [r3, #832]	; 0x340
 800cd5a:	f042 0220 	orr.w	r2, r2, #32
 800cd5e:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800cd62:	f503 755a 	add.w	r5, r3, #872	; 0x368
 800cd66:	4628      	mov	r0, r5
 800cd68:	f008 f95c 	bl	8015024 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 800cd6c:	4628      	mov	r0, r5
 800cd6e:	f008 f913 	bl	8014f98 <UTIL_TIMER_Start>
            return LORAMAC_STATUS_OK;
 800cd72:	e799      	b.n	800cca8 <ScheduleTx+0x10>
    ComputeRxWindowParameters( );
 800cd74:	f7ff fe76 	bl	800ca64 <ComputeRxWindowParameters>
    status = VerifyTxFrame( );
 800cd78:	f7ff feb6 	bl	800cae8 <VerifyTxFrame>
    if( status != LORAMAC_STATUS_OK )
 800cd7c:	4604      	mov	r4, r0
 800cd7e:	2800      	cmp	r0, #0
 800cd80:	d192      	bne.n	800cca8 <ScheduleTx+0x10>
    return SendFrameOnChannel( MacCtx.Channel );
 800cd82:	4b06      	ldr	r3, [pc, #24]	; (800cd9c <ScheduleTx+0x104>)
 800cd84:	f893 041f 	ldrb.w	r0, [r3, #1055]	; 0x41f
 800cd88:	f7ff ff0c 	bl	800cba4 <SendFrameOnChannel>
 800cd8c:	4604      	mov	r4, r0
 800cd8e:	e78b      	b.n	800cca8 <ScheduleTx+0x10>
            return status;
 800cd90:	4604      	mov	r4, r0
 800cd92:	e789      	b.n	800cca8 <ScheduleTx+0x10>
 800cd94:	4604      	mov	r4, r0
 800cd96:	e787      	b.n	800cca8 <ScheduleTx+0x10>
 800cd98:	20008000 	.word	0x20008000
 800cd9c:	20003548 	.word	0x20003548

0800cda0 <OnTxDelayedTimerEvent>:
{
 800cda0:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.TxDelayedTimer );
 800cda2:	4c16      	ldr	r4, [pc, #88]	; (800cdfc <OnTxDelayedTimerEvent+0x5c>)
 800cda4:	f504 705a 	add.w	r0, r4, #872	; 0x368
 800cda8:	f008 f89c 	bl	8014ee4 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800cdac:	f8d4 3340 	ldr.w	r3, [r4, #832]	; 0x340
 800cdb0:	f023 0320 	bic.w	r3, r3, #32
 800cdb4:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 800cdb8:	f8d4 149c 	ldr.w	r1, [r4, #1180]	; 0x49c
 800cdbc:	4b10      	ldr	r3, [pc, #64]	; (800ce00 <OnTxDelayedTimerEvent+0x60>)
 800cdbe:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 800cdc2:	f7ff fdeb 	bl	800c99c <LoRaMacHandleResponseTimeout>
 800cdc6:	b100      	cbz	r0, 800cdca <OnTxDelayedTimerEvent+0x2a>
}
 800cdc8:	bd10      	pop	{r4, pc}
    switch( ScheduleTx( true ) )
 800cdca:	2001      	movs	r0, #1
 800cdcc:	f7ff ff64 	bl	800cc98 <ScheduleTx>
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	d0f9      	beq.n	800cdc8 <OnTxDelayedTimerEvent+0x28>
 800cdd4:	280b      	cmp	r0, #11
 800cdd6:	d0f7      	beq.n	800cdc8 <OnTxDelayedTimerEvent+0x28>
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800cdd8:	4b09      	ldr	r3, [pc, #36]	; (800ce00 <OnTxDelayedTimerEvent+0x60>)
 800cdda:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 800cdde:	f884 2446 	strb.w	r2, [r4, #1094]	; 0x446
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 800cde2:	f894 241c 	ldrb.w	r2, [r4, #1052]	; 0x41c
 800cde6:	f884 2449 	strb.w	r2, [r4, #1097]	; 0x449
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800cdea:	2009      	movs	r0, #9
 800cdec:	f884 0445 	strb.w	r0, [r4, #1093]	; 0x445
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800cdf0:	f002 f93a 	bl	800f068 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800cdf4:	f7fe fd40 	bl	800b878 <StopRetransmission>
            break;
 800cdf8:	e7e6      	b.n	800cdc8 <OnTxDelayedTimerEvent+0x28>
 800cdfa:	bf00      	nop
 800cdfc:	20003548 	.word	0x20003548
 800ce00:	20008000 	.word	0x20008000

0800ce04 <LoRaMacHandleMcpsRequest>:
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800ce04:	4b1c      	ldr	r3, [pc, #112]	; (800ce78 <LoRaMacHandleMcpsRequest+0x74>)
 800ce06:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800ce0a:	f013 0f01 	tst.w	r3, #1
 800ce0e:	d032      	beq.n	800ce76 <LoRaMacHandleMcpsRequest+0x72>
{
 800ce10:	b510      	push	{r4, lr}
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ce12:	4b19      	ldr	r3, [pc, #100]	; (800ce78 <LoRaMacHandleMcpsRequest+0x74>)
 800ce14:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
 800ce18:	b12b      	cbz	r3, 800ce26 <LoRaMacHandleMcpsRequest+0x22>
 800ce1a:	2b03      	cmp	r3, #3
 800ce1c:	d003      	beq.n	800ce26 <LoRaMacHandleMcpsRequest+0x22>
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800ce1e:	2b01      	cmp	r3, #1
 800ce20:	d006      	beq.n	800ce30 <LoRaMacHandleMcpsRequest+0x2c>
        bool waitForRetransmission = false;
 800ce22:	2000      	movs	r0, #0
 800ce24:	e002      	b.n	800ce2c <LoRaMacHandleMcpsRequest+0x28>
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800ce26:	f7fe fced 	bl	800b804 <CheckRetransUnconfirmedUplink>
        if( stopRetransmission == true )
 800ce2a:	b940      	cbnz	r0, 800ce3e <LoRaMacHandleMcpsRequest+0x3a>
        else if( waitForRetransmission == false )
 800ce2c:	b1b8      	cbz	r0, 800ce5e <LoRaMacHandleMcpsRequest+0x5a>
}
 800ce2e:	bd10      	pop	{r4, pc}
            if( MacCtx.RetransmitTimeoutRetry == true )
 800ce30:	4b11      	ldr	r3, [pc, #68]	; (800ce78 <LoRaMacHandleMcpsRequest+0x74>)
 800ce32:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 800ce36:	b183      	cbz	r3, 800ce5a <LoRaMacHandleMcpsRequest+0x56>
                stopRetransmission = CheckRetransConfirmedUplink( );
 800ce38:	f7fe fd00 	bl	800b83c <CheckRetransConfirmedUplink>
 800ce3c:	e7f5      	b.n	800ce2a <LoRaMacHandleMcpsRequest+0x26>
            TimerStop( &MacCtx.TxDelayedTimer );
 800ce3e:	4c0e      	ldr	r4, [pc, #56]	; (800ce78 <LoRaMacHandleMcpsRequest+0x74>)
 800ce40:	f504 705a 	add.w	r0, r4, #872	; 0x368
 800ce44:	f008 f84e 	bl	8014ee4 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800ce48:	f8d4 3340 	ldr.w	r3, [r4, #832]	; 0x340
 800ce4c:	f023 0320 	bic.w	r3, r3, #32
 800ce50:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340
            StopRetransmission( );
 800ce54:	f7fe fd10 	bl	800b878 <StopRetransmission>
 800ce58:	e7e9      	b.n	800ce2e <LoRaMacHandleMcpsRequest+0x2a>
                waitForRetransmission = true;
 800ce5a:	2001      	movs	r0, #1
 800ce5c:	e7e6      	b.n	800ce2c <LoRaMacHandleMcpsRequest+0x28>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800ce5e:	4b06      	ldr	r3, [pc, #24]	; (800ce78 <LoRaMacHandleMcpsRequest+0x74>)
 800ce60:	f893 2495 	ldrb.w	r2, [r3, #1173]	; 0x495
 800ce64:	f36f 1245 	bfc	r2, #5, #1
 800ce68:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
            MacCtx.RetransmitTimeoutRetry = false;
 800ce6c:	f883 041d 	strb.w	r0, [r3, #1053]	; 0x41d
            OnTxDelayedTimerEvent( NULL );
 800ce70:	f7ff ff96 	bl	800cda0 <OnTxDelayedTimerEvent>
}
 800ce74:	e7db      	b.n	800ce2e <LoRaMacHandleMcpsRequest+0x2a>
 800ce76:	4770      	bx	lr
 800ce78:	20003548 	.word	0x20003548

0800ce7c <LoRaMacHandleRequestEvents>:
{
 800ce7c:	b538      	push	{r3, r4, r5, lr}
    if( MacCtx.MacState == LORAMAC_IDLE )
 800ce7e:	4b22      	ldr	r3, [pc, #136]	; (800cf08 <LoRaMacHandleRequestEvents+0x8c>)
 800ce80:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ce84:	bb7b      	cbnz	r3, 800cee6 <LoRaMacHandleRequestEvents+0x6a>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800ce86:	4b20      	ldr	r3, [pc, #128]	; (800cf08 <LoRaMacHandleRequestEvents+0x8c>)
 800ce88:	f893 4495 	ldrb.w	r4, [r3, #1173]	; 0x495
 800ce8c:	f014 0501 	ands.w	r5, r4, #1
 800ce90:	d005      	beq.n	800ce9e <LoRaMacHandleRequestEvents+0x22>
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800ce92:	f893 2495 	ldrb.w	r2, [r3, #1173]	; 0x495
 800ce96:	f36f 0200 	bfc	r2, #0, #1
 800ce9a:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800ce9e:	4b1a      	ldr	r3, [pc, #104]	; (800cf08 <LoRaMacHandleRequestEvents+0x8c>)
 800cea0:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800cea4:	f013 0f04 	tst.w	r3, #4
 800cea8:	d006      	beq.n	800ceb8 <LoRaMacHandleRequestEvents+0x3c>
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800ceaa:	4b17      	ldr	r3, [pc, #92]	; (800cf08 <LoRaMacHandleRequestEvents+0x8c>)
 800ceac:	f893 2495 	ldrb.w	r2, [r3, #1173]	; 0x495
 800ceb0:	f36f 0282 	bfc	r2, #2, #1
 800ceb4:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800ceb8:	2001      	movs	r0, #1
 800ceba:	f7fe fbfb 	bl	800b6b4 <LoRaMacEnableRequests>
        if( reqEvents.Bits.McpsReq == 1 )
 800cebe:	b135      	cbz	r5, 800cece <LoRaMacHandleRequestEvents+0x52>
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800cec0:	4811      	ldr	r0, [pc, #68]	; (800cf08 <LoRaMacHandleRequestEvents+0x8c>)
 800cec2:	f8d0 3344 	ldr.w	r3, [r0, #836]	; 0x344
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	f200 4044 	addw	r0, r0, #1092	; 0x444
 800cecc:	4798      	blx	r3
        if( reqEvents.Bits.MlmeReq == 1 )
 800cece:	f014 0f04 	tst.w	r4, #4
 800ced2:	d109      	bne.n	800cee8 <LoRaMacHandleRequestEvents+0x6c>
        LoRaMacClassBResumeBeaconing( );
 800ced4:	f001 fe7b 	bl	800ebce <LoRaMacClassBResumeBeaconing>
        MacCtx.MacFlags.Bits.MacDone = 0;
 800ced8:	4b0b      	ldr	r3, [pc, #44]	; (800cf08 <LoRaMacHandleRequestEvents+0x8c>)
 800ceda:	f893 2495 	ldrb.w	r2, [r3, #1173]	; 0x495
 800cede:	f36f 1245 	bfc	r2, #5, #1
 800cee2:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
}
 800cee6:	bd38      	pop	{r3, r4, r5, pc}
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800cee8:	4808      	ldr	r0, [pc, #32]	; (800cf0c <LoRaMacHandleRequestEvents+0x90>)
 800ceea:	f002 f8e7 	bl	800f0bc <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800ceee:	f002 f917 	bl	800f120 <LoRaMacConfirmQueueGetCnt>
 800cef2:	2800      	cmp	r0, #0
 800cef4:	d0ee      	beq.n	800ced4 <LoRaMacHandleRequestEvents+0x58>
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800cef6:	4a04      	ldr	r2, [pc, #16]	; (800cf08 <LoRaMacHandleRequestEvents+0x8c>)
 800cef8:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800cefc:	f043 0304 	orr.w	r3, r3, #4
 800cf00:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
 800cf04:	e7e6      	b.n	800ced4 <LoRaMacHandleRequestEvents+0x58>
 800cf06:	bf00      	nop
 800cf08:	20003548 	.word	0x20003548
 800cf0c:	200039a0 	.word	0x200039a0

0800cf10 <LoRaMacHandleScheduleUplinkEvent>:
    if( MacCtx.MacState == LORAMAC_IDLE )
 800cf10:	4b07      	ldr	r3, [pc, #28]	; (800cf30 <LoRaMacHandleScheduleUplinkEvent+0x20>)
 800cf12:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cf16:	b103      	cbz	r3, 800cf1a <LoRaMacHandleScheduleUplinkEvent+0xa>
 800cf18:	4770      	bx	lr
{
 800cf1a:	b500      	push	{lr}
 800cf1c:	b083      	sub	sp, #12
        bool isStickyMacCommandPending = false;
 800cf1e:	f88d 3007 	strb.w	r3, [sp, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800cf22:	f10d 0007 	add.w	r0, sp, #7
 800cf26:	f001 ffab 	bl	800ee80 <LoRaMacCommandsStickyCmdsPending>
}
 800cf2a:	b003      	add	sp, #12
 800cf2c:	f85d fb04 	ldr.w	pc, [sp], #4
 800cf30:	20003548 	.word	0x20003548

0800cf34 <OpenContinuousRxCWindow>:
{
 800cf34:	b570      	push	{r4, r5, r6, lr}
 800cf36:	b082      	sub	sp, #8
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 800cf38:	4c16      	ldr	r4, [pc, #88]	; (800cf94 <OpenContinuousRxCWindow+0x60>)
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 800cf3a:	4d17      	ldr	r5, [pc, #92]	; (800cf98 <OpenContinuousRxCWindow+0x64>)
 800cf3c:	f505 767a 	add.w	r6, r5, #1000	; 0x3e8
 800cf40:	9600      	str	r6, [sp, #0]
 800cf42:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800cf44:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 800cf48:	f994 1070 	ldrsb.w	r1, [r4, #112]	; 0x70
 800cf4c:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800cf50:	f002 fe75 	bl	800fc3e <RegionComputeRxWindowParameters>
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800cf54:	2302      	movs	r3, #2
 800cf56:	f885 33fb 	strb.w	r3, [r5, #1019]	; 0x3fb
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800cf5a:	f894 311c 	ldrb.w	r3, [r4, #284]	; 0x11c
 800cf5e:	f885 33fc 	strb.w	r3, [r5, #1020]	; 0x3fc
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800cf62:	2301      	movs	r3, #1
 800cf64:	f885 33fa 	strb.w	r3, [r5, #1018]	; 0x3fa
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800cf68:	f505 6285 	add.w	r2, r5, #1064	; 0x428
 800cf6c:	4631      	mov	r1, r6
 800cf6e:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800cf72:	f002 fe78 	bl	800fc66 <RegionRxConfig>
 800cf76:	b158      	cbz	r0, 800cf90 <OpenContinuousRxCWindow+0x5c>
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 800cf78:	f895 3428 	ldrb.w	r3, [r5, #1064]	; 0x428
 800cf7c:	f885 346e 	strb.w	r3, [r5, #1134]	; 0x46e
        Radio.Rx( 0 ); // Continuous mode
 800cf80:	4b06      	ldr	r3, [pc, #24]	; (800cf9c <OpenContinuousRxCWindow+0x68>)
 800cf82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf84:	2000      	movs	r0, #0
 800cf86:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800cf88:	f895 33fb 	ldrb.w	r3, [r5, #1019]	; 0x3fb
 800cf8c:	f885 3494 	strb.w	r3, [r5, #1172]	; 0x494
}
 800cf90:	b002      	add	sp, #8
 800cf92:	bd70      	pop	{r4, r5, r6, pc}
 800cf94:	20008000 	.word	0x20008000
 800cf98:	20003548 	.word	0x20003548
 800cf9c:	08016484 	.word	0x08016484

0800cfa0 <RxWindowSetup>:
{
 800cfa0:	b538      	push	{r3, r4, r5, lr}
 800cfa2:	460c      	mov	r4, r1
    TimerStop( rxTimer );
 800cfa4:	f007 ff9e 	bl	8014ee4 <UTIL_TIMER_Stop>
    Radio.Standby( );
 800cfa8:	4b0c      	ldr	r3, [pc, #48]	; (800cfdc <RxWindowSetup+0x3c>)
 800cfaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfac:	4798      	blx	r3
    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800cfae:	4a0c      	ldr	r2, [pc, #48]	; (800cfe0 <RxWindowSetup+0x40>)
 800cfb0:	4621      	mov	r1, r4
 800cfb2:	4b0c      	ldr	r3, [pc, #48]	; (800cfe4 <RxWindowSetup+0x44>)
 800cfb4:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800cfb8:	f002 fe55 	bl	800fc66 <RegionRxConfig>
 800cfbc:	b160      	cbz	r0, 800cfd8 <RxWindowSetup+0x38>
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 800cfbe:	4d0a      	ldr	r5, [pc, #40]	; (800cfe8 <RxWindowSetup+0x48>)
 800cfc0:	f895 3428 	ldrb.w	r3, [r5, #1064]	; 0x428
 800cfc4:	f885 346e 	strb.w	r3, [r5, #1134]	; 0x46e
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 800cfc8:	4b04      	ldr	r3, [pc, #16]	; (800cfdc <RxWindowSetup+0x3c>)
 800cfca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfcc:	4a05      	ldr	r2, [pc, #20]	; (800cfe4 <RxWindowSetup+0x44>)
 800cfce:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
 800cfd0:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800cfd2:	7ce3      	ldrb	r3, [r4, #19]
 800cfd4:	f885 3494 	strb.w	r3, [r5, #1172]	; 0x494
}
 800cfd8:	bd38      	pop	{r3, r4, r5, pc}
 800cfda:	bf00      	nop
 800cfdc:	08016484 	.word	0x08016484
 800cfe0:	20003970 	.word	0x20003970
 800cfe4:	20008000 	.word	0x20008000
 800cfe8:	20003548 	.word	0x20003548

0800cfec <OnRxWindow2TimerEvent>:
{
 800cfec:	b508      	push	{r3, lr}
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800cfee:	4b13      	ldr	r3, [pc, #76]	; (800d03c <OnRxWindow2TimerEvent+0x50>)
 800cff0:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800cff4:	b903      	cbnz	r3, 800cff8 <OnRxWindow2TimerEvent+0xc>
}
 800cff6:	bd08      	pop	{r3, pc}
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800cff8:	4810      	ldr	r0, [pc, #64]	; (800d03c <OnRxWindow2TimerEvent+0x50>)
 800cffa:	f890 341f 	ldrb.w	r3, [r0, #1055]	; 0x41f
 800cffe:	f880 33d0 	strb.w	r3, [r0, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800d002:	4b0f      	ldr	r3, [pc, #60]	; (800d040 <OnRxWindow2TimerEvent+0x54>)
 800d004:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800d006:	f8c0 23d4 	str.w	r2, [r0, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800d00a:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800d00e:	f880 23e0 	strb.w	r2, [r0, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800d012:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800d016:	f880 23e1 	strb.w	r2, [r0, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 800d01a:	2200      	movs	r2, #0
 800d01c:	f880 23e2 	strb.w	r2, [r0, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800d020:	2201      	movs	r2, #1
 800d022:	f880 23e3 	strb.w	r2, [r0, #995]	; 0x3e3
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800d026:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800d02a:	f880 33e4 	strb.w	r3, [r0, #996]	; 0x3e4
    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800d02e:	f500 7174 	add.w	r1, r0, #976	; 0x3d0
 800d032:	f500 7066 	add.w	r0, r0, #920	; 0x398
 800d036:	f7ff ffb3 	bl	800cfa0 <RxWindowSetup>
 800d03a:	e7dc      	b.n	800cff6 <OnRxWindow2TimerEvent+0xa>
 800d03c:	20003548 	.word	0x20003548
 800d040:	20008000 	.word	0x20008000

0800d044 <OnRxWindow1TimerEvent>:
{
 800d044:	b508      	push	{r3, lr}
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800d046:	4811      	ldr	r0, [pc, #68]	; (800d08c <OnRxWindow1TimerEvent+0x48>)
 800d048:	f890 341f 	ldrb.w	r3, [r0, #1055]	; 0x41f
 800d04c:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800d050:	4b0f      	ldr	r3, [pc, #60]	; (800d090 <OnRxWindow1TimerEvent+0x4c>)
 800d052:	f993 2061 	ldrsb.w	r2, [r3, #97]	; 0x61
 800d056:	f880 23bb 	strb.w	r2, [r0, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800d05a:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800d05e:	f880 23c8 	strb.w	r2, [r0, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800d062:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800d066:	f880 23c9 	strb.w	r2, [r0, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800d06a:	2200      	movs	r2, #0
 800d06c:	f880 23ca 	strb.w	r2, [r0, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800d070:	f880 23cb 	strb.w	r2, [r0, #971]	; 0x3cb
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800d074:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800d078:	f880 33cc 	strb.w	r3, [r0, #972]	; 0x3cc
    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800d07c:	f500 716e 	add.w	r1, r0, #952	; 0x3b8
 800d080:	f500 7060 	add.w	r0, r0, #896	; 0x380
 800d084:	f7ff ff8c 	bl	800cfa0 <RxWindowSetup>
}
 800d088:	bd08      	pop	{r3, pc}
 800d08a:	bf00      	nop
 800d08c:	20003548 	.word	0x20003548
 800d090:	20008000 	.word	0x20008000

0800d094 <LoRaMacHandleNvm>:
{
 800d094:	b538      	push	{r3, r4, r5, lr}
    if( MacCtx.MacState != LORAMAC_IDLE )
 800d096:	4b30      	ldr	r3, [pc, #192]	; (800d158 <LoRaMacHandleNvm+0xc4>)
 800d098:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d09c:	b103      	cbz	r3, 800d0a0 <LoRaMacHandleNvm+0xc>
}
 800d09e:	bd38      	pop	{r3, r4, r5, pc}
 800d0a0:	4604      	mov	r4, r0
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800d0a2:	2124      	movs	r1, #36	; 0x24
 800d0a4:	f005 fe1e 	bl	8012ce4 <Crc32>
    if( crc != nvmData->Crypto.Crc32 )
 800d0a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d0aa:	4283      	cmp	r3, r0
 800d0ac:	d052      	beq.n	800d154 <LoRaMacHandleNvm+0xc0>
        nvmData->Crypto.Crc32 = crc;
 800d0ae:	6260      	str	r0, [r4, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800d0b0:	2501      	movs	r5, #1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800d0b2:	2114      	movs	r1, #20
 800d0b4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800d0b8:	f005 fe14 	bl	8012ce4 <Crc32>
    if( crc != nvmData->MacGroup1.Crc32 )
 800d0bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d0be:	4283      	cmp	r3, r0
 800d0c0:	d002      	beq.n	800d0c8 <LoRaMacHandleNvm+0x34>
        nvmData->MacGroup1.Crc32 = crc;
 800d0c2:	63e0      	str	r0, [r4, #60]	; 0x3c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800d0c4:	f045 0502 	orr.w	r5, r5, #2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800d0c8:	21e0      	movs	r1, #224	; 0xe0
 800d0ca:	f104 0040 	add.w	r0, r4, #64	; 0x40
 800d0ce:	f005 fe09 	bl	8012ce4 <Crc32>
    if( crc != nvmData->MacGroup2.Crc32 )
 800d0d2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800d0d6:	4283      	cmp	r3, r0
 800d0d8:	d003      	beq.n	800d0e2 <LoRaMacHandleNvm+0x4e>
        nvmData->MacGroup2.Crc32 = crc;
 800d0da:	f8c4 0120 	str.w	r0, [r4, #288]	; 0x120
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800d0de:	f045 0504 	orr.w	r5, r5, #4
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800d0e2:	21bc      	movs	r1, #188	; 0xbc
 800d0e4:	f504 7092 	add.w	r0, r4, #292	; 0x124
 800d0e8:	f005 fdfc 	bl	8012ce4 <Crc32>
    if( crc != nvmData->SecureElement.Crc32 )
 800d0ec:	f8d4 31e0 	ldr.w	r3, [r4, #480]	; 0x1e0
 800d0f0:	4283      	cmp	r3, r0
 800d0f2:	d003      	beq.n	800d0fc <LoRaMacHandleNvm+0x68>
        nvmData->SecureElement.Crc32 = crc;
 800d0f4:	f8c4 01e0 	str.w	r0, [r4, #480]	; 0x1e0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800d0f8:	f045 0508 	orr.w	r5, r5, #8
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800d0fc:	2110      	movs	r1, #16
 800d0fe:	f504 70f2 	add.w	r0, r4, #484	; 0x1e4
 800d102:	f005 fdef 	bl	8012ce4 <Crc32>
    if( crc != nvmData->RegionGroup1.Crc32 )
 800d106:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
 800d10a:	4283      	cmp	r3, r0
 800d10c:	d003      	beq.n	800d116 <LoRaMacHandleNvm+0x82>
        nvmData->RegionGroup1.Crc32 = crc;
 800d10e:	f8c4 01f4 	str.w	r0, [r4, #500]	; 0x1f4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800d112:	f045 0510 	orr.w	r5, r5, #16
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800d116:	f44f 715e 	mov.w	r1, #888	; 0x378
 800d11a:	f504 70fc 	add.w	r0, r4, #504	; 0x1f8
 800d11e:	f005 fde1 	bl	8012ce4 <Crc32>
    if( crc != nvmData->RegionGroup2.Crc32 )
 800d122:	f8d4 3570 	ldr.w	r3, [r4, #1392]	; 0x570
 800d126:	4283      	cmp	r3, r0
 800d128:	d003      	beq.n	800d132 <LoRaMacHandleNvm+0x9e>
        nvmData->RegionGroup2.Crc32 = crc;
 800d12a:	f8c4 0570 	str.w	r0, [r4, #1392]	; 0x570
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800d12e:	f045 0520 	orr.w	r5, r5, #32
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800d132:	2114      	movs	r1, #20
 800d134:	f204 5074 	addw	r0, r4, #1396	; 0x574
 800d138:	f005 fdd4 	bl	8012ce4 <Crc32>
    if( crc != nvmData->ClassB.Crc32 )
 800d13c:	f8d4 3588 	ldr.w	r3, [r4, #1416]	; 0x588
 800d140:	4283      	cmp	r3, r0
 800d142:	d003      	beq.n	800d14c <LoRaMacHandleNvm+0xb8>
        nvmData->ClassB.Crc32 = crc;
 800d144:	f8c4 0588 	str.w	r0, [r4, #1416]	; 0x588
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800d148:	f045 0540 	orr.w	r5, r5, #64	; 0x40
    CallNvmDataChangeCallback( notifyFlags );
 800d14c:	4628      	mov	r0, r5
 800d14e:	f7fe fbbd 	bl	800b8cc <CallNvmDataChangeCallback>
 800d152:	e7a4      	b.n	800d09e <LoRaMacHandleNvm+0xa>
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800d154:	2500      	movs	r5, #0
 800d156:	e7ac      	b.n	800d0b2 <LoRaMacHandleNvm+0x1e>
 800d158:	20003548 	.word	0x20003548

0800d15c <RestoreNvmData>:
{
 800d15c:	b538      	push	{r3, r4, r5, lr}
    if( MacCtx.MacState != LORAMAC_STOPPED )
 800d15e:	4b34      	ldr	r3, [pc, #208]	; (800d230 <RestoreNvmData+0xd4>)
 800d160:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d164:	2b01      	cmp	r3, #1
 800d166:	d001      	beq.n	800d16c <RestoreNvmData+0x10>
        return LORAMAC_STATUS_BUSY;
 800d168:	2001      	movs	r0, #1
}
 800d16a:	bd38      	pop	{r3, r4, r5, pc}
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 800d16c:	4c31      	ldr	r4, [pc, #196]	; (800d234 <RestoreNvmData+0xd8>)
 800d16e:	2124      	movs	r1, #36	; 0x24
 800d170:	4620      	mov	r0, r4
 800d172:	f005 fdb7 	bl	8012ce4 <Crc32>
    if( crc != NvmBackup.Crypto.Crc32 )
 800d176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d178:	4283      	cmp	r3, r0
 800d17a:	d001      	beq.n	800d180 <RestoreNvmData+0x24>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800d17c:	2017      	movs	r0, #23
 800d17e:	e7f4      	b.n	800d16a <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 800d180:	2114      	movs	r1, #20
 800d182:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800d186:	f005 fdad 	bl	8012ce4 <Crc32>
    if( crc != NvmBackup.MacGroup1.Crc32 )
 800d18a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d18c:	4283      	cmp	r3, r0
 800d18e:	d001      	beq.n	800d194 <RestoreNvmData+0x38>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800d190:	2017      	movs	r0, #23
 800d192:	e7ea      	b.n	800d16a <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 800d194:	21e0      	movs	r1, #224	; 0xe0
 800d196:	f104 0040 	add.w	r0, r4, #64	; 0x40
 800d19a:	f005 fda3 	bl	8012ce4 <Crc32>
    if( crc != NvmBackup.MacGroup2.Crc32 )
 800d19e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800d1a2:	4283      	cmp	r3, r0
 800d1a4:	d001      	beq.n	800d1aa <RestoreNvmData+0x4e>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800d1a6:	2017      	movs	r0, #23
 800d1a8:	e7df      	b.n	800d16a <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 800d1aa:	21bc      	movs	r1, #188	; 0xbc
 800d1ac:	f504 7092 	add.w	r0, r4, #292	; 0x124
 800d1b0:	f005 fd98 	bl	8012ce4 <Crc32>
    if( crc != NvmBackup.SecureElement.Crc32 )
 800d1b4:	f8d4 31e0 	ldr.w	r3, [r4, #480]	; 0x1e0
 800d1b8:	4283      	cmp	r3, r0
 800d1ba:	d001      	beq.n	800d1c0 <RestoreNvmData+0x64>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800d1bc:	2017      	movs	r0, #23
 800d1be:	e7d4      	b.n	800d16a <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 800d1c0:	2110      	movs	r1, #16
 800d1c2:	f504 70f2 	add.w	r0, r4, #484	; 0x1e4
 800d1c6:	f005 fd8d 	bl	8012ce4 <Crc32>
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 800d1ca:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
 800d1ce:	4283      	cmp	r3, r0
 800d1d0:	d001      	beq.n	800d1d6 <RestoreNvmData+0x7a>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800d1d2:	2017      	movs	r0, #23
 800d1d4:	e7c9      	b.n	800d16a <RestoreNvmData+0xe>
    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 800d1d6:	2114      	movs	r1, #20
 800d1d8:	f204 5074 	addw	r0, r4, #1396	; 0x574
 800d1dc:	f005 fd82 	bl	8012ce4 <Crc32>
    if( crc != NvmBackup.ClassB.Crc32 )
 800d1e0:	f8d4 3588 	ldr.w	r3, [r4, #1416]	; 0x588
 800d1e4:	4283      	cmp	r3, r0
 800d1e6:	d001      	beq.n	800d1ec <RestoreNvmData+0x90>
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 800d1e8:	2017      	movs	r0, #23
 800d1ea:	e7be      	b.n	800d16a <RestoreNvmData+0xe>
    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 800d1ec:	4625      	mov	r5, r4
 800d1ee:	4c12      	ldr	r4, [pc, #72]	; (800d238 <RestoreNvmData+0xdc>)
 800d1f0:	f240 528c 	movw	r2, #1420	; 0x58c
 800d1f4:	4629      	mov	r1, r5
 800d1f6:	4620      	mov	r0, r4
 800d1f8:	f005 fd53 	bl	8012ca2 <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 800d1fc:	f240 528c 	movw	r2, #1420	; 0x58c
 800d200:	2100      	movs	r1, #0
 800d202:	4628      	mov	r0, r5
 800d204:	f005 fd65 	bl	8012cd2 <memset1>
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800d208:	4b09      	ldr	r3, [pc, #36]	; (800d230 <RestoreNvmData+0xd4>)
 800d20a:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 800d20e:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800d212:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800d214:	f8c3 23ec 	str.w	r2, [r3, #1004]	; 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800d218:	f894 2075 	ldrb.w	r2, [r4, #117]	; 0x75
 800d21c:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800d220:	2201      	movs	r2, #1
 800d222:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800d226:	2202      	movs	r2, #2
 800d228:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
    return LORAMAC_STATUS_OK;
 800d22c:	2000      	movs	r0, #0
 800d22e:	e79c      	b.n	800d16a <RestoreNvmData+0xe>
 800d230:	20003548 	.word	0x20003548
 800d234:	2000858c 	.word	0x2000858c
 800d238:	20008000 	.word	0x20008000

0800d23c <OnRadioRxTimeout>:
{
 800d23c:	b508      	push	{r3, lr}
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800d23e:	4a09      	ldr	r2, [pc, #36]	; (800d264 <OnRadioRxTimeout+0x28>)
 800d240:	7813      	ldrb	r3, [r2, #0]
 800d242:	f043 0302 	orr.w	r3, r3, #2
 800d246:	7013      	strb	r3, [r2, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d248:	4b07      	ldr	r3, [pc, #28]	; (800d268 <OnRadioRxTimeout+0x2c>)
 800d24a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d24e:	b113      	cbz	r3, 800d256 <OnRadioRxTimeout+0x1a>
 800d250:	691b      	ldr	r3, [r3, #16]
 800d252:	b103      	cbz	r3, 800d256 <OnRadioRxTimeout+0x1a>
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d254:	4798      	blx	r3
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800d256:	4b05      	ldr	r3, [pc, #20]	; (800d26c <OnRadioRxTimeout+0x30>)
 800d258:	2201      	movs	r2, #1
 800d25a:	2100      	movs	r1, #0
 800d25c:	2002      	movs	r0, #2
 800d25e:	f007 fbc9 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800d262:	bd08      	pop	{r3, pc}
 800d264:	20003544 	.word	0x20003544
 800d268:	20003548 	.word	0x20003548
 800d26c:	08015d94 	.word	0x08015d94

0800d270 <OnRadioTxTimeout>:
{
 800d270:	b508      	push	{r3, lr}
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800d272:	4a09      	ldr	r2, [pc, #36]	; (800d298 <OnRadioTxTimeout+0x28>)
 800d274:	7813      	ldrb	r3, [r2, #0]
 800d276:	f043 0308 	orr.w	r3, r3, #8
 800d27a:	7013      	strb	r3, [r2, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d27c:	4b07      	ldr	r3, [pc, #28]	; (800d29c <OnRadioTxTimeout+0x2c>)
 800d27e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d282:	b113      	cbz	r3, 800d28a <OnRadioTxTimeout+0x1a>
 800d284:	691b      	ldr	r3, [r3, #16]
 800d286:	b103      	cbz	r3, 800d28a <OnRadioTxTimeout+0x1a>
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d288:	4798      	blx	r3
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800d28a:	4b05      	ldr	r3, [pc, #20]	; (800d2a0 <OnRadioTxTimeout+0x30>)
 800d28c:	2201      	movs	r2, #1
 800d28e:	2100      	movs	r1, #0
 800d290:	2002      	movs	r0, #2
 800d292:	f007 fbaf 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800d296:	bd08      	pop	{r3, pc}
 800d298:	20003544 	.word	0x20003544
 800d29c:	20003548 	.word	0x20003548
 800d2a0:	08015da4 	.word	0x08015da4

0800d2a4 <OnRadioRxDone>:
{
 800d2a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2a8:	4680      	mov	r8, r0
 800d2aa:	460f      	mov	r7, r1
 800d2ac:	4616      	mov	r6, r2
 800d2ae:	461d      	mov	r5, r3
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800d2b0:	f007 fdd8 	bl	8014e64 <UTIL_TIMER_GetCurrentTime>
 800d2b4:	4c0f      	ldr	r4, [pc, #60]	; (800d2f4 <OnRadioRxDone+0x50>)
 800d2b6:	6020      	str	r0, [r4, #0]
    RxDoneParams.Payload = payload;
 800d2b8:	f8c4 8004 	str.w	r8, [r4, #4]
    RxDoneParams.Size = size;
 800d2bc:	8127      	strh	r7, [r4, #8]
    RxDoneParams.Rssi = rssi;
 800d2be:	8166      	strh	r6, [r4, #10]
    RxDoneParams.Snr = snr;
 800d2c0:	7325      	strb	r5, [r4, #12]
    LoRaMacRadioEvents.Events.RxDone = 1;
 800d2c2:	4b0d      	ldr	r3, [pc, #52]	; (800d2f8 <OnRadioRxDone+0x54>)
 800d2c4:	781a      	ldrb	r2, [r3, #0]
 800d2c6:	f042 0210 	orr.w	r2, r2, #16
 800d2ca:	701a      	strb	r2, [r3, #0]
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800d2cc:	b2d2      	uxtb	r2, r2
 800d2ce:	f042 0201 	orr.w	r2, r2, #1
 800d2d2:	701a      	strb	r2, [r3, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d2d4:	4b09      	ldr	r3, [pc, #36]	; (800d2fc <OnRadioRxDone+0x58>)
 800d2d6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d2da:	b113      	cbz	r3, 800d2e2 <OnRadioRxDone+0x3e>
 800d2dc:	691b      	ldr	r3, [r3, #16]
 800d2de:	b103      	cbz	r3, 800d2e2 <OnRadioRxDone+0x3e>
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d2e0:	4798      	blx	r3
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800d2e2:	4b07      	ldr	r3, [pc, #28]	; (800d300 <OnRadioRxDone+0x5c>)
 800d2e4:	2201      	movs	r2, #1
 800d2e6:	2100      	movs	r1, #0
 800d2e8:	2002      	movs	r0, #2
 800d2ea:	f007 fb83 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800d2ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2f2:	bf00      	nop
 800d2f4:	20003af8 	.word	0x20003af8
 800d2f8:	20003544 	.word	0x20003544
 800d2fc:	20003548 	.word	0x20003548
 800d300:	08015db4 	.word	0x08015db4

0800d304 <OnRadioTxDone>:
{
 800d304:	b530      	push	{r4, r5, lr}
 800d306:	b083      	sub	sp, #12
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800d308:	f007 fdac 	bl	8014e64 <UTIL_TIMER_GetCurrentTime>
 800d30c:	4b0f      	ldr	r3, [pc, #60]	; (800d34c <OnRadioTxDone+0x48>)
 800d30e:	6018      	str	r0, [r3, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800d310:	4d0f      	ldr	r5, [pc, #60]	; (800d350 <OnRadioTxDone+0x4c>)
 800d312:	466c      	mov	r4, sp
 800d314:	4620      	mov	r0, r4
 800d316:	f007 fcf7 	bl	8014d08 <SysTimeGet>
 800d31a:	f505 734e 	add.w	r3, r5, #824	; 0x338
 800d31e:	e894 0003 	ldmia.w	r4, {r0, r1}
 800d322:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacRadioEvents.Events.TxDone = 1;
 800d326:	4a0b      	ldr	r2, [pc, #44]	; (800d354 <OnRadioTxDone+0x50>)
 800d328:	7813      	ldrb	r3, [r2, #0]
 800d32a:	f043 0320 	orr.w	r3, r3, #32
 800d32e:	7013      	strb	r3, [r2, #0]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800d330:	f8d5 3348 	ldr.w	r3, [r5, #840]	; 0x348
 800d334:	b113      	cbz	r3, 800d33c <OnRadioTxDone+0x38>
 800d336:	691b      	ldr	r3, [r3, #16]
 800d338:	b103      	cbz	r3, 800d33c <OnRadioTxDone+0x38>
        MacCtx.MacCallbacks->MacProcessNotify( );
 800d33a:	4798      	blx	r3
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800d33c:	4b06      	ldr	r3, [pc, #24]	; (800d358 <OnRadioTxDone+0x54>)
 800d33e:	2201      	movs	r2, #1
 800d340:	2100      	movs	r1, #0
 800d342:	2002      	movs	r0, #2
 800d344:	f007 fb56 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 800d348:	b003      	add	sp, #12
 800d34a:	bd30      	pop	{r4, r5, pc}
 800d34c:	20003b08 	.word	0x20003b08
 800d350:	20003548 	.word	0x20003548
 800d354:	20003544 	.word	0x20003544
 800d358:	08015dc4 	.word	0x08015dc4

0800d35c <ResetMacParameters>:
{
 800d35c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d35e:	b091      	sub	sp, #68	; 0x44
    Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 800d360:	4c53      	ldr	r4, [pc, #332]	; (800d4b0 <ResetMacParameters+0x154>)
 800d362:	2600      	movs	r6, #0
 800d364:	f884 611c 	strb.w	r6, [r4, #284]	; 0x11c
    Nvm.MacGroup1.AdrAckCounter = 0;
 800d368:	62a6      	str	r6, [r4, #40]	; 0x28
    MacCtx.ChannelsNbTransCounter = 0;
 800d36a:	4d52      	ldr	r5, [pc, #328]	; (800d4b4 <ResetMacParameters+0x158>)
 800d36c:	f885 641c 	strb.w	r6, [r5, #1052]	; 0x41c
    MacCtx.RetransmitTimeoutRetry = false;
 800d370:	f885 641d 	strb.w	r6, [r5, #1053]	; 0x41d
    MacCtx.ResponseTimeoutStartTime = 0;
 800d374:	f8c5 649c 	str.w	r6, [r5, #1180]	; 0x49c
    Nvm.MacGroup2.MaxDCycle = 0;
 800d378:	f884 6107 	strb.w	r6, [r4, #263]	; 0x107
    Nvm.MacGroup2.AggregatedDCycle = 1;
 800d37c:	2701      	movs	r7, #1
 800d37e:	f8a4 710c 	strh.w	r7, [r4, #268]	; 0x10c
    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800d382:	f994 30cc 	ldrsb.w	r3, [r4, #204]	; 0xcc
 800d386:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800d38a:	f994 30cd 	ldrsb.w	r3, [r4, #205]	; 0xcd
 800d38e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 800d392:	f894 30a5 	ldrb.w	r3, [r4, #165]	; 0xa5
 800d396:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 800d39a:	f104 0364 	add.w	r3, r4, #100	; 0x64
 800d39e:	f104 02a8 	add.w	r2, r4, #168	; 0xa8
 800d3a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d3a6:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 800d3aa:	f104 036c 	add.w	r3, r4, #108	; 0x6c
 800d3ae:	f104 02b0 	add.w	r2, r4, #176	; 0xb0
 800d3b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d3b6:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 800d3ba:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
 800d3be:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 800d3c2:	f894 30b9 	ldrb.w	r3, [r4, #185]	; 0xb9
 800d3c6:	f884 3075 	strb.w	r3, [r4, #117]	; 0x75
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 800d3ca:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 800d3ce:	67a3      	str	r3, [r4, #120]	; 0x78
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 800d3d0:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 800d3d4:	67e3      	str	r3, [r4, #124]	; 0x7c
    MacCtx.NodeAckRequested = false;
 800d3d6:	f885 641e 	strb.w	r6, [r5, #1054]	; 0x41e
    Nvm.MacGroup1.SrvAckRequested = false;
 800d3da:	f884 603a 	strb.w	r6, [r4, #58]	; 0x3a
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 800d3de:	f884 6109 	strb.w	r6, [r4, #265]	; 0x109
    Nvm.MacGroup2.DownlinkReceived = false;
 800d3e2:	f884 610a 	strb.w	r6, [r4, #266]	; 0x10a
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800d3e6:	f88d 7010 	strb.w	r7, [sp, #16]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 800d3ea:	f504 73f2 	add.w	r3, r4, #484	; 0x1e4
 800d3ee:	9301      	str	r3, [sp, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 800d3f0:	f504 73fc 	add.w	r3, r4, #504	; 0x1f8
 800d3f4:	9302      	str	r3, [sp, #8]
    params.Bands = &RegionBands;
 800d3f6:	4b30      	ldr	r3, [pc, #192]	; (800d4b8 <ResetMacParameters+0x15c>)
 800d3f8:	9303      	str	r3, [sp, #12]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800d3fa:	a901      	add	r1, sp, #4
 800d3fc:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800d400:	f002 fbe2 	bl	800fbc8 <RegionInitDefaults>
    MacCtx.Channel = 0;
 800d404:	f885 641f 	strb.w	r6, [r5, #1055]	; 0x41f
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800d408:	f885 63d0 	strb.w	r6, [r5, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800d40c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d40e:	f8c5 33d4 	str.w	r3, [r5, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800d412:	f894 3075 	ldrb.w	r3, [r4, #117]	; 0x75
 800d416:	f885 33e0 	strb.w	r3, [r5, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800d41a:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800d41e:	f885 33e1 	strb.w	r3, [r5, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 800d422:	f885 63e2 	strb.w	r6, [r5, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800d426:	f885 73e3 	strb.w	r7, [r5, #995]	; 0x3e3
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800d42a:	f894 311c 	ldrb.w	r3, [r4, #284]	; 0x11c
 800d42e:	f885 33e4 	strb.w	r3, [r5, #996]	; 0x3e4
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800d432:	f505 747a 	add.w	r4, r5, #1000	; 0x3e8
 800d436:	f505 7c74 	add.w	ip, r5, #976	; 0x3d0
 800d43a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d43e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d440:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800d444:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800d448:	f885 73fa 	strb.w	r7, [r5, #1018]	; 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800d44c:	2302      	movs	r3, #2
 800d44e:	f885 33fb 	strb.w	r3, [r5, #1019]	; 0x3fb
    classBCallbacks.GetTemperatureLevel = NULL;
 800d452:	960e      	str	r6, [sp, #56]	; 0x38
    classBCallbacks.MacProcessNotify = NULL;
 800d454:	960f      	str	r6, [sp, #60]	; 0x3c
    if( MacCtx.MacCallbacks != NULL )
 800d456:	f8d5 3348 	ldr.w	r3, [r5, #840]	; 0x348
 800d45a:	b11b      	cbz	r3, 800d464 <ResetMacParameters+0x108>
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 800d45c:	685a      	ldr	r2, [r3, #4]
 800d45e:	920e      	str	r2, [sp, #56]	; 0x38
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 800d460:	691b      	ldr	r3, [r3, #16]
 800d462:	930f      	str	r3, [sp, #60]	; 0x3c
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800d464:	4b13      	ldr	r3, [pc, #76]	; (800d4b4 <ResetMacParameters+0x158>)
 800d466:	f203 426c 	addw	r2, r3, #1132	; 0x46c
 800d46a:	9205      	str	r2, [sp, #20]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800d46c:	f203 4224 	addw	r2, r3, #1060	; 0x424
 800d470:	9206      	str	r2, [sp, #24]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800d472:	f503 628b 	add.w	r2, r3, #1112	; 0x458
 800d476:	9207      	str	r2, [sp, #28]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800d478:	f203 4395 	addw	r3, r3, #1173	; 0x495
 800d47c:	9308      	str	r3, [sp, #32]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 800d47e:	4a0c      	ldr	r2, [pc, #48]	; (800d4b0 <ResetMacParameters+0x154>)
 800d480:	f102 03d4 	add.w	r3, r2, #212	; 0xd4
 800d484:	9309      	str	r3, [sp, #36]	; 0x24
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 800d486:	f102 0340 	add.w	r3, r2, #64	; 0x40
 800d48a:	930a      	str	r3, [sp, #40]	; 0x28
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 800d48c:	f102 0344 	add.w	r3, r2, #68	; 0x44
 800d490:	930b      	str	r3, [sp, #44]	; 0x2c
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 800d492:	f102 03d8 	add.w	r3, r2, #216	; 0xd8
 800d496:	930c      	str	r3, [sp, #48]	; 0x30
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 800d498:	f502 738e 	add.w	r3, r2, #284	; 0x11c
 800d49c:	930d      	str	r3, [sp, #52]	; 0x34
    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 800d49e:	f202 5274 	addw	r2, r2, #1396	; 0x574
 800d4a2:	a90e      	add	r1, sp, #56	; 0x38
 800d4a4:	a805      	add	r0, sp, #20
 800d4a6:	f001 fb7d 	bl	800eba4 <LoRaMacClassBInit>
}
 800d4aa:	b011      	add	sp, #68	; 0x44
 800d4ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4ae:	bf00      	nop
 800d4b0:	20008000 	.word	0x20008000
 800d4b4:	20003548 	.word	0x20003548
 800d4b8:	20003a68 	.word	0x20003a68

0800d4bc <SwitchClass>:
{
 800d4bc:	b570      	push	{r4, r5, r6, lr}
 800d4be:	4604      	mov	r4, r0
    switch( Nvm.MacGroup2.DeviceClass )
 800d4c0:	4b3e      	ldr	r3, [pc, #248]	; (800d5bc <SwitchClass+0x100>)
 800d4c2:	f893 5104 	ldrb.w	r5, [r3, #260]	; 0x104
 800d4c6:	2d01      	cmp	r5, #1
 800d4c8:	d065      	beq.n	800d596 <SwitchClass+0xda>
 800d4ca:	2d02      	cmp	r5, #2
 800d4cc:	d06b      	beq.n	800d5a6 <SwitchClass+0xea>
 800d4ce:	b10d      	cbz	r5, 800d4d4 <SwitchClass+0x18>
 800d4d0:	2003      	movs	r0, #3
}
 800d4d2:	bd70      	pop	{r4, r5, r6, pc}
            if( deviceClass == CLASS_A )
 800d4d4:	b930      	cbnz	r0, 800d4e4 <SwitchClass+0x28>
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800d4d6:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 800d4da:	3364      	adds	r3, #100	; 0x64
 800d4dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d4e0:	e882 0003 	stmia.w	r2, {r0, r1}
            if( deviceClass == CLASS_B )
 800d4e4:	2c01      	cmp	r4, #1
 800d4e6:	d022      	beq.n	800d52e <SwitchClass+0x72>
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800d4e8:	2003      	movs	r0, #3
            if( deviceClass == CLASS_C )
 800d4ea:	2c02      	cmp	r4, #2
 800d4ec:	d1f1      	bne.n	800d4d2 <SwitchClass+0x16>
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800d4ee:	4b33      	ldr	r3, [pc, #204]	; (800d5bc <SwitchClass+0x100>)
 800d4f0:	f883 4104 	strb.w	r4, [r3, #260]	; 0x104
                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800d4f4:	4e32      	ldr	r6, [pc, #200]	; (800d5c0 <SwitchClass+0x104>)
 800d4f6:	f506 747a 	add.w	r4, r6, #1000	; 0x3e8
 800d4fa:	f506 7c74 	add.w	ip, r6, #976	; 0x3d0
 800d4fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d502:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d504:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800d508:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800d50c:	2302      	movs	r3, #2
 800d50e:	f886 33fb 	strb.w	r3, [r6, #1019]	; 0x3fb
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d512:	2300      	movs	r3, #0
 800d514:	2b00      	cmp	r3, #0
 800d516:	dd13      	ble.n	800d540 <SwitchClass+0x84>
                MacCtx.NodeAckRequested = false;
 800d518:	4b29      	ldr	r3, [pc, #164]	; (800d5c0 <SwitchClass+0x104>)
 800d51a:	2200      	movs	r2, #0
 800d51c:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
                Radio.Sleep( );
 800d520:	4b28      	ldr	r3, [pc, #160]	; (800d5c4 <SwitchClass+0x108>)
 800d522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d524:	4798      	blx	r3
                OpenContinuousRxCWindow( );
 800d526:	f7ff fd05 	bl	800cf34 <OpenContinuousRxCWindow>
                status = LORAMAC_STATUS_OK;
 800d52a:	4628      	mov	r0, r5
 800d52c:	e7d1      	b.n	800d4d2 <SwitchClass+0x16>
                status = LoRaMacClassBSwitchClass( deviceClass );
 800d52e:	4620      	mov	r0, r4
 800d530:	f001 fb4e 	bl	800ebd0 <LoRaMacClassBSwitchClass>
                if( status == LORAMAC_STATUS_OK )
 800d534:	2800      	cmp	r0, #0
 800d536:	d1d8      	bne.n	800d4ea <SwitchClass+0x2e>
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800d538:	4b20      	ldr	r3, [pc, #128]	; (800d5bc <SwitchClass+0x100>)
 800d53a:	f883 4104 	strb.w	r4, [r3, #260]	; 0x104
 800d53e:	e7d4      	b.n	800d4ea <SwitchClass+0x2e>
                    if( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800d540:	4618      	mov	r0, r3
 800d542:	4a1e      	ldr	r2, [pc, #120]	; (800d5bc <SwitchClass+0x100>)
 800d544:	212c      	movs	r1, #44	; 0x2c
 800d546:	fb01 2203 	mla	r2, r1, r3, r2
 800d54a:	f892 20da 	ldrb.w	r2, [r2, #218]	; 0xda
 800d54e:	b912      	cbnz	r2, 800d556 <SwitchClass+0x9a>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d550:	3301      	adds	r3, #1
 800d552:	b25b      	sxtb	r3, r3
 800d554:	e7de      	b.n	800d514 <SwitchClass+0x58>
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800d556:	4a19      	ldr	r2, [pc, #100]	; (800d5bc <SwitchClass+0x100>)
 800d558:	fb01 2000 	mla	r0, r1, r0, r2
 800d55c:	f8d0 10f0 	ldr.w	r1, [r0, #240]	; 0xf0
 800d560:	66d1      	str	r1, [r2, #108]	; 0x6c
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800d562:	f890 30f4 	ldrb.w	r3, [r0, #244]	; 0xf4
 800d566:	f882 3070 	strb.w	r3, [r2, #112]	; 0x70
                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800d56a:	4b15      	ldr	r3, [pc, #84]	; (800d5c0 <SwitchClass+0x104>)
 800d56c:	f893 041f 	ldrb.w	r0, [r3, #1055]	; 0x41f
 800d570:	f883 03e8 	strb.w	r0, [r3, #1000]	; 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800d574:	f8c3 13ec 	str.w	r1, [r3, #1004]	; 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800d578:	f892 1075 	ldrb.w	r1, [r2, #117]	; 0x75
 800d57c:	f883 13f8 	strb.w	r1, [r3, #1016]	; 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800d580:	f892 2080 	ldrb.w	r2, [r2, #128]	; 0x80
 800d584:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800d588:	2203      	movs	r2, #3
 800d58a:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800d58e:	2201      	movs	r2, #1
 800d590:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
                        break;
 800d594:	e7c0      	b.n	800d518 <SwitchClass+0x5c>
            status = LoRaMacClassBSwitchClass( deviceClass );
 800d596:	f001 fb1b 	bl	800ebd0 <LoRaMacClassBSwitchClass>
            if( status == LORAMAC_STATUS_OK )
 800d59a:	2800      	cmp	r0, #0
 800d59c:	d199      	bne.n	800d4d2 <SwitchClass+0x16>
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800d59e:	4b07      	ldr	r3, [pc, #28]	; (800d5bc <SwitchClass+0x100>)
 800d5a0:	f883 4104 	strb.w	r4, [r3, #260]	; 0x104
 800d5a4:	e795      	b.n	800d4d2 <SwitchClass+0x16>
            if( deviceClass == CLASS_A )
 800d5a6:	b938      	cbnz	r0, 800d5b8 <SwitchClass+0xfc>
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800d5a8:	4b04      	ldr	r3, [pc, #16]	; (800d5bc <SwitchClass+0x100>)
 800d5aa:	f883 0104 	strb.w	r0, [r3, #260]	; 0x104
                Radio.Sleep( );
 800d5ae:	4b05      	ldr	r3, [pc, #20]	; (800d5c4 <SwitchClass+0x108>)
 800d5b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5b2:	4798      	blx	r3
                status = LORAMAC_STATUS_OK;
 800d5b4:	4620      	mov	r0, r4
 800d5b6:	e78c      	b.n	800d4d2 <SwitchClass+0x16>
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800d5b8:	2003      	movs	r0, #3
 800d5ba:	e78a      	b.n	800d4d2 <SwitchClass+0x16>
 800d5bc:	20008000 	.word	0x20008000
 800d5c0:	20003548 	.word	0x20003548
 800d5c4:	08016484 	.word	0x08016484

0800d5c8 <SendReJoinReq>:
{
 800d5c8:	b538      	push	{r3, r4, r5, lr}
    switch( joinReqType )
 800d5ca:	28ff      	cmp	r0, #255	; 0xff
 800d5cc:	d003      	beq.n	800d5d6 <SendReJoinReq+0xe>
    bool allowDelayedTx = true;
 800d5ce:	2001      	movs	r0, #1
    status = ScheduleTx( allowDelayedTx );
 800d5d0:	f7ff fb62 	bl	800cc98 <ScheduleTx>
}
 800d5d4:	bd38      	pop	{r3, r4, r5, pc}
            SwitchClass( CLASS_A );
 800d5d6:	2000      	movs	r0, #0
 800d5d8:	f7ff ff70 	bl	800d4bc <SwitchClass>
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800d5dc:	4d0e      	ldr	r5, [pc, #56]	; (800d618 <SendReJoinReq+0x50>)
 800d5de:	2400      	movs	r4, #0
 800d5e0:	f885 4104 	strb.w	r4, [r5, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800d5e4:	1cab      	adds	r3, r5, #2
 800d5e6:	f8c5 3108 	str.w	r3, [r5, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800d5ea:	23ff      	movs	r3, #255	; 0xff
 800d5ec:	f885 310c 	strb.w	r3, [r5, #268]	; 0x10c
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800d5f0:	f885 410d 	strb.w	r4, [r5, #269]	; 0x10d
            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 800d5f4:	f005 fb24 	bl	8012c40 <SecureElementGetJoinEui>
 800d5f8:	4601      	mov	r1, r0
 800d5fa:	2208      	movs	r2, #8
 800d5fc:	f505 7087 	add.w	r0, r5, #270	; 0x10e
 800d600:	f005 fb4f 	bl	8012ca2 <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 800d604:	f005 fb06 	bl	8012c14 <SecureElementGetDevEui>
 800d608:	4601      	mov	r1, r0
 800d60a:	2208      	movs	r2, #8
 800d60c:	f505 708b 	add.w	r0, r5, #278	; 0x116
 800d610:	f005 fb47 	bl	8012ca2 <memcpy1>
            allowDelayedTx = false;
 800d614:	4620      	mov	r0, r4
            break;
 800d616:	e7db      	b.n	800d5d0 <SendReJoinReq+0x8>
 800d618:	20003548 	.word	0x20003548

0800d61c <PrepareFrame>:
{
 800d61c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d620:	b083      	sub	sp, #12
 800d622:	4605      	mov	r5, r0
 800d624:	460e      	mov	r6, r1
 800d626:	4617      	mov	r7, r2
 800d628:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
    MacCtx.PktBufferLen = 0;
 800d62c:	4959      	ldr	r1, [pc, #356]	; (800d794 <PrepareFrame+0x178>)
 800d62e:	2200      	movs	r2, #0
 800d630:	800a      	strh	r2, [r1, #0]
    MacCtx.NodeAckRequested = false;
 800d632:	f881 241e 	strb.w	r2, [r1, #1054]	; 0x41e
    uint32_t fCntUp = 0;
 800d636:	9201      	str	r2, [sp, #4]
    size_t macCmdsSize = 0;
 800d638:	9200      	str	r2, [sp, #0]
    if( fBuffer == NULL )
 800d63a:	4698      	mov	r8, r3
 800d63c:	b1cb      	cbz	r3, 800d672 <PrepareFrame+0x56>
    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800d63e:	f8df 9154 	ldr.w	r9, [pc, #340]	; 800d794 <PrepareFrame+0x178>
 800d642:	4622      	mov	r2, r4
 800d644:	4641      	mov	r1, r8
 800d646:	f509 709c 	add.w	r0, r9, #312	; 0x138
 800d64a:	f005 fb2a 	bl	8012ca2 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800d64e:	b2e0      	uxtb	r0, r4
 800d650:	f889 0237 	strb.w	r0, [r9, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800d654:	782b      	ldrb	r3, [r5, #0]
 800d656:	f889 3002 	strb.w	r3, [r9, #2]
    switch( macHdr->Bits.MType )
 800d65a:	782b      	ldrb	r3, [r5, #0]
 800d65c:	095b      	lsrs	r3, r3, #5
 800d65e:	2b04      	cmp	r3, #4
 800d660:	d009      	beq.n	800d676 <PrepareFrame+0x5a>
 800d662:	2b07      	cmp	r3, #7
 800d664:	d079      	beq.n	800d75a <PrepareFrame+0x13e>
 800d666:	2b02      	cmp	r3, #2
 800d668:	d009      	beq.n	800d67e <PrepareFrame+0x62>
 800d66a:	2002      	movs	r0, #2
}
 800d66c:	b003      	add	sp, #12
 800d66e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        fBufferSize = 0;
 800d672:	4614      	mov	r4, r2
 800d674:	e7e3      	b.n	800d63e <PrepareFrame+0x22>
            MacCtx.NodeAckRequested = true;
 800d676:	4b47      	ldr	r3, [pc, #284]	; (800d794 <PrepareFrame+0x178>)
 800d678:	2201      	movs	r2, #1
 800d67a:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800d67e:	4b45      	ldr	r3, [pc, #276]	; (800d794 <PrepareFrame+0x178>)
 800d680:	2204      	movs	r2, #4
 800d682:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800d686:	1c9a      	adds	r2, r3, #2
 800d688:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800d68c:	22ff      	movs	r2, #255	; 0xff
 800d68e:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800d692:	782a      	ldrb	r2, [r5, #0]
 800d694:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800d698:	f883 7128 	strb.w	r7, [r3, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 800d69c:	4a3e      	ldr	r2, [pc, #248]	; (800d798 <PrepareFrame+0x17c>)
 800d69e:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
 800d6a2:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800d6a6:	7832      	ldrb	r2, [r6, #0]
 800d6a8:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800d6ac:	f883 0130 	strb.w	r0, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800d6b0:	f503 729c 	add.w	r2, r3, #312	; 0x138
 800d6b4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800d6b8:	a801      	add	r0, sp, #4
 800d6ba:	f001 ff09 	bl	800f4d0 <LoRaMacCryptoGetFCntUp>
 800d6be:	2800      	cmp	r0, #0
 800d6c0:	d15c      	bne.n	800d77c <PrepareFrame+0x160>
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800d6c2:	9a01      	ldr	r2, [sp, #4]
 800d6c4:	4b33      	ldr	r3, [pc, #204]	; (800d794 <PrepareFrame+0x178>)
 800d6c6:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
            MacCtx.McpsConfirm.NbTrans = 0;
 800d6ca:	2100      	movs	r1, #0
 800d6cc:	f883 1449 	strb.w	r1, [r3, #1097]	; 0x449
            MacCtx.McpsConfirm.AckReceived = false;
 800d6d0:	f883 1448 	strb.w	r1, [r3, #1096]	; 0x448
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800d6d4:	f8c3 2450 	str.w	r2, [r3, #1104]	; 0x450
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800d6d8:	4668      	mov	r0, sp
 800d6da:	f001 fb93 	bl	800ee04 <LoRaMacCommandsGetSizeSerializedCmds>
 800d6de:	2800      	cmp	r0, #0
 800d6e0:	d14e      	bne.n	800d780 <PrepareFrame+0x164>
            if( macCmdsSize > 0 )
 800d6e2:	9b00      	ldr	r3, [sp, #0]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d0c1      	beq.n	800d66c <PrepareFrame+0x50>
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 800d6e8:	4b2b      	ldr	r3, [pc, #172]	; (800d798 <PrepareFrame+0x17c>)
 800d6ea:	f993 0039 	ldrsb.w	r0, [r3, #57]	; 0x39
 800d6ee:	f7fe f905 	bl	800b8fc <GetMaxAppPayloadWithoutFOptsLength>
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800d6f2:	4b28      	ldr	r3, [pc, #160]	; (800d794 <PrepareFrame+0x178>)
 800d6f4:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800d6f8:	b113      	cbz	r3, 800d700 <PrepareFrame+0xe4>
 800d6fa:	9a00      	ldr	r2, [sp, #0]
 800d6fc:	2a0f      	cmp	r2, #15
 800d6fe:	d915      	bls.n	800d72c <PrepareFrame+0x110>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800d700:	b113      	cbz	r3, 800d708 <PrepareFrame+0xec>
 800d702:	9b00      	ldr	r3, [sp, #0]
 800d704:	2b0f      	cmp	r3, #15
 800d706:	d821      	bhi.n	800d74c <PrepareFrame+0x130>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800d708:	4a24      	ldr	r2, [pc, #144]	; (800d79c <PrepareFrame+0x180>)
 800d70a:	4669      	mov	r1, sp
 800d70c:	f001 fb86 	bl	800ee1c <LoRaMacCommandsSerializeCmds>
 800d710:	2800      	cmp	r0, #0
 800d712:	d13b      	bne.n	800d78c <PrepareFrame+0x170>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800d714:	4b1f      	ldr	r3, [pc, #124]	; (800d794 <PrepareFrame+0x178>)
 800d716:	2200      	movs	r2, #0
 800d718:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 800d71c:	f503 6294 	add.w	r2, r3, #1184	; 0x4a0
 800d720:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800d724:	9a00      	ldr	r2, [sp, #0]
 800d726:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 800d72a:	e79f      	b.n	800d66c <PrepareFrame+0x50>
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800d72c:	4a1c      	ldr	r2, [pc, #112]	; (800d7a0 <PrepareFrame+0x184>)
 800d72e:	4669      	mov	r1, sp
 800d730:	200f      	movs	r0, #15
 800d732:	f001 fb73 	bl	800ee1c <LoRaMacCommandsSerializeCmds>
 800d736:	bb28      	cbnz	r0, 800d784 <PrepareFrame+0x168>
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800d738:	7833      	ldrb	r3, [r6, #0]
 800d73a:	9a00      	ldr	r2, [sp, #0]
 800d73c:	f362 0303 	bfi	r3, r2, #0, #4
 800d740:	7033      	strb	r3, [r6, #0]
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800d742:	b2da      	uxtb	r2, r3
 800d744:	4b13      	ldr	r3, [pc, #76]	; (800d794 <PrepareFrame+0x178>)
 800d746:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 800d74a:	e78f      	b.n	800d66c <PrepareFrame+0x50>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800d74c:	4a13      	ldr	r2, [pc, #76]	; (800d79c <PrepareFrame+0x180>)
 800d74e:	4669      	mov	r1, sp
 800d750:	f001 fb64 	bl	800ee1c <LoRaMacCommandsSerializeCmds>
 800d754:	b1c0      	cbz	r0, 800d788 <PrepareFrame+0x16c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800d756:	2013      	movs	r0, #19
 800d758:	e788      	b.n	800d66c <PrepareFrame+0x50>
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800d75a:	f1b8 0f00 	cmp.w	r8, #0
 800d75e:	d017      	beq.n	800d790 <PrepareFrame+0x174>
 800d760:	2800      	cmp	r0, #0
 800d762:	d083      	beq.n	800d66c <PrepareFrame+0x50>
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800d764:	4c0b      	ldr	r4, [pc, #44]	; (800d794 <PrepareFrame+0x178>)
 800d766:	b282      	uxth	r2, r0
 800d768:	4641      	mov	r1, r8
 800d76a:	1ce0      	adds	r0, r4, #3
 800d76c:	f005 fa99 	bl	8012ca2 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800d770:	f894 3237 	ldrb.w	r3, [r4, #567]	; 0x237
 800d774:	3301      	adds	r3, #1
 800d776:	8023      	strh	r3, [r4, #0]
    return LORAMAC_STATUS_OK;
 800d778:	2000      	movs	r0, #0
 800d77a:	e777      	b.n	800d66c <PrepareFrame+0x50>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800d77c:	2012      	movs	r0, #18
 800d77e:	e775      	b.n	800d66c <PrepareFrame+0x50>
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800d780:	2013      	movs	r0, #19
 800d782:	e773      	b.n	800d66c <PrepareFrame+0x50>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800d784:	2013      	movs	r0, #19
 800d786:	e771      	b.n	800d66c <PrepareFrame+0x50>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 800d788:	200a      	movs	r0, #10
 800d78a:	e76f      	b.n	800d66c <PrepareFrame+0x50>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800d78c:	2013      	movs	r0, #19
 800d78e:	e76d      	b.n	800d66c <PrepareFrame+0x50>
    return LORAMAC_STATUS_OK;
 800d790:	2000      	movs	r0, #0
 800d792:	e76b      	b.n	800d66c <PrepareFrame+0x50>
 800d794:	20003548 	.word	0x20003548
 800d798:	20008000 	.word	0x20008000
 800d79c:	200039e8 	.word	0x200039e8
 800d7a0:	20003660 	.word	0x20003660

0800d7a4 <Send>:
{
 800d7a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7a8:	b08a      	sub	sp, #40	; 0x28
 800d7aa:	4617      	mov	r7, r2
 800d7ac:	4698      	mov	r8, r3
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 800d7ae:	4c45      	ldr	r4, [pc, #276]	; (800d8c4 <Send+0x120>)
 800d7b0:	f994 a039 	ldrsb.w	sl, [r4, #57]	; 0x39
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 800d7b4:	f994 9038 	ldrsb.w	r9, [r4, #56]	; 0x38
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800d7b8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800d7ba:	9208      	str	r2, [sp, #32]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800d7bc:	f894 311c 	ldrb.w	r3, [r4, #284]	; 0x11c
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d07c      	beq.n	800d8be <Send+0x11a>
 800d7c4:	4605      	mov	r5, r0
 800d7c6:	460e      	mov	r6, r1
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 800d7c8:	f894 3107 	ldrb.w	r3, [r4, #263]	; 0x107
 800d7cc:	b90b      	cbnz	r3, 800d7d2 <Send+0x2e>
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 800d7ce:	2100      	movs	r1, #0
 800d7d0:	6321      	str	r1, [r4, #48]	; 0x30
    fCtrl.Value = 0;
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 800d7d8:	483a      	ldr	r0, [pc, #232]	; (800d8c4 <Send+0x120>)
 800d7da:	f890 1106 	ldrb.w	r1, [r0, #262]	; 0x106
 800d7de:	f361 13c7 	bfi	r3, r1, #7, #1
 800d7e2:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800d7e6:	f890 3104 	ldrb.w	r3, [r0, #260]	; 0x104
 800d7ea:	2b01      	cmp	r3, #1
 800d7ec:	d054      	beq.n	800d898 <Send+0xf4>
    if( Nvm.MacGroup1.SrvAckRequested == true )
 800d7ee:	4b35      	ldr	r3, [pc, #212]	; (800d8c4 <Send+0x120>)
 800d7f0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d7f4:	b12b      	cbz	r3, 800d802 <Send+0x5e>
        fCtrl.Bits.Ack = 1;
 800d7f6:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800d7fa:	f043 0320 	orr.w	r3, r3, #32
 800d7fe:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    adrNext.UpdateChanMask = true;
 800d802:	2301      	movs	r3, #1
 800d804:	f88d 300c 	strb.w	r3, [sp, #12]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800d808:	f88d 100d 	strb.w	r1, [sp, #13]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800d80c:	9204      	str	r2, [sp, #16]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800d80e:	4b2e      	ldr	r3, [pc, #184]	; (800d8c8 <Send+0x124>)
 800d810:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 800d814:	f8ad 2014 	strh.w	r2, [sp, #20]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800d818:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800d81c:	f8ad 3016 	strh.w	r3, [sp, #22]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800d820:	f88d a018 	strb.w	sl, [sp, #24]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800d824:	f88d 9019 	strb.w	r9, [sp, #25]
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800d828:	4926      	ldr	r1, [pc, #152]	; (800d8c4 <Send+0x120>)
 800d82a:	f891 3060 	ldrb.w	r3, [r1, #96]	; 0x60
 800d82e:	f88d 301a 	strb.w	r3, [sp, #26]
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800d832:	f891 3074 	ldrb.w	r3, [r1, #116]	; 0x74
 800d836:	f88d 301b 	strb.w	r3, [sp, #27]
    adrNext.Region = Nvm.MacGroup2.Region;
 800d83a:	f891 3040 	ldrb.w	r3, [r1, #64]	; 0x40
 800d83e:	f88d 301c 	strb.w	r3, [sp, #28]
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 800d842:	ab08      	add	r3, sp, #32
 800d844:	9300      	str	r3, [sp, #0]
 800d846:	f101 0360 	add.w	r3, r1, #96	; 0x60
 800d84a:	f101 0238 	add.w	r2, r1, #56	; 0x38
 800d84e:	3139      	adds	r1, #57	; 0x39
 800d850:	a803      	add	r0, sp, #12
 800d852:	f001 f92d 	bl	800eab0 <LoRaMacAdrCalcNext>
 800d856:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800d85a:	f360 1386 	bfi	r3, r0, #6, #1
 800d85e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800d862:	f8cd 8000 	str.w	r8, [sp]
 800d866:	463b      	mov	r3, r7
 800d868:	4632      	mov	r2, r6
 800d86a:	a909      	add	r1, sp, #36	; 0x24
 800d86c:	4628      	mov	r0, r5
 800d86e:	f7ff fed5 	bl	800d61c <PrepareFrame>
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800d872:	4604      	mov	r4, r0
 800d874:	b108      	cbz	r0, 800d87a <Send+0xd6>
 800d876:	280a      	cmp	r0, #10
 800d878:	d104      	bne.n	800d884 <Send+0xe0>
        status = ScheduleTx( allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 800d87a:	f89d 0048 	ldrb.w	r0, [sp, #72]	; 0x48
 800d87e:	f7ff fa0b 	bl	800cc98 <ScheduleTx>
 800d882:	4604      	mov	r4, r0
    if( status != LORAMAC_STATUS_OK )
 800d884:	b17c      	cbz	r4, 800d8a6 <Send+0x102>
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 800d886:	4b0f      	ldr	r3, [pc, #60]	; (800d8c4 <Send+0x120>)
 800d888:	f883 a039 	strb.w	sl, [r3, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 800d88c:	f883 9038 	strb.w	r9, [r3, #56]	; 0x38
}
 800d890:	4620      	mov	r0, r4
 800d892:	b00a      	add	sp, #40	; 0x28
 800d894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        fCtrl.Bits.FPending      = 1;
 800d898:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800d89c:	f043 0310 	orr.w	r3, r3, #16
 800d8a0:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800d8a4:	e7a3      	b.n	800d7ee <Send+0x4a>
        Nvm.MacGroup1.SrvAckRequested = false;
 800d8a6:	4b07      	ldr	r3, [pc, #28]	; (800d8c4 <Send+0x120>)
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 800d8ae:	9a08      	ldr	r2, [sp, #32]
 800d8b0:	629a      	str	r2, [r3, #40]	; 0x28
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800d8b2:	f001 fa7b 	bl	800edac <LoRaMacCommandsRemoveNoneStickyCmds>
 800d8b6:	2800      	cmp	r0, #0
 800d8b8:	d0ea      	beq.n	800d890 <Send+0xec>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800d8ba:	2413      	movs	r4, #19
 800d8bc:	e7e8      	b.n	800d890 <Send+0xec>
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800d8be:	2407      	movs	r4, #7
 800d8c0:	e7e6      	b.n	800d890 <Send+0xec>
 800d8c2:	bf00      	nop
 800d8c4:	20008000 	.word	0x20008000
 800d8c8:	20003548 	.word	0x20003548

0800d8cc <LoRaMacIsBusy>:
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 800d8cc:	4b0a      	ldr	r3, [pc, #40]	; (800d8f8 <LoRaMacIsBusy+0x2c>)
 800d8ce:	781b      	ldrb	r3, [r3, #0]
 800d8d0:	f013 0f01 	tst.w	r3, #1
 800d8d4:	d10a      	bne.n	800d8ec <LoRaMacIsBusy+0x20>
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800d8d6:	4b09      	ldr	r3, [pc, #36]	; (800d8fc <LoRaMacIsBusy+0x30>)
 800d8d8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d8dc:	b943      	cbnz	r3, 800d8f0 <LoRaMacIsBusy+0x24>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800d8de:	4b07      	ldr	r3, [pc, #28]	; (800d8fc <LoRaMacIsBusy+0x30>)
 800d8e0:	f893 3496 	ldrb.w	r3, [r3, #1174]	; 0x496
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800d8e4:	2b01      	cmp	r3, #1
 800d8e6:	d005      	beq.n	800d8f4 <LoRaMacIsBusy+0x28>
    return true;
 800d8e8:	2001      	movs	r0, #1
 800d8ea:	4770      	bx	lr
        return true;
 800d8ec:	2001      	movs	r0, #1
 800d8ee:	4770      	bx	lr
    return true;
 800d8f0:	2001      	movs	r0, #1
 800d8f2:	4770      	bx	lr
        return false;
 800d8f4:	2000      	movs	r0, #0
}
 800d8f6:	4770      	bx	lr
 800d8f8:	20003544 	.word	0x20003544
 800d8fc:	20003548 	.word	0x20003548

0800d900 <LoRaMacProcess>:
{
 800d900:	b508      	push	{r3, lr}
    LoRaMacHandleIrqEvents( );
 800d902:	f7ff f81d 	bl	800c940 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800d906:	f001 f974 	bl	800ebf2 <LoRaMacClassBProcess>
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800d90a:	4b20      	ldr	r3, [pc, #128]	; (800d98c <LoRaMacProcess+0x8c>)
 800d90c:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800d910:	f013 0f20 	tst.w	r3, #32
 800d914:	d10d      	bne.n	800d932 <LoRaMacProcess+0x32>
    LoRaMacHandleIndicationEvents( );
 800d916:	f7fd fed3 	bl	800b6c0 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800d91a:	4b1c      	ldr	r3, [pc, #112]	; (800d98c <LoRaMacProcess+0x8c>)
 800d91c:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800d920:	2b02      	cmp	r3, #2
 800d922:	d024      	beq.n	800d96e <LoRaMacProcess+0x6e>
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800d924:	4b19      	ldr	r3, [pc, #100]	; (800d98c <LoRaMacProcess+0x8c>)
 800d926:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800d92a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d92e:	d121      	bne.n	800d974 <LoRaMacProcess+0x74>
}
 800d930:	bd08      	pop	{r3, pc}
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800d932:	2000      	movs	r0, #0
 800d934:	f7fd febe 	bl	800b6b4 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800d938:	f7fd fefa 	bl	800b730 <LoRaMacCheckForRxAbort>
        if( IsRequestPending( ) > 0 )
 800d93c:	f7fd ffd2 	bl	800b8e4 <IsRequestPending>
 800d940:	b110      	cbz	r0, 800d948 <LoRaMacProcess+0x48>
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800d942:	f7fe f8b9 	bl	800bab8 <LoRaMacCheckForBeaconAcquisition>
        if( noTx == 0x00 )
 800d946:	b918      	cbnz	r0, 800d950 <LoRaMacProcess+0x50>
            LoRaMacHandleMlmeRequest( );
 800d948:	f7ff f83c 	bl	800c9c4 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800d94c:	f7ff fa5a 	bl	800ce04 <LoRaMacHandleMcpsRequest>
        LoRaMacHandleRequestEvents( );
 800d950:	f7ff fa94 	bl	800ce7c <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800d954:	f7ff fadc 	bl	800cf10 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800d958:	2001      	movs	r0, #1
 800d95a:	f7fd feab 	bl	800b6b4 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800d95e:	4a0b      	ldr	r2, [pc, #44]	; (800d98c <LoRaMacProcess+0x8c>)
 800d960:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800d964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d968:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
 800d96c:	e7d3      	b.n	800d916 <LoRaMacProcess+0x16>
        OpenContinuousRxCWindow( );
 800d96e:	f7ff fae1 	bl	800cf34 <OpenContinuousRxCWindow>
 800d972:	e7d7      	b.n	800d924 <LoRaMacProcess+0x24>
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800d974:	4b05      	ldr	r3, [pc, #20]	; (800d98c <LoRaMacProcess+0x8c>)
 800d976:	f893 2495 	ldrb.w	r2, [r3, #1173]	; 0x495
 800d97a:	f36f 1286 	bfc	r2, #6, #1
 800d97e:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
        LoRaMacHandleNvm( &Nvm );
 800d982:	4803      	ldr	r0, [pc, #12]	; (800d990 <LoRaMacProcess+0x90>)
 800d984:	f7ff fb86 	bl	800d094 <LoRaMacHandleNvm>
}
 800d988:	e7d2      	b.n	800d930 <LoRaMacProcess+0x30>
 800d98a:	bf00      	nop
 800d98c:	20003548 	.word	0x20003548
 800d990:	20008000 	.word	0x20008000

0800d994 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800d994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d998:	b08d      	sub	sp, #52	; 0x34
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 800d99a:	2800      	cmp	r0, #0
 800d99c:	f000 81a4 	beq.w	800dce8 <LoRaMacInitialization+0x354>
 800d9a0:	460f      	mov	r7, r1
 800d9a2:	4691      	mov	r9, r2
 800d9a4:	4680      	mov	r8, r0
 800d9a6:	2900      	cmp	r1, #0
 800d9a8:	f000 81a0 	beq.w	800dcec <LoRaMacInitialization+0x358>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800d9ac:	6803      	ldr	r3, [r0, #0]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	f000 819e 	beq.w	800dcf0 <LoRaMacInitialization+0x35c>
        ( primitives->MacMcpsIndication == NULL ) ||
 800d9b4:	6843      	ldr	r3, [r0, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	f000 819c 	beq.w	800dcf4 <LoRaMacInitialization+0x360>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800d9bc:	6883      	ldr	r3, [r0, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	f000 819a 	beq.w	800dcf8 <LoRaMacInitialization+0x364>
        ( primitives->MacMlmeIndication == NULL ) )
 800d9c4:	68c3      	ldr	r3, [r0, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	f000 8198 	beq.w	800dcfc <LoRaMacInitialization+0x368>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800d9cc:	4610      	mov	r0, r2
 800d9ce:	f002 f8cb 	bl	800fb68 <RegionIsActive>
 800d9d2:	2800      	cmp	r0, #0
 800d9d4:	f000 8194 	beq.w	800dd00 <LoRaMacInitialization+0x36c>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 800d9d8:	4640      	mov	r0, r8
 800d9da:	f001 fac9 	bl	800ef70 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 800d9de:	4ccc      	ldr	r4, [pc, #816]	; (800dd10 <LoRaMacInitialization+0x37c>)
 800d9e0:	f240 528c 	movw	r2, #1420	; 0x58c
 800d9e4:	2100      	movs	r1, #0
 800d9e6:	4620      	mov	r0, r4
 800d9e8:	f005 f973 	bl	8012cd2 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800d9ec:	4dc9      	ldr	r5, [pc, #804]	; (800dd14 <LoRaMacInitialization+0x380>)
 800d9ee:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 800d9f2:	2100      	movs	r1, #0
 800d9f4:	4628      	mov	r0, r5
 800d9f6:	f005 f96c 	bl	8012cd2 <memset1>
    // Set non zero variables to its default value
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 800d9fa:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 800d9fe:	2600      	movs	r6, #0
 800da00:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
    Nvm.MacGroup2.MacParams.RepeaterSupport = false; /* ST_WORKAROUND: Keep repeater feature */
 800da04:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 800da08:	4bc3      	ldr	r3, [pc, #780]	; (800dd18 <LoRaMacInitialization+0x384>)
 800da0a:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 800da0e:	f88d 6020 	strb.w	r6, [sp, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 800da12:	f504 73f2 	add.w	r3, r4, #484	; 0x1e4
 800da16:	9305      	str	r3, [sp, #20]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 800da18:	f504 73fc 	add.w	r3, r4, #504	; 0x1f8
 800da1c:	9306      	str	r3, [sp, #24]
    params.Bands = &RegionBands;
 800da1e:	4bbf      	ldr	r3, [pc, #764]	; (800dd1c <LoRaMacInitialization+0x388>)
 800da20:	9307      	str	r3, [sp, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800da22:	a905      	add	r1, sp, #20
 800da24:	4648      	mov	r0, r9
 800da26:	f002 f8cf 	bl	800fbc8 <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800da2a:	230f      	movs	r3, #15
 800da2c:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800da30:	a90a      	add	r1, sp, #40	; 0x28
 800da32:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800da36:	f002 f8a1 	bl	800fb7c <RegionGetPhyParam>
 800da3a:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 800da3c:	1b80      	subs	r0, r0, r6
 800da3e:	bf18      	it	ne
 800da40:	2001      	movne	r0, #1
 800da42:	f884 0108 	strb.w	r0, [r4, #264]	; 0x108

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800da46:	f04f 0a0a 	mov.w	sl, #10
 800da4a:	f88d a028 	strb.w	sl, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800da4e:	a90a      	add	r1, sp, #40	; 0x28
 800da50:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800da54:	f002 f892 	bl	800fb7c <RegionGetPhyParam>
 800da58:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 800da5a:	f884 00cc 	strb.w	r0, [r4, #204]	; 0xcc

    getPhy.Attribute = PHY_DEF_TX_DR;
 800da5e:	f04f 0906 	mov.w	r9, #6
 800da62:	f88d 9028 	strb.w	r9, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800da66:	a90a      	add	r1, sp, #40	; 0x28
 800da68:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800da6c:	f002 f886 	bl	800fb7c <RegionGetPhyParam>
 800da70:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 800da72:	f884 00cd 	strb.w	r0, [r4, #205]	; 0xcd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800da76:	2310      	movs	r3, #16
 800da78:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800da7c:	a90a      	add	r1, sp, #40	; 0x28
 800da7e:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800da82:	f002 f87b 	bl	800fb7c <RegionGetPhyParam>
 800da86:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800da88:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800da8c:	2311      	movs	r3, #17
 800da8e:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800da92:	a90a      	add	r1, sp, #40	; 0x28
 800da94:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800da98:	f002 f870 	bl	800fb7c <RegionGetPhyParam>
 800da9c:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800da9e:	f8c4 0094 	str.w	r0, [r4, #148]	; 0x94

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800daa2:	2312      	movs	r3, #18
 800daa4:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800daa8:	a90a      	add	r1, sp, #40	; 0x28
 800daaa:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800daae:	f002 f865 	bl	800fb7c <RegionGetPhyParam>
 800dab2:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800dab4:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800dab8:	2313      	movs	r3, #19
 800daba:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800dabe:	a90a      	add	r1, sp, #40	; 0x28
 800dac0:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800dac4:	f002 f85a 	bl	800fb7c <RegionGetPhyParam>
 800dac8:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800daca:	f8c4 009c 	str.w	r0, [r4, #156]	; 0x9c

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800dace:	2314      	movs	r3, #20
 800dad0:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800dad4:	a90a      	add	r1, sp, #40	; 0x28
 800dad6:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800dada:	f002 f84f 	bl	800fb7c <RegionGetPhyParam>
 800dade:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800dae0:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800dae4:	2316      	movs	r3, #22
 800dae6:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800daea:	a90a      	add	r1, sp, #40	; 0x28
 800daec:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800daf0:	f002 f844 	bl	800fb7c <RegionGetPhyParam>
 800daf4:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800daf6:	f884 00a5 	strb.w	r0, [r4, #165]	; 0xa5

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800dafa:	2317      	movs	r3, #23
 800dafc:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800db00:	a90a      	add	r1, sp, #40	; 0x28
 800db02:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800db06:	f002 f839 	bl	800fb7c <RegionGetPhyParam>
 800db0a:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800db0c:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800db10:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800db14:	2318      	movs	r3, #24
 800db16:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800db1a:	a90a      	add	r1, sp, #40	; 0x28
 800db1c:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800db20:	f002 f82c 	bl	800fb7c <RegionGetPhyParam>
 800db24:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800db26:	b2c0      	uxtb	r0, r0
 800db28:	f884 00ac 	strb.w	r0, [r4, #172]	; 0xac
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800db2c:	f884 00b4 	strb.w	r0, [r4, #180]	; 0xb4

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800db30:	231d      	movs	r3, #29
 800db32:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800db36:	a90a      	add	r1, sp, #40	; 0x28
 800db38:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800db3c:	f002 f81e 	bl	800fb7c <RegionGetPhyParam>
 800db40:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800db42:	f884 00b8 	strb.w	r0, [r4, #184]	; 0xb8

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800db46:	231e      	movs	r3, #30
 800db48:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800db4c:	a90a      	add	r1, sp, #40	; 0x28
 800db4e:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800db52:	f002 f813 	bl	800fb7c <RegionGetPhyParam>
 800db56:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800db58:	f884 00b9 	strb.w	r0, [r4, #185]	; 0xb9

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800db5c:	231f      	movs	r3, #31
 800db5e:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800db62:	a90a      	add	r1, sp, #40	; 0x28
 800db64:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800db68:	f002 f808 	bl	800fb7c <RegionGetPhyParam>
 800db6c:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 800db6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db70:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800db74:	2320      	movs	r3, #32
 800db76:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800db7a:	a90a      	add	r1, sp, #40	; 0x28
 800db7c:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800db80:	f001 fffc 	bl	800fb7c <RegionGetPhyParam>
 800db84:	9009      	str	r0, [sp, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 800db86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db88:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800db8c:	230b      	movs	r3, #11
 800db8e:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800db92:	a90a      	add	r1, sp, #40	; 0x28
 800db94:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800db98:	f001 fff0 	bl	800fb7c <RegionGetPhyParam>
 800db9c:	9009      	str	r0, [sp, #36]	; 0x24
    MacCtx.AdrAckLimit = phyParam.Value;
 800db9e:	f8a5 0400 	strh.w	r0, [r5, #1024]	; 0x400

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800dba2:	230c      	movs	r3, #12
 800dba4:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800dba8:	a90a      	add	r1, sp, #40	; 0x28
 800dbaa:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800dbae:	f001 ffe5 	bl	800fb7c <RegionGetPhyParam>
 800dbb2:	9009      	str	r0, [sp, #36]	; 0x24
    MacCtx.AdrAckDelay = phyParam.Value;
 800dbb4:	f8a5 0402 	strh.w	r0, [r5, #1026]	; 0x402

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 800dbb8:	f04f 0b01 	mov.w	fp, #1
 800dbbc:	f884 b0a4 	strb.w	fp, [r4, #164]	; 0xa4
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 800dbc0:	f8c4 a088 	str.w	sl, [r4, #136]	; 0x88
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 800dbc4:	f884 908c 	strb.w	r9, [r4, #140]	; 0x8c

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 800dbc8:	f8c4 a044 	str.w	sl, [r4, #68]	; 0x44
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 800dbcc:	f884 9048 	strb.w	r9, [r4, #72]	; 0x48
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 800dbd0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800dbd4:	64e3      	str	r3, [r4, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 800dbd6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800dbda:	6523      	str	r3, [r4, #80]	; 0x50
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 800dbdc:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800dbe0:	6563      	str	r3, [r4, #84]	; 0x54
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 800dbe2:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 800dbe6:	65a3      	str	r3, [r4, #88]	; 0x58
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 800dbe8:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 800dbec:	65e3      	str	r3, [r4, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 800dbee:	f884 b060 	strb.w	fp, [r4, #96]	; 0x60
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 800dbf2:	f884 b10b 	strb.w	fp, [r4, #267]	; 0x10b
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 800dbf6:	f8c5 7348 	str.w	r7, [r5, #840]	; 0x348
    ResetMacParameters( );
 800dbfa:	f7ff fbaf 	bl	800d35c <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 800dbfe:	f884 b105 	strb.w	fp, [r4, #261]	; 0x105

    MacCtx.MacPrimitives = primitives;
 800dc02:	f8c5 8344 	str.w	r8, [r5, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 800dc06:	f885 6495 	strb.w	r6, [r5, #1173]	; 0x495
    MacCtx.MacState = LORAMAC_STOPPED;
 800dc0a:	f8c5 b340 	str.w	fp, [r5, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 800dc0e:	62e6      	str	r6, [r4, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 800dc10:	6326      	str	r6, [r4, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 800dc12:	9600      	str	r6, [sp, #0]
 800dc14:	4b42      	ldr	r3, [pc, #264]	; (800dd20 <LoRaMacInitialization+0x38c>)
 800dc16:	4632      	mov	r2, r6
 800dc18:	f04f 31ff 	mov.w	r1, #4294967295
 800dc1c:	f505 705a 	add.w	r0, r5, #872	; 0x368
 800dc20:	f007 f902 	bl	8014e28 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 800dc24:	9600      	str	r6, [sp, #0]
 800dc26:	4b3f      	ldr	r3, [pc, #252]	; (800dd24 <LoRaMacInitialization+0x390>)
 800dc28:	4632      	mov	r2, r6
 800dc2a:	f04f 31ff 	mov.w	r1, #4294967295
 800dc2e:	f505 7060 	add.w	r0, r5, #896	; 0x380
 800dc32:	f007 f8f9 	bl	8014e28 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 800dc36:	9600      	str	r6, [sp, #0]
 800dc38:	4b3b      	ldr	r3, [pc, #236]	; (800dd28 <LoRaMacInitialization+0x394>)
 800dc3a:	4632      	mov	r2, r6
 800dc3c:	f04f 31ff 	mov.w	r1, #4294967295
 800dc40:	f505 7066 	add.w	r0, r5, #920	; 0x398
 800dc44:	f007 f8f0 	bl	8014e28 <UTIL_TIMER_Create>
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 800dc48:	9600      	str	r6, [sp, #0]
 800dc4a:	4b38      	ldr	r3, [pc, #224]	; (800dd2c <LoRaMacInitialization+0x398>)
 800dc4c:	4632      	mov	r2, r6
 800dc4e:	f04f 31ff 	mov.w	r1, #4294967295
 800dc52:	f205 4004 	addw	r0, r5, #1028	; 0x404
 800dc56:	f007 f8e7 	bl	8014e28 <UTIL_TIMER_Create>
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 800dc5a:	f10d 0808 	add.w	r8, sp, #8
 800dc5e:	4640      	mov	r0, r8
 800dc60:	f007 f874 	bl	8014d4c <SysTimeGetMcuTime>
 800dc64:	f504 7388 	add.w	r3, r4, #272	; 0x110
 800dc68:	e898 0003 	ldmia.w	r8, {r0, r1}
 800dc6c:	e883 0003 	stmia.w	r3, {r0, r1}

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 800dc70:	4b2f      	ldr	r3, [pc, #188]	; (800dd30 <LoRaMacInitialization+0x39c>)
 800dc72:	601e      	str	r6, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 800dc74:	4b2f      	ldr	r3, [pc, #188]	; (800dd34 <LoRaMacInitialization+0x3a0>)
 800dc76:	f8c5 334c 	str.w	r3, [r5, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 800dc7a:	4b2f      	ldr	r3, [pc, #188]	; (800dd38 <LoRaMacInitialization+0x3a4>)
 800dc7c:	f8c5 3354 	str.w	r3, [r5, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 800dc80:	4b2e      	ldr	r3, [pc, #184]	; (800dd3c <LoRaMacInitialization+0x3a8>)
 800dc82:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 800dc86:	4b2e      	ldr	r3, [pc, #184]	; (800dd40 <LoRaMacInitialization+0x3ac>)
 800dc88:	f8c5 3350 	str.w	r3, [r5, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 800dc8c:	4b2d      	ldr	r3, [pc, #180]	; (800dd44 <LoRaMacInitialization+0x3b0>)
 800dc8e:	f8c5 3358 	str.w	r3, [r5, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 800dc92:	4b2d      	ldr	r3, [pc, #180]	; (800dd48 <LoRaMacInitialization+0x3b4>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	f505 7053 	add.w	r0, r5, #844	; 0x34c
 800dc9a:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement, callbacks->GetUniqueId ) != SECURE_ELEMENT_SUCCESS ) /* ST_WORKAROUND: Add unique ID callback as input parameter */
 800dc9c:	68b9      	ldr	r1, [r7, #8]
 800dc9e:	f504 7092 	add.w	r0, r4, #292	; 0x124
 800dca2:	f004 fd59 	bl	8012758 <SecureElementInit>
 800dca6:	bb80      	cbnz	r0, 800dd0a <LoRaMacInitialization+0x376>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 800dca8:	4620      	mov	r0, r4
 800dcaa:	f001 fbf1 	bl	800f490 <LoRaMacCryptoInit>
 800dcae:	2800      	cmp	r0, #0
 800dcb0:	d14c      	bne.n	800dd4c <LoRaMacInitialization+0x3b8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 800dcb2:	f001 f823 	bl	800ecfc <LoRaMacCommandsInit>
 800dcb6:	2800      	cmp	r0, #0
 800dcb8:	d14a      	bne.n	800dd50 <LoRaMacInitialization+0x3bc>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 800dcba:	f104 00d8 	add.w	r0, r4, #216	; 0xd8
 800dcbe:	f001 fc39 	bl	800f534 <LoRaMacCryptoSetMulticastReference>
 800dcc2:	4604      	mov	r4, r0
 800dcc4:	2800      	cmp	r0, #0
 800dcc6:	d145      	bne.n	800dd54 <LoRaMacInitialization+0x3c0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 800dcc8:	4d1f      	ldr	r5, [pc, #124]	; (800dd48 <LoRaMacInitialization+0x3b4>)
 800dcca:	696b      	ldr	r3, [r5, #20]
 800dccc:	4798      	blx	r3
 800dcce:	f004 ffd5 	bl	8012c7c <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 800dcd2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800dcd4:	4a0e      	ldr	r2, [pc, #56]	; (800dd10 <LoRaMacInitialization+0x37c>)
 800dcd6:	f892 0105 	ldrb.w	r0, [r2, #261]	; 0x105
 800dcda:	4798      	blx	r3
    Radio.Sleep( );
 800dcdc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800dcde:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800dce0:	4658      	mov	r0, fp
 800dce2:	f7fd fce7 	bl	800b6b4 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 800dce6:	e00c      	b.n	800dd02 <LoRaMacInitialization+0x36e>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800dce8:	2403      	movs	r4, #3
 800dcea:	e00a      	b.n	800dd02 <LoRaMacInitialization+0x36e>
 800dcec:	2403      	movs	r4, #3
 800dcee:	e008      	b.n	800dd02 <LoRaMacInitialization+0x36e>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800dcf0:	2403      	movs	r4, #3
 800dcf2:	e006      	b.n	800dd02 <LoRaMacInitialization+0x36e>
 800dcf4:	2403      	movs	r4, #3
 800dcf6:	e004      	b.n	800dd02 <LoRaMacInitialization+0x36e>
 800dcf8:	2403      	movs	r4, #3
 800dcfa:	e002      	b.n	800dd02 <LoRaMacInitialization+0x36e>
 800dcfc:	2403      	movs	r4, #3
 800dcfe:	e000      	b.n	800dd02 <LoRaMacInitialization+0x36e>
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800dd00:	2409      	movs	r4, #9
}
 800dd02:	4620      	mov	r0, r4
 800dd04:	b00d      	add	sp, #52	; 0x34
 800dd06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800dd0a:	2411      	movs	r4, #17
 800dd0c:	e7f9      	b.n	800dd02 <LoRaMacInitialization+0x36e>
 800dd0e:	bf00      	nop
 800dd10:	20008000 	.word	0x20008000
 800dd14:	20003548 	.word	0x20003548
 800dd18:	01000400 	.word	0x01000400
 800dd1c:	20003a68 	.word	0x20003a68
 800dd20:	0800cda1 	.word	0x0800cda1
 800dd24:	0800d045 	.word	0x0800d045
 800dd28:	0800cfed 	.word	0x0800cfed
 800dd2c:	0800ba4d 	.word	0x0800ba4d
 800dd30:	20003544 	.word	0x20003544
 800dd34:	0800d305 	.word	0x0800d305
 800dd38:	0800d2a5 	.word	0x0800d2a5
 800dd3c:	0800b669 	.word	0x0800b669
 800dd40:	0800d271 	.word	0x0800d271
 800dd44:	0800d23d 	.word	0x0800d23d
 800dd48:	08016484 	.word	0x08016484
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800dd4c:	2411      	movs	r4, #17
 800dd4e:	e7d8      	b.n	800dd02 <LoRaMacInitialization+0x36e>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800dd50:	2413      	movs	r4, #19
 800dd52:	e7d6      	b.n	800dd02 <LoRaMacInitialization+0x36e>
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800dd54:	2411      	movs	r4, #17
 800dd56:	e7d4      	b.n	800dd02 <LoRaMacInitialization+0x36e>

0800dd58 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
    MacCtx.MacState = LORAMAC_IDLE;
 800dd58:	2000      	movs	r0, #0
 800dd5a:	4b02      	ldr	r3, [pc, #8]	; (800dd64 <LoRaMacStart+0xc>)
 800dd5c:	f8c3 0340 	str.w	r0, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
}
 800dd60:	4770      	bx	lr
 800dd62:	bf00      	nop
 800dd64:	20003548 	.word	0x20003548

0800dd68 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 800dd68:	b508      	push	{r3, lr}
    if( LoRaMacIsBusy( ) == false )
 800dd6a:	f7ff fdaf 	bl	800d8cc <LoRaMacIsBusy>
 800dd6e:	b130      	cbz	r0, 800dd7e <LoRaMacStop+0x16>
    {
        MacCtx.MacState = LORAMAC_STOPPED;
        return LORAMAC_STATUS_OK;
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 800dd70:	4b06      	ldr	r3, [pc, #24]	; (800dd8c <LoRaMacStop+0x24>)
 800dd72:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800dd76:	2b01      	cmp	r3, #1
 800dd78:	d006      	beq.n	800dd88 <LoRaMacStop+0x20>
    {
        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_BUSY;
 800dd7a:	2001      	movs	r0, #1
}
 800dd7c:	bd08      	pop	{r3, pc}
        MacCtx.MacState = LORAMAC_STOPPED;
 800dd7e:	4b03      	ldr	r3, [pc, #12]	; (800dd8c <LoRaMacStop+0x24>)
 800dd80:	2201      	movs	r2, #1
 800dd82:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
        return LORAMAC_STATUS_OK;
 800dd86:	e7f9      	b.n	800dd7c <LoRaMacStop+0x14>
        return LORAMAC_STATUS_OK;
 800dd88:	2000      	movs	r0, #0
 800dd8a:	e7f7      	b.n	800dd7c <LoRaMacStop+0x14>
 800dd8c:	20003548 	.word	0x20003548

0800dd90 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 800dd90:	b570      	push	{r4, r5, r6, lr}
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 800dd92:	4c14      	ldr	r4, [pc, #80]	; (800dde4 <LoRaMacHalt+0x54>)
 800dd94:	f504 705a 	add.w	r0, r4, #872	; 0x368
 800dd98:	f007 f8a4 	bl	8014ee4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 800dd9c:	f504 7060 	add.w	r0, r4, #896	; 0x380
 800dda0:	f007 f8a0 	bl	8014ee4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 800dda4:	f504 7066 	add.w	r0, r4, #920	; 0x398
 800dda8:	f007 f89c 	bl	8014ee4 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 800ddac:	f204 4004 	addw	r0, r4, #1028	; 0x404
 800ddb0:	f007 f898 	bl	8014ee4 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 800ddb4:	f000 ff0a 	bl	800ebcc <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 800ddb8:	4b0b      	ldr	r3, [pc, #44]	; (800dde8 <LoRaMacHalt+0x58>)
 800ddba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddbc:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 800ddbe:	2500      	movs	r5, #0
 800ddc0:	f8c4 5340 	str.w	r5, [r4, #832]	; 0x340

    LoRaMacHandleNvm( &Nvm );
 800ddc4:	4e09      	ldr	r6, [pc, #36]	; (800ddec <LoRaMacHalt+0x5c>)
 800ddc6:	4630      	mov	r0, r6
 800ddc8:	f7ff f964 	bl	800d094 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 800ddcc:	f240 528c 	movw	r2, #1420	; 0x58c
 800ddd0:	4631      	mov	r1, r6
 800ddd2:	4807      	ldr	r0, [pc, #28]	; (800ddf0 <LoRaMacHalt+0x60>)
 800ddd4:	f004 ff65 	bl	8012ca2 <memcpy1>

    MacCtx.MacState = LORAMAC_STOPPED;
 800ddd8:	2301      	movs	r3, #1
 800ddda:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340

    return LORAMAC_STATUS_OK;
}
 800ddde:	4628      	mov	r0, r5
 800dde0:	bd70      	pop	{r4, r5, r6, pc}
 800dde2:	bf00      	nop
 800dde4:	20003548 	.word	0x20003548
 800dde8:	08016484 	.word	0x08016484
 800ddec:	20008000 	.word	0x20008000
 800ddf0:	2000858c 	.word	0x2000858c

0800ddf4 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 800ddf4:	b530      	push	{r4, r5, lr}
 800ddf6:	b08b      	sub	sp, #44	; 0x2c
 800ddf8:	4604      	mov	r4, r0
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800ddfa:	4b32      	ldr	r3, [pc, #200]	; (800dec4 <LoRaMacQueryTxPossible+0xd0>)
 800ddfc:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800ddfe:	9004      	str	r0, [sp, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800de00:	f993 20cd 	ldrsb.w	r2, [r3, #205]	; 0xcd
 800de04:	f88d 200f 	strb.w	r2, [sp, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800de08:	f993 30cc 	ldrsb.w	r3, [r3, #204]	; 0xcc
 800de0c:	f88d 300e 	strb.w	r3, [sp, #14]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 800de10:	4b2d      	ldr	r3, [pc, #180]	; (800dec8 <LoRaMacQueryTxPossible+0xd4>)
 800de12:	f893 241c 	ldrb.w	r2, [r3, #1052]	; 0x41c
 800de16:	f88d 200d 	strb.w	r2, [sp, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 800de1a:	2300      	movs	r3, #0
 800de1c:	9302      	str	r3, [sp, #8]

    if( txInfo == NULL )
 800de1e:	2900      	cmp	r1, #0
 800de20:	d049      	beq.n	800deb6 <LoRaMacQueryTxPossible+0xc2>
 800de22:	460d      	mov	r5, r1

    // Setup ADR request
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 800de24:	f88d 3014 	strb.w	r3, [sp, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800de28:	4b26      	ldr	r3, [pc, #152]	; (800dec4 <LoRaMacQueryTxPossible+0xd0>)
 800de2a:	f893 1106 	ldrb.w	r1, [r3, #262]	; 0x106
 800de2e:	f88d 1015 	strb.w	r1, [sp, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 800de32:	9006      	str	r0, [sp, #24]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800de34:	4924      	ldr	r1, [pc, #144]	; (800dec8 <LoRaMacQueryTxPossible+0xd4>)
 800de36:	f8b1 0400 	ldrh.w	r0, [r1, #1024]	; 0x400
 800de3a:	f8ad 001c 	strh.w	r0, [sp, #28]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800de3e:	f8b1 1402 	ldrh.w	r1, [r1, #1026]	; 0x402
 800de42:	f8ad 101e 	strh.w	r1, [sp, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800de46:	f993 1039 	ldrsb.w	r1, [r3, #57]	; 0x39
 800de4a:	f88d 1020 	strb.w	r1, [sp, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 800de4e:	f993 1038 	ldrsb.w	r1, [r3, #56]	; 0x38
 800de52:	f88d 1021 	strb.w	r1, [sp, #33]	; 0x21
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 800de56:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800de5a:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
 800de5e:	f88d 2023 	strb.w	r2, [sp, #35]	; 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 800de62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800de66:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 800de6a:	ab04      	add	r3, sp, #16
 800de6c:	9300      	str	r3, [sp, #0]
 800de6e:	f10d 030d 	add.w	r3, sp, #13
 800de72:	f10d 020e 	add.w	r2, sp, #14
 800de76:	f10d 010f 	add.w	r1, sp, #15
 800de7a:	a805      	add	r0, sp, #20
 800de7c:	f000 fe18 	bl	800eab0 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800de80:	f99d 000f 	ldrsb.w	r0, [sp, #15]
 800de84:	f7fd fd3a 	bl	800b8fc <GetMaxAppPayloadWithoutFOptsLength>
 800de88:	7068      	strb	r0, [r5, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800de8a:	a802      	add	r0, sp, #8
 800de8c:	f000 ffba 	bl	800ee04 <LoRaMacCommandsGetSizeSerializedCmds>
 800de90:	b998      	cbnz	r0, 800deba <LoRaMacQueryTxPossible+0xc6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 800de92:	9b02      	ldr	r3, [sp, #8]
 800de94:	2b0f      	cmp	r3, #15
 800de96:	d80a      	bhi.n	800deae <LoRaMacQueryTxPossible+0xba>
 800de98:	786a      	ldrb	r2, [r5, #1]
 800de9a:	4293      	cmp	r3, r2
 800de9c:	d807      	bhi.n	800deae <LoRaMacQueryTxPossible+0xba>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 800de9e:	1ad3      	subs	r3, r2, r3
 800dea0:	702b      	strb	r3, [r5, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 800dea2:	9b02      	ldr	r3, [sp, #8]
 800dea4:	441c      	add	r4, r3
 800dea6:	42a2      	cmp	r2, r4
 800dea8:	d309      	bcc.n	800debe <LoRaMacQueryTxPossible+0xca>
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
        return LORAMAC_STATUS_LENGTH_ERROR;
    }
}
 800deaa:	b00b      	add	sp, #44	; 0x2c
 800deac:	bd30      	pop	{r4, r5, pc}
        txInfo->MaxPossibleApplicationDataSize = 0;
 800deae:	2300      	movs	r3, #0
 800deb0:	702b      	strb	r3, [r5, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 800deb2:	2008      	movs	r0, #8
 800deb4:	e7f9      	b.n	800deaa <LoRaMacQueryTxPossible+0xb6>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800deb6:	2003      	movs	r0, #3
 800deb8:	e7f7      	b.n	800deaa <LoRaMacQueryTxPossible+0xb6>
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800deba:	2013      	movs	r0, #19
 800debc:	e7f5      	b.n	800deaa <LoRaMacQueryTxPossible+0xb6>
           return LORAMAC_STATUS_LENGTH_ERROR;
 800debe:	2008      	movs	r0, #8
 800dec0:	e7f3      	b.n	800deaa <LoRaMacQueryTxPossible+0xb6>
 800dec2:	bf00      	nop
 800dec4:	20008000 	.word	0x20008000
 800dec8:	20003548 	.word	0x20003548

0800decc <LoRaMacMibGetRequestConfirm>:
{
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 800decc:	2800      	cmp	r0, #0
 800dece:	f000 813d 	beq.w	800e14c <LoRaMacMibGetRequestConfirm+0x280>
{
 800ded2:	b510      	push	{r4, lr}
 800ded4:	b084      	sub	sp, #16
 800ded6:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    switch( mibGet->Type )
 800ded8:	7800      	ldrb	r0, [r0, #0]
 800deda:	2839      	cmp	r0, #57	; 0x39
 800dedc:	f200 8132 	bhi.w	800e144 <LoRaMacMibGetRequestConfirm+0x278>
 800dee0:	e8df f010 	tbh	[pc, r0, lsl #1]
 800dee4:	0040003a 	.word	0x0040003a
 800dee8:	004b0046 	.word	0x004b0046
 800deec:	00560050 	.word	0x00560050
 800def0:	0130005c 	.word	0x0130005c
 800def4:	01300130 	.word	0x01300130
 800def8:	01300130 	.word	0x01300130
 800defc:	01300130 	.word	0x01300130
 800df00:	00620130 	.word	0x00620130
 800df04:	006e0068 	.word	0x006e0068
 800df08:	0083007b 	.word	0x0083007b
 800df0c:	0093008b 	.word	0x0093008b
 800df10:	009b00a8 	.word	0x009b00a8
 800df14:	00bb00b5 	.word	0x00bb00b5
 800df18:	00c500c0 	.word	0x00c500c0
 800df1c:	00cf00ca 	.word	0x00cf00ca
 800df20:	00e500d4 	.word	0x00e500d4
 800df24:	00f700eb 	.word	0x00f700eb
 800df28:	00fd00f1 	.word	0x00fd00f1
 800df2c:	01080102 	.word	0x01080102
 800df30:	010d0115 	.word	0x010d0115
 800df34:	01300111 	.word	0x01300111
 800df38:	0130011b 	.word	0x0130011b
 800df3c:	01300130 	.word	0x01300130
 800df40:	01300130 	.word	0x01300130
 800df44:	01300130 	.word	0x01300130
 800df48:	01300130 	.word	0x01300130
 800df4c:	01300130 	.word	0x01300130
 800df50:	01300130 	.word	0x01300130
 800df54:	012a0124 	.word	0x012a0124
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 800df58:	4b7d      	ldr	r3, [pc, #500]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800df5a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800df5e:	7123      	strb	r3, [r4, #4]
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
            break;
        }
    }
    return status;
}
 800df60:	b004      	add	sp, #16
 800df62:	bd10      	pop	{r4, pc}
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800df64:	4b7a      	ldr	r3, [pc, #488]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800df66:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800df6a:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df6c:	2000      	movs	r0, #0
            break;
 800df6e:	e7f7      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 800df70:	f004 fe50 	bl	8012c14 <SecureElementGetDevEui>
 800df74:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df76:	2000      	movs	r0, #0
            break;
 800df78:	e7f2      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 800df7a:	f004 fe61 	bl	8012c40 <SecureElementGetJoinEui>
 800df7e:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df80:	2000      	movs	r0, #0
            break;
 800df82:	e7ed      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 800df84:	4b72      	ldr	r3, [pc, #456]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800df86:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800df8a:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df8c:	2000      	movs	r0, #0
            break;
 800df8e:	e7e7      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 800df90:	4b6f      	ldr	r3, [pc, #444]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800df92:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800df96:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800df98:	2000      	movs	r0, #0
            break;
 800df9a:	e7e1      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.DevAddr = Nvm.MacGroup2.DevAddr;
 800df9c:	4b6c      	ldr	r3, [pc, #432]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800df9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800dfa2:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dfa4:	2000      	movs	r0, #0
            break;
 800dfa6:	e7db      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 800dfa8:	4b69      	ldr	r3, [pc, #420]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800dfaa:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 800dfae:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dfb0:	2000      	movs	r0, #0
            break;
 800dfb2:	e7d5      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800dfb4:	4b66      	ldr	r3, [pc, #408]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800dfb6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dfba:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dfbc:	2000      	movs	r0, #0
            break;
 800dfbe:	e7cf      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            getPhy.Attribute = PHY_CHANNELS;
 800dfc0:	231c      	movs	r3, #28
 800dfc2:	f88d 3008 	strb.w	r3, [sp, #8]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800dfc6:	a902      	add	r1, sp, #8
 800dfc8:	4b61      	ldr	r3, [pc, #388]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800dfca:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800dfce:	f001 fdd5 	bl	800fb7c <RegionGetPhyParam>
 800dfd2:	9001      	str	r0, [sp, #4]
            mibGet->Param.ChannelList = phyParam.Channels;
 800dfd4:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dfd6:	2000      	movs	r0, #0
            break;
 800dfd8:	e7c2      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800dfda:	3404      	adds	r4, #4
 800dfdc:	4b5d      	ldr	r3, [pc, #372]	; (800e154 <LoRaMacMibGetRequestConfirm+0x288>)
 800dfde:	e893 0003 	ldmia.w	r3, {r0, r1}
 800dfe2:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dfe6:	2000      	movs	r0, #0
            break;
 800dfe8:	e7ba      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 800dfea:	3404      	adds	r4, #4
 800dfec:	4b5a      	ldr	r3, [pc, #360]	; (800e158 <LoRaMacMibGetRequestConfirm+0x28c>)
 800dfee:	e893 0003 	ldmia.w	r3, {r0, r1}
 800dff2:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dff6:	2000      	movs	r0, #0
            break;
 800dff8:	e7b2      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 800dffa:	3404      	adds	r4, #4
 800dffc:	4b57      	ldr	r3, [pc, #348]	; (800e15c <LoRaMacMibGetRequestConfirm+0x290>)
 800dffe:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e002:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e006:	2000      	movs	r0, #0
            break;
 800e008:	e7aa      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 800e00a:	3404      	adds	r4, #4
 800e00c:	4b54      	ldr	r3, [pc, #336]	; (800e160 <LoRaMacMibGetRequestConfirm+0x294>)
 800e00e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e012:	e884 0003 	stmia.w	r4, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e016:	2000      	movs	r0, #0
            break;
 800e018:	e7a2      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 800e01a:	231a      	movs	r3, #26
 800e01c:	f88d 3008 	strb.w	r3, [sp, #8]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e020:	a902      	add	r1, sp, #8
 800e022:	4b4b      	ldr	r3, [pc, #300]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e024:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e028:	f001 fda8 	bl	800fb7c <RegionGetPhyParam>
 800e02c:	9001      	str	r0, [sp, #4]
            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 800e02e:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e030:	2000      	movs	r0, #0
            break;
 800e032:	e795      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            getPhy.Attribute = PHY_CHANNELS_MASK;
 800e034:	2319      	movs	r3, #25
 800e036:	f88d 3008 	strb.w	r3, [sp, #8]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e03a:	a902      	add	r1, sp, #8
 800e03c:	4b44      	ldr	r3, [pc, #272]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e03e:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e042:	f001 fd9b 	bl	800fb7c <RegionGetPhyParam>
 800e046:	9001      	str	r0, [sp, #4]
            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 800e048:	6060      	str	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e04a:	2000      	movs	r0, #0
            break;
 800e04c:	e788      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800e04e:	4b40      	ldr	r3, [pc, #256]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e050:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800e054:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e056:	2000      	movs	r0, #0
            break;
 800e058:	e782      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 800e05a:	4b3d      	ldr	r3, [pc, #244]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e05c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e05e:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e060:	2000      	movs	r0, #0
            break;
 800e062:	e77d      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 800e064:	4b3a      	ldr	r3, [pc, #232]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e066:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e068:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e06a:	2000      	movs	r0, #0
            break;
 800e06c:	e778      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 800e06e:	4b38      	ldr	r3, [pc, #224]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e072:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e074:	2000      	movs	r0, #0
            break;
 800e076:	e773      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 800e078:	4b35      	ldr	r3, [pc, #212]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e07a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e07c:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e07e:	2000      	movs	r0, #0
            break;
 800e080:	e76e      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 800e082:	4b33      	ldr	r3, [pc, #204]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e084:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e086:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e088:	2000      	movs	r0, #0
            break;
 800e08a:	e769      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            getPhy.Attribute = PHY_MIN_TX_DR;
 800e08c:	2302      	movs	r3, #2
 800e08e:	f88d 3008 	strb.w	r3, [sp, #8]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e092:	4b2f      	ldr	r3, [pc, #188]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e094:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
 800e098:	f88d 200a 	strb.w	r2, [sp, #10]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e09c:	a902      	add	r1, sp, #8
 800e09e:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e0a2:	f001 fd6b 	bl	800fb7c <RegionGetPhyParam>
 800e0a6:	9001      	str	r0, [sp, #4]
            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 800e0a8:	7120      	strb	r0, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e0aa:	2000      	movs	r0, #0
            break;
 800e0ac:	e758      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 800e0ae:	4b28      	ldr	r3, [pc, #160]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e0b0:	f993 30cd 	ldrsb.w	r3, [r3, #205]	; 0xcd
 800e0b4:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e0b6:	2000      	movs	r0, #0
            break;
 800e0b8:	e752      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800e0ba:	4b25      	ldr	r3, [pc, #148]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e0bc:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800e0c0:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e0c2:	2000      	movs	r0, #0
            break;
 800e0c4:	e74c      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 800e0c6:	4b22      	ldr	r3, [pc, #136]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e0c8:	f993 30cc 	ldrsb.w	r3, [r3, #204]	; 0xcc
 800e0cc:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e0ce:	2000      	movs	r0, #0
            break;
 800e0d0:	e746      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800e0d2:	4b1f      	ldr	r3, [pc, #124]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e0d4:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800e0d8:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e0da:	2000      	movs	r0, #0
            break;
 800e0dc:	e740      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 800e0de:	4b1c      	ldr	r3, [pc, #112]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e0e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0e2:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e0e4:	2000      	movs	r0, #0
            break;
 800e0e6:	e73b      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 800e0e8:	4b19      	ldr	r3, [pc, #100]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e0ea:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800e0ee:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e0f0:	2000      	movs	r0, #0
            break;
 800e0f2:	e735      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 800e0f4:	4b16      	ldr	r3, [pc, #88]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e0f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0f8:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e0fa:	2000      	movs	r0, #0
            break;
 800e0fc:	e730      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.Contexts = &Nvm;
 800e0fe:	4b14      	ldr	r3, [pc, #80]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e100:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e102:	2000      	movs	r0, #0
            break;
 800e104:	e72c      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.BackupContexts = &NvmBackup;
 800e106:	4b17      	ldr	r3, [pc, #92]	; (800e164 <LoRaMacMibGetRequestConfirm+0x298>)
 800e108:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e10a:	2000      	movs	r0, #0
            break;
 800e10c:	e728      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 800e10e:	4b10      	ldr	r3, [pc, #64]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e110:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800e114:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e116:	2000      	movs	r0, #0
            break;
 800e118:	e722      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 800e11a:	4b0d      	ldr	r3, [pc, #52]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e11c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800e120:	6063      	str	r3, [r4, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 800e122:	f001 fe53 	bl	800fdcc <RegionGetVersion>
 800e126:	60a0      	str	r0, [r4, #8]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e128:	2000      	movs	r0, #0
            break;
 800e12a:	e719      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800e12c:	4b08      	ldr	r3, [pc, #32]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e12e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e132:	6063      	str	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e134:	2000      	movs	r0, #0
            break;
 800e136:	e713      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 800e138:	4b05      	ldr	r3, [pc, #20]	; (800e150 <LoRaMacMibGetRequestConfirm+0x284>)
 800e13a:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 800e13e:	7123      	strb	r3, [r4, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e140:	2000      	movs	r0, #0
            break;
 800e142:	e70d      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 800e144:	4620      	mov	r0, r4
 800e146:	f000 fd45 	bl	800ebd4 <LoRaMacClassBMibGetRequestConfirm>
            break;
 800e14a:	e709      	b.n	800df60 <LoRaMacMibGetRequestConfirm+0x94>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e14c:	2003      	movs	r0, #3
}
 800e14e:	4770      	bx	lr
 800e150:	20008000 	.word	0x20008000
 800e154:	20008064 	.word	0x20008064
 800e158:	200080a8 	.word	0x200080a8
 800e15c:	2000806c 	.word	0x2000806c
 800e160:	200080b0 	.word	0x200080b0
 800e164:	2000858c 	.word	0x2000858c

0800e168 <LoRaMacMibSetRequestConfirm>:
{
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 800e168:	2800      	cmp	r0, #0
 800e16a:	f000 8254 	beq.w	800e616 <LoRaMacMibSetRequestConfirm+0x4ae>
{
 800e16e:	b530      	push	{r4, r5, lr}
 800e170:	b085      	sub	sp, #20
 800e172:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 800e174:	4ba3      	ldr	r3, [pc, #652]	; (800e404 <LoRaMacMibSetRequestConfirm+0x29c>)
 800e176:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e17a:	f013 0f02 	tst.w	r3, #2
 800e17e:	f040 824c 	bne.w	800e61a <LoRaMacMibSetRequestConfirm+0x4b2>
    {
        return LORAMAC_STATUS_BUSY;
    }

    switch( mibSet->Type )
 800e182:	7805      	ldrb	r5, [r0, #0]
 800e184:	2d39      	cmp	r5, #57	; 0x39
 800e186:	f200 8243 	bhi.w	800e610 <LoRaMacMibSetRequestConfirm+0x4a8>
 800e18a:	e8df f015 	tbh	[pc, r5, lsl #1]
 800e18e:	003a      	.short	0x003a
 800e190:	00500047 	.word	0x00500047
 800e194:	005e0057 	.word	0x005e0057
 800e198:	006a0064 	.word	0x006a0064
 800e19c:	007b0070 	.word	0x007b0070
 800e1a0:	00910086 	.word	0x00910086
 800e1a4:	00a7009c 	.word	0x00a7009c
 800e1a8:	00bd00b2 	.word	0x00bd00b2
 800e1ac:	00d400c9 	.word	0x00d400c9
 800e1b0:	00da0241 	.word	0x00da0241
 800e1b4:	011a0100 	.word	0x011a0100
 800e1b8:	017d0153 	.word	0x017d0153
 800e1bc:	018d016d 	.word	0x018d016d
 800e1c0:	019d0198 	.word	0x019d0198
 800e1c4:	01a701a2 	.word	0x01a701a2
 800e1c8:	024101ac 	.word	0x024101ac
 800e1cc:	01c601b1 	.word	0x01c601b1
 800e1d0:	01df01f3 	.word	0x01df01f3
 800e1d4:	020e0207 	.word	0x020e0207
 800e1d8:	021b0216 	.word	0x021b0216
 800e1dc:	02410221 	.word	0x02410221
 800e1e0:	02410224 	.word	0x02410224
 800e1e4:	02410241 	.word	0x02410241
 800e1e8:	02410241 	.word	0x02410241
 800e1ec:	02410241 	.word	0x02410241
 800e1f0:	02410241 	.word	0x02410241
 800e1f4:	02410241 	.word	0x02410241
 800e1f8:	02410241 	.word	0x02410241
 800e1fc:	02350241 	.word	0x02350241
 800e200:	023b      	.short	0x023b
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 800e202:	7900      	ldrb	r0, [r0, #4]
 800e204:	f7ff f95a 	bl	800d4bc <SwitchClass>
            break;
        }
    }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( status == LORAMAC_STATUS_OK )
 800e208:	b930      	cbnz	r0, 800e218 <LoRaMacMibSetRequestConfirm+0xb0>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800e20a:	4a7e      	ldr	r2, [pc, #504]	; (800e404 <LoRaMacMibSetRequestConfirm+0x29c>)
 800e20c:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800e210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e214:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    }
#endif /* LORAMAC_VERSION */
    return status;
}
 800e218:	b005      	add	sp, #20
 800e21a:	bd30      	pop	{r4, r5, pc}
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 800e21c:	7903      	ldrb	r3, [r0, #4]
 800e21e:	2b02      	cmp	r3, #2
 800e220:	f000 81fd 	beq.w	800e61e <LoRaMacMibSetRequestConfirm+0x4b6>
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 800e224:	4a78      	ldr	r2, [pc, #480]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e226:	f882 311c 	strb.w	r3, [r2, #284]	; 0x11c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e22a:	2000      	movs	r0, #0
 800e22c:	e7ed      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 800e22e:	6840      	ldr	r0, [r0, #4]
 800e230:	f004 fce2 	bl	8012bf8 <SecureElementSetDevEui>
 800e234:	2800      	cmp	r0, #0
 800e236:	d0e8      	beq.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e238:	2003      	movs	r0, #3
 800e23a:	e7ed      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 800e23c:	6840      	ldr	r0, [r0, #4]
 800e23e:	f004 fcef 	bl	8012c20 <SecureElementSetJoinEui>
 800e242:	2800      	cmp	r0, #0
 800e244:	d0e1      	beq.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e246:	4628      	mov	r0, r5
 800e248:	e7e6      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 800e24a:	7902      	ldrb	r2, [r0, #4]
 800e24c:	4b6e      	ldr	r3, [pc, #440]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e24e:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e252:	2000      	movs	r0, #0
 800e254:	e7d9      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 800e256:	6842      	ldr	r2, [r0, #4]
 800e258:	4b6b      	ldr	r3, [pc, #428]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e25a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e25e:	2000      	movs	r0, #0
 800e260:	e7d3      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 800e262:	6842      	ldr	r2, [r0, #4]
 800e264:	4b68      	ldr	r3, [pc, #416]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e266:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e26a:	2000      	movs	r0, #0
 800e26c:	e7cd      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            if( mibSet->Param.AppKey != NULL )
 800e26e:	6841      	ldr	r1, [r0, #4]
 800e270:	2900      	cmp	r1, #0
 800e272:	f000 81d6 	beq.w	800e622 <LoRaMacMibSetRequestConfirm+0x4ba>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 800e276:	2000      	movs	r0, #0
 800e278:	f001 fa6e 	bl	800f758 <LoRaMacCryptoSetKey>
 800e27c:	2800      	cmp	r0, #0
 800e27e:	d0c4      	beq.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800e280:	2011      	movs	r0, #17
 800e282:	e7c9      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            if( mibSet->Param.NwkKey != NULL )
 800e284:	6841      	ldr	r1, [r0, #4]
 800e286:	2900      	cmp	r1, #0
 800e288:	f000 81cd 	beq.w	800e626 <LoRaMacMibSetRequestConfirm+0x4be>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 800e28c:	2001      	movs	r0, #1
 800e28e:	f001 fa63 	bl	800f758 <LoRaMacCryptoSetKey>
 800e292:	2800      	cmp	r0, #0
 800e294:	d0b9      	beq.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800e296:	2011      	movs	r0, #17
 800e298:	e7be      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            if( mibSet->Param.NwkSKey != NULL )
 800e29a:	6841      	ldr	r1, [r0, #4]
 800e29c:	2900      	cmp	r1, #0
 800e29e:	f000 81c4 	beq.w	800e62a <LoRaMacMibSetRequestConfirm+0x4c2>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 800e2a2:	2002      	movs	r0, #2
 800e2a4:	f001 fa58 	bl	800f758 <LoRaMacCryptoSetKey>
 800e2a8:	2800      	cmp	r0, #0
 800e2aa:	d0ae      	beq.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800e2ac:	2011      	movs	r0, #17
 800e2ae:	e7b3      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            if( mibSet->Param.AppSKey != NULL )
 800e2b0:	6841      	ldr	r1, [r0, #4]
 800e2b2:	2900      	cmp	r1, #0
 800e2b4:	f000 81bb 	beq.w	800e62e <LoRaMacMibSetRequestConfirm+0x4c6>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 800e2b8:	2003      	movs	r0, #3
 800e2ba:	f001 fa4d 	bl	800f758 <LoRaMacCryptoSetKey>
 800e2be:	2800      	cmp	r0, #0
 800e2c0:	d0a3      	beq.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800e2c2:	2011      	movs	r0, #17
 800e2c4:	e7a8      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            if( mibSet->Param.McKEKey != NULL )
 800e2c6:	6841      	ldr	r1, [r0, #4]
 800e2c8:	2900      	cmp	r1, #0
 800e2ca:	f000 81b2 	beq.w	800e632 <LoRaMacMibSetRequestConfirm+0x4ca>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 800e2ce:	207f      	movs	r0, #127	; 0x7f
 800e2d0:	f001 fa42 	bl	800f758 <LoRaMacCryptoSetKey>
 800e2d4:	2800      	cmp	r0, #0
 800e2d6:	d098      	beq.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800e2d8:	2011      	movs	r0, #17
 800e2da:	e79d      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            if( mibSet->Param.McKey0 != NULL )
 800e2dc:	6841      	ldr	r1, [r0, #4]
 800e2de:	2900      	cmp	r1, #0
 800e2e0:	f000 81a9 	beq.w	800e636 <LoRaMacMibSetRequestConfirm+0x4ce>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 800e2e4:	2080      	movs	r0, #128	; 0x80
 800e2e6:	f001 fa37 	bl	800f758 <LoRaMacCryptoSetKey>
 800e2ea:	2800      	cmp	r0, #0
 800e2ec:	d08d      	beq.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800e2ee:	2011      	movs	r0, #17
 800e2f0:	e792      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            if( mibSet->Param.McAppSKey0 != NULL )
 800e2f2:	6841      	ldr	r1, [r0, #4]
 800e2f4:	2900      	cmp	r1, #0
 800e2f6:	f000 81a0 	beq.w	800e63a <LoRaMacMibSetRequestConfirm+0x4d2>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 800e2fa:	2081      	movs	r0, #129	; 0x81
 800e2fc:	f001 fa2c 	bl	800f758 <LoRaMacCryptoSetKey>
 800e300:	2800      	cmp	r0, #0
 800e302:	d082      	beq.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800e304:	2011      	movs	r0, #17
 800e306:	e787      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            if( mibSet->Param.McNwkSKey0 != NULL )
 800e308:	6841      	ldr	r1, [r0, #4]
 800e30a:	2900      	cmp	r1, #0
 800e30c:	f000 8197 	beq.w	800e63e <LoRaMacMibSetRequestConfirm+0x4d6>
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 800e310:	2082      	movs	r0, #130	; 0x82
 800e312:	f001 fa21 	bl	800f758 <LoRaMacCryptoSetKey>
 800e316:	2800      	cmp	r0, #0
 800e318:	f43f af77 	beq.w	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800e31c:	2011      	movs	r0, #17
 800e31e:	e77b      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 800e320:	7900      	ldrb	r0, [r0, #4]
 800e322:	4b39      	ldr	r3, [pc, #228]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e324:	f883 0105 	strb.w	r0, [r3, #261]	; 0x105
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 800e328:	4c38      	ldr	r4, [pc, #224]	; (800e40c <LoRaMacMibSetRequestConfirm+0x2a4>)
 800e32a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e32c:	4798      	blx	r3
            Radio.Sleep( );
 800e32e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e330:	4798      	blx	r3
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e332:	2000      	movs	r0, #0
 800e334:	e769      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 800e336:	7902      	ldrb	r2, [r0, #4]
 800e338:	4b33      	ldr	r3, [pc, #204]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e33a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e33e:	2000      	movs	r0, #0
 800e340:	e763      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800e342:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800e346:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e34a:	4b2f      	ldr	r3, [pc, #188]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e34c:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800e350:	f88d 2005 	strb.w	r2, [sp, #5]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 800e354:	2207      	movs	r2, #7
 800e356:	a901      	add	r1, sp, #4
 800e358:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e35c:	f001 fc42 	bl	800fbe4 <RegionVerify>
 800e360:	b908      	cbnz	r0, 800e366 <LoRaMacMibSetRequestConfirm+0x1fe>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e362:	2003      	movs	r0, #3
 800e364:	e750      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 800e366:	6863      	ldr	r3, [r4, #4]
 800e368:	9301      	str	r3, [sp, #4]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 800e36a:	2200      	movs	r2, #0
 800e36c:	a901      	add	r1, sp, #4
 800e36e:	4b26      	ldr	r3, [pc, #152]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e370:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e374:	f001 fc36 	bl	800fbe4 <RegionVerify>
 800e378:	2800      	cmp	r0, #0
 800e37a:	f000 8162 	beq.w	800e642 <LoRaMacMibSetRequestConfirm+0x4da>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 800e37e:	4b24      	ldr	r3, [pc, #144]	; (800e410 <LoRaMacMibSetRequestConfirm+0x2a8>)
 800e380:	3404      	adds	r4, #4
 800e382:	e894 0003 	ldmia.w	r4, {r0, r1}
 800e386:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e38a:	2000      	movs	r0, #0
 800e38c:	e73c      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800e38e:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800e392:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e396:	4b1c      	ldr	r3, [pc, #112]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e398:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800e39c:	f88d 2005 	strb.w	r2, [sp, #5]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800e3a0:	2207      	movs	r2, #7
 800e3a2:	a901      	add	r1, sp, #4
 800e3a4:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e3a8:	f001 fc1c 	bl	800fbe4 <RegionVerify>
 800e3ac:	2800      	cmp	r0, #0
 800e3ae:	f000 814a 	beq.w	800e646 <LoRaMacMibSetRequestConfirm+0x4de>
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 800e3b2:	4b18      	ldr	r3, [pc, #96]	; (800e414 <LoRaMacMibSetRequestConfirm+0x2ac>)
 800e3b4:	3404      	adds	r4, #4
 800e3b6:	e894 0003 	ldmia.w	r4, {r0, r1}
 800e3ba:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e3be:	2000      	movs	r0, #0
 800e3c0:	e722      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800e3c2:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800e3c6:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e3ca:	4b0f      	ldr	r3, [pc, #60]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e3cc:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800e3d0:	f88d 2005 	strb.w	r2, [sp, #5]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800e3d4:	2207      	movs	r2, #7
 800e3d6:	a901      	add	r1, sp, #4
 800e3d8:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e3dc:	f001 fc02 	bl	800fbe4 <RegionVerify>
 800e3e0:	2800      	cmp	r0, #0
 800e3e2:	f000 8132 	beq.w	800e64a <LoRaMacMibSetRequestConfirm+0x4e2>
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 800e3e6:	4b08      	ldr	r3, [pc, #32]	; (800e408 <LoRaMacMibSetRequestConfirm+0x2a0>)
 800e3e8:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 800e3ec:	3404      	adds	r4, #4
 800e3ee:	e894 0003 	ldmia.w	r4, {r0, r1}
 800e3f2:	e882 0003 	stmia.w	r2, {r0, r1}
                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 800e3f6:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e3fa:	2b02      	cmp	r3, #2
 800e3fc:	d00c      	beq.n	800e418 <LoRaMacMibSetRequestConfirm+0x2b0>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e3fe:	2000      	movs	r0, #0
 800e400:	e702      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
 800e402:	bf00      	nop
 800e404:	20003548 	.word	0x20003548
 800e408:	20008000 	.word	0x20008000
 800e40c:	08016484 	.word	0x08016484
 800e410:	20008064 	.word	0x20008064
 800e414:	200080a8 	.word	0x200080a8
                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 800e418:	f1a2 036c 	sub.w	r3, r2, #108	; 0x6c
 800e41c:	f893 011c 	ldrb.w	r0, [r3, #284]	; 0x11c
 800e420:	2800      	cmp	r0, #0
 800e422:	f43f aef1 	beq.w	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
                    Radio.Sleep( );
 800e426:	4b90      	ldr	r3, [pc, #576]	; (800e668 <LoRaMacMibSetRequestConfirm+0x500>)
 800e428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e42a:	4798      	blx	r3
                    OpenContinuousRxCWindow( );
 800e42c:	f7fe fd82 	bl	800cf34 <OpenContinuousRxCWindow>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e430:	2000      	movs	r0, #0
 800e432:	e6e9      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800e434:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800e438:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e43c:	4b8b      	ldr	r3, [pc, #556]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e43e:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800e442:	f88d 2005 	strb.w	r2, [sp, #5]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 800e446:	2207      	movs	r2, #7
 800e448:	a901      	add	r1, sp, #4
 800e44a:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e44e:	f001 fbc9 	bl	800fbe4 <RegionVerify>
 800e452:	2800      	cmp	r0, #0
 800e454:	f000 80fb 	beq.w	800e64e <LoRaMacMibSetRequestConfirm+0x4e6>
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 800e458:	4b85      	ldr	r3, [pc, #532]	; (800e670 <LoRaMacMibSetRequestConfirm+0x508>)
 800e45a:	3404      	adds	r4, #4
 800e45c:	e894 0003 	ldmia.w	r4, {r0, r1}
 800e460:	e883 0003 	stmia.w	r3, {r0, r1}
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e464:	2000      	movs	r0, #0
 800e466:	e6cf      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 800e468:	6843      	ldr	r3, [r0, #4]
 800e46a:	9302      	str	r3, [sp, #8]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 800e46c:	2301      	movs	r3, #1
 800e46e:	f88d 300c 	strb.w	r3, [sp, #12]
            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 800e472:	a902      	add	r1, sp, #8
 800e474:	4b7d      	ldr	r3, [pc, #500]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e476:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e47a:	f001 fbd1 	bl	800fc20 <RegionChanMaskSet>
 800e47e:	b108      	cbz	r0, 800e484 <LoRaMacMibSetRequestConfirm+0x31c>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e480:	2000      	movs	r0, #0
 800e482:	e6c1      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e484:	2003      	movs	r0, #3
 800e486:	e6c7      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 800e488:	6843      	ldr	r3, [r0, #4]
 800e48a:	9302      	str	r3, [sp, #8]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 800e48c:	2300      	movs	r3, #0
 800e48e:	f88d 300c 	strb.w	r3, [sp, #12]
            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 800e492:	a902      	add	r1, sp, #8
 800e494:	4b75      	ldr	r3, [pc, #468]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e496:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e49a:	f001 fbc1 	bl	800fc20 <RegionChanMaskSet>
 800e49e:	b108      	cbz	r0, 800e4a4 <LoRaMacMibSetRequestConfirm+0x33c>
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e4a0:	2000      	movs	r0, #0
 800e4a2:	e6b1      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e4a4:	2003      	movs	r0, #3
 800e4a6:	e6b7      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 800e4a8:	7902      	ldrb	r2, [r0, #4]
 800e4aa:	1e53      	subs	r3, r2, #1
 800e4ac:	b2db      	uxtb	r3, r3
 800e4ae:	2b0e      	cmp	r3, #14
 800e4b0:	f200 80cf 	bhi.w	800e652 <LoRaMacMibSetRequestConfirm+0x4ea>
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 800e4b4:	4b6d      	ldr	r3, [pc, #436]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e4b6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e4ba:	2000      	movs	r0, #0
 800e4bc:	e6a4      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 800e4be:	6842      	ldr	r2, [r0, #4]
 800e4c0:	4b6a      	ldr	r3, [pc, #424]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e4c2:	64da      	str	r2, [r3, #76]	; 0x4c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e4c4:	2000      	movs	r0, #0
 800e4c6:	e6a0      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 800e4c8:	6842      	ldr	r2, [r0, #4]
 800e4ca:	4b68      	ldr	r3, [pc, #416]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e4cc:	651a      	str	r2, [r3, #80]	; 0x50
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e4ce:	2000      	movs	r0, #0
 800e4d0:	e69b      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 800e4d2:	6842      	ldr	r2, [r0, #4]
 800e4d4:	4b65      	ldr	r3, [pc, #404]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e4d6:	655a      	str	r2, [r3, #84]	; 0x54
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e4d8:	2000      	movs	r0, #0
 800e4da:	e696      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 800e4dc:	6842      	ldr	r2, [r0, #4]
 800e4de:	4b63      	ldr	r3, [pc, #396]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e4e0:	659a      	str	r2, [r3, #88]	; 0x58
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e4e2:	2000      	movs	r0, #0
 800e4e4:	e691      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 800e4e6:	6842      	ldr	r2, [r0, #4]
 800e4e8:	4b60      	ldr	r3, [pc, #384]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e4ea:	65da      	str	r2, [r3, #92]	; 0x5c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e4ec:	2000      	movs	r0, #0
 800e4ee:	e68c      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 800e4f0:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800e4f4:	f88d 3004 	strb.w	r3, [sp, #4]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 800e4f8:	2206      	movs	r2, #6
 800e4fa:	a901      	add	r1, sp, #4
 800e4fc:	4b5b      	ldr	r3, [pc, #364]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e4fe:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e502:	f001 fb6f 	bl	800fbe4 <RegionVerify>
 800e506:	2800      	cmp	r0, #0
 800e508:	f000 80a5 	beq.w	800e656 <LoRaMacMibSetRequestConfirm+0x4ee>
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 800e50c:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800e510:	4b56      	ldr	r3, [pc, #344]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e512:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e516:	2000      	movs	r0, #0
 800e518:	e676      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 800e51a:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800e51e:	f88d 3004 	strb.w	r3, [sp, #4]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e522:	4b52      	ldr	r3, [pc, #328]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e524:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
 800e528:	f88d 2006 	strb.w	r2, [sp, #6]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 800e52c:	2205      	movs	r2, #5
 800e52e:	a901      	add	r1, sp, #4
 800e530:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e534:	f001 fb56 	bl	800fbe4 <RegionVerify>
 800e538:	2800      	cmp	r0, #0
 800e53a:	f000 808e 	beq.w	800e65a <LoRaMacMibSetRequestConfirm+0x4f2>
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 800e53e:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800e542:	4b4a      	ldr	r3, [pc, #296]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e544:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e548:	2000      	movs	r0, #0
 800e54a:	e65d      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 800e54c:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800e550:	f88d 3004 	strb.w	r3, [sp, #4]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 800e554:	220a      	movs	r2, #10
 800e556:	a901      	add	r1, sp, #4
 800e558:	4b44      	ldr	r3, [pc, #272]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e55a:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e55e:	f001 fb41 	bl	800fbe4 <RegionVerify>
 800e562:	2800      	cmp	r0, #0
 800e564:	d07b      	beq.n	800e65e <LoRaMacMibSetRequestConfirm+0x4f6>
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 800e566:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800e56a:	4b40      	ldr	r3, [pc, #256]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e56c:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e570:	2000      	movs	r0, #0
 800e572:	e649      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 800e574:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800e578:	f88d 3004 	strb.w	r3, [sp, #4]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 800e57c:	2209      	movs	r2, #9
 800e57e:	a901      	add	r1, sp, #4
 800e580:	4b3a      	ldr	r3, [pc, #232]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e582:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e586:	f001 fb2d 	bl	800fbe4 <RegionVerify>
 800e58a:	2800      	cmp	r0, #0
 800e58c:	d069      	beq.n	800e662 <LoRaMacMibSetRequestConfirm+0x4fa>
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 800e58e:	f99d 2004 	ldrsb.w	r2, [sp, #4]
 800e592:	4b36      	ldr	r3, [pc, #216]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e594:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e598:	2000      	movs	r0, #0
 800e59a:	e635      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 800e59c:	6842      	ldr	r2, [r0, #4]
 800e59e:	4b33      	ldr	r3, [pc, #204]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e5a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800e5a4:	645a      	str	r2, [r3, #68]	; 0x44
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e5a6:	2000      	movs	r0, #0
 800e5a8:	e62f      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 800e5aa:	7902      	ldrb	r2, [r0, #4]
 800e5ac:	4b2f      	ldr	r3, [pc, #188]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e5ae:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 800e5b2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e5b6:	2000      	movs	r0, #0
 800e5b8:	e627      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 800e5ba:	6842      	ldr	r2, [r0, #4]
 800e5bc:	4b2b      	ldr	r3, [pc, #172]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e5be:	67da      	str	r2, [r3, #124]	; 0x7c
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e5c0:	2000      	movs	r0, #0
 800e5c2:	e622      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 800e5c4:	6842      	ldr	r2, [r0, #4]
 800e5c6:	4b29      	ldr	r3, [pc, #164]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e5c8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e5cc:	2000      	movs	r0, #0
 800e5ce:	e61c      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            status = RestoreNvmData( );
 800e5d0:	f7fe fdc4 	bl	800d15c <RestoreNvmData>
            break;
 800e5d4:	e618      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 800e5d6:	7983      	ldrb	r3, [r0, #6]
 800e5d8:	2b01      	cmp	r3, #1
 800e5da:	d901      	bls.n	800e5e0 <LoRaMacMibSetRequestConfirm+0x478>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e5dc:	2003      	movs	r0, #3
 800e5de:	e61b      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 800e5e0:	6842      	ldr	r2, [r0, #4]
 800e5e2:	4b22      	ldr	r3, [pc, #136]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e5e4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 800e5e8:	6840      	ldr	r0, [r0, #4]
 800e5ea:	f000 ff69 	bl	800f4c0 <LoRaMacCryptoSetLrWanVersion>
 800e5ee:	2800      	cmp	r0, #0
 800e5f0:	f43f ae0a 	beq.w	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800e5f4:	2011      	movs	r0, #17
 800e5f6:	e60f      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 800e5f8:	6842      	ldr	r2, [r0, #4]
 800e5fa:	4b1c      	ldr	r3, [pc, #112]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e5fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e600:	2000      	movs	r0, #0
 800e602:	e602      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 800e604:	7902      	ldrb	r2, [r0, #4]
 800e606:	4b19      	ldr	r3, [pc, #100]	; (800e66c <LoRaMacMibSetRequestConfirm+0x504>)
 800e608:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e60c:	2000      	movs	r0, #0
 800e60e:	e5fc      	b.n	800e20a <LoRaMacMibSetRequestConfirm+0xa2>
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 800e610:	f000 fae2 	bl	800ebd8 <LoRaMacMibClassBSetRequestConfirm>
            break;
 800e614:	e5f8      	b.n	800e208 <LoRaMacMibSetRequestConfirm+0xa0>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e616:	2003      	movs	r0, #3
}
 800e618:	4770      	bx	lr
        return LORAMAC_STATUS_BUSY;
 800e61a:	2001      	movs	r0, #1
 800e61c:	e5fc      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e61e:	2003      	movs	r0, #3
 800e620:	e5fa      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e622:	2003      	movs	r0, #3
 800e624:	e5f8      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e626:	2003      	movs	r0, #3
 800e628:	e5f6      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e62a:	2003      	movs	r0, #3
 800e62c:	e5f4      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e62e:	2003      	movs	r0, #3
 800e630:	e5f2      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e632:	2003      	movs	r0, #3
 800e634:	e5f0      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e636:	2003      	movs	r0, #3
 800e638:	e5ee      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e63a:	2003      	movs	r0, #3
 800e63c:	e5ec      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e63e:	2003      	movs	r0, #3
 800e640:	e5ea      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e642:	2003      	movs	r0, #3
 800e644:	e5e8      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e646:	2003      	movs	r0, #3
 800e648:	e5e6      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e64a:	2003      	movs	r0, #3
 800e64c:	e5e4      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e64e:	2003      	movs	r0, #3
 800e650:	e5e2      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e652:	2003      	movs	r0, #3
 800e654:	e5e0      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e656:	2003      	movs	r0, #3
 800e658:	e5de      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e65a:	2003      	movs	r0, #3
 800e65c:	e5dc      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e65e:	2003      	movs	r0, #3
 800e660:	e5da      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e662:	2003      	movs	r0, #3
 800e664:	e5d8      	b.n	800e218 <LoRaMacMibSetRequestConfirm+0xb0>
 800e666:	bf00      	nop
 800e668:	08016484 	.word	0x08016484
 800e66c:	20008000 	.word	0x20008000
 800e670:	200080b0 	.word	0x200080b0

0800e674 <LoRaMacMlmeRequest>:
    }
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 800e674:	b570      	push	{r4, r5, r6, lr}
 800e676:	b086      	sub	sp, #24
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800e678:	2300      	movs	r3, #0
 800e67a:	f8ad 3010 	strh.w	r3, [sp, #16]

    if( mlmeRequest == NULL )
 800e67e:	2800      	cmp	r0, #0
 800e680:	f000 80ea 	beq.w	800e858 <LoRaMacMlmeRequest+0x1e4>
 800e684:	4605      	mov	r5, r0
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 800e686:	6103      	str	r3, [r0, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 800e688:	f7ff f920 	bl	800d8cc <LoRaMacIsBusy>
 800e68c:	b118      	cbz	r0, 800e696 <LoRaMacMlmeRequest+0x22>
    {
        return LORAMAC_STATUS_BUSY;
 800e68e:	2401      	movs	r4, #1
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
    }
    return status;
}
 800e690:	4620      	mov	r0, r4
 800e692:	b006      	add	sp, #24
 800e694:	bd70      	pop	{r4, r5, r6, pc}
    if( LoRaMacConfirmQueueIsFull( ) == true )
 800e696:	f000 fd49 	bl	800f12c <LoRaMacConfirmQueueIsFull>
 800e69a:	b108      	cbz	r0, 800e6a0 <LoRaMacMlmeRequest+0x2c>
        return LORAMAC_STATUS_BUSY;
 800e69c:	2401      	movs	r4, #1
 800e69e:	e7f7      	b.n	800e690 <LoRaMacMlmeRequest+0x1c>
    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 800e6a0:	f000 fd3e 	bl	800f120 <LoRaMacConfirmQueueGetCnt>
 800e6a4:	b308      	cbz	r0, 800e6ea <LoRaMacMlmeRequest+0x76>
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e6a6:	4b6d      	ldr	r3, [pc, #436]	; (800e85c <LoRaMacMlmeRequest+0x1e8>)
 800e6a8:	2101      	movs	r1, #1
 800e6aa:	f883 1459 	strb.w	r1, [r3, #1113]	; 0x459
    MacCtx.MacFlags.Bits.MlmeReq = 1;
 800e6ae:	f893 2495 	ldrb.w	r2, [r3, #1173]	; 0x495
 800e6b2:	f042 0204 	orr.w	r2, r2, #4
 800e6b6:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    queueElement.Request = mlmeRequest->Type;
 800e6ba:	782b      	ldrb	r3, [r5, #0]
 800e6bc:	f88d 3014 	strb.w	r3, [sp, #20]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e6c0:	f88d 1015 	strb.w	r1, [sp, #21]
    queueElement.RestrictCommonReadyToHandle = false;
 800e6c4:	2200      	movs	r2, #0
 800e6c6:	f88d 2017 	strb.w	r2, [sp, #23]
    queueElement.ReadyToHandle = false;
 800e6ca:	f88d 2016 	strb.w	r2, [sp, #22]
    switch( mlmeRequest->Type )
 800e6ce:	461c      	mov	r4, r3
 800e6d0:	3b01      	subs	r3, #1
 800e6d2:	2b0c      	cmp	r3, #12
 800e6d4:	f200 80a6 	bhi.w	800e824 <LoRaMacMlmeRequest+0x1b0>
 800e6d8:	e8df f003 	tbb	[pc, r3]
 800e6dc:	5aa4a40d 	.word	0x5aa4a40d
 800e6e0:	a4a4a464 	.word	0xa4a4a464
 800e6e4:	7695a46d 	.word	0x7695a46d
 800e6e8:	8c          	.byte	0x8c
 800e6e9:	00          	.byte	0x00
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 800e6ea:	2214      	movs	r2, #20
 800e6ec:	2100      	movs	r1, #0
 800e6ee:	485c      	ldr	r0, [pc, #368]	; (800e860 <LoRaMacMlmeRequest+0x1ec>)
 800e6f0:	f004 faef 	bl	8012cd2 <memset1>
 800e6f4:	e7d7      	b.n	800e6a6 <LoRaMacMlmeRequest+0x32>
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 800e6f6:	4b59      	ldr	r3, [pc, #356]	; (800e85c <LoRaMacMlmeRequest+0x1e8>)
 800e6f8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e6fc:	f013 0f20 	tst.w	r3, #32
 800e700:	d1c6      	bne.n	800e690 <LoRaMacMlmeRequest+0x1c>
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 800e702:	792b      	ldrb	r3, [r5, #4]
 800e704:	2b02      	cmp	r3, #2
 800e706:	d003      	beq.n	800e710 <LoRaMacMlmeRequest+0x9c>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 800e708:	2b01      	cmp	r3, #1
 800e70a:	d021      	beq.n	800e750 <LoRaMacMlmeRequest+0xdc>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e70c:	2402      	movs	r4, #2
 800e70e:	e08a      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
                ResetMacParameters( );
 800e710:	f7fe fe24 	bl	800d35c <ResetMacParameters>
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 800e714:	4c53      	ldr	r4, [pc, #332]	; (800e864 <LoRaMacMlmeRequest+0x1f0>)
 800e716:	2200      	movs	r2, #0
 800e718:	f995 1005 	ldrsb.w	r1, [r5, #5]
 800e71c:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800e720:	f001 fb1c 	bl	800fd5c <RegionAlternateDr>
 800e724:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 800e728:	2307      	movs	r3, #7
 800e72a:	f88d 3015 	strb.w	r3, [sp, #21]
                status = SendReJoinReq( JOIN_REQ );
 800e72e:	20ff      	movs	r0, #255	; 0xff
 800e730:	f7fe ff4a 	bl	800d5c8 <SendReJoinReq>
                if( status != LORAMAC_STATUS_OK )
 800e734:	4604      	mov	r4, r0
 800e736:	2800      	cmp	r0, #0
 800e738:	d075      	beq.n	800e826 <LoRaMacMlmeRequest+0x1b2>
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 800e73a:	4e4a      	ldr	r6, [pc, #296]	; (800e864 <LoRaMacMlmeRequest+0x1f0>)
 800e73c:	2201      	movs	r2, #1
 800e73e:	f995 1005 	ldrsb.w	r1, [r5, #5]
 800e742:	f896 0040 	ldrb.w	r0, [r6, #64]	; 0x40
 800e746:	f001 fb09 	bl	800fd5c <RegionAlternateDr>
 800e74a:	f886 0039 	strb.w	r0, [r6, #57]	; 0x39
 800e74e:	e06a      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 800e750:	4e44      	ldr	r6, [pc, #272]	; (800e864 <LoRaMacMlmeRequest+0x1f0>)
 800e752:	2400      	movs	r4, #0
 800e754:	f886 4109 	strb.w	r4, [r6, #265]	; 0x109
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800e758:	2302      	movs	r3, #2
 800e75a:	f88d 300c 	strb.w	r3, [sp, #12]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 800e75e:	4669      	mov	r1, sp
 800e760:	f896 0040 	ldrb.w	r0, [r6, #64]	; 0x40
 800e764:	f001 fa30 	bl	800fbc8 <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 800e768:	792b      	ldrb	r3, [r5, #4]
 800e76a:	f886 311c 	strb.w	r3, [r6, #284]	; 0x11c
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e76e:	f88d 4015 	strb.w	r4, [sp, #21]
                queueElement.ReadyToHandle = true;
 800e772:	2301      	movs	r3, #1
 800e774:	f88d 3016 	strb.w	r3, [sp, #22]
                MacCtx.MacCallbacks->MacProcessNotify( );
 800e778:	4e38      	ldr	r6, [pc, #224]	; (800e85c <LoRaMacMlmeRequest+0x1e8>)
 800e77a:	f8d6 3348 	ldr.w	r3, [r6, #840]	; 0x348
 800e77e:	691b      	ldr	r3, [r3, #16]
 800e780:	4798      	blx	r3
                MacCtx.MacFlags.Bits.MacDone = 1;
 800e782:	f896 3495 	ldrb.w	r3, [r6, #1173]	; 0x495
 800e786:	f043 0320 	orr.w	r3, r3, #32
 800e78a:	f886 3495 	strb.w	r3, [r6, #1173]	; 0x495
                status = LORAMAC_STATUS_OK;
 800e78e:	e04a      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800e790:	2200      	movs	r2, #0
 800e792:	a904      	add	r1, sp, #16
 800e794:	2002      	movs	r0, #2
 800e796:	f000 fac1 	bl	800ed1c <LoRaMacCommandsAddCmd>
 800e79a:	4604      	mov	r4, r0
 800e79c:	2800      	cmp	r0, #0
 800e79e:	d042      	beq.n	800e826 <LoRaMacMlmeRequest+0x1b2>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e7a0:	2413      	movs	r4, #19
 800e7a2:	e040      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 800e7a4:	f995 200c 	ldrsb.w	r2, [r5, #12]
 800e7a8:	b2d2      	uxtb	r2, r2
 800e7aa:	68a9      	ldr	r1, [r5, #8]
 800e7ac:	88a8      	ldrh	r0, [r5, #4]
 800e7ae:	f7fc ffe3 	bl	800b778 <SetTxContinuousWave>
 800e7b2:	4604      	mov	r4, r0
            break;
 800e7b4:	e037      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	a904      	add	r1, sp, #16
 800e7ba:	200d      	movs	r0, #13
 800e7bc:	f000 faae 	bl	800ed1c <LoRaMacCommandsAddCmd>
 800e7c0:	4604      	mov	r4, r0
 800e7c2:	b380      	cbz	r0, 800e826 <LoRaMacMlmeRequest+0x1b2>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e7c4:	2413      	movs	r4, #19
 800e7c6:	e02e      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 800e7c8:	4b26      	ldr	r3, [pc, #152]	; (800e864 <LoRaMacMlmeRequest+0x1f0>)
 800e7ca:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e7ce:	b10b      	cbz	r3, 800e7d4 <LoRaMacMlmeRequest+0x160>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e7d0:	2402      	movs	r4, #2
 800e7d2:	e028      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 800e7d4:	792c      	ldrb	r4, [r5, #4]
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 800e7d6:	f004 0007 	and.w	r0, r4, #7
 800e7da:	f000 f9f6 	bl	800ebca <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 800e7de:	f88d 4010 	strb.w	r4, [sp, #16]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 800e7e2:	2201      	movs	r2, #1
 800e7e4:	a904      	add	r1, sp, #16
 800e7e6:	2010      	movs	r0, #16
 800e7e8:	f000 fa98 	bl	800ed1c <LoRaMacCommandsAddCmd>
 800e7ec:	4604      	mov	r4, r0
 800e7ee:	b1d0      	cbz	r0, 800e826 <LoRaMacMlmeRequest+0x1b2>
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e7f0:	2413      	movs	r4, #19
 800e7f2:	e018      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	a904      	add	r1, sp, #16
 800e7f8:	2012      	movs	r0, #18
 800e7fa:	f000 fa8f 	bl	800ed1c <LoRaMacCommandsAddCmd>
 800e7fe:	4604      	mov	r4, r0
 800e800:	b188      	cbz	r0, 800e826 <LoRaMacMlmeRequest+0x1b2>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e802:	2413      	movs	r4, #19
 800e804:	e00f      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
            queueElement.RestrictCommonReadyToHandle = true;
 800e806:	2301      	movs	r3, #1
 800e808:	f88d 3017 	strb.w	r3, [sp, #23]
            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 800e80c:	f000 f9ce 	bl	800ebac <LoRaMacClassBIsAcquisitionInProgress>
 800e810:	b108      	cbz	r0, 800e816 <LoRaMacMlmeRequest+0x1a2>
                status = LORAMAC_STATUS_BUSY;
 800e812:	2401      	movs	r4, #1
 800e814:	e007      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 800e816:	f000 f9c6 	bl	800eba6 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 800e81a:	2000      	movs	r0, #0
 800e81c:	f000 f9c8 	bl	800ebb0 <LoRaMacClassBBeaconTimerEvent>
                status = LORAMAC_STATUS_OK;
 800e820:	2400      	movs	r4, #0
 800e822:	e000      	b.n	800e826 <LoRaMacMlmeRequest+0x1b2>
    switch( mlmeRequest->Type )
 800e824:	2402      	movs	r4, #2
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800e826:	4b0d      	ldr	r3, [pc, #52]	; (800e85c <LoRaMacMlmeRequest+0x1e8>)
 800e828:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 800e82c:	612b      	str	r3, [r5, #16]
    if( status != LORAMAC_STATUS_OK )
 800e82e:	b17c      	cbz	r4, 800e850 <LoRaMacMlmeRequest+0x1dc>
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 800e830:	f000 fc76 	bl	800f120 <LoRaMacConfirmQueueGetCnt>
 800e834:	2800      	cmp	r0, #0
 800e836:	f47f af2b 	bne.w	800e690 <LoRaMacMlmeRequest+0x1c>
            MacCtx.NodeAckRequested = false;
 800e83a:	4b08      	ldr	r3, [pc, #32]	; (800e85c <LoRaMacMlmeRequest+0x1e8>)
 800e83c:	2100      	movs	r1, #0
 800e83e:	f883 141e 	strb.w	r1, [r3, #1054]	; 0x41e
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800e842:	f893 2495 	ldrb.w	r2, [r3, #1173]	; 0x495
 800e846:	f361 0282 	bfi	r2, r1, #2, #1
 800e84a:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
 800e84e:	e71f      	b.n	800e690 <LoRaMacMlmeRequest+0x1c>
        LoRaMacConfirmQueueAdd( &queueElement );
 800e850:	a805      	add	r0, sp, #20
 800e852:	f000 fba1 	bl	800ef98 <LoRaMacConfirmQueueAdd>
 800e856:	e71b      	b.n	800e690 <LoRaMacMlmeRequest+0x1c>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800e858:	2403      	movs	r4, #3
 800e85a:	e719      	b.n	800e690 <LoRaMacMlmeRequest+0x1c>
 800e85c:	20003548 	.word	0x20003548
 800e860:	200039a0 	.word	0x200039a0
 800e864:	20008000 	.word	0x20008000

0800e868 <LoRaMacMcpsRequest>:

/* ST_WORKAROUND_BEGIN: Update MCPS request with new input parameter to allow delayed tx */
LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 800e868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e86c:	b091      	sub	sp, #68	; 0x44
 800e86e:	9103      	str	r1, [sp, #12]
    /* ST_WORKAROUND_END */
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
    bool readyToSend = false;

    if( mcpsRequest == NULL )
 800e870:	2800      	cmp	r0, #0
 800e872:	f000 80de 	beq.w	800ea32 <LoRaMacMcpsRequest+0x1ca>
 800e876:	f04f 0a00 	mov.w	sl, #0
 800e87a:	4605      	mov	r5, r0
        }
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 800e87c:	f8c0 a010 	str.w	sl, [r0, #16]

    if( LoRaMacIsBusy( ) == true )
 800e880:	f7ff f824 	bl	800d8cc <LoRaMacIsBusy>
 800e884:	4680      	mov	r8, r0
 800e886:	b118      	cbz	r0, 800e890 <LoRaMacMcpsRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 800e888:	2001      	movs	r0, #1

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;

    return status;
}
 800e88a:	b011      	add	sp, #68	; 0x44
 800e88c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    McpsReq_t request = *mcpsRequest;
 800e890:	ac06      	add	r4, sp, #24
 800e892:	462e      	mov	r6, r5
 800e894:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e896:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e898:	f8c4 a000 	str.w	sl, [r4]
    macHdr.Value = 0;
 800e89c:	4651      	mov	r1, sl
 800e89e:	f88d a030 	strb.w	sl, [sp, #48]	; 0x30
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 800e8a2:	4c66      	ldr	r4, [pc, #408]	; (800ea3c <LoRaMacMcpsRequest+0x1d4>)
 800e8a4:	2214      	movs	r2, #20
 800e8a6:	f204 4044 	addw	r0, r4, #1092	; 0x444
 800e8aa:	f004 fa12 	bl	8012cd2 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e8ae:	2301      	movs	r3, #1
 800e8b0:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 800e8b4:	4b62      	ldr	r3, [pc, #392]	; (800ea40 <LoRaMacMcpsRequest+0x1d8>)
 800e8b6:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800e8ba:	2b02      	cmp	r3, #2
 800e8bc:	d065      	beq.n	800e98a <LoRaMacMcpsRequest+0x122>
    switch( request.Type )
 800e8be:	f89d 7018 	ldrb.w	r7, [sp, #24]
 800e8c2:	2f01      	cmp	r7, #1
 800e8c4:	f000 8086 	beq.w	800e9d4 <LoRaMacMcpsRequest+0x16c>
 800e8c8:	2f03      	cmp	r7, #3
 800e8ca:	f000 8096 	beq.w	800e9fa <LoRaMacMcpsRequest+0x192>
 800e8ce:	2f00      	cmp	r7, #0
 800e8d0:	d06d      	beq.n	800e9ae <LoRaMacMcpsRequest+0x146>
 800e8d2:	f04f 0b00 	mov.w	fp, #0
 800e8d6:	f8cd b014 	str.w	fp, [sp, #20]
 800e8da:	f8cd b010 	str.w	fp, [sp, #16]
    getPhy.Attribute = PHY_MIN_TX_DR;
 800e8de:	2302      	movs	r3, #2
 800e8e0:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e8e4:	4e56      	ldr	r6, [pc, #344]	; (800ea40 <LoRaMacMcpsRequest+0x1d8>)
 800e8e6:	f896 3074 	ldrb.w	r3, [r6, #116]	; 0x74
 800e8ea:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e8ee:	a90e      	add	r1, sp, #56	; 0x38
 800e8f0:	f896 0040 	ldrb.w	r0, [r6, #64]	; 0x40
 800e8f4:	f001 f942 	bl	800fb7c <RegionGetPhyParam>
 800e8f8:	900d      	str	r0, [sp, #52]	; 0x34
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 800e8fa:	b244      	sxtb	r4, r0
 800e8fc:	45a3      	cmp	fp, r4
 800e8fe:	bfb8      	it	lt
 800e900:	46a3      	movlt	fp, r4
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 800e902:	f896 9106 	ldrb.w	r9, [r6, #262]	; 0x106
 800e906:	f896 2109 	ldrb.w	r2, [r6, #265]	; 0x109
 800e90a:	f896 111c 	ldrb.w	r1, [r6, #284]	; 0x11c
 800e90e:	4648      	mov	r0, r9
 800e910:	f7fc ff04 	bl	800b71c <CheckForMinimumAbpDatarate>
 800e914:	4603      	mov	r3, r0
 800e916:	b900      	cbnz	r0, 800e91a <LoRaMacMcpsRequest+0xb2>
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 800e918:	465c      	mov	r4, fp
    if( readyToSend == true )
 800e91a:	f1b8 0f00 	cmp.w	r8, #0
 800e91e:	f000 8082 	beq.w	800ea26 <LoRaMacMcpsRequest+0x1be>
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 800e922:	f1b9 0f00 	cmp.w	r9, #0
 800e926:	d000      	beq.n	800e92a <LoRaMacMcpsRequest+0xc2>
 800e928:	b19b      	cbz	r3, 800e952 <LoRaMacMcpsRequest+0xea>
            verify.DatarateParams.Datarate = datarate;
 800e92a:	f88d 402c 	strb.w	r4, [sp, #44]	; 0x2c
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800e92e:	4b44      	ldr	r3, [pc, #272]	; (800ea40 <LoRaMacMcpsRequest+0x1d8>)
 800e930:	f893 2074 	ldrb.w	r2, [r3, #116]	; 0x74
 800e934:	f88d 202e 	strb.w	r2, [sp, #46]	; 0x2e
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 800e938:	2205      	movs	r2, #5
 800e93a:	a90b      	add	r1, sp, #44	; 0x2c
 800e93c:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800e940:	f001 f950 	bl	800fbe4 <RegionVerify>
 800e944:	2800      	cmp	r0, #0
 800e946:	d076      	beq.n	800ea36 <LoRaMacMcpsRequest+0x1ce>
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 800e948:	f99d 202c 	ldrsb.w	r2, [sp, #44]	; 0x2c
 800e94c:	4b3c      	ldr	r3, [pc, #240]	; (800ea40 <LoRaMacMcpsRequest+0x1d8>)
 800e94e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 800e952:	4b3a      	ldr	r3, [pc, #232]	; (800ea3c <LoRaMacMcpsRequest+0x1d4>)
 800e954:	f8d3 149c 	ldr.w	r1, [r3, #1180]	; 0x49c
 800e958:	4b39      	ldr	r3, [pc, #228]	; (800ea40 <LoRaMacMcpsRequest+0x1d8>)
 800e95a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 800e95e:	f7fe f81d 	bl	800c99c <LoRaMacHandleResponseTimeout>
        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 800e962:	9b03      	ldr	r3, [sp, #12]
 800e964:	9300      	str	r3, [sp, #0]
 800e966:	4653      	mov	r3, sl
 800e968:	9a05      	ldr	r2, [sp, #20]
 800e96a:	9904      	ldr	r1, [sp, #16]
 800e96c:	a80c      	add	r0, sp, #48	; 0x30
 800e96e:	f7fe ff19 	bl	800d7a4 <Send>
        if( status == LORAMAC_STATUS_OK )
 800e972:	2800      	cmp	r0, #0
 800e974:	d152      	bne.n	800ea1c <LoRaMacMcpsRequest+0x1b4>
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 800e976:	4b31      	ldr	r3, [pc, #196]	; (800ea3c <LoRaMacMcpsRequest+0x1d4>)
 800e978:	f883 7444 	strb.w	r7, [r3, #1092]	; 0x444
            MacCtx.MacFlags.Bits.McpsReq = 1;
 800e97c:	f893 2495 	ldrb.w	r2, [r3, #1173]	; 0x495
 800e980:	f042 0201 	orr.w	r2, r2, #1
 800e984:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
 800e988:	e04e      	b.n	800ea28 <LoRaMacMcpsRequest+0x1c0>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 800e98a:	4b2d      	ldr	r3, [pc, #180]	; (800ea40 <LoRaMacMcpsRequest+0x1d8>)
 800e98c:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 800e990:	2b02      	cmp	r3, #2
 800e992:	d194      	bne.n	800e8be <LoRaMacMcpsRequest+0x56>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 800e994:	4b2a      	ldr	r3, [pc, #168]	; (800ea40 <LoRaMacMcpsRequest+0x1d8>)
 800e996:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d18f      	bne.n	800e8be <LoRaMacMcpsRequest+0x56>
        ( request.Type == MCPS_UNCONFIRMED ) )
 800e99e:	f89d 3018 	ldrb.w	r3, [sp, #24]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d18b      	bne.n	800e8be <LoRaMacMcpsRequest+0x56>
        request.Type = MCPS_CONFIRMED;
 800e9a6:	2301      	movs	r3, #1
 800e9a8:	f88d 3018 	strb.w	r3, [sp, #24]
 800e9ac:	e787      	b.n	800e8be <LoRaMacMcpsRequest+0x56>
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 800e9ae:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 800e9b2:	2202      	movs	r2, #2
 800e9b4:	f362 1347 	bfi	r3, r2, #5, #3
 800e9b8:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
            fPort = request.Req.Unconfirmed.fPort;
 800e9bc:	f89d 301c 	ldrb.w	r3, [sp, #28]
 800e9c0:	9304      	str	r3, [sp, #16]
            fBuffer = request.Req.Unconfirmed.fBuffer;
 800e9c2:	9b08      	ldr	r3, [sp, #32]
 800e9c4:	9305      	str	r3, [sp, #20]
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 800e9c6:	f8bd a024 	ldrh.w	sl, [sp, #36]	; 0x24
            datarate = request.Req.Unconfirmed.Datarate;
 800e9ca:	f99d b026 	ldrsb.w	fp, [sp, #38]	; 0x26
            readyToSend = true;
 800e9ce:	f04f 0801 	mov.w	r8, #1
            break;
 800e9d2:	e784      	b.n	800e8de <LoRaMacMcpsRequest+0x76>
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 800e9d4:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 800e9d8:	2204      	movs	r2, #4
 800e9da:	f362 1347 	bfi	r3, r2, #5, #3
 800e9de:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
            fPort = request.Req.Confirmed.fPort;
 800e9e2:	f89d 301c 	ldrb.w	r3, [sp, #28]
 800e9e6:	9304      	str	r3, [sp, #16]
            fBuffer = request.Req.Confirmed.fBuffer;
 800e9e8:	9b08      	ldr	r3, [sp, #32]
 800e9ea:	9305      	str	r3, [sp, #20]
            fBufferSize = request.Req.Confirmed.fBufferSize;
 800e9ec:	f8bd a024 	ldrh.w	sl, [sp, #36]	; 0x24
            datarate = request.Req.Confirmed.Datarate;
 800e9f0:	f99d b026 	ldrsb.w	fp, [sp, #38]	; 0x26
            readyToSend = true;
 800e9f4:	f04f 0801 	mov.w	r8, #1
            break;
 800e9f8:	e771      	b.n	800e8de <LoRaMacMcpsRequest+0x76>
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 800e9fa:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 800e9fe:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800ea02:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
            fBuffer = request.Req.Proprietary.fBuffer;
 800ea06:	9b07      	ldr	r3, [sp, #28]
 800ea08:	9305      	str	r3, [sp, #20]
            fBufferSize = request.Req.Proprietary.fBufferSize;
 800ea0a:	f8bd a020 	ldrh.w	sl, [sp, #32]
            datarate = request.Req.Proprietary.Datarate;
 800ea0e:	f99d b022 	ldrsb.w	fp, [sp, #34]	; 0x22
            readyToSend = true;
 800ea12:	f04f 0801 	mov.w	r8, #1
    uint8_t fPort = 0;
 800ea16:	2300      	movs	r3, #0
 800ea18:	9304      	str	r3, [sp, #16]
            break;
 800ea1a:	e760      	b.n	800e8de <LoRaMacMcpsRequest+0x76>
            MacCtx.NodeAckRequested = false;
 800ea1c:	4b07      	ldr	r3, [pc, #28]	; (800ea3c <LoRaMacMcpsRequest+0x1d4>)
 800ea1e:	2200      	movs	r2, #0
 800ea20:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 800ea24:	e000      	b.n	800ea28 <LoRaMacMcpsRequest+0x1c0>
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800ea26:	2002      	movs	r0, #2
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 800ea28:	4b04      	ldr	r3, [pc, #16]	; (800ea3c <LoRaMacMcpsRequest+0x1d4>)
 800ea2a:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 800ea2e:	612b      	str	r3, [r5, #16]
    return status;
 800ea30:	e72b      	b.n	800e88a <LoRaMacMcpsRequest+0x22>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ea32:	2003      	movs	r0, #3
 800ea34:	e729      	b.n	800e88a <LoRaMacMcpsRequest+0x22>
                return LORAMAC_STATUS_PARAMETER_INVALID;
 800ea36:	2003      	movs	r0, #3
 800ea38:	e727      	b.n	800e88a <LoRaMacMcpsRequest+0x22>
 800ea3a:	bf00      	nop
 800ea3c:	20003548 	.word	0x20003548
 800ea40:	20008000 	.word	0x20008000

0800ea44 <LoRaMacTestSetDutyCycleOn>:
/* ST_WORKAROUND_END */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 800ea44:	b510      	push	{r4, lr}
 800ea46:	b082      	sub	sp, #8
 800ea48:	4604      	mov	r4, r0
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 800ea4a:	f88d 0004 	strb.w	r0, [sp, #4]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 800ea4e:	220f      	movs	r2, #15
 800ea50:	a901      	add	r1, sp, #4
 800ea52:	4b05      	ldr	r3, [pc, #20]	; (800ea68 <LoRaMacTestSetDutyCycleOn+0x24>)
 800ea54:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800ea58:	f001 f8c4 	bl	800fbe4 <RegionVerify>
 800ea5c:	b110      	cbz	r0, 800ea64 <LoRaMacTestSetDutyCycleOn+0x20>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 800ea5e:	4b02      	ldr	r3, [pc, #8]	; (800ea68 <LoRaMacTestSetDutyCycleOn+0x24>)
 800ea60:	f883 4108 	strb.w	r4, [r3, #264]	; 0x108
    }
}
 800ea64:	b002      	add	sp, #8
 800ea66:	bd10      	pop	{r4, pc}
 800ea68:	20008000 	.word	0x20008000

0800ea6c <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 800ea6c:	b538      	push	{r3, r4, r5, lr}
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 800ea6e:	f7ff f97b 	bl	800dd68 <LoRaMacStop>
 800ea72:	b110      	cbz	r0, 800ea7a <LoRaMacDeInitialization+0xe>
        // Return success
        return LORAMAC_STATUS_OK;
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 800ea74:	2401      	movs	r4, #1
    }
}
 800ea76:	4620      	mov	r0, r4
 800ea78:	bd38      	pop	{r3, r4, r5, pc}
 800ea7a:	4604      	mov	r4, r0
        TimerStop( &MacCtx.TxDelayedTimer );
 800ea7c:	4d0a      	ldr	r5, [pc, #40]	; (800eaa8 <LoRaMacDeInitialization+0x3c>)
 800ea7e:	f505 705a 	add.w	r0, r5, #872	; 0x368
 800ea82:	f006 fa2f 	bl	8014ee4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 800ea86:	f505 7060 	add.w	r0, r5, #896	; 0x380
 800ea8a:	f006 fa2b 	bl	8014ee4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 800ea8e:	f505 7066 	add.w	r0, r5, #920	; 0x398
 800ea92:	f006 fa27 	bl	8014ee4 <UTIL_TIMER_Stop>
        LoRaMacClassBHaltBeaconing( );
 800ea96:	f000 f899 	bl	800ebcc <LoRaMacClassBHaltBeaconing>
        ResetMacParameters( );
 800ea9a:	f7fe fc5f 	bl	800d35c <ResetMacParameters>
        Radio.Sleep( );
 800ea9e:	4b03      	ldr	r3, [pc, #12]	; (800eaac <LoRaMacDeInitialization+0x40>)
 800eaa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eaa2:	4798      	blx	r3
        return LORAMAC_STATUS_OK;
 800eaa4:	e7e7      	b.n	800ea76 <LoRaMacDeInitialization+0xa>
 800eaa6:	bf00      	nop
 800eaa8:	20003548 	.word	0x20003548
 800eaac:	08016484 	.word	0x08016484

0800eab0 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 800eab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eab4:	b08b      	sub	sp, #44	; 0x2c
 800eab6:	460f      	mov	r7, r1
 800eab8:	4616      	mov	r6, r2
 800eaba:	461d      	mov	r5, r3
    bool adrAckReq = false;
    int8_t datarate = adrNext->Datarate;
 800eabc:	f990 900c 	ldrsb.w	r9, [r0, #12]
    int8_t txPower = adrNext->TxPower;
 800eac0:	f990 a00d 	ldrsb.w	sl, [r0, #13]
    uint8_t nbTrans = adrNext->NbTrans;
 800eac4:	f890 b00e 	ldrb.w	fp, [r0, #14]
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 800eac8:	6842      	ldr	r2, [r0, #4]
 800eaca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eacc:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 800eace:	f890 8001 	ldrb.w	r8, [r0, #1]
 800ead2:	f1b8 0f00 	cmp.w	r8, #0
 800ead6:	d109      	bne.n	800eaec <LoRaMacAdrCalcNext+0x3c>
                datarate = phyParam.Value;
            }
        }
    }

    *drOut = datarate;
 800ead8:	f887 9000 	strb.w	r9, [r7]
    *txPowOut = txPower;
 800eadc:	f886 a000 	strb.w	sl, [r6]
    *nbTransOut = nbTrans;
 800eae0:	f885 b000 	strb.w	fp, [r5]
    return adrAckReq;
}
 800eae4:	4640      	mov	r0, r8
 800eae6:	b00b      	add	sp, #44	; 0x2c
 800eae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaec:	4604      	mov	r4, r0
        getPhy.Attribute = PHY_MIN_TX_DR;
 800eaee:	2302      	movs	r3, #2
 800eaf0:	f88d 3020 	strb.w	r3, [sp, #32]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 800eaf4:	7bc3      	ldrb	r3, [r0, #15]
 800eaf6:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 800eafa:	a908      	add	r1, sp, #32
 800eafc:	7c00      	ldrb	r0, [r0, #16]
 800eafe:	f001 f83d 	bl	800fb7c <RegionGetPhyParam>
 800eb02:	9007      	str	r0, [sp, #28]
        minTxDatarate = phyParam.Value;
 800eb04:	b243      	sxtb	r3, r0
 800eb06:	9301      	str	r3, [sp, #4]
        datarate = MAX( datarate, minTxDatarate );
 800eb08:	454b      	cmp	r3, r9
 800eb0a:	bfb8      	it	lt
 800eb0c:	464b      	movlt	r3, r9
 800eb0e:	9300      	str	r3, [sp, #0]
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 800eb10:	6862      	ldr	r2, [r4, #4]
 800eb12:	8923      	ldrh	r3, [r4, #8]
 800eb14:	429a      	cmp	r2, r3
 800eb16:	d201      	bcs.n	800eb1c <LoRaMacAdrCalcNext+0x6c>
    bool adrAckReq = false;
 800eb18:	f04f 0800 	mov.w	r8, #0
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 800eb1c:	8961      	ldrh	r1, [r4, #10]
 800eb1e:	440b      	add	r3, r1
 800eb20:	429a      	cmp	r2, r3
 800eb22:	d224      	bcs.n	800eb6e <LoRaMacAdrCalcNext+0xbe>
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 800eb24:	6863      	ldr	r3, [r4, #4]
 800eb26:	8921      	ldrh	r1, [r4, #8]
 800eb28:	8962      	ldrh	r2, [r4, #10]
 800eb2a:	eb01 0042 	add.w	r0, r1, r2, lsl #1
 800eb2e:	4283      	cmp	r3, r0
 800eb30:	d332      	bcc.n	800eb98 <LoRaMacAdrCalcNext+0xe8>
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 800eb32:	1a5b      	subs	r3, r3, r1
 800eb34:	fbb3 f1f2 	udiv	r1, r3, r2
 800eb38:	fb02 3311 	mls	r3, r2, r1, r3
 800eb3c:	bb7b      	cbnz	r3, 800eb9e <LoRaMacAdrCalcNext+0xee>
                if( datarate == minTxDatarate )
 800eb3e:	9b01      	ldr	r3, [sp, #4]
 800eb40:	4599      	cmp	r9, r3
 800eb42:	dc03      	bgt.n	800eb4c <LoRaMacAdrCalcNext+0x9c>
                    if( adrNext->UpdateChanMask == true )
 800eb44:	7823      	ldrb	r3, [r4, #0]
 800eb46:	b9eb      	cbnz	r3, 800eb84 <LoRaMacAdrCalcNext+0xd4>
                    nbTrans = 1;
 800eb48:	f04f 0b01 	mov.w	fp, #1
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800eb4c:	2321      	movs	r3, #33	; 0x21
 800eb4e:	f88d 3020 	strb.w	r3, [sp, #32]
                getPhy.Datarate = datarate;
 800eb52:	9b00      	ldr	r3, [sp, #0]
 800eb54:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 800eb58:	7be3      	ldrb	r3, [r4, #15]
 800eb5a:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 800eb5e:	a908      	add	r1, sp, #32
 800eb60:	7c20      	ldrb	r0, [r4, #16]
 800eb62:	f001 f80b 	bl	800fb7c <RegionGetPhyParam>
 800eb66:	9007      	str	r0, [sp, #28]
                datarate = phyParam.Value;
 800eb68:	fa4f f980 	sxtb.w	r9, r0
 800eb6c:	e7b4      	b.n	800ead8 <LoRaMacAdrCalcNext+0x28>
            getPhy.Attribute = PHY_DEF_TX_POWER;
 800eb6e:	230a      	movs	r3, #10
 800eb70:	f88d 3020 	strb.w	r3, [sp, #32]
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 800eb74:	a908      	add	r1, sp, #32
 800eb76:	7c20      	ldrb	r0, [r4, #16]
 800eb78:	f001 f800 	bl	800fb7c <RegionGetPhyParam>
 800eb7c:	9007      	str	r0, [sp, #28]
            txPower = phyParam.Value;
 800eb7e:	fa4f fa80 	sxtb.w	sl, r0
 800eb82:	e7cf      	b.n	800eb24 <LoRaMacAdrCalcNext+0x74>
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800eb84:	2302      	movs	r3, #2
 800eb86:	f88d 3018 	strb.w	r3, [sp, #24]
                        RegionInitDefaults( adrNext->Region, &params );
 800eb8a:	a903      	add	r1, sp, #12
 800eb8c:	7c20      	ldrb	r0, [r4, #16]
 800eb8e:	f001 f81b 	bl	800fbc8 <RegionInitDefaults>
                    nbTrans = 1;
 800eb92:	f04f 0b01 	mov.w	fp, #1
 800eb96:	e7d9      	b.n	800eb4c <LoRaMacAdrCalcNext+0x9c>
        datarate = MAX( datarate, minTxDatarate );
 800eb98:	f8dd 9000 	ldr.w	r9, [sp]
 800eb9c:	e79c      	b.n	800ead8 <LoRaMacAdrCalcNext+0x28>
 800eb9e:	f8dd 9000 	ldr.w	r9, [sp]
 800eba2:	e799      	b.n	800ead8 <LoRaMacAdrCalcNext+0x28>

0800eba4 <LoRaMacClassBInit>:
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800eba4:	4770      	bx	lr

0800eba6 <LoRaMacClassBSetBeaconState>:
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800eba6:	4770      	bx	lr

0800eba8 <LoRaMacClassBSetPingSlotState>:
void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800eba8:	4770      	bx	lr

0800ebaa <LoRaMacClassBSetMulticastSlotState>:
void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebaa:	4770      	bx	lr

0800ebac <LoRaMacClassBIsAcquisitionInProgress>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebac:	2000      	movs	r0, #0
 800ebae:	4770      	bx	lr

0800ebb0 <LoRaMacClassBBeaconTimerEvent>:
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebb0:	4770      	bx	lr

0800ebb2 <LoRaMacClassBPingSlotTimerEvent>:
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebb2:	4770      	bx	lr

0800ebb4 <LoRaMacClassBMulticastSlotTimerEvent>:
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebb4:	4770      	bx	lr

0800ebb6 <LoRaMacClassBRxBeacon>:
    }
    return beaconProcessed;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebb6:	2000      	movs	r0, #0
 800ebb8:	4770      	bx	lr

0800ebba <LoRaMacClassBIsBeaconExpected>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebba:	2000      	movs	r0, #0
 800ebbc:	4770      	bx	lr

0800ebbe <LoRaMacClassBIsPingExpected>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebbe:	2000      	movs	r0, #0
 800ebc0:	4770      	bx	lr

0800ebc2 <LoRaMacClassBIsMulticastExpected>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebc2:	2000      	movs	r0, #0
 800ebc4:	4770      	bx	lr

0800ebc6 <LoRaMacClassBIsBeaconModeActive>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebc6:	2000      	movs	r0, #0
 800ebc8:	4770      	bx	lr

0800ebca <LoRaMacClassBSetPingSlotInfo>:
{
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebca:	4770      	bx	lr

0800ebcc <LoRaMacClassBHaltBeaconing>:

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebcc:	4770      	bx	lr

0800ebce <LoRaMacClassBResumeBeaconing>:
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebce:	4770      	bx	lr

0800ebd0 <LoRaMacClassBSwitchClass>:
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebd0:	2002      	movs	r0, #2
 800ebd2:	4770      	bx	lr

0800ebd4 <LoRaMacClassBMibGetRequestConfirm>:
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebd4:	2002      	movs	r0, #2
 800ebd6:	4770      	bx	lr

0800ebd8 <LoRaMacMibClassBSetRequestConfirm>:
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebd8:	2002      	movs	r0, #2
 800ebda:	4770      	bx	lr

0800ebdc <LoRaMacClassBPingSlotInfoAns>:
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebdc:	4770      	bx	lr

0800ebde <LoRaMacClassBPingSlotChannelReq>:

    return status;
#else
    return 0;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebde:	2000      	movs	r0, #0
 800ebe0:	4770      	bx	lr

0800ebe2 <LoRaMacClassBBeaconTimingAns>:

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebe2:	4770      	bx	lr

0800ebe4 <LoRaMacClassBDeviceTimeAns>:
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebe4:	4770      	bx	lr

0800ebe6 <LoRaMacClassBBeaconFreqReq>:
    }
    return false;
#else
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebe6:	2000      	movs	r0, #0
 800ebe8:	4770      	bx	lr

0800ebea <LoRaMacClassBIsUplinkCollision>:
    }
    return 0;
#else
    return 0;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebea:	2000      	movs	r0, #0
 800ebec:	4770      	bx	lr

0800ebee <LoRaMacClassBStopRxSlots>:
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebee:	4770      	bx	lr

0800ebf0 <LoRaMacClassBSetFPendingBit>:
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebf0:	4770      	bx	lr

0800ebf2 <LoRaMacClassBProcess>:
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 800ebf2:	4770      	bx	lr

0800ebf4 <IsSlotFree>:
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
    uint8_t* mem = ( uint8_t* )slot;

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	2b0f      	cmp	r3, #15
 800ebf8:	d804      	bhi.n	800ec04 <IsSlotFree+0x10>
    {
        if( mem[size] != 0x00 )
 800ebfa:	5cc2      	ldrb	r2, [r0, r3]
 800ebfc:	b922      	cbnz	r2, 800ec08 <IsSlotFree+0x14>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 800ebfe:	3301      	adds	r3, #1
 800ec00:	b29b      	uxth	r3, r3
 800ec02:	e7f8      	b.n	800ebf6 <IsSlotFree+0x2>
        {
            return false;
        }
    }
    return true;
 800ec04:	2001      	movs	r0, #1
 800ec06:	4770      	bx	lr
            return false;
 800ec08:	2000      	movs	r0, #0
}
 800ec0a:	4770      	bx	lr

0800ec0c <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 800ec0c:	b538      	push	{r3, r4, r5, lr}
    uint8_t itr = 0;
 800ec0e:	2400      	movs	r4, #0

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 800ec10:	0125      	lsls	r5, r4, #4
 800ec12:	f105 0308 	add.w	r3, r5, #8
 800ec16:	4d06      	ldr	r5, [pc, #24]	; (800ec30 <MallocNewMacCommandSlot+0x24>)
 800ec18:	441d      	add	r5, r3
 800ec1a:	4628      	mov	r0, r5
 800ec1c:	f7ff ffea 	bl	800ebf4 <IsSlotFree>
 800ec20:	b920      	cbnz	r0, 800ec2c <MallocNewMacCommandSlot+0x20>
    {
        itr++;
 800ec22:	3401      	adds	r4, #1
 800ec24:	b2e4      	uxtb	r4, r4
        if( itr == NUM_OF_MAC_COMMANDS )
 800ec26:	2c20      	cmp	r4, #32
 800ec28:	d1f2      	bne.n	800ec10 <MallocNewMacCommandSlot+0x4>
        {
            return NULL;
 800ec2a:	2500      	movs	r5, #0
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
}
 800ec2c:	4628      	mov	r0, r5
 800ec2e:	bd38      	pop	{r3, r4, r5, pc}
 800ec30:	20003b0c 	.word	0x20003b0c

0800ec34 <LinkedListInit>:
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
    if( list == NULL )
 800ec34:	b120      	cbz	r0, 800ec40 <LinkedListInit+0xc>
    {
        return false;
    }

    list->First = NULL;
 800ec36:	2200      	movs	r2, #0
 800ec38:	6002      	str	r2, [r0, #0]
    list->Last = NULL;
 800ec3a:	6042      	str	r2, [r0, #4]

    return true;
 800ec3c:	2001      	movs	r0, #1
 800ec3e:	4770      	bx	lr
        return false;
 800ec40:	2000      	movs	r0, #0
}
 800ec42:	4770      	bx	lr

0800ec44 <LinkedListAdd>:
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
    if( ( list == NULL ) || ( element == NULL ) )
 800ec44:	4603      	mov	r3, r0
 800ec46:	b160      	cbz	r0, 800ec62 <LinkedListAdd+0x1e>
 800ec48:	b169      	cbz	r1, 800ec66 <LinkedListAdd+0x22>
    {
        return false;
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 800ec4a:	6802      	ldr	r2, [r0, #0]
 800ec4c:	b13a      	cbz	r2, 800ec5e <LinkedListAdd+0x1a>
    {
        list->First = element;
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 800ec4e:	685a      	ldr	r2, [r3, #4]
 800ec50:	b102      	cbz	r2, 800ec54 <LinkedListAdd+0x10>
    {
        list->Last->Next = element;
 800ec52:	6011      	str	r1, [r2, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 800ec54:	2200      	movs	r2, #0
 800ec56:	600a      	str	r2, [r1, #0]

    // Update the last entry of the list.
    list->Last = element;
 800ec58:	6059      	str	r1, [r3, #4]

    return true;
 800ec5a:	2001      	movs	r0, #1
 800ec5c:	4770      	bx	lr
        list->First = element;
 800ec5e:	6001      	str	r1, [r0, #0]
 800ec60:	e7f5      	b.n	800ec4e <LinkedListAdd+0xa>
        return false;
 800ec62:	2000      	movs	r0, #0
 800ec64:	4770      	bx	lr
 800ec66:	2000      	movs	r0, #0
}
 800ec68:	4770      	bx	lr

0800ec6a <LinkedListGetPrevious>:
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
    if( ( list == NULL ) || ( element == NULL ) )
 800ec6a:	b160      	cbz	r0, 800ec86 <LinkedListGetPrevious+0x1c>
 800ec6c:	b161      	cbz	r1, 800ec88 <LinkedListGetPrevious+0x1e>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 800ec6e:	6800      	ldr	r0, [r0, #0]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 800ec70:	4281      	cmp	r1, r0
 800ec72:	d102      	bne.n	800ec7a <LinkedListGetPrevious+0x10>
            curElement = curElement->Next;
        }
    }
    else
    {
        curElement = NULL;
 800ec74:	2000      	movs	r0, #0
    }

    return curElement;
}
 800ec76:	4770      	bx	lr
            curElement = curElement->Next;
 800ec78:	4618      	mov	r0, r3
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 800ec7a:	2800      	cmp	r0, #0
 800ec7c:	d0fb      	beq.n	800ec76 <LinkedListGetPrevious+0xc>
 800ec7e:	6803      	ldr	r3, [r0, #0]
 800ec80:	428b      	cmp	r3, r1
 800ec82:	d1f9      	bne.n	800ec78 <LinkedListGetPrevious+0xe>
 800ec84:	4770      	bx	lr
 800ec86:	4770      	bx	lr
        return NULL;
 800ec88:	4608      	mov	r0, r1
 800ec8a:	4770      	bx	lr

0800ec8c <LinkedListRemove>:
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
    if( ( list == NULL ) || ( element == NULL ) )
 800ec8c:	b1b8      	cbz	r0, 800ecbe <LinkedListRemove+0x32>
{
 800ec8e:	b538      	push	{r3, r4, r5, lr}
 800ec90:	460c      	mov	r4, r1
 800ec92:	4605      	mov	r5, r0
    if( ( list == NULL ) || ( element == NULL ) )
 800ec94:	b1a9      	cbz	r1, 800ecc2 <LinkedListRemove+0x36>
    {
        return false;
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 800ec96:	f7ff ffe8 	bl	800ec6a <LinkedListGetPrevious>

    if( list->First == element )
 800ec9a:	682b      	ldr	r3, [r5, #0]
 800ec9c:	42a3      	cmp	r3, r4
 800ec9e:	d009      	beq.n	800ecb4 <LinkedListRemove+0x28>
    {
        list->First = element->Next;
    }

    if( list->Last == element )
 800eca0:	686b      	ldr	r3, [r5, #4]
 800eca2:	42a3      	cmp	r3, r4
 800eca4:	d009      	beq.n	800ecba <LinkedListRemove+0x2e>
    {
        list->Last = PrevElement;
    }

    if( PrevElement != NULL )
 800eca6:	b108      	cbz	r0, 800ecac <LinkedListRemove+0x20>
    {
        PrevElement->Next = element->Next;
 800eca8:	6823      	ldr	r3, [r4, #0]
 800ecaa:	6003      	str	r3, [r0, #0]
    }

    element->Next = NULL;
 800ecac:	2300      	movs	r3, #0
 800ecae:	6023      	str	r3, [r4, #0]

    return true;
 800ecb0:	2001      	movs	r0, #1
}
 800ecb2:	bd38      	pop	{r3, r4, r5, pc}
        list->First = element->Next;
 800ecb4:	6823      	ldr	r3, [r4, #0]
 800ecb6:	602b      	str	r3, [r5, #0]
 800ecb8:	e7f2      	b.n	800eca0 <LinkedListRemove+0x14>
        list->Last = PrevElement;
 800ecba:	6068      	str	r0, [r5, #4]
 800ecbc:	e7f3      	b.n	800eca6 <LinkedListRemove+0x1a>
        return false;
 800ecbe:	2000      	movs	r0, #0
}
 800ecc0:	4770      	bx	lr
        return false;
 800ecc2:	2000      	movs	r0, #0
 800ecc4:	e7f5      	b.n	800ecb2 <LinkedListRemove+0x26>
	...

0800ecc8 <IsSticky>:
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
    switch( cid )
 800ecc8:	2811      	cmp	r0, #17
 800ecca:	d808      	bhi.n	800ecde <IsSticky+0x16>
 800eccc:	2301      	movs	r3, #1
 800ecce:	fa03 f000 	lsl.w	r0, r3, r0
 800ecd2:	4b04      	ldr	r3, [pc, #16]	; (800ece4 <IsSticky+0x1c>)
 800ecd4:	4218      	tst	r0, r3
 800ecd6:	bf14      	ite	ne
 800ecd8:	2001      	movne	r0, #1
 800ecda:	2000      	moveq	r0, #0
 800ecdc:	4770      	bx	lr
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
        default:
            return false;
 800ecde:	2000      	movs	r0, #0
    }
}
 800ece0:	4770      	bx	lr
 800ece2:	bf00      	nop
 800ece4:	00020720 	.word	0x00020720

0800ece8 <FreeMacCommandSlot>:
    if( slot == NULL )
 800ece8:	b130      	cbz	r0, 800ecf8 <FreeMacCommandSlot+0x10>
{
 800ecea:	b508      	push	{r3, lr}
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 800ecec:	2210      	movs	r2, #16
 800ecee:	2100      	movs	r1, #0
 800ecf0:	f003 ffef 	bl	8012cd2 <memset1>
    return true;
 800ecf4:	2001      	movs	r0, #1
}
 800ecf6:	bd08      	pop	{r3, pc}
        return false;
 800ecf8:	2000      	movs	r0, #0
}
 800ecfa:	4770      	bx	lr

0800ecfc <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 800ecfc:	b510      	push	{r4, lr}
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 800ecfe:	4c06      	ldr	r4, [pc, #24]	; (800ed18 <LoRaMacCommandsInit+0x1c>)
 800ed00:	f44f 7203 	mov.w	r2, #524	; 0x20c
 800ed04:	2100      	movs	r1, #0
 800ed06:	4620      	mov	r0, r4
 800ed08:	f003 ffe3 	bl	8012cd2 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 800ed0c:	4620      	mov	r0, r4
 800ed0e:	f7ff ff91 	bl	800ec34 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
}
 800ed12:	2000      	movs	r0, #0
 800ed14:	bd10      	pop	{r4, pc}
 800ed16:	bf00      	nop
 800ed18:	20003b0c 	.word	0x20003b0c

0800ed1c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
    if( payload == NULL )
 800ed1c:	b301      	cbz	r1, 800ed60 <LoRaMacCommandsAddCmd+0x44>
{
 800ed1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed20:	4605      	mov	r5, r0
 800ed22:	4614      	mov	r4, r2
 800ed24:	460f      	mov	r7, r1
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 800ed26:	f7ff ff71 	bl	800ec0c <MallocNewMacCommandSlot>

    if( newCmd == NULL )
 800ed2a:	4606      	mov	r6, r0
 800ed2c:	b1d0      	cbz	r0, 800ed64 <LoRaMacCommandsAddCmd+0x48>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 800ed2e:	4601      	mov	r1, r0
 800ed30:	480e      	ldr	r0, [pc, #56]	; (800ed6c <LoRaMacCommandsAddCmd+0x50>)
 800ed32:	f7ff ff87 	bl	800ec44 <LinkedListAdd>
 800ed36:	b1b8      	cbz	r0, 800ed68 <LoRaMacCommandsAddCmd+0x4c>
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    // Set Values
    newCmd->CID = cid;
 800ed38:	7135      	strb	r5, [r6, #4]
    newCmd->PayloadSize = payloadSize;
 800ed3a:	60b4      	str	r4, [r6, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 800ed3c:	b2a2      	uxth	r2, r4
 800ed3e:	4639      	mov	r1, r7
 800ed40:	1d70      	adds	r0, r6, #5
 800ed42:	f003 ffae 	bl	8012ca2 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 800ed46:	4628      	mov	r0, r5
 800ed48:	f7ff ffbe 	bl	800ecc8 <IsSticky>
 800ed4c:	7330      	strb	r0, [r6, #12]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 800ed4e:	4b07      	ldr	r3, [pc, #28]	; (800ed6c <LoRaMacCommandsAddCmd+0x50>)
 800ed50:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800ed54:	4414      	add	r4, r2
 800ed56:	3401      	adds	r4, #1
 800ed58:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 800ed5c:	2000      	movs	r0, #0
}
 800ed5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 800ed60:	2001      	movs	r0, #1
}
 800ed62:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 800ed64:	2002      	movs	r0, #2
 800ed66:	e7fa      	b.n	800ed5e <LoRaMacCommandsAddCmd+0x42>
        return LORAMAC_COMMANDS_ERROR;
 800ed68:	2005      	movs	r0, #5
 800ed6a:	e7f8      	b.n	800ed5e <LoRaMacCommandsAddCmd+0x42>
 800ed6c:	20003b0c 	.word	0x20003b0c

0800ed70 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
    if( macCmd == NULL )
 800ed70:	b1a0      	cbz	r0, 800ed9c <LoRaMacCommandsRemoveCmd+0x2c>
{
 800ed72:	b510      	push	{r4, lr}
 800ed74:	4604      	mov	r4, r0
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 800ed76:	4601      	mov	r1, r0
 800ed78:	480b      	ldr	r0, [pc, #44]	; (800eda8 <LoRaMacCommandsRemoveCmd+0x38>)
 800ed7a:	f7ff ff87 	bl	800ec8c <LinkedListRemove>
 800ed7e:	b178      	cbz	r0, 800eda0 <LoRaMacCommandsRemoveCmd+0x30>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 800ed80:	68a1      	ldr	r1, [r4, #8]
 800ed82:	4a09      	ldr	r2, [pc, #36]	; (800eda8 <LoRaMacCommandsRemoveCmd+0x38>)
 800ed84:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
 800ed88:	1a5b      	subs	r3, r3, r1
 800ed8a:	3b01      	subs	r3, #1
 800ed8c:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 800ed90:	4620      	mov	r0, r4
 800ed92:	f7ff ffa9 	bl	800ece8 <FreeMacCommandSlot>
 800ed96:	b128      	cbz	r0, 800eda4 <LoRaMacCommandsRemoveCmd+0x34>
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    return LORAMAC_COMMANDS_SUCCESS;
 800ed98:	2000      	movs	r0, #0
}
 800ed9a:	bd10      	pop	{r4, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 800ed9c:	2001      	movs	r0, #1
}
 800ed9e:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 800eda0:	2003      	movs	r0, #3
 800eda2:	e7fa      	b.n	800ed9a <LoRaMacCommandsRemoveCmd+0x2a>
        return LORAMAC_COMMANDS_ERROR;
 800eda4:	2005      	movs	r0, #5
 800eda6:	e7f8      	b.n	800ed9a <LoRaMacCommandsRemoveCmd+0x2a>
 800eda8:	20003b0c 	.word	0x20003b0c

0800edac <LoRaMacCommandsRemoveNoneStickyCmds>:
{
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 800edac:	4b0a      	ldr	r3, [pc, #40]	; (800edd8 <LoRaMacCommandsRemoveNoneStickyCmds+0x2c>)
 800edae:	6818      	ldr	r0, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 800edb0:	b120      	cbz	r0, 800edbc <LoRaMacCommandsRemoveNoneStickyCmds+0x10>
    {
        if( curElement->IsSticky == false )
 800edb2:	7b03      	ldrb	r3, [r0, #12]
 800edb4:	b11b      	cbz	r3, 800edbe <LoRaMacCommandsRemoveNoneStickyCmds+0x12>
            LoRaMacCommandsRemoveCmd( curElement );
            curElement = nexElement;
        }
        else
        {
            curElement = curElement->Next;
 800edb6:	6800      	ldr	r0, [r0, #0]
 800edb8:	e7fa      	b.n	800edb0 <LoRaMacCommandsRemoveNoneStickyCmds+0x4>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 800edba:	bd10      	pop	{r4, pc}
 800edbc:	4770      	bx	lr
{
 800edbe:	b510      	push	{r4, lr}
            nexElement = curElement->Next;
 800edc0:	6804      	ldr	r4, [r0, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 800edc2:	f7ff ffd5 	bl	800ed70 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 800edc6:	4620      	mov	r0, r4
    while( curElement != NULL )
 800edc8:	2800      	cmp	r0, #0
 800edca:	d0f6      	beq.n	800edba <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        if( curElement->IsSticky == false )
 800edcc:	7b03      	ldrb	r3, [r0, #12]
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d0f6      	beq.n	800edc0 <LoRaMacCommandsRemoveNoneStickyCmds+0x14>
            curElement = curElement->Next;
 800edd2:	6800      	ldr	r0, [r0, #0]
 800edd4:	e7f8      	b.n	800edc8 <LoRaMacCommandsRemoveNoneStickyCmds+0x1c>
 800edd6:	bf00      	nop
 800edd8:	20003b0c 	.word	0x20003b0c

0800eddc <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 800eddc:	b538      	push	{r3, r4, r5, lr}
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 800edde:	4b08      	ldr	r3, [pc, #32]	; (800ee00 <LoRaMacCommandsRemoveStickyAnsCmds+0x24>)
 800ede0:	681c      	ldr	r4, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 800ede2:	e000      	b.n	800ede6 <LoRaMacCommandsRemoveStickyAnsCmds+0xa>
{
 800ede4:	462c      	mov	r4, r5
    while( curElement != NULL )
 800ede6:	b14c      	cbz	r4, 800edfc <LoRaMacCommandsRemoveStickyAnsCmds+0x20>
    {
        nexElement = curElement->Next;
 800ede8:	6825      	ldr	r5, [r4, #0]
        if( IsSticky( curElement->CID ) == true )
 800edea:	7920      	ldrb	r0, [r4, #4]
 800edec:	f7ff ff6c 	bl	800ecc8 <IsSticky>
 800edf0:	2800      	cmp	r0, #0
 800edf2:	d0f7      	beq.n	800ede4 <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 800edf4:	4620      	mov	r0, r4
 800edf6:	f7ff ffbb 	bl	800ed70 <LoRaMacCommandsRemoveCmd>
 800edfa:	e7f3      	b.n	800ede4 <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
        }
        curElement = nexElement;
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 800edfc:	2000      	movs	r0, #0
 800edfe:	bd38      	pop	{r3, r4, r5, pc}
 800ee00:	20003b0c 	.word	0x20003b0c

0800ee04 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
    if( size == NULL )
 800ee04:	b128      	cbz	r0, 800ee12 <LoRaMacCommandsGetSizeSerializedCmds+0xe>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    *size = CommandsCtx.SerializedCmdsSize;
 800ee06:	4a04      	ldr	r2, [pc, #16]	; (800ee18 <LoRaMacCommandsGetSizeSerializedCmds+0x14>)
 800ee08:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800ee0c:	6002      	str	r2, [r0, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 800ee0e:	2000      	movs	r0, #0
 800ee10:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 800ee12:	2001      	movs	r0, #1
}
 800ee14:	4770      	bx	lr
 800ee16:	bf00      	nop
 800ee18:	20003b0c 	.word	0x20003b0c

0800ee1c <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 800ee1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 800ee20:	4b16      	ldr	r3, [pc, #88]	; (800ee7c <LoRaMacCommandsSerializeCmds+0x60>)
 800ee22:	681c      	ldr	r4, [r3, #0]
    MacCommand_t* nextElement;
    uint8_t itr = 0;

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 800ee24:	b32a      	cbz	r2, 800ee72 <LoRaMacCommandsSerializeCmds+0x56>
 800ee26:	4607      	mov	r7, r0
 800ee28:	4688      	mov	r8, r1
 800ee2a:	4616      	mov	r6, r2
 800ee2c:	b319      	cbz	r1, 800ee76 <LoRaMacCommandsSerializeCmds+0x5a>
    uint8_t itr = 0;
 800ee2e:	2100      	movs	r1, #0
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
 800ee30:	b194      	cbz	r4, 800ee58 <LoRaMacCommandsSerializeCmds+0x3c>
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 800ee32:	1a7a      	subs	r2, r7, r1
 800ee34:	68a3      	ldr	r3, [r4, #8]
 800ee36:	3301      	adds	r3, #1
 800ee38:	429a      	cmp	r2, r3
 800ee3a:	d30d      	bcc.n	800ee58 <LoRaMacCommandsSerializeCmds+0x3c>
        {
            buffer[itr++] = curElement->CID;
 800ee3c:	1c4d      	adds	r5, r1, #1
 800ee3e:	b2ed      	uxtb	r5, r5
 800ee40:	7923      	ldrb	r3, [r4, #4]
 800ee42:	5473      	strb	r3, [r6, r1]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 800ee44:	8922      	ldrh	r2, [r4, #8]
 800ee46:	1d61      	adds	r1, r4, #5
 800ee48:	1970      	adds	r0, r6, r5
 800ee4a:	f003 ff2a 	bl	8012ca2 <memcpy1>
            itr += curElement->PayloadSize;
 800ee4e:	68a3      	ldr	r3, [r4, #8]
 800ee50:	441d      	add	r5, r3
 800ee52:	b2e9      	uxtb	r1, r5
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 800ee54:	6824      	ldr	r4, [r4, #0]
 800ee56:	e7eb      	b.n	800ee30 <LoRaMacCommandsSerializeCmds+0x14>
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 800ee58:	b12c      	cbz	r4, 800ee66 <LoRaMacCommandsSerializeCmds+0x4a>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 800ee5a:	6825      	ldr	r5, [r4, #0]
        LoRaMacCommandsRemoveCmd( curElement );
 800ee5c:	4620      	mov	r0, r4
 800ee5e:	f7ff ff87 	bl	800ed70 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 800ee62:	462c      	mov	r4, r5
 800ee64:	e7f8      	b.n	800ee58 <LoRaMacCommandsSerializeCmds+0x3c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 800ee66:	4640      	mov	r0, r8
 800ee68:	f7ff ffcc 	bl	800ee04 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 800ee6c:	2000      	movs	r0, #0
}
 800ee6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 800ee72:	2001      	movs	r0, #1
 800ee74:	e7fb      	b.n	800ee6e <LoRaMacCommandsSerializeCmds+0x52>
 800ee76:	2001      	movs	r0, #1
 800ee78:	e7f9      	b.n	800ee6e <LoRaMacCommandsSerializeCmds+0x52>
 800ee7a:	bf00      	nop
 800ee7c:	20003b0c 	.word	0x20003b0c

0800ee80 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
    if( cmdsPending == NULL )
 800ee80:	4601      	mov	r1, r0
 800ee82:	b170      	cbz	r0, 800eea2 <LoRaMacCommandsStickyCmdsPending+0x22>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* curElement;
    curElement = CommandsCtx.MacCommandList.First;
 800ee84:	4b08      	ldr	r3, [pc, #32]	; (800eea8 <LoRaMacCommandsStickyCmdsPending+0x28>)
 800ee86:	681b      	ldr	r3, [r3, #0]

    *cmdsPending = false;
 800ee88:	2200      	movs	r2, #0
 800ee8a:	7002      	strb	r2, [r0, #0]

    // Loop through all elements
    while( curElement != NULL )
 800ee8c:	b13b      	cbz	r3, 800ee9e <LoRaMacCommandsStickyCmdsPending+0x1e>
    {
        if( curElement->IsSticky == true )
 800ee8e:	7b1a      	ldrb	r2, [r3, #12]
 800ee90:	b90a      	cbnz	r2, 800ee96 <LoRaMacCommandsStickyCmdsPending+0x16>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
            return LORAMAC_COMMANDS_SUCCESS;
        }
        curElement = curElement->Next;
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	e7fa      	b.n	800ee8c <LoRaMacCommandsStickyCmdsPending+0xc>
            *cmdsPending = true;
 800ee96:	2301      	movs	r3, #1
 800ee98:	700b      	strb	r3, [r1, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 800ee9a:	2000      	movs	r0, #0
 800ee9c:	4770      	bx	lr
    }

    return LORAMAC_COMMANDS_SUCCESS;
 800ee9e:	2000      	movs	r0, #0
 800eea0:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 800eea2:	2001      	movs	r0, #1
}
 800eea4:	4770      	bx	lr
 800eea6:	bf00      	nop
 800eea8:	20003b0c 	.word	0x20003b0c

0800eeac <LoRaMacCommandsGetCmdSize>:
uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
    uint8_t cidSize = 0;

    // Decode Frame MAC commands
    switch( cid )
 800eeac:	1e83      	subs	r3, r0, #2
 800eeae:	2b11      	cmp	r3, #17
 800eeb0:	d80a      	bhi.n	800eec8 <LoRaMacCommandsGetCmdSize+0x1c>
 800eeb2:	e8df f003 	tbb	[pc, r3]
 800eeb6:	0b23      	.short	0x0b23
 800eeb8:	110f240d 	.word	0x110f240d
 800eebc:	09171513 	.word	0x09171513
 800eec0:	09091909 	.word	0x09091909
 800eec4:	211f1d1b 	.word	0x211f1d1b
 800eec8:	2000      	movs	r0, #0
 800eeca:	4770      	bx	lr
            break;
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 800eecc:	2005      	movs	r0, #5
            break;
 800eece:	4770      	bx	lr
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 800eed0:	2002      	movs	r0, #2
            break;
 800eed2:	4770      	bx	lr
            break;
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 800eed4:	2001      	movs	r0, #1
            break;
 800eed6:	4770      	bx	lr
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 800eed8:	2006      	movs	r0, #6
            break;
 800eeda:	4770      	bx	lr
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 800eedc:	2002      	movs	r0, #2
            break;
 800eede:	4770      	bx	lr
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 800eee0:	2002      	movs	r0, #2
            break;
 800eee2:	4770      	bx	lr
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 800eee4:	2005      	movs	r0, #5
            break;
 800eee6:	4770      	bx	lr
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 800eee8:	2006      	movs	r0, #6
            break;
 800eeea:	4770      	bx	lr
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 800eeec:	2001      	movs	r0, #1
            break;
 800eeee:	4770      	bx	lr
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 800eef0:	2005      	movs	r0, #5
            break;
 800eef2:	4770      	bx	lr
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 800eef4:	2004      	movs	r0, #4
            break;
 800eef6:	4770      	bx	lr
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 800eef8:	2004      	movs	r0, #4
            break;
 800eefa:	4770      	bx	lr
            cidSize = 3;
 800eefc:	2003      	movs	r0, #3
            // Unknown command. ABORT MAC commands processing
            break;
        }
    }
    return cidSize;
}
 800eefe:	4770      	bx	lr

0800ef00 <IncreaseBufferPointer>:
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 800ef00:	4b03      	ldr	r3, [pc, #12]	; (800ef10 <IncreaseBufferPointer+0x10>)
 800ef02:	4298      	cmp	r0, r3
 800ef04:	d001      	beq.n	800ef0a <IncreaseBufferPointer+0xa>
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
    }
    else
    {
        // Increase
        bufferPointer++;
 800ef06:	3004      	adds	r0, #4
 800ef08:	4770      	bx	lr
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800ef0a:	4802      	ldr	r0, [pc, #8]	; (800ef14 <IncreaseBufferPointer+0x14>)
    }
    return bufferPointer;
}
 800ef0c:	4770      	bx	lr
 800ef0e:	bf00      	nop
 800ef10:	20003d34 	.word	0x20003d34
 800ef14:	20003d24 	.word	0x20003d24

0800ef18 <IsListEmpty>:
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
    if( count == 0 )
 800ef18:	b108      	cbz	r0, 800ef1e <IsListEmpty+0x6>
    {
        return true;
    }
    return false;
 800ef1a:	2000      	movs	r0, #0
 800ef1c:	4770      	bx	lr
        return true;
 800ef1e:	2001      	movs	r0, #1
}
 800ef20:	4770      	bx	lr

0800ef22 <IsListFull>:

static bool IsListFull( uint8_t count )
{
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 800ef22:	2804      	cmp	r0, #4
 800ef24:	d801      	bhi.n	800ef2a <IsListFull+0x8>
    {
        return true;
    }
    return false;
 800ef26:	2000      	movs	r0, #0
 800ef28:	4770      	bx	lr
        return true;
 800ef2a:	2001      	movs	r0, #1
}
 800ef2c:	4770      	bx	lr
	...

0800ef30 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 800ef30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef32:	4606      	mov	r6, r0
 800ef34:	460c      	mov	r4, r1
    MlmeConfirmQueue_t* element = bufferStart;

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800ef36:	4b0d      	ldr	r3, [pc, #52]	; (800ef6c <GetElement+0x3c>)
 800ef38:	f893 7020 	ldrb.w	r7, [r3, #32]
 800ef3c:	4638      	mov	r0, r7
 800ef3e:	f7ff ffeb 	bl	800ef18 <IsListEmpty>
 800ef42:	b970      	cbnz	r0, 800ef62 <GetElement+0x32>
    {
        return NULL;
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 800ef44:	2500      	movs	r5, #0
 800ef46:	42af      	cmp	r7, r5
 800ef48:	d909      	bls.n	800ef5e <GetElement+0x2e>
    {
        if( element->Request == request )
 800ef4a:	7823      	ldrb	r3, [r4, #0]
 800ef4c:	42b3      	cmp	r3, r6
 800ef4e:	d00a      	beq.n	800ef66 <GetElement+0x36>
        {
            // We have found the element
            return element;
        }
        element = IncreaseBufferPointer( element );
 800ef50:	4620      	mov	r0, r4
 800ef52:	f7ff ffd5 	bl	800ef00 <IncreaseBufferPointer>
 800ef56:	4604      	mov	r4, r0
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 800ef58:	3501      	adds	r5, #1
 800ef5a:	b2ed      	uxtb	r5, r5
 800ef5c:	e7f3      	b.n	800ef46 <GetElement+0x16>
    }

    return NULL;
 800ef5e:	2000      	movs	r0, #0
}
 800ef60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NULL;
 800ef62:	2000      	movs	r0, #0
 800ef64:	e7fc      	b.n	800ef60 <GetElement+0x30>
            return element;
 800ef66:	4620      	mov	r0, r4
 800ef68:	e7fa      	b.n	800ef60 <GetElement+0x30>
 800ef6a:	bf00      	nop
 800ef6c:	20003d18 	.word	0x20003d18

0800ef70 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 800ef70:	b510      	push	{r4, lr}
    ConfirmQueueCtx.Primitives = primitives;
 800ef72:	4c08      	ldr	r4, [pc, #32]	; (800ef94 <LoRaMacConfirmQueueInit+0x24>)
 800ef74:	6020      	str	r0, [r4, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 800ef76:	2300      	movs	r3, #0
 800ef78:	f884 3020 	strb.w	r3, [r4, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800ef7c:	f104 000c 	add.w	r0, r4, #12
 800ef80:	6060      	str	r0, [r4, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 800ef82:	60a0      	str	r0, [r4, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 800ef84:	2214      	movs	r2, #20
 800ef86:	21ff      	movs	r1, #255	; 0xff
 800ef88:	f003 fea3 	bl	8012cd2 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ef8c:	2301      	movs	r3, #1
 800ef8e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
}
 800ef92:	bd10      	pop	{r4, pc}
 800ef94:	20003d18 	.word	0x20003d18

0800ef98 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 800ef98:	b538      	push	{r3, r4, r5, lr}
 800ef9a:	4605      	mov	r5, r0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800ef9c:	4b0f      	ldr	r3, [pc, #60]	; (800efdc <LoRaMacConfirmQueueAdd+0x44>)
 800ef9e:	f893 0020 	ldrb.w	r0, [r3, #32]
 800efa2:	f7ff ffbe 	bl	800ef22 <IsListFull>
 800efa6:	b9b8      	cbnz	r0, 800efd8 <LoRaMacConfirmQueueAdd+0x40>
        // Protect the buffer against overwrites
        return false;
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 800efa8:	4c0c      	ldr	r4, [pc, #48]	; (800efdc <LoRaMacConfirmQueueAdd+0x44>)
 800efaa:	68a3      	ldr	r3, [r4, #8]
 800efac:	782a      	ldrb	r2, [r5, #0]
 800efae:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 800efb0:	68a3      	ldr	r3, [r4, #8]
 800efb2:	786a      	ldrb	r2, [r5, #1]
 800efb4:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 800efb6:	68a3      	ldr	r3, [r4, #8]
 800efb8:	78ea      	ldrb	r2, [r5, #3]
 800efba:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 800efbc:	68a3      	ldr	r3, [r4, #8]
 800efbe:	78aa      	ldrb	r2, [r5, #2]
 800efc0:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 800efc2:	f894 3020 	ldrb.w	r3, [r4, #32]
 800efc6:	3301      	adds	r3, #1
 800efc8:	f884 3020 	strb.w	r3, [r4, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 800efcc:	68a0      	ldr	r0, [r4, #8]
 800efce:	f7ff ff97 	bl	800ef00 <IncreaseBufferPointer>
 800efd2:	60a0      	str	r0, [r4, #8]

    return true;
 800efd4:	2001      	movs	r0, #1
}
 800efd6:	bd38      	pop	{r3, r4, r5, pc}
        return false;
 800efd8:	2000      	movs	r0, #0
 800efda:	e7fc      	b.n	800efd6 <LoRaMacConfirmQueueAdd+0x3e>
 800efdc:	20003d18 	.word	0x20003d18

0800efe0 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 800efe0:	b538      	push	{r3, r4, r5, lr}
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800efe2:	4b09      	ldr	r3, [pc, #36]	; (800f008 <LoRaMacConfirmQueueRemoveFirst+0x28>)
 800efe4:	f893 4020 	ldrb.w	r4, [r3, #32]
 800efe8:	4620      	mov	r0, r4
 800efea:	f7ff ff95 	bl	800ef18 <IsListEmpty>
 800efee:	b948      	cbnz	r0, 800f004 <LoRaMacConfirmQueueRemoveFirst+0x24>
    {
        return false;
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 800eff0:	4d05      	ldr	r5, [pc, #20]	; (800f008 <LoRaMacConfirmQueueRemoveFirst+0x28>)
 800eff2:	3c01      	subs	r4, #1
 800eff4:	f885 4020 	strb.w	r4, [r5, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 800eff8:	6868      	ldr	r0, [r5, #4]
 800effa:	f7ff ff81 	bl	800ef00 <IncreaseBufferPointer>
 800effe:	6068      	str	r0, [r5, #4]

    return true;
 800f000:	2001      	movs	r0, #1
}
 800f002:	bd38      	pop	{r3, r4, r5, pc}
        return false;
 800f004:	2000      	movs	r0, #0
 800f006:	e7fc      	b.n	800f002 <LoRaMacConfirmQueueRemoveFirst+0x22>
 800f008:	20003d18 	.word	0x20003d18

0800f00c <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 800f00c:	b538      	push	{r3, r4, r5, lr}
 800f00e:	4605      	mov	r5, r0
 800f010:	460c      	mov	r4, r1
    MlmeConfirmQueue_t* element = NULL;

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 800f012:	4b08      	ldr	r3, [pc, #32]	; (800f034 <LoRaMacConfirmQueueSetStatus+0x28>)
 800f014:	f893 0020 	ldrb.w	r0, [r3, #32]
 800f018:	f7ff ff7e 	bl	800ef18 <IsListEmpty>
 800f01c:	b948      	cbnz	r0, 800f032 <LoRaMacConfirmQueueSetStatus+0x26>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 800f01e:	4b05      	ldr	r3, [pc, #20]	; (800f034 <LoRaMacConfirmQueueSetStatus+0x28>)
 800f020:	689a      	ldr	r2, [r3, #8]
 800f022:	6859      	ldr	r1, [r3, #4]
 800f024:	4620      	mov	r0, r4
 800f026:	f7ff ff83 	bl	800ef30 <GetElement>
        if( element != NULL )
 800f02a:	b110      	cbz	r0, 800f032 <LoRaMacConfirmQueueSetStatus+0x26>
        {
            element->Status = status;
 800f02c:	7045      	strb	r5, [r0, #1]
            element->ReadyToHandle = true;
 800f02e:	2201      	movs	r2, #1
 800f030:	7082      	strb	r2, [r0, #2]
        }
    }
}
 800f032:	bd38      	pop	{r3, r4, r5, pc}
 800f034:	20003d18 	.word	0x20003d18

0800f038 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 800f038:	b510      	push	{r4, lr}
 800f03a:	4604      	mov	r4, r0
    MlmeConfirmQueue_t* element = NULL;

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 800f03c:	4b09      	ldr	r3, [pc, #36]	; (800f064 <LoRaMacConfirmQueueGetStatus+0x2c>)
 800f03e:	f893 0020 	ldrb.w	r0, [r3, #32]
 800f042:	f7ff ff69 	bl	800ef18 <IsListEmpty>
 800f046:	b940      	cbnz	r0, 800f05a <LoRaMacConfirmQueueGetStatus+0x22>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 800f048:	4b06      	ldr	r3, [pc, #24]	; (800f064 <LoRaMacConfirmQueueGetStatus+0x2c>)
 800f04a:	689a      	ldr	r2, [r3, #8]
 800f04c:	6859      	ldr	r1, [r3, #4]
 800f04e:	4620      	mov	r0, r4
 800f050:	f7ff ff6e 	bl	800ef30 <GetElement>
        if( element != NULL )
 800f054:	b118      	cbz	r0, 800f05e <LoRaMacConfirmQueueGetStatus+0x26>
        {
            return element->Status;
 800f056:	7840      	ldrb	r0, [r0, #1]
 800f058:	e000      	b.n	800f05c <LoRaMacConfirmQueueGetStatus+0x24>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f05a:	2001      	movs	r0, #1
}
 800f05c:	bd10      	pop	{r4, pc}
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f05e:	2001      	movs	r0, #1
 800f060:	e7fc      	b.n	800f05c <LoRaMacConfirmQueueGetStatus+0x24>
 800f062:	bf00      	nop
 800f064:	20003d18 	.word	0x20003d18

0800f068 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 800f068:	b538      	push	{r3, r4, r5, lr}
 800f06a:	4605      	mov	r5, r0
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 800f06c:	4b0c      	ldr	r3, [pc, #48]	; (800f0a0 <LoRaMacConfirmQueueSetStatusCmn+0x38>)
 800f06e:	685c      	ldr	r4, [r3, #4]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 800f070:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 800f074:	f893 0020 	ldrb.w	r0, [r3, #32]
 800f078:	f7ff ff4e 	bl	800ef18 <IsListEmpty>
 800f07c:	b150      	cbz	r0, 800f094 <LoRaMacConfirmQueueSetStatusCmn+0x2c>
                element->ReadyToHandle = true;
            }
            element = IncreaseBufferPointer( element );
        }while( element != ConfirmQueueCtx.BufferEnd );
    }
}
 800f07e:	bd38      	pop	{r3, r4, r5, pc}
                element->ReadyToHandle = true;
 800f080:	2301      	movs	r3, #1
 800f082:	70a3      	strb	r3, [r4, #2]
            element = IncreaseBufferPointer( element );
 800f084:	4620      	mov	r0, r4
 800f086:	f7ff ff3b 	bl	800ef00 <IncreaseBufferPointer>
 800f08a:	4604      	mov	r4, r0
        }while( element != ConfirmQueueCtx.BufferEnd );
 800f08c:	4b04      	ldr	r3, [pc, #16]	; (800f0a0 <LoRaMacConfirmQueueSetStatusCmn+0x38>)
 800f08e:	689b      	ldr	r3, [r3, #8]
 800f090:	4283      	cmp	r3, r0
 800f092:	d0f4      	beq.n	800f07e <LoRaMacConfirmQueueSetStatusCmn+0x16>
            element->Status = status;
 800f094:	7065      	strb	r5, [r4, #1]
            if( element->RestrictCommonReadyToHandle == false )
 800f096:	78e3      	ldrb	r3, [r4, #3]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d1f3      	bne.n	800f084 <LoRaMacConfirmQueueSetStatusCmn+0x1c>
 800f09c:	e7f0      	b.n	800f080 <LoRaMacConfirmQueueSetStatusCmn+0x18>
 800f09e:	bf00      	nop
 800f0a0:	20003d18 	.word	0x20003d18

0800f0a4 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 800f0a4:	b508      	push	{r3, lr}
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 800f0a6:	4b04      	ldr	r3, [pc, #16]	; (800f0b8 <LoRaMacConfirmQueueIsCmdActive+0x14>)
 800f0a8:	689a      	ldr	r2, [r3, #8]
 800f0aa:	6859      	ldr	r1, [r3, #4]
 800f0ac:	f7ff ff40 	bl	800ef30 <GetElement>
 800f0b0:	b100      	cbz	r0, 800f0b4 <LoRaMacConfirmQueueIsCmdActive+0x10>
    {
        return true;
 800f0b2:	2001      	movs	r0, #1
    }
    return false;
}
 800f0b4:	bd08      	pop	{r3, pc}
 800f0b6:	bf00      	nop
 800f0b8:	20003d18 	.word	0x20003d18

0800f0bc <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 800f0bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f0be:	b083      	sub	sp, #12
 800f0c0:	4606      	mov	r6, r0
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 800f0c2:	4b16      	ldr	r3, [pc, #88]	; (800f11c <LoRaMacConfirmQueueHandleCb+0x60>)
 800f0c4:	f893 7020 	ldrb.w	r7, [r3, #32]
    bool readyToHandle = false;
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 800f0c8:	2400      	movs	r4, #0
 800f0ca:	e00d      	b.n	800f0e8 <LoRaMacConfirmQueueHandleCb+0x2c>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 800f0cc:	781a      	ldrb	r2, [r3, #0]
 800f0ce:	f88d 2004 	strb.w	r2, [sp, #4]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 800f0d2:	785a      	ldrb	r2, [r3, #1]
 800f0d4:	f88d 2005 	strb.w	r2, [sp, #5]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 800f0d8:	78db      	ldrb	r3, [r3, #3]
 800f0da:	f88d 3007 	strb.w	r3, [sp, #7]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 800f0de:	f7ff ff7f 	bl	800efe0 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 800f0e2:	b1a5      	cbz	r5, 800f10e <LoRaMacConfirmQueueHandleCb+0x52>
    for( uint8_t i = 0; i < nbElements; i++ )
 800f0e4:	3401      	adds	r4, #1
 800f0e6:	b2e4      	uxtb	r4, r4
 800f0e8:	42bc      	cmp	r4, r7
 800f0ea:	d214      	bcs.n	800f116 <LoRaMacConfirmQueueHandleCb+0x5a>
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 800f0ec:	4b0b      	ldr	r3, [pc, #44]	; (800f11c <LoRaMacConfirmQueueHandleCb+0x60>)
 800f0ee:	685a      	ldr	r2, [r3, #4]
 800f0f0:	7812      	ldrb	r2, [r2, #0]
 800f0f2:	7032      	strb	r2, [r6, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 800f0f4:	685a      	ldr	r2, [r3, #4]
 800f0f6:	7852      	ldrb	r2, [r2, #1]
 800f0f8:	7072      	strb	r2, [r6, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 800f0fa:	685b      	ldr	r3, [r3, #4]
 800f0fc:	789d      	ldrb	r5, [r3, #2]
        if( readyToHandle == true )
 800f0fe:	2d00      	cmp	r5, #0
 800f100:	d0e4      	beq.n	800f0cc <LoRaMacConfirmQueueHandleCb+0x10>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 800f102:	4b06      	ldr	r3, [pc, #24]	; (800f11c <LoRaMacConfirmQueueHandleCb+0x60>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	689b      	ldr	r3, [r3, #8]
 800f108:	4630      	mov	r0, r6
 800f10a:	4798      	blx	r3
 800f10c:	e7e7      	b.n	800f0de <LoRaMacConfirmQueueHandleCb+0x22>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 800f10e:	a801      	add	r0, sp, #4
 800f110:	f7ff ff42 	bl	800ef98 <LoRaMacConfirmQueueAdd>
 800f114:	e7e6      	b.n	800f0e4 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 800f116:	b003      	add	sp, #12
 800f118:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f11a:	bf00      	nop
 800f11c:	20003d18 	.word	0x20003d18

0800f120 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
}
 800f120:	4b01      	ldr	r3, [pc, #4]	; (800f128 <LoRaMacConfirmQueueGetCnt+0x8>)
 800f122:	f893 0020 	ldrb.w	r0, [r3, #32]
 800f126:	4770      	bx	lr
 800f128:	20003d18 	.word	0x20003d18

0800f12c <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 800f12c:	b508      	push	{r3, lr}
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 800f12e:	4b03      	ldr	r3, [pc, #12]	; (800f13c <LoRaMacConfirmQueueIsFull+0x10>)
 800f130:	f893 0020 	ldrb.w	r0, [r3, #32]
 800f134:	f7ff fef5 	bl	800ef22 <IsListFull>
    }
    else
    {
        return false;
    }
}
 800f138:	bd08      	pop	{r3, pc}
 800f13a:	bf00      	nop
 800f13c:	20003d18 	.word	0x20003d18

0800f140 <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 800f140:	b410      	push	{r4}
 800f142:	9c01      	ldr	r4, [sp, #4]
 800f144:	9902      	ldr	r1, [sp, #8]
 800f146:	9a03      	ldr	r2, [sp, #12]
    if( b0 == 0 )
 800f148:	b1da      	cbz	r2, 800f182 <PrepareB0+0x42>
 800f14a:	4684      	mov	ip, r0
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    b0[0] = 0x49;
 800f14c:	2049      	movs	r0, #73	; 0x49
 800f14e:	7010      	strb	r0, [r2, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    /* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 800f150:	2000      	movs	r0, #0
 800f152:	7050      	strb	r0, [r2, #1]
        b0[2] = 0x00;
 800f154:	7090      	strb	r0, [r2, #2]
    }

    b0[3] = 0x00;
 800f156:	70d0      	strb	r0, [r2, #3]
    b0[4] = 0x00;
 800f158:	7110      	strb	r0, [r2, #4]

    b0[5] = dir;
 800f15a:	7153      	strb	r3, [r2, #5]

    b0[6] = devAddr & 0xFF;
 800f15c:	7194      	strb	r4, [r2, #6]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 800f15e:	0a23      	lsrs	r3, r4, #8
 800f160:	71d3      	strb	r3, [r2, #7]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 800f162:	0c23      	lsrs	r3, r4, #16
 800f164:	7213      	strb	r3, [r2, #8]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 800f166:	0e24      	lsrs	r4, r4, #24
 800f168:	7254      	strb	r4, [r2, #9]

    b0[10] = fCnt & 0xFF;
 800f16a:	7291      	strb	r1, [r2, #10]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 800f16c:	0a0b      	lsrs	r3, r1, #8
 800f16e:	72d3      	strb	r3, [r2, #11]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 800f170:	0c0b      	lsrs	r3, r1, #16
 800f172:	7313      	strb	r3, [r2, #12]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 800f174:	0e09      	lsrs	r1, r1, #24
 800f176:	7351      	strb	r1, [r2, #13]

    b0[14] = 0x00;
 800f178:	7390      	strb	r0, [r2, #14]

    b0[15] = msgLen & 0xFF;
 800f17a:	f882 c00f 	strb.w	ip, [r2, #15]

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f17e:	bc10      	pop	{r4}
 800f180:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f182:	2009      	movs	r0, #9
 800f184:	e7fb      	b.n	800f17e <PrepareB0+0x3e>
	...

0800f188 <GetKeyAddrItem>:
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 800f188:	2300      	movs	r3, #0
 800f18a:	2b01      	cmp	r3, #1
 800f18c:	d80e      	bhi.n	800f1ac <GetKeyAddrItem+0x24>
    {
        if( KeyAddrList[i].AddrID == addrID )
 800f18e:	469c      	mov	ip, r3
 800f190:	4a07      	ldr	r2, [pc, #28]	; (800f1b0 <GetKeyAddrItem+0x28>)
 800f192:	f812 2023 	ldrb.w	r2, [r2, r3, lsl #2]
 800f196:	4282      	cmp	r2, r0
 800f198:	d002      	beq.n	800f1a0 <GetKeyAddrItem+0x18>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 800f19a:	3301      	adds	r3, #1
 800f19c:	b2db      	uxtb	r3, r3
 800f19e:	e7f4      	b.n	800f18a <GetKeyAddrItem+0x2>
        {
            *item = &( KeyAddrList[i] );
 800f1a0:	4b03      	ldr	r3, [pc, #12]	; (800f1b0 <GetKeyAddrItem+0x28>)
 800f1a2:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 800f1a6:	600b      	str	r3, [r1, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 800f1a8:	2000      	movs	r0, #0
 800f1aa:	4770      	bx	lr
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 800f1ac:	200b      	movs	r0, #11
}
 800f1ae:	4770      	bx	lr
 800f1b0:	20000104 	.word	0x20000104

0800f1b4 <GetLastFcntDown>:
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
    if( lastDown == NULL )
 800f1b4:	460b      	mov	r3, r1
 800f1b6:	2900      	cmp	r1, #0
 800f1b8:	d024      	beq.n	800f204 <GetLastFcntDown+0x50>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }
    switch( fCntID )
 800f1ba:	3801      	subs	r0, #1
 800f1bc:	2803      	cmp	r0, #3
 800f1be:	d823      	bhi.n	800f208 <GetLastFcntDown+0x54>
 800f1c0:	e8df f000 	tbb	[pc, r0]
 800f1c4:	1a120a02 	.word	0x1a120a02
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 800f1c8:	4a10      	ldr	r2, [pc, #64]	; (800f20c <GetLastFcntDown+0x58>)
 800f1ca:	6812      	ldr	r2, [r2, #0]
 800f1cc:	6911      	ldr	r1, [r2, #16]
 800f1ce:	6019      	str	r1, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.NFCntDown;
 800f1d0:	6913      	ldr	r3, [r2, #16]
 800f1d2:	6213      	str	r3, [r2, #32]
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
    }
    return LORAMAC_CRYPTO_SUCCESS;
 800f1d4:	2000      	movs	r0, #0
            break;
 800f1d6:	4770      	bx	lr
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 800f1d8:	4a0c      	ldr	r2, [pc, #48]	; (800f20c <GetLastFcntDown+0x58>)
 800f1da:	6812      	ldr	r2, [r2, #0]
 800f1dc:	6951      	ldr	r1, [r2, #20]
 800f1de:	6019      	str	r1, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.AFCntDown;
 800f1e0:	6953      	ldr	r3, [r2, #20]
 800f1e2:	6213      	str	r3, [r2, #32]
    return LORAMAC_CRYPTO_SUCCESS;
 800f1e4:	2000      	movs	r0, #0
            break;
 800f1e6:	4770      	bx	lr
            *lastDown = CryptoNvm->FCntList.FCntDown;
 800f1e8:	4a08      	ldr	r2, [pc, #32]	; (800f20c <GetLastFcntDown+0x58>)
 800f1ea:	6812      	ldr	r2, [r2, #0]
 800f1ec:	6991      	ldr	r1, [r2, #24]
 800f1ee:	6019      	str	r1, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 800f1f0:	6993      	ldr	r3, [r2, #24]
 800f1f2:	6213      	str	r3, [r2, #32]
    return LORAMAC_CRYPTO_SUCCESS;
 800f1f4:	2000      	movs	r0, #0
            break;
 800f1f6:	4770      	bx	lr
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 800f1f8:	4a04      	ldr	r2, [pc, #16]	; (800f20c <GetLastFcntDown+0x58>)
 800f1fa:	6812      	ldr	r2, [r2, #0]
 800f1fc:	69d2      	ldr	r2, [r2, #28]
 800f1fe:	600a      	str	r2, [r1, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 800f200:	2000      	movs	r0, #0
            break;
 800f202:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f204:	2009      	movs	r0, #9
 800f206:	4770      	bx	lr
    switch( fCntID )
 800f208:	2005      	movs	r0, #5
}
 800f20a:	4770      	bx	lr
 800f20c:	20003d3c 	.word	0x20003d3c

0800f210 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 800f210:	b510      	push	{r4, lr}
 800f212:	b082      	sub	sp, #8
 800f214:	460c      	mov	r4, r1
    uint32_t lastDown = 0;
 800f216:	2300      	movs	r3, #0
 800f218:	9301      	str	r3, [sp, #4]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 800f21a:	a901      	add	r1, sp, #4
 800f21c:	f7ff ffca 	bl	800f1b4 <GetLastFcntDown>
 800f220:	b948      	cbnz	r0, 800f236 <CheckFCntDown+0x26>
    {
        return false;
    }
    if( ( currentDown > lastDown ) ||
 800f222:	9b01      	ldr	r3, [sp, #4]
 800f224:	42a3      	cmp	r3, r4
 800f226:	d309      	bcc.n	800f23c <CheckFCntDown+0x2c>
 800f228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f22c:	d001      	beq.n	800f232 <CheckFCntDown+0x22>
    {
        return true;
    }
    else
    {
        return false;
 800f22e:	2000      	movs	r0, #0
 800f230:	e002      	b.n	800f238 <CheckFCntDown+0x28>
        return true;
 800f232:	2001      	movs	r0, #1
 800f234:	e000      	b.n	800f238 <CheckFCntDown+0x28>
        return false;
 800f236:	2000      	movs	r0, #0
    }
}
 800f238:	b002      	add	sp, #8
 800f23a:	bd10      	pop	{r4, pc}
        return true;
 800f23c:	2001      	movs	r0, #1
 800f23e:	e7fb      	b.n	800f238 <CheckFCntDown+0x28>

0800f240 <UpdateFCntDown>:
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
    switch( fCntID )
 800f240:	3801      	subs	r0, #1
 800f242:	2803      	cmp	r0, #3
 800f244:	d812      	bhi.n	800f26c <UpdateFCntDown+0x2c>
 800f246:	e8df f000 	tbb	[pc, r0]
 800f24a:	0602      	.short	0x0602
 800f24c:	0e0a      	.short	0x0e0a
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 800f24e:	4b08      	ldr	r3, [pc, #32]	; (800f270 <UpdateFCntDown+0x30>)
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	6119      	str	r1, [r3, #16]
            break;
 800f254:	4770      	bx	lr
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 800f256:	4b06      	ldr	r3, [pc, #24]	; (800f270 <UpdateFCntDown+0x30>)
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	6159      	str	r1, [r3, #20]
            break;
 800f25c:	4770      	bx	lr
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 800f25e:	4b04      	ldr	r3, [pc, #16]	; (800f270 <UpdateFCntDown+0x30>)
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	6199      	str	r1, [r3, #24]
            break;
 800f264:	4770      	bx	lr
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 800f266:	4b02      	ldr	r3, [pc, #8]	; (800f270 <UpdateFCntDown+0x30>)
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	61d9      	str	r1, [r3, #28]
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
    }
}
 800f26c:	4770      	bx	lr
 800f26e:	bf00      	nop
 800f270:	20003d3c 	.word	0x20003d3c

0800f274 <ResetFCnts>:
/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
    CryptoNvm->FCntList.FCntUp = 0;
 800f274:	4b0a      	ldr	r3, [pc, #40]	; (800f2a0 <ResetFCnts+0x2c>)
 800f276:	681a      	ldr	r2, [r3, #0]
 800f278:	2300      	movs	r3, #0
 800f27a:	60d3      	str	r3, [r2, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 800f27c:	f04f 31ff 	mov.w	r1, #4294967295
 800f280:	6111      	str	r1, [r2, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 800f282:	6151      	str	r1, [r2, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 800f284:	6191      	str	r1, [r2, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 800f286:	6211      	str	r1, [r2, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f288:	2b00      	cmp	r3, #0
 800f28a:	dd00      	ble.n	800f28e <ResetFCnts+0x1a>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
    }
}
 800f28c:	4770      	bx	lr
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
 800f28e:	1d99      	adds	r1, r3, #6
 800f290:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 800f294:	f04f 30ff 	mov.w	r0, #4294967295
 800f298:	6048      	str	r0, [r1, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f29a:	3301      	adds	r3, #1
 800f29c:	e7f4      	b.n	800f288 <ResetFCnts+0x14>
 800f29e:	bf00      	nop
 800f2a0:	20003d3c 	.word	0x20003d3c

0800f2a4 <ComputeCmacB0>:
{
 800f2a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2a8:	b088      	sub	sp, #32
 800f2aa:	9e11      	ldr	r6, [sp, #68]	; 0x44
    if( ( msg == 0 ) || ( cmac == 0 ) )
 800f2ac:	b1f0      	cbz	r0, 800f2ec <ComputeCmacB0+0x48>
 800f2ae:	460c      	mov	r4, r1
 800f2b0:	4615      	mov	r5, r2
 800f2b2:	461a      	mov	r2, r3
 800f2b4:	4680      	mov	r8, r0
 800f2b6:	b1de      	cbz	r6, 800f2f0 <ComputeCmacB0+0x4c>
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 800f2b8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800f2bc:	d81a      	bhi.n	800f2f4 <ComputeCmacB0+0x50>
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 800f2be:	af04      	add	r7, sp, #16
 800f2c0:	9702      	str	r7, [sp, #8]
 800f2c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f2c4:	9301      	str	r3, [sp, #4]
 800f2c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f2c8:	9300      	str	r3, [sp, #0]
 800f2ca:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 800f2ce:	4629      	mov	r1, r5
 800f2d0:	4620      	mov	r0, r4
 800f2d2:	f7ff ff35 	bl	800f140 <PrepareB0>
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 800f2d6:	9600      	str	r6, [sp, #0]
 800f2d8:	462b      	mov	r3, r5
 800f2da:	4622      	mov	r2, r4
 800f2dc:	4641      	mov	r1, r8
 800f2de:	4638      	mov	r0, r7
 800f2e0:	f003 fb87 	bl	80129f2 <SecureElementComputeAesCmac>
 800f2e4:	b940      	cbnz	r0, 800f2f8 <ComputeCmacB0+0x54>
}
 800f2e6:	b008      	add	sp, #32
 800f2e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f2ec:	2009      	movs	r0, #9
 800f2ee:	e7fa      	b.n	800f2e6 <ComputeCmacB0+0x42>
 800f2f0:	2009      	movs	r0, #9
 800f2f2:	e7f8      	b.n	800f2e6 <ComputeCmacB0+0x42>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 800f2f4:	200d      	movs	r0, #13
 800f2f6:	e7f6      	b.n	800f2e6 <ComputeCmacB0+0x42>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f2f8:	200e      	movs	r0, #14
 800f2fa:	e7f4      	b.n	800f2e6 <ComputeCmacB0+0x42>

0800f2fc <DeriveSessionKey10x>:
{
 800f2fc:	b510      	push	{r4, lr}
 800f2fe:	b084      	sub	sp, #16
    uint8_t compBase[16] = { 0 };
 800f300:	2400      	movs	r4, #0
 800f302:	9400      	str	r4, [sp, #0]
 800f304:	9401      	str	r4, [sp, #4]
 800f306:	9402      	str	r4, [sp, #8]
 800f308:	9403      	str	r4, [sp, #12]
    switch( keyID )
 800f30a:	2802      	cmp	r0, #2
 800f30c:	d003      	beq.n	800f316 <DeriveSessionKey10x+0x1a>
 800f30e:	2803      	cmp	r0, #3
 800f310:	d025      	beq.n	800f35e <DeriveSessionKey10x+0x62>
 800f312:	200a      	movs	r0, #10
 800f314:	e021      	b.n	800f35a <DeriveSessionKey10x+0x5e>
            compBase[0] = 0x01;
 800f316:	2401      	movs	r4, #1
 800f318:	f88d 4000 	strb.w	r4, [sp]
    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 800f31c:	f88d 1001 	strb.w	r1, [sp, #1]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 800f320:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800f324:	f88d 4002 	strb.w	r4, [sp, #2]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 800f328:	f3c1 4107 	ubfx	r1, r1, #16, #8
 800f32c:	f88d 1003 	strb.w	r1, [sp, #3]
    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 800f330:	f88d 2004 	strb.w	r2, [sp, #4]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 800f334:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800f338:	f88d 1005 	strb.w	r1, [sp, #5]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 800f33c:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800f340:	f88d 2006 	strb.w	r2, [sp, #6]
    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 800f344:	f88d 3007 	strb.w	r3, [sp, #7]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 800f348:	0a1b      	lsrs	r3, r3, #8
 800f34a:	f88d 3008 	strb.w	r3, [sp, #8]
    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 800f34e:	4602      	mov	r2, r0
 800f350:	2101      	movs	r1, #1
 800f352:	4668      	mov	r0, sp
 800f354:	f003 fbec 	bl	8012b30 <SecureElementDeriveAndStoreKey>
 800f358:	b928      	cbnz	r0, 800f366 <DeriveSessionKey10x+0x6a>
}
 800f35a:	b004      	add	sp, #16
 800f35c:	bd10      	pop	{r4, pc}
            compBase[0] = 0x02;
 800f35e:	2402      	movs	r4, #2
 800f360:	f88d 4000 	strb.w	r4, [sp]
            break;
 800f364:	e7da      	b.n	800f31c <DeriveSessionKey10x+0x20>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f366:	200e      	movs	r0, #14
 800f368:	e7f7      	b.n	800f35a <DeriveSessionKey10x+0x5e>

0800f36a <PayloadEncrypt>:
{
 800f36a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f36e:	b088      	sub	sp, #32
 800f370:	4690      	mov	r8, r2
 800f372:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    if( buffer == 0 )
 800f374:	2800      	cmp	r0, #0
 800f376:	d052      	beq.n	800f41e <PayloadEncrypt+0xb4>
 800f378:	460d      	mov	r5, r1
 800f37a:	4604      	mov	r4, r0
    uint8_t sBlock[16] = { 0 };
 800f37c:	2600      	movs	r6, #0
 800f37e:	9604      	str	r6, [sp, #16]
 800f380:	9605      	str	r6, [sp, #20]
 800f382:	9606      	str	r6, [sp, #24]
 800f384:	9607      	str	r6, [sp, #28]
    uint8_t aBlock[16] = { 0 };
 800f386:	9600      	str	r6, [sp, #0]
 800f388:	9601      	str	r6, [sp, #4]
 800f38a:	9602      	str	r6, [sp, #8]
 800f38c:	9603      	str	r6, [sp, #12]
    aBlock[0] = 0x01;
 800f38e:	2701      	movs	r7, #1
 800f390:	f88d 7000 	strb.w	r7, [sp]
    aBlock[5] = dir;
 800f394:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 800f398:	f88d 1005 	strb.w	r1, [sp, #5]
    aBlock[6] = address & 0xFF;
 800f39c:	f88d 3006 	strb.w	r3, [sp, #6]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 800f3a0:	0a19      	lsrs	r1, r3, #8
 800f3a2:	f88d 1007 	strb.w	r1, [sp, #7]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 800f3a6:	0c19      	lsrs	r1, r3, #16
 800f3a8:	f88d 1008 	strb.w	r1, [sp, #8]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 800f3ac:	0e1b      	lsrs	r3, r3, #24
 800f3ae:	f88d 3009 	strb.w	r3, [sp, #9]
    aBlock[10] = frameCounter & 0xFF;
 800f3b2:	f88d 200a 	strb.w	r2, [sp, #10]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 800f3b6:	0a13      	lsrs	r3, r2, #8
 800f3b8:	f88d 300b 	strb.w	r3, [sp, #11]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 800f3bc:	0c13      	lsrs	r3, r2, #16
 800f3be:	f88d 300c 	strb.w	r3, [sp, #12]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 800f3c2:	0e12      	lsrs	r2, r2, #24
 800f3c4:	f88d 200d 	strb.w	r2, [sp, #13]
    while( size > 0 )
 800f3c8:	e014      	b.n	800f3f4 <PayloadEncrypt+0x8a>
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 800f3ca:	18f2      	adds	r2, r6, r3
 800f3cc:	5ca0      	ldrb	r0, [r4, r2]
 800f3ce:	f103 0120 	add.w	r1, r3, #32
 800f3d2:	4469      	add	r1, sp
 800f3d4:	f811 1c10 	ldrb.w	r1, [r1, #-16]
 800f3d8:	4048      	eors	r0, r1
 800f3da:	54a0      	strb	r0, [r4, r2]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 800f3dc:	3301      	adds	r3, #1
 800f3de:	b2db      	uxtb	r3, r3
 800f3e0:	462a      	mov	r2, r5
 800f3e2:	2d10      	cmp	r5, #16
 800f3e4:	bfa8      	it	ge
 800f3e6:	2210      	movge	r2, #16
 800f3e8:	4293      	cmp	r3, r2
 800f3ea:	dbee      	blt.n	800f3ca <PayloadEncrypt+0x60>
        size -= 16;
 800f3ec:	3d10      	subs	r5, #16
 800f3ee:	b22d      	sxth	r5, r5
        bufferIndex += 16;
 800f3f0:	3610      	adds	r6, #16
 800f3f2:	b2f6      	uxtb	r6, r6
    while( size > 0 )
 800f3f4:	2d00      	cmp	r5, #0
 800f3f6:	dd0e      	ble.n	800f416 <PayloadEncrypt+0xac>
        aBlock[15] = ctr & 0xFF;
 800f3f8:	f88d 700f 	strb.w	r7, [sp, #15]
        ctr++;
 800f3fc:	3701      	adds	r7, #1
 800f3fe:	b2bf      	uxth	r7, r7
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 800f400:	ab04      	add	r3, sp, #16
 800f402:	4642      	mov	r2, r8
 800f404:	2110      	movs	r1, #16
 800f406:	4668      	mov	r0, sp
 800f408:	f003 fb18 	bl	8012a3c <SecureElementAesEncrypt>
 800f40c:	4603      	mov	r3, r0
 800f40e:	2800      	cmp	r0, #0
 800f410:	d0e6      	beq.n	800f3e0 <PayloadEncrypt+0x76>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f412:	200e      	movs	r0, #14
 800f414:	e000      	b.n	800f418 <PayloadEncrypt+0xae>
    return LORAMAC_CRYPTO_SUCCESS;
 800f416:	2000      	movs	r0, #0
}
 800f418:	b008      	add	sp, #32
 800f41a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f41e:	2009      	movs	r0, #9
 800f420:	e7fa      	b.n	800f418 <PayloadEncrypt+0xae>

0800f422 <VerifyCmacB0>:
    if( msg == 0 )
 800f422:	b370      	cbz	r0, 800f482 <VerifyCmacB0+0x60>
{
 800f424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f428:	b0c8      	sub	sp, #288	; 0x120
 800f42a:	460c      	mov	r4, r1
 800f42c:	4615      	mov	r5, r2
 800f42e:	461e      	mov	r6, r3
 800f430:	4680      	mov	r8, r0
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 800f432:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800f436:	d826      	bhi.n	800f486 <VerifyCmacB0+0x64>
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 800f438:	af04      	add	r7, sp, #16
 800f43a:	f44f 7288 	mov.w	r2, #272	; 0x110
 800f43e:	2100      	movs	r1, #0
 800f440:	4638      	mov	r0, r7
 800f442:	f003 fc46 	bl	8012cd2 <memset1>
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 800f446:	9702      	str	r7, [sp, #8]
 800f448:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800f44a:	9301      	str	r3, [sp, #4]
 800f44c:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 800f44e:	9300      	str	r3, [sp, #0]
 800f450:	f89d 3138 	ldrb.w	r3, [sp, #312]	; 0x138
 800f454:	4632      	mov	r2, r6
 800f456:	4629      	mov	r1, r5
 800f458:	4620      	mov	r0, r4
 800f45a:	f7ff fe71 	bl	800f140 <PrepareB0>
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 800f45e:	4622      	mov	r2, r4
 800f460:	4641      	mov	r1, r8
 800f462:	a808      	add	r0, sp, #32
 800f464:	f003 fc1d 	bl	8012ca2 <memcpy1>
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 800f468:	f104 0110 	add.w	r1, r4, #16
 800f46c:	462b      	mov	r3, r5
 800f46e:	9a51      	ldr	r2, [sp, #324]	; 0x144
 800f470:	b289      	uxth	r1, r1
 800f472:	4638      	mov	r0, r7
 800f474:	f003 facc 	bl	8012a10 <SecureElementVerifyAesCmac>
    if( retval == SECURE_ELEMENT_SUCCESS )
 800f478:	b130      	cbz	r0, 800f488 <VerifyCmacB0+0x66>
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 800f47a:	2801      	cmp	r0, #1
 800f47c:	d004      	beq.n	800f488 <VerifyCmacB0+0x66>
    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f47e:	200e      	movs	r0, #14
 800f480:	e002      	b.n	800f488 <VerifyCmacB0+0x66>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f482:	2009      	movs	r0, #9
}
 800f484:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 800f486:	200d      	movs	r0, #13
}
 800f488:	b048      	add	sp, #288	; 0x120
 800f48a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800f490 <LoRaMacCryptoInit>:
/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
    if( nvm == NULL )
 800f490:	b188      	cbz	r0, 800f4b6 <LoRaMacCryptoInit+0x26>
{
 800f492:	b510      	push	{r4, lr}
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 800f494:	4c09      	ldr	r4, [pc, #36]	; (800f4bc <LoRaMacCryptoInit+0x2c>)
 800f496:	6020      	str	r0, [r4, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 800f498:	2228      	movs	r2, #40	; 0x28
 800f49a:	2100      	movs	r1, #0
 800f49c:	f003 fc19 	bl	8012cd2 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 800f4a0:	6823      	ldr	r3, [r4, #0]
 800f4a2:	2201      	movs	r2, #1
 800f4a4:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 800f4a6:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 800f4a8:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 800f4aa:	2400      	movs	r4, #0
 800f4ac:	701c      	strb	r4, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 800f4ae:	f7ff fee1 	bl	800f274 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 800f4b2:	4620      	mov	r0, r4
}
 800f4b4:	bd10      	pop	{r4, pc}
        return LORAMAC_CRYPTO_FAIL_PARAM;
 800f4b6:	2008      	movs	r0, #8
}
 800f4b8:	4770      	bx	lr
 800f4ba:	bf00      	nop
 800f4bc:	20003d3c 	.word	0x20003d3c

0800f4c0 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
    CryptoNvm->LrWanVersion = version;
 800f4c0:	4b02      	ldr	r3, [pc, #8]	; (800f4cc <LoRaMacCryptoSetLrWanVersion+0xc>)
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	6018      	str	r0, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
}
 800f4c6:	2000      	movs	r0, #0
 800f4c8:	4770      	bx	lr
 800f4ca:	bf00      	nop
 800f4cc:	20003d3c 	.word	0x20003d3c

0800f4d0 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
    if( currentUp == NULL )
 800f4d0:	b130      	cbz	r0, 800f4e0 <LoRaMacCryptoGetFCntUp+0x10>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 800f4d2:	4b04      	ldr	r3, [pc, #16]	; (800f4e4 <LoRaMacCryptoGetFCntUp+0x14>)
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	68db      	ldr	r3, [r3, #12]
 800f4d8:	3301      	adds	r3, #1
 800f4da:	6003      	str	r3, [r0, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 800f4dc:	2000      	movs	r0, #0
 800f4de:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f4e0:	2009      	movs	r0, #9
}
 800f4e2:	4770      	bx	lr
 800f4e4:	20003d3c 	.word	0x20003d3c

0800f4e8 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 800f4e8:	b530      	push	{r4, r5, lr}
 800f4ea:	b083      	sub	sp, #12
    uint32_t lastDown = 0;
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	9301      	str	r3, [sp, #4]
    int32_t fCntDiff = 0;
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;

    if( currentDown == NULL )
 800f4f0:	b1f2      	cbz	r2, 800f530 <LoRaMacCryptoGetFCntDown+0x48>
 800f4f2:	460c      	mov	r4, r1
 800f4f4:	4615      	mov	r5, r2
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 800f4f6:	a901      	add	r1, sp, #4
 800f4f8:	f7ff fe5c 	bl	800f1b4 <GetLastFcntDown>
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f4fc:	b948      	cbnz	r0, 800f512 <LoRaMacCryptoGetFCntDown+0x2a>
    {
        return cryptoStatus;
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 800f4fe:	9b01      	ldr	r3, [sp, #4]
 800f500:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f504:	d007      	beq.n	800f516 <LoRaMacCryptoGetFCntDown+0x2e>
        *currentDown = frameFcnt;
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 800f506:	b29a      	uxth	r2, r3
 800f508:	1aa2      	subs	r2, r4, r2

        if( fCntDiff > 0 )
 800f50a:	2a00      	cmp	r2, #0
 800f50c:	dd05      	ble.n	800f51a <LoRaMacCryptoGetFCntDown+0x32>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 800f50e:	4413      	add	r3, r2
 800f510:	602b      	str	r3, [r5, #0]
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f512:	b003      	add	sp, #12
 800f514:	bd30      	pop	{r4, r5, pc}
        *currentDown = frameFcnt;
 800f516:	602c      	str	r4, [r5, #0]
 800f518:	e7fb      	b.n	800f512 <LoRaMacCryptoGetFCntDown+0x2a>
        else if( fCntDiff == 0 )
 800f51a:	b132      	cbz	r2, 800f52a <LoRaMacCryptoGetFCntDown+0x42>
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 800f51c:	0c1b      	lsrs	r3, r3, #16
 800f51e:	041b      	lsls	r3, r3, #16
 800f520:	4423      	add	r3, r4
 800f522:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800f526:	602b      	str	r3, [r5, #0]
 800f528:	e7f3      	b.n	800f512 <LoRaMacCryptoGetFCntDown+0x2a>
            *currentDown = lastDown;
 800f52a:	602b      	str	r3, [r5, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 800f52c:	2007      	movs	r0, #7
 800f52e:	e7f0      	b.n	800f512 <LoRaMacCryptoGetFCntDown+0x2a>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f530:	2009      	movs	r0, #9
 800f532:	e7ee      	b.n	800f512 <LoRaMacCryptoGetFCntDown+0x2a>

0800f534 <LoRaMacCryptoSetMulticastReference>:
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
    if( multicastList == NULL )
 800f534:	4601      	mov	r1, r0
 800f536:	b908      	cbnz	r0, 800f53c <LoRaMacCryptoSetMulticastReference+0x8>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f538:	2009      	movs	r0, #9
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f53a:	4770      	bx	lr
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f53c:	2300      	movs	r3, #0
 800f53e:	2b00      	cmp	r3, #0
 800f540:	dd01      	ble.n	800f546 <LoRaMacCryptoSetMulticastReference+0x12>
    return LORAMAC_CRYPTO_SUCCESS;
 800f542:	2000      	movs	r0, #0
 800f544:	4770      	bx	lr
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 800f546:	4a06      	ldr	r2, [pc, #24]	; (800f560 <LoRaMacCryptoSetMulticastReference+0x2c>)
 800f548:	6812      	ldr	r2, [r2, #0]
 800f54a:	202c      	movs	r0, #44	; 0x2c
 800f54c:	fb00 1003 	mla	r0, r0, r3, r1
 800f550:	f103 0c06 	add.w	ip, r3, #6
 800f554:	eb02 028c 	add.w	r2, r2, ip, lsl #2
 800f558:	3204      	adds	r2, #4
 800f55a:	6202      	str	r2, [r0, #32]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f55c:	3301      	adds	r3, #1
 800f55e:	e7ee      	b.n	800f53e <LoRaMacCryptoSetMulticastReference+0xa>
 800f560:	20003d3c 	.word	0x20003d3c

0800f564 <LoRaMacCryptoPrepareJoinRequest>:
    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
    if( macMsg == 0 )
 800f564:	b1d8      	cbz	r0, 800f59e <LoRaMacCryptoPrepareJoinRequest+0x3a>
{
 800f566:	b510      	push	{r4, lr}
 800f568:	b082      	sub	sp, #8
 800f56a:	4604      	mov	r4, r0
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 800f56c:	4b0f      	ldr	r3, [pc, #60]	; (800f5ac <LoRaMacCryptoPrepareJoinRequest+0x48>)
 800f56e:	681a      	ldr	r2, [r3, #0]
 800f570:	8893      	ldrh	r3, [r2, #4]
 800f572:	3301      	adds	r3, #1
 800f574:	b29b      	uxth	r3, r3
 800f576:	8093      	strh	r3, [r2, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 800f578:	82c3      	strh	r3, [r0, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800f57a:	f000 fa2e 	bl	800f9da <LoRaMacSerializerJoinRequest>
 800f57e:	b980      	cbnz	r0, 800f5a2 <LoRaMacCryptoPrepareJoinRequest+0x3e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 800f580:	4623      	mov	r3, r4
 800f582:	f853 1b18 	ldr.w	r1, [r3], #24
 800f586:	9300      	str	r3, [sp, #0]
 800f588:	2301      	movs	r3, #1
 800f58a:	2213      	movs	r2, #19
 800f58c:	f003 fa31 	bl	80129f2 <SecureElementComputeAesCmac>
 800f590:	b950      	cbnz	r0, 800f5a8 <LoRaMacCryptoPrepareJoinRequest+0x44>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800f592:	4620      	mov	r0, r4
 800f594:	f000 fa21 	bl	800f9da <LoRaMacSerializerJoinRequest>
 800f598:	b120      	cbz	r0, 800f5a4 <LoRaMacCryptoPrepareJoinRequest+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800f59a:	2010      	movs	r0, #16
 800f59c:	e002      	b.n	800f5a4 <LoRaMacCryptoPrepareJoinRequest+0x40>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f59e:	2009      	movs	r0, #9
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f5a0:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800f5a2:	2010      	movs	r0, #16
}
 800f5a4:	b002      	add	sp, #8
 800f5a6:	bd10      	pop	{r4, pc}
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f5a8:	200e      	movs	r0, #14
 800f5aa:	e7fb      	b.n	800f5a4 <LoRaMacCryptoPrepareJoinRequest+0x40>
 800f5ac:	20003d3c 	.word	0x20003d3c

0800f5b0 <LoRaMacCryptoSecureMessage>:
LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;

    if( macMsg == NULL )
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d036      	beq.n	800f622 <LoRaMacCryptoSecureMessage+0x72>
{
 800f5b4:	b530      	push	{r4, r5, lr}
 800f5b6:	b085      	sub	sp, #20
 800f5b8:	4604      	mov	r4, r0
 800f5ba:	461d      	mov	r5, r3
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 800f5bc:	4b1d      	ldr	r3, [pc, #116]	; (800f634 <LoRaMacCryptoSecureMessage+0x84>)
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	68db      	ldr	r3, [r3, #12]
 800f5c2:	4283      	cmp	r3, r0
 800f5c4:	d82f      	bhi.n	800f626 <LoRaMacCryptoSecureMessage+0x76>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 800f5c6:	f895 2020 	ldrb.w	r2, [r5, #32]
 800f5ca:	b342      	cbz	r2, 800f61e <LoRaMacCryptoSecureMessage+0x6e>
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 800f5cc:	2203      	movs	r2, #3
        payloadDecryptionKeyID = NWK_S_KEY;
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 800f5ce:	42a3      	cmp	r3, r4
 800f5d0:	d209      	bcs.n	800f5e6 <LoRaMacCryptoSecureMessage+0x36>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 800f5d2:	9401      	str	r4, [sp, #4]
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	9300      	str	r3, [sp, #0]
 800f5d8:	68ab      	ldr	r3, [r5, #8]
 800f5da:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 800f5de:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800f5e0:	f7ff fec3 	bl	800f36a <PayloadEncrypt>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f5e4:	bb10      	cbnz	r0, 800f62c <LoRaMacCryptoSecureMessage+0x7c>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800f5e6:	4628      	mov	r0, r5
 800f5e8:	f000 fa2d 	bl	800fa46 <LoRaMacSerializerData>
 800f5ec:	b9e8      	cbnz	r0, 800f62a <LoRaMacCryptoSecureMessage+0x7a>
        payloadDecryptionKeyID = NWK_S_KEY;
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 800f5ee:	7929      	ldrb	r1, [r5, #4]
 800f5f0:	3904      	subs	r1, #4
 800f5f2:	462b      	mov	r3, r5
 800f5f4:	f853 0b2c 	ldr.w	r0, [r3], #44
 800f5f8:	9303      	str	r3, [sp, #12]
 800f5fa:	9402      	str	r4, [sp, #8]
 800f5fc:	68ab      	ldr	r3, [r5, #8]
 800f5fe:	9301      	str	r3, [sp, #4]
 800f600:	2300      	movs	r3, #0
 800f602:	9300      	str	r3, [sp, #0]
 800f604:	2202      	movs	r2, #2
 800f606:	b289      	uxth	r1, r1
 800f608:	f7ff fe4c 	bl	800f2a4 <ComputeCmacB0>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f60c:	b970      	cbnz	r0, 800f62c <LoRaMacCryptoSecureMessage+0x7c>
            return retval;
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 800f60e:	4628      	mov	r0, r5
 800f610:	f000 fa19 	bl	800fa46 <LoRaMacSerializerData>
 800f614:	b960      	cbnz	r0, 800f630 <LoRaMacCryptoSecureMessage+0x80>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 800f616:	4b07      	ldr	r3, [pc, #28]	; (800f634 <LoRaMacCryptoSecureMessage+0x84>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	60dc      	str	r4, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 800f61c:	e006      	b.n	800f62c <LoRaMacCryptoSecureMessage+0x7c>
        payloadDecryptionKeyID = NWK_S_KEY;
 800f61e:	2202      	movs	r2, #2
 800f620:	e7d5      	b.n	800f5ce <LoRaMacCryptoSecureMessage+0x1e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f622:	2009      	movs	r0, #9
}
 800f624:	4770      	bx	lr
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 800f626:	2006      	movs	r0, #6
 800f628:	e000      	b.n	800f62c <LoRaMacCryptoSecureMessage+0x7c>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800f62a:	2010      	movs	r0, #16
}
 800f62c:	b005      	add	sp, #20
 800f62e:	bd30      	pop	{r4, r5, pc}
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 800f630:	2010      	movs	r0, #16
 800f632:	e7fb      	b.n	800f62c <LoRaMacCryptoSecureMessage+0x7c>
 800f634:	20003d3c 	.word	0x20003d3c

0800f638 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 800f638:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f63c:	b087      	sub	sp, #28
 800f63e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    if( macMsg == 0 )
 800f640:	2e00      	cmp	r6, #0
 800f642:	d049      	beq.n	800f6d8 <LoRaMacCryptoUnsecureMessage+0xa0>
 800f644:	4605      	mov	r5, r0
 800f646:	4688      	mov	r8, r1
 800f648:	4617      	mov	r7, r2
 800f64a:	461c      	mov	r4, r3
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 800f64c:	4619      	mov	r1, r3
 800f64e:	4610      	mov	r0, r2
 800f650:	f7ff fdde 	bl	800f210 <CheckFCntDown>
 800f654:	2800      	cmp	r0, #0
 800f656:	d041      	beq.n	800f6dc <LoRaMacCryptoUnsecureMessage+0xa4>
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    /* ST_WORKAROUND_END */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 800f658:	4630      	mov	r0, r6
 800f65a:	f000 f95f 	bl	800f91c <LoRaMacParserData>
 800f65e:	2800      	cmp	r0, #0
 800f660:	d141      	bne.n	800f6e6 <LoRaMacCryptoUnsecureMessage+0xae>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 800f662:	a905      	add	r1, sp, #20
 800f664:	4628      	mov	r0, r5
 800f666:	f7ff fd8f 	bl	800f188 <GetKeyAddrItem>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f66a:	4605      	mov	r5, r0
 800f66c:	2800      	cmp	r0, #0
 800f66e:	d136      	bne.n	800f6de <LoRaMacCryptoUnsecureMessage+0xa6>
    {
        return retval;
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 800f670:	9b05      	ldr	r3, [sp, #20]
 800f672:	f893 9001 	ldrb.w	r9, [r3, #1]
    micComputationKeyID = curItem->NwkSkey;
 800f676:	789a      	ldrb	r2, [r3, #2]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 800f678:	68b3      	ldr	r3, [r6, #8]
 800f67a:	4543      	cmp	r3, r8
 800f67c:	d135      	bne.n	800f6ea <LoRaMacCryptoUnsecureMessage+0xb2>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 800f67e:	7b33      	ldrb	r3, [r6, #12]
 800f680:	f3c3 1340 	ubfx	r3, r3, #5, #1
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 800f684:	491a      	ldr	r1, [pc, #104]	; (800f6f0 <LoRaMacCryptoUnsecureMessage+0xb8>)
 800f686:	6809      	ldr	r1, [r1, #0]
 800f688:	7889      	ldrb	r1, [r1, #2]
 800f68a:	b901      	cbnz	r1, 800f68e <LoRaMacCryptoUnsecureMessage+0x56>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 800f68c:	2300      	movs	r3, #0
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 800f68e:	7931      	ldrb	r1, [r6, #4]
 800f690:	3904      	subs	r1, #4
 800f692:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800f694:	9003      	str	r0, [sp, #12]
 800f696:	9402      	str	r4, [sp, #8]
 800f698:	f8cd 8004 	str.w	r8, [sp, #4]
 800f69c:	2001      	movs	r0, #1
 800f69e:	9000      	str	r0, [sp, #0]
 800f6a0:	b289      	uxth	r1, r1
 800f6a2:	6830      	ldr	r0, [r6, #0]
 800f6a4:	f7ff febd 	bl	800f422 <VerifyCmacB0>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f6a8:	4605      	mov	r5, r0
 800f6aa:	b9c0      	cbnz	r0, 800f6de <LoRaMacCryptoUnsecureMessage+0xa6>
    {
        return retval;
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 800f6ac:	f896 3020 	ldrb.w	r3, [r6, #32]
 800f6b0:	b90b      	cbnz	r3, 800f6b6 <LoRaMacCryptoUnsecureMessage+0x7e>
        // Use network session encryption key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 800f6b2:	f04f 0902 	mov.w	r9, #2
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 800f6b6:	9401      	str	r4, [sp, #4]
 800f6b8:	2301      	movs	r3, #1
 800f6ba:	9300      	str	r3, [sp, #0]
 800f6bc:	4643      	mov	r3, r8
 800f6be:	464a      	mov	r2, r9
 800f6c0:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 800f6c4:	6a70      	ldr	r0, [r6, #36]	; 0x24
 800f6c6:	f7ff fe50 	bl	800f36a <PayloadEncrypt>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f6ca:	4605      	mov	r5, r0
 800f6cc:	b938      	cbnz	r0, 800f6de <LoRaMacCryptoUnsecureMessage+0xa6>
            }
        }
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 800f6ce:	4621      	mov	r1, r4
 800f6d0:	4638      	mov	r0, r7
 800f6d2:	f7ff fdb5 	bl	800f240 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 800f6d6:	e002      	b.n	800f6de <LoRaMacCryptoUnsecureMessage+0xa6>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f6d8:	2509      	movs	r5, #9
 800f6da:	e000      	b.n	800f6de <LoRaMacCryptoUnsecureMessage+0xa6>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 800f6dc:	2506      	movs	r5, #6
}
 800f6de:	4628      	mov	r0, r5
 800f6e0:	b007      	add	sp, #28
 800f6e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return LORAMAC_CRYPTO_ERROR_PARSER;
 800f6e6:	250f      	movs	r5, #15
 800f6e8:	e7f9      	b.n	800f6de <LoRaMacCryptoUnsecureMessage+0xa6>
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 800f6ea:	2502      	movs	r5, #2
 800f6ec:	e7f7      	b.n	800f6de <LoRaMacCryptoUnsecureMessage+0xa6>
 800f6ee:	bf00      	nop
 800f6f0:	20003d3c 	.word	0x20003d3c

0800f6f4 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 800f6f4:	b9b1      	cbnz	r1, 800f724 <LoRaMacCryptoDeriveMcRootKey+0x30>
{
 800f6f6:	b500      	push	{lr}
 800f6f8:	b085      	sub	sp, #20
 800f6fa:	468c      	mov	ip, r1
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
    }
    uint8_t compBase[16] = { 0 };
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	9300      	str	r3, [sp, #0]
 800f700:	9301      	str	r3, [sp, #4]
 800f702:	9302      	str	r3, [sp, #8]
 800f704:	9303      	str	r3, [sp, #12]

    if( versionMinor == 1 )
 800f706:	2801      	cmp	r0, #1
 800f708:	d008      	beq.n	800f71c <LoRaMacCryptoDeriveMcRootKey+0x28>
    {
        compBase[0] = 0x20;
    }
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 800f70a:	2204      	movs	r2, #4
 800f70c:	4661      	mov	r1, ip
 800f70e:	4668      	mov	r0, sp
 800f710:	f003 fa0e 	bl	8012b30 <SecureElementDeriveAndStoreKey>
 800f714:	b940      	cbnz	r0, 800f728 <LoRaMacCryptoDeriveMcRootKey+0x34>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f716:	b005      	add	sp, #20
 800f718:	f85d fb04 	ldr.w	pc, [sp], #4
        compBase[0] = 0x20;
 800f71c:	2320      	movs	r3, #32
 800f71e:	f88d 3000 	strb.w	r3, [sp]
 800f722:	e7f2      	b.n	800f70a <LoRaMacCryptoDeriveMcRootKey+0x16>
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 800f724:	200a      	movs	r0, #10
}
 800f726:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f728:	200e      	movs	r0, #14
 800f72a:	e7f4      	b.n	800f716 <LoRaMacCryptoDeriveMcRootKey+0x22>

0800f72c <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 800f72c:	2804      	cmp	r0, #4
 800f72e:	d001      	beq.n	800f734 <LoRaMacCryptoDeriveMcKEKey+0x8>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 800f730:	200a      	movs	r0, #10
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 800f732:	4770      	bx	lr
{
 800f734:	b500      	push	{lr}
 800f736:	b085      	sub	sp, #20
    uint8_t compBase[16] = { 0 };
 800f738:	2300      	movs	r3, #0
 800f73a:	9300      	str	r3, [sp, #0]
 800f73c:	9301      	str	r3, [sp, #4]
 800f73e:	9302      	str	r3, [sp, #8]
 800f740:	9303      	str	r3, [sp, #12]
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 800f742:	227f      	movs	r2, #127	; 0x7f
 800f744:	4601      	mov	r1, r0
 800f746:	4668      	mov	r0, sp
 800f748:	f003 f9f2 	bl	8012b30 <SecureElementDeriveAndStoreKey>
 800f74c:	b910      	cbnz	r0, 800f754 <LoRaMacCryptoDeriveMcKEKey+0x28>
}
 800f74e:	b005      	add	sp, #20
 800f750:	f85d fb04 	ldr.w	pc, [sp], #4
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f754:	200e      	movs	r0, #14
 800f756:	e7fa      	b.n	800f74e <LoRaMacCryptoDeriveMcKEKey+0x22>

0800f758 <LoRaMacCryptoSetKey>:
{
 800f758:	b510      	push	{r4, lr}
 800f75a:	4604      	mov	r4, r0
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 800f75c:	f003 f9a6 	bl	8012aac <SecureElementSetKey>
 800f760:	b978      	cbnz	r0, 800f782 <LoRaMacCryptoSetKey+0x2a>
    if( keyID == APP_KEY )
 800f762:	b104      	cbz	r4, 800f766 <LoRaMacCryptoSetKey+0xe>
}
 800f764:	bd10      	pop	{r4, pc}
        if( LoRaMacCryptoDeriveMcRootKey( CryptoNvm->LrWanVersion.Fields.Minor, keyID ) != LORAMAC_CRYPTO_SUCCESS )
 800f766:	4b09      	ldr	r3, [pc, #36]	; (800f78c <LoRaMacCryptoSetKey+0x34>)
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	4621      	mov	r1, r4
 800f76c:	7898      	ldrb	r0, [r3, #2]
 800f76e:	f7ff ffc1 	bl	800f6f4 <LoRaMacCryptoDeriveMcRootKey>
 800f772:	b940      	cbnz	r0, 800f786 <LoRaMacCryptoSetKey+0x2e>
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 800f774:	2004      	movs	r0, #4
 800f776:	f7ff ffd9 	bl	800f72c <LoRaMacCryptoDeriveMcKEKey>
 800f77a:	2800      	cmp	r0, #0
 800f77c:	d0f2      	beq.n	800f764 <LoRaMacCryptoSetKey+0xc>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f77e:	200e      	movs	r0, #14
 800f780:	e7f0      	b.n	800f764 <LoRaMacCryptoSetKey+0xc>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f782:	200e      	movs	r0, #14
 800f784:	e7ee      	b.n	800f764 <LoRaMacCryptoSetKey+0xc>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f786:	200e      	movs	r0, #14
 800f788:	e7ec      	b.n	800f764 <LoRaMacCryptoSetKey+0xc>
 800f78a:	bf00      	nop
 800f78c:	20003d3c 	.word	0x20003d3c

0800f790 <LoRaMacCryptoHandleJoinAccept>:
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 800f790:	2a00      	cmp	r2, #0
 800f792:	d064      	beq.n	800f85e <LoRaMacCryptoHandleJoinAccept+0xce>
{
 800f794:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f796:	b08f      	sub	sp, #60	; 0x3c
 800f798:	4607      	mov	r7, r0
 800f79a:	460d      	mov	r5, r1
 800f79c:	4614      	mov	r4, r2
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 800f79e:	2900      	cmp	r1, #0
 800f7a0:	d05f      	beq.n	800f862 <LoRaMacCryptoHandleJoinAccept+0xd2>
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 800f7a2:	2600      	movs	r6, #0
 800f7a4:	9605      	str	r6, [sp, #20]
 800f7a6:	221d      	movs	r2, #29
 800f7a8:	4631      	mov	r1, r6
 800f7aa:	a806      	add	r0, sp, #24
 800f7ac:	f005 fe2c 	bl	8015408 <memset>
    uint8_t versionMinor         = 0;
 800f7b0:	f88d 6013 	strb.w	r6, [sp, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 800f7b4:	4b2f      	ldr	r3, [pc, #188]	; (800f874 <LoRaMacCryptoHandleJoinAccept+0xe4>)
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	889e      	ldrh	r6, [r3, #4]
    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 800f7ba:	f10d 0313 	add.w	r3, sp, #19
 800f7be:	9302      	str	r3, [sp, #8]
 800f7c0:	ab05      	add	r3, sp, #20
 800f7c2:	9301      	str	r3, [sp, #4]
 800f7c4:	7923      	ldrb	r3, [r4, #4]
 800f7c6:	9300      	str	r3, [sp, #0]
 800f7c8:	6823      	ldr	r3, [r4, #0]
 800f7ca:	4632      	mov	r2, r6
 800f7cc:	4629      	mov	r1, r5
 800f7ce:	4638      	mov	r0, r7
 800f7d0:	f003 f9ce 	bl	8012b70 <SecureElementProcessJoinAccept>
 800f7d4:	2800      	cmp	r0, #0
 800f7d6:	d146      	bne.n	800f866 <LoRaMacCryptoHandleJoinAccept+0xd6>
    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 800f7d8:	7922      	ldrb	r2, [r4, #4]
 800f7da:	a905      	add	r1, sp, #20
 800f7dc:	6820      	ldr	r0, [r4, #0]
 800f7de:	f003 fa60 	bl	8012ca2 <memcpy1>
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 800f7e2:	4620      	mov	r0, r4
 800f7e4:	f000 f848 	bl	800f878 <LoRaMacParserJoinAccept>
 800f7e8:	2800      	cmp	r0, #0
 800f7ea:	d13f      	bne.n	800f86c <LoRaMacCryptoHandleJoinAccept+0xdc>
    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 800f7ec:	79a5      	ldrb	r5, [r4, #6]
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 800f7ee:	79e3      	ldrb	r3, [r4, #7]
 800f7f0:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 800f7f4:	7a23      	ldrb	r3, [r4, #8]
 800f7f6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    if( currentJoinNonce != CryptoNvm->JoinNonce )
 800f7fa:	4b1e      	ldr	r3, [pc, #120]	; (800f874 <LoRaMacCryptoHandleJoinAccept+0xe4>)
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	689a      	ldr	r2, [r3, #8]
 800f800:	42aa      	cmp	r2, r5
 800f802:	d035      	beq.n	800f870 <LoRaMacCryptoHandleJoinAccept+0xe0>
        CryptoNvm->JoinNonce = currentJoinNonce;
 800f804:	609d      	str	r5, [r3, #8]
    retval = LoRaMacCryptoDeriveMcRootKey( versionMinor, APP_KEY );
 800f806:	2100      	movs	r1, #0
 800f808:	f89d 0013 	ldrb.w	r0, [sp, #19]
 800f80c:	f7ff ff72 	bl	800f6f4 <LoRaMacCryptoDeriveMcRootKey>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f810:	bb50      	cbnz	r0, 800f868 <LoRaMacCryptoHandleJoinAccept+0xd8>
    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 800f812:	2004      	movs	r0, #4
 800f814:	f7ff ff8a 	bl	800f72c <LoRaMacCryptoDeriveMcKEKey>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f818:	bb30      	cbnz	r0, 800f868 <LoRaMacCryptoHandleJoinAccept+0xd8>
        netID = ( uint32_t )macMsg->NetID[0];
 800f81a:	7a63      	ldrb	r3, [r4, #9]
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 800f81c:	7aa2      	ldrb	r2, [r4, #10]
 800f81e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 800f822:	7ae4      	ldrb	r4, [r4, #11]
 800f824:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 800f828:	4633      	mov	r3, r6
 800f82a:	4622      	mov	r2, r4
 800f82c:	4629      	mov	r1, r5
 800f82e:	2003      	movs	r0, #3
 800f830:	f7ff fd64 	bl	800f2fc <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f834:	b9c0      	cbnz	r0, 800f868 <LoRaMacCryptoHandleJoinAccept+0xd8>
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 800f836:	4633      	mov	r3, r6
 800f838:	4622      	mov	r2, r4
 800f83a:	4629      	mov	r1, r5
 800f83c:	2002      	movs	r0, #2
 800f83e:	f7ff fd5d 	bl	800f2fc <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 800f842:	b988      	cbnz	r0, 800f868 <LoRaMacCryptoHandleJoinAccept+0xd8>
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 800f844:	4b0b      	ldr	r3, [pc, #44]	; (800f874 <LoRaMacCryptoHandleJoinAccept+0xe4>)
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	f89d 2013 	ldrb.w	r2, [sp, #19]
 800f84c:	709a      	strb	r2, [r3, #2]
    CryptoNvm->FCntList.FCntUp = 0;
 800f84e:	2200      	movs	r2, #0
 800f850:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 800f852:	f04f 32ff 	mov.w	r2, #4294967295
 800f856:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 800f858:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 800f85a:	615a      	str	r2, [r3, #20]
    return LORAMAC_CRYPTO_SUCCESS;
 800f85c:	e004      	b.n	800f868 <LoRaMacCryptoHandleJoinAccept+0xd8>
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f85e:	2009      	movs	r0, #9
}
 800f860:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f862:	2009      	movs	r0, #9
 800f864:	e000      	b.n	800f868 <LoRaMacCryptoHandleJoinAccept+0xd8>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 800f866:	200e      	movs	r0, #14
}
 800f868:	b00f      	add	sp, #60	; 0x3c
 800f86a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_CRYPTO_ERROR_PARSER;
 800f86c:	200f      	movs	r0, #15
 800f86e:	e7fb      	b.n	800f868 <LoRaMacCryptoHandleJoinAccept+0xd8>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 800f870:	2003      	movs	r0, #3
 800f872:	e7f9      	b.n	800f868 <LoRaMacCryptoHandleJoinAccept+0xd8>
 800f874:	20003d3c 	.word	0x20003d3c

0800f878 <LoRaMacParserJoinAccept>:
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f878:	2800      	cmp	r0, #0
 800f87a:	d049      	beq.n	800f910 <LoRaMacParserJoinAccept+0x98>
{
 800f87c:	b510      	push	{r4, lr}
 800f87e:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f880:	6801      	ldr	r1, [r0, #0]
 800f882:	2900      	cmp	r1, #0
 800f884:	d046      	beq.n	800f914 <LoRaMacParserJoinAccept+0x9c>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 800f886:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f88a:	7143      	strb	r3, [r0, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 800f88c:	2203      	movs	r2, #3
 800f88e:	3006      	adds	r0, #6
 800f890:	f003 fa07 	bl	8012ca2 <memcpy1>
    bufItr = bufItr + 3;

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 800f894:	4620      	mov	r0, r4
 800f896:	f850 1b09 	ldr.w	r1, [r0], #9
 800f89a:	2203      	movs	r2, #3
 800f89c:	3104      	adds	r1, #4
 800f89e:	f003 fa00 	bl	8012ca2 <memcpy1>
    bufItr = bufItr + 3;

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 800f8a2:	6821      	ldr	r1, [r4, #0]
 800f8a4:	79cb      	ldrb	r3, [r1, #7]
 800f8a6:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 800f8a8:	7a0a      	ldrb	r2, [r1, #8]
 800f8aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800f8ae:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 800f8b0:	7a4a      	ldrb	r2, [r1, #9]
 800f8b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f8b6:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 800f8b8:	7a8a      	ldrb	r2, [r1, #10]
 800f8ba:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f8be:	60e3      	str	r3, [r4, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 800f8c0:	7acb      	ldrb	r3, [r1, #11]
 800f8c2:	7423      	strb	r3, [r4, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 800f8c4:	7b0b      	ldrb	r3, [r1, #12]
 800f8c6:	7463      	strb	r3, [r4, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 800f8c8:	7923      	ldrb	r3, [r4, #4]
 800f8ca:	2b21      	cmp	r3, #33	; 0x21
 800f8cc:	d018      	beq.n	800f900 <LoRaMacParserJoinAccept+0x88>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 800f8ce:	2b11      	cmp	r3, #17
 800f8d0:	dc22      	bgt.n	800f918 <LoRaMacParserJoinAccept+0xa0>
    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 800f8d2:	220d      	movs	r2, #13
    {
        return LORAMAC_PARSER_FAIL;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 800f8d4:	6821      	ldr	r1, [r4, #0]
 800f8d6:	f102 0c01 	add.w	ip, r2, #1
 800f8da:	5c8b      	ldrb	r3, [r1, r2]
 800f8dc:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 800f8de:	1c90      	adds	r0, r2, #2
 800f8e0:	f811 c00c 	ldrb.w	ip, [r1, ip]
 800f8e4:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800f8e8:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 800f8ea:	3203      	adds	r2, #3
 800f8ec:	5c08      	ldrb	r0, [r1, r0]
 800f8ee:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f8f2:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 800f8f4:	5c8a      	ldrb	r2, [r1, r2]
 800f8f6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f8fa:	6263      	str	r3, [r4, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 800f8fc:	2000      	movs	r0, #0
}
 800f8fe:	bd10      	pop	{r4, pc}
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 800f900:	2210      	movs	r2, #16
 800f902:	310d      	adds	r1, #13
 800f904:	f104 0012 	add.w	r0, r4, #18
 800f908:	f003 f9cb 	bl	8012ca2 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 800f90c:	221d      	movs	r2, #29
 800f90e:	e7e1      	b.n	800f8d4 <LoRaMacParserJoinAccept+0x5c>
        return LORAMAC_PARSER_ERROR_NPE;
 800f910:	2002      	movs	r0, #2
}
 800f912:	4770      	bx	lr
        return LORAMAC_PARSER_ERROR_NPE;
 800f914:	2002      	movs	r0, #2
 800f916:	e7f2      	b.n	800f8fe <LoRaMacParserJoinAccept+0x86>
        return LORAMAC_PARSER_FAIL;
 800f918:	2001      	movs	r0, #1
 800f91a:	e7f0      	b.n	800f8fe <LoRaMacParserJoinAccept+0x86>

0800f91c <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f91c:	2800      	cmp	r0, #0
 800f91e:	d058      	beq.n	800f9d2 <LoRaMacParserData+0xb6>
{
 800f920:	b510      	push	{r4, lr}
 800f922:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f924:	6801      	ldr	r1, [r0, #0]
 800f926:	2900      	cmp	r1, #0
 800f928:	d055      	beq.n	800f9d6 <LoRaMacParserData+0xba>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 800f92a:	780b      	ldrb	r3, [r1, #0]
 800f92c:	7143      	strb	r3, [r0, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 800f92e:	784b      	ldrb	r3, [r1, #1]
 800f930:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 800f932:	788a      	ldrb	r2, [r1, #2]
 800f934:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800f938:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 800f93a:	78ca      	ldrb	r2, [r1, #3]
 800f93c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f940:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 800f942:	790a      	ldrb	r2, [r1, #4]
 800f944:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f948:	6083      	str	r3, [r0, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 800f94a:	794b      	ldrb	r3, [r1, #5]
 800f94c:	7303      	strb	r3, [r0, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 800f94e:	798b      	ldrb	r3, [r1, #6]
 800f950:	81c3      	strh	r3, [r0, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 800f952:	79ca      	ldrb	r2, [r1, #7]
 800f954:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800f958:	81c3      	strh	r3, [r0, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 800f95a:	7b02      	ldrb	r2, [r0, #12]
 800f95c:	f002 020f 	and.w	r2, r2, #15
 800f960:	3108      	adds	r1, #8
 800f962:	3010      	adds	r0, #16
 800f964:	f003 f99d 	bl	8012ca2 <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 800f968:	7b23      	ldrb	r3, [r4, #12]
 800f96a:	f003 030f 	and.w	r3, r3, #15
 800f96e:	f103 0008 	add.w	r0, r3, #8
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 800f972:	2200      	movs	r2, #0
 800f974:	f884 2020 	strb.w	r2, [r4, #32]
    macMsg->FRMPayloadSize = 0;
 800f978:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 800f97c:	7922      	ldrb	r2, [r4, #4]
 800f97e:	1a11      	subs	r1, r2, r0
 800f980:	2904      	cmp	r1, #4
 800f982:	dc16      	bgt.n	800f9b2 <LoRaMacParserData+0x96>
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
        bufItr = bufItr + macMsg->FRMPayloadSize;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 800f984:	6822      	ldr	r2, [r4, #0]
 800f986:	7923      	ldrb	r3, [r4, #4]
 800f988:	441a      	add	r2, r3
 800f98a:	f812 3c04 	ldrb.w	r3, [r2, #-4]
 800f98e:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 800f990:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 800f994:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800f998:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 800f99a:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 800f99e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800f9a2:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 800f9a4:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 800f9a8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f9ac:	62e3      	str	r3, [r4, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 800f9ae:	2000      	movs	r0, #0
}
 800f9b0:	bd10      	pop	{r4, pc}
        macMsg->FPort = macMsg->Buffer[bufItr++];
 800f9b2:	6821      	ldr	r1, [r4, #0]
 800f9b4:	3309      	adds	r3, #9
 800f9b6:	5c08      	ldrb	r0, [r1, r0]
 800f9b8:	f884 0020 	strb.w	r0, [r4, #32]
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 800f9bc:	1ad2      	subs	r2, r2, r3
 800f9be:	b2d2      	uxtb	r2, r2
 800f9c0:	3a04      	subs	r2, #4
 800f9c2:	b2d2      	uxtb	r2, r2
 800f9c4:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 800f9c8:	4419      	add	r1, r3
 800f9ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f9cc:	f003 f969 	bl	8012ca2 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 800f9d0:	e7d8      	b.n	800f984 <LoRaMacParserData+0x68>
        return LORAMAC_PARSER_ERROR_NPE;
 800f9d2:	2002      	movs	r0, #2
}
 800f9d4:	4770      	bx	lr
        return LORAMAC_PARSER_ERROR_NPE;
 800f9d6:	2002      	movs	r0, #2
 800f9d8:	e7ea      	b.n	800f9b0 <LoRaMacParserData+0x94>

0800f9da <LoRaMacSerializerJoinRequest>:
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f9da:	b370      	cbz	r0, 800fa3a <LoRaMacSerializerJoinRequest+0x60>
{
 800f9dc:	b510      	push	{r4, lr}
 800f9de:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800f9e0:	6803      	ldr	r3, [r0, #0]
 800f9e2:	b363      	cbz	r3, 800fa3e <LoRaMacSerializerJoinRequest+0x64>
    }

    uint16_t bufItr = 0;

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 800f9e4:	7902      	ldrb	r2, [r0, #4]
 800f9e6:	2a16      	cmp	r2, #22
 800f9e8:	d92b      	bls.n	800fa42 <LoRaMacSerializerJoinRequest+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 800f9ea:	7942      	ldrb	r2, [r0, #5]
 800f9ec:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 800f9ee:	4601      	mov	r1, r0
 800f9f0:	f851 0b06 	ldr.w	r0, [r1], #6
 800f9f4:	2208      	movs	r2, #8
 800f9f6:	3001      	adds	r0, #1
 800f9f8:	f003 f95e 	bl	8012cb8 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 800f9fc:	4621      	mov	r1, r4
 800f9fe:	f851 0b0e 	ldr.w	r0, [r1], #14
 800fa02:	2208      	movs	r2, #8
 800fa04:	3009      	adds	r0, #9
 800fa06:	f003 f957 	bl	8012cb8 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 800fa0a:	8ae2      	ldrh	r2, [r4, #22]
 800fa0c:	6823      	ldr	r3, [r4, #0]
 800fa0e:	745a      	strb	r2, [r3, #17]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 800fa10:	8ae3      	ldrh	r3, [r4, #22]
 800fa12:	6822      	ldr	r2, [r4, #0]
 800fa14:	0a1b      	lsrs	r3, r3, #8
 800fa16:	7493      	strb	r3, [r2, #18]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 800fa18:	69a2      	ldr	r2, [r4, #24]
 800fa1a:	6823      	ldr	r3, [r4, #0]
 800fa1c:	74da      	strb	r2, [r3, #19]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 800fa1e:	69a3      	ldr	r3, [r4, #24]
 800fa20:	0a1b      	lsrs	r3, r3, #8
 800fa22:	6822      	ldr	r2, [r4, #0]
 800fa24:	7513      	strb	r3, [r2, #20]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 800fa26:	8b62      	ldrh	r2, [r4, #26]
 800fa28:	6823      	ldr	r3, [r4, #0]
 800fa2a:	755a      	strb	r2, [r3, #21]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 800fa2c:	7ee2      	ldrb	r2, [r4, #27]
 800fa2e:	6823      	ldr	r3, [r4, #0]
 800fa30:	759a      	strb	r2, [r3, #22]

    macMsg->BufSize = bufItr;
 800fa32:	2317      	movs	r3, #23
 800fa34:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 800fa36:	2000      	movs	r0, #0
}
 800fa38:	bd10      	pop	{r4, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 800fa3a:	2001      	movs	r0, #1
}
 800fa3c:	4770      	bx	lr
        return LORAMAC_SERIALIZER_ERROR_NPE;
 800fa3e:	2001      	movs	r0, #1
 800fa40:	e7fa      	b.n	800fa38 <LoRaMacSerializerJoinRequest+0x5e>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 800fa42:	2002      	movs	r0, #2
 800fa44:	e7f8      	b.n	800fa38 <LoRaMacSerializerJoinRequest+0x5e>

0800fa46 <LoRaMacSerializerData>:
    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800fa46:	2800      	cmp	r0, #0
 800fa48:	d066      	beq.n	800fb18 <LoRaMacSerializerData+0xd2>
{
 800fa4a:	b538      	push	{r3, r4, r5, lr}
 800fa4c:	4604      	mov	r4, r0
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 800fa4e:	6801      	ldr	r1, [r0, #0]
 800fa50:	2900      	cmp	r1, #0
 800fa52:	d063      	beq.n	800fb1c <LoRaMacSerializerData+0xd6>
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 800fa54:	7b02      	ldrb	r2, [r0, #12]
 800fa56:	f002 020f 	and.w	r2, r2, #15
 800fa5a:	f102 0008 	add.w	r0, r2, #8

    if( macMsg->FRMPayloadSize > 0 )
 800fa5e:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800fa62:	b10b      	cbz	r3, 800fa68 <LoRaMacSerializerData+0x22>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 800fa64:	f102 0009 	add.w	r0, r2, #9
    }

    computedBufSize += macMsg->FRMPayloadSize;
 800fa68:	4403      	add	r3, r0
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 800fa6a:	3304      	adds	r3, #4
 800fa6c:	b29b      	uxth	r3, r3

    if( macMsg->BufSize < computedBufSize )
 800fa6e:	7922      	ldrb	r2, [r4, #4]
 800fa70:	429a      	cmp	r2, r3
 800fa72:	d355      	bcc.n	800fb20 <LoRaMacSerializerData+0xda>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 800fa74:	7963      	ldrb	r3, [r4, #5]
 800fa76:	700b      	strb	r3, [r1, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 800fa78:	68a2      	ldr	r2, [r4, #8]
 800fa7a:	6823      	ldr	r3, [r4, #0]
 800fa7c:	705a      	strb	r2, [r3, #1]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 800fa7e:	68a3      	ldr	r3, [r4, #8]
 800fa80:	0a1b      	lsrs	r3, r3, #8
 800fa82:	6822      	ldr	r2, [r4, #0]
 800fa84:	7093      	strb	r3, [r2, #2]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 800fa86:	8962      	ldrh	r2, [r4, #10]
 800fa88:	6823      	ldr	r3, [r4, #0]
 800fa8a:	70da      	strb	r2, [r3, #3]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 800fa8c:	7ae2      	ldrb	r2, [r4, #11]
 800fa8e:	6823      	ldr	r3, [r4, #0]
 800fa90:	711a      	strb	r2, [r3, #4]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 800fa92:	6823      	ldr	r3, [r4, #0]
 800fa94:	7b22      	ldrb	r2, [r4, #12]
 800fa96:	715a      	strb	r2, [r3, #5]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 800fa98:	89e2      	ldrh	r2, [r4, #14]
 800fa9a:	6823      	ldr	r3, [r4, #0]
 800fa9c:	719a      	strb	r2, [r3, #6]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 800fa9e:	89e3      	ldrh	r3, [r4, #14]
 800faa0:	6822      	ldr	r2, [r4, #0]
 800faa2:	0a1b      	lsrs	r3, r3, #8
 800faa4:	71d3      	strb	r3, [r2, #7]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 800faa6:	4621      	mov	r1, r4
 800faa8:	f851 0b10 	ldr.w	r0, [r1], #16
 800faac:	7b22      	ldrb	r2, [r4, #12]
 800faae:	f002 020f 	and.w	r2, r2, #15
 800fab2:	3008      	adds	r0, #8
 800fab4:	f003 f8f5 	bl	8012ca2 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 800fab8:	7b23      	ldrb	r3, [r4, #12]
 800faba:	f003 030f 	and.w	r3, r3, #15
 800fabe:	f103 0508 	add.w	r5, r3, #8

    if( macMsg->FRMPayloadSize > 0 )
 800fac2:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 800fac6:	b12a      	cbz	r2, 800fad4 <LoRaMacSerializerData+0x8e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 800fac8:	6822      	ldr	r2, [r4, #0]
 800faca:	f894 1020 	ldrb.w	r1, [r4, #32]
 800face:	5551      	strb	r1, [r2, r5]
 800fad0:	f103 0509 	add.w	r5, r3, #9
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 800fad4:	6820      	ldr	r0, [r4, #0]
 800fad6:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 800fada:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800fadc:	4428      	add	r0, r5
 800fade:	f003 f8e0 	bl	8012ca2 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 800fae2:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800fae6:	442b      	add	r3, r5

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 800fae8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800faea:	6821      	ldr	r1, [r4, #0]
 800faec:	1c5a      	adds	r2, r3, #1
 800faee:	b292      	uxth	r2, r2
 800faf0:	54c8      	strb	r0, [r1, r3]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 800faf2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800faf4:	0a08      	lsrs	r0, r1, #8
 800faf6:	6825      	ldr	r5, [r4, #0]
 800faf8:	1c99      	adds	r1, r3, #2
 800fafa:	b289      	uxth	r1, r1
 800fafc:	54a8      	strb	r0, [r5, r2]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 800fafe:	8de5      	ldrh	r5, [r4, #46]	; 0x2e
 800fb00:	6820      	ldr	r0, [r4, #0]
 800fb02:	1cda      	adds	r2, r3, #3
 800fb04:	b292      	uxth	r2, r2
 800fb06:	5445      	strb	r5, [r0, r1]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 800fb08:	f894 002f 	ldrb.w	r0, [r4, #47]	; 0x2f
 800fb0c:	6821      	ldr	r1, [r4, #0]
 800fb0e:	3304      	adds	r3, #4
 800fb10:	5488      	strb	r0, [r1, r2]

    macMsg->BufSize = bufItr;
 800fb12:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 800fb14:	2000      	movs	r0, #0
}
 800fb16:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 800fb18:	2001      	movs	r0, #1
}
 800fb1a:	4770      	bx	lr
        return LORAMAC_SERIALIZER_ERROR_NPE;
 800fb1c:	2001      	movs	r0, #1
 800fb1e:	e7fa      	b.n	800fb16 <LoRaMacSerializerData+0xd0>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 800fb20:	2002      	movs	r0, #2
 800fb22:	e7f8      	b.n	800fb16 <LoRaMacSerializerData+0xd0>

0800fb24 <NvmDataMgmtEvent>:
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800fb24:	4b02      	ldr	r3, [pc, #8]	; (800fb30 <NvmDataMgmtEvent+0xc>)
 800fb26:	881a      	ldrh	r2, [r3, #0]
 800fb28:	4310      	orrs	r0, r2
 800fb2a:	8018      	strh	r0, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800fb2c:	4770      	bx	lr
 800fb2e:	bf00      	nop
 800fb30:	20003d40 	.word	0x20003d40

0800fb34 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800fb34:	b508      	push	{r3, lr}
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Input checks
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800fb36:	4b06      	ldr	r3, [pc, #24]	; (800fb50 <NvmDataMgmtStoreBegin+0x1c>)
 800fb38:	881b      	ldrh	r3, [r3, #0]
 800fb3a:	b11b      	cbz	r3, 800fb44 <NvmDataMgmtStoreBegin+0x10>
    {
        // There was no update.
        return NVM_DATA_NO_UPDATED_DATA;
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800fb3c:	f7fe f914 	bl	800dd68 <LoRaMacStop>
 800fb40:	b918      	cbnz	r0, 800fb4a <NvmDataMgmtStoreBegin+0x16>
    }
    return NVM_DATA_OK;
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800fb42:	bd08      	pop	{r3, pc}
        return NVM_DATA_NO_UPDATED_DATA;
 800fb44:	f06f 0001 	mvn.w	r0, #1
 800fb48:	e7fb      	b.n	800fb42 <NvmDataMgmtStoreBegin+0xe>
        return NVM_DATA_NOT_AVAILABLE;
 800fb4a:	f06f 0002 	mvn.w	r0, #2
 800fb4e:	e7f8      	b.n	800fb42 <NvmDataMgmtStoreBegin+0xe>
 800fb50:	20003d40 	.word	0x20003d40

0800fb54 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800fb54:	b510      	push	{r4, lr}
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Reset notification flags
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800fb56:	2400      	movs	r4, #0
 800fb58:	4b02      	ldr	r3, [pc, #8]	; (800fb64 <NvmDataMgmtStoreEnd+0x10>)
 800fb5a:	801c      	strh	r4, [r3, #0]

    // Resume LoRaMac
    LoRaMacStart( );
 800fb5c:	f7fe f8fc 	bl	800dd58 <LoRaMacStart>
    return NVM_DATA_OK;
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800fb60:	4620      	mov	r0, r4
 800fb62:	bd10      	pop	{r4, pc}
 800fb64:	20003d40 	.word	0x20003d40

0800fb68 <RegionIsActive>:
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
    switch( region )
 800fb68:	2805      	cmp	r0, #5
 800fb6a:	d005      	beq.n	800fb78 <RegionIsActive+0x10>
 800fb6c:	2808      	cmp	r0, #8
 800fb6e:	d001      	beq.n	800fb74 <RegionIsActive+0xc>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 800fb70:	2000      	movs	r0, #0
        }
    }
}
 800fb72:	4770      	bx	lr
    switch( region )
 800fb74:	2001      	movs	r0, #1
 800fb76:	4770      	bx	lr
 800fb78:	2001      	movs	r0, #1
 800fb7a:	4770      	bx	lr

0800fb7c <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 800fb7c:	b500      	push	{lr}
 800fb7e:	b083      	sub	sp, #12
 800fb80:	4603      	mov	r3, r0
 800fb82:	4608      	mov	r0, r1
    PhyParam_t phyParam = { 0 };
 800fb84:	2200      	movs	r2, #0
 800fb86:	9200      	str	r2, [sp, #0]
    switch( region )
 800fb88:	2b05      	cmp	r3, #5
 800fb8a:	d004      	beq.n	800fb96 <RegionGetPhyParam+0x1a>
 800fb8c:	2b08      	cmp	r3, #8
 800fb8e:	d009      	beq.n	800fba4 <RegionGetPhyParam+0x28>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 800fb90:	9b00      	ldr	r3, [sp, #0]
 800fb92:	9301      	str	r3, [sp, #4]
 800fb94:	e002      	b.n	800fb9c <RegionGetPhyParam+0x20>
        EU868_GET_PHY_PARAM( );
 800fb96:	f000 fdeb 	bl	8010770 <RegionEU868GetPhyParam>
 800fb9a:	9001      	str	r0, [sp, #4]
        }
    }
}
 800fb9c:	9801      	ldr	r0, [sp, #4]
 800fb9e:	b003      	add	sp, #12
 800fba0:	f85d fb04 	ldr.w	pc, [sp], #4
        US915_GET_PHY_PARAM( );
 800fba4:	f001 fbd6 	bl	8011354 <RegionUS915GetPhyParam>
 800fba8:	9001      	str	r0, [sp, #4]
 800fbaa:	e7f7      	b.n	800fb9c <RegionGetPhyParam+0x20>

0800fbac <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 800fbac:	b508      	push	{r3, lr}
 800fbae:	4603      	mov	r3, r0
 800fbb0:	4608      	mov	r0, r1
    switch( region )
 800fbb2:	2b05      	cmp	r3, #5
 800fbb4:	d002      	beq.n	800fbbc <RegionSetBandTxDone+0x10>
 800fbb6:	2b08      	cmp	r3, #8
 800fbb8:	d003      	beq.n	800fbc2 <RegionSetBandTxDone+0x16>
        default:
        {
            return;
        }
    }
}
 800fbba:	bd08      	pop	{r3, pc}
        EU868_SET_BAND_TX_DONE( );
 800fbbc:	f000 fe94 	bl	80108e8 <RegionEU868SetBandTxDone>
 800fbc0:	e7fb      	b.n	800fbba <RegionSetBandTxDone+0xe>
        US915_SET_BAND_TX_DONE( );
 800fbc2:	f001 fc9d 	bl	8011500 <RegionUS915SetBandTxDone>
 800fbc6:	e7f8      	b.n	800fbba <RegionSetBandTxDone+0xe>

0800fbc8 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 800fbc8:	b508      	push	{r3, lr}
 800fbca:	4603      	mov	r3, r0
 800fbcc:	4608      	mov	r0, r1
    switch( region )
 800fbce:	2b05      	cmp	r3, #5
 800fbd0:	d002      	beq.n	800fbd8 <RegionInitDefaults+0x10>
 800fbd2:	2b08      	cmp	r3, #8
 800fbd4:	d003      	beq.n	800fbde <RegionInitDefaults+0x16>
        default:
        {
            break;
        }
    }
}
 800fbd6:	bd08      	pop	{r3, pc}
        EU868_INIT_DEFAULTS( );
 800fbd8:	f000 fea4 	bl	8010924 <RegionEU868InitDefaults>
 800fbdc:	e7fb      	b.n	800fbd6 <RegionInitDefaults+0xe>
        US915_INIT_DEFAULTS( );
 800fbde:	f001 fcad 	bl	801153c <RegionUS915InitDefaults>
}
 800fbe2:	e7f8      	b.n	800fbd6 <RegionInitDefaults+0xe>

0800fbe4 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 800fbe4:	b508      	push	{r3, lr}
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	4608      	mov	r0, r1
 800fbea:	4611      	mov	r1, r2
    switch( region )
 800fbec:	2b05      	cmp	r3, #5
 800fbee:	d003      	beq.n	800fbf8 <RegionVerify+0x14>
 800fbf0:	2b08      	cmp	r3, #8
 800fbf2:	d004      	beq.n	800fbfe <RegionVerify+0x1a>
 800fbf4:	2000      	movs	r0, #0
        default:
        {
            return false;
        }
    }
}
 800fbf6:	bd08      	pop	{r3, pc}
        EU868_VERIFY( );
 800fbf8:	f000 ff00 	bl	80109fc <RegionEU868Verify>
 800fbfc:	e7fb      	b.n	800fbf6 <RegionVerify+0x12>
        US915_VERIFY( );
 800fbfe:	f001 fd41 	bl	8011684 <RegionUS915Verify>
 800fc02:	e7f8      	b.n	800fbf6 <RegionVerify+0x12>

0800fc04 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 800fc04:	b508      	push	{r3, lr}
 800fc06:	4603      	mov	r3, r0
 800fc08:	4608      	mov	r0, r1
    switch( region )
 800fc0a:	2b05      	cmp	r3, #5
 800fc0c:	d002      	beq.n	800fc14 <RegionApplyCFList+0x10>
 800fc0e:	2b08      	cmp	r3, #8
 800fc10:	d003      	beq.n	800fc1a <RegionApplyCFList+0x16>
        default:
        {
            break;
        }
    }
}
 800fc12:	bd08      	pop	{r3, pc}
        EU868_APPLY_CF_LIST( );
 800fc14:	f001 fac0 	bl	8011198 <RegionEU868ApplyCFList>
 800fc18:	e7fb      	b.n	800fc12 <RegionApplyCFList+0xe>
        US915_APPLY_CF_LIST( );
 800fc1a:	f001 fd6d 	bl	80116f8 <RegionUS915ApplyCFList>
}
 800fc1e:	e7f8      	b.n	800fc12 <RegionApplyCFList+0xe>

0800fc20 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 800fc20:	b508      	push	{r3, lr}
 800fc22:	4603      	mov	r3, r0
 800fc24:	4608      	mov	r0, r1
    switch( region )
 800fc26:	2b05      	cmp	r3, #5
 800fc28:	d003      	beq.n	800fc32 <RegionChanMaskSet+0x12>
 800fc2a:	2b08      	cmp	r3, #8
 800fc2c:	d004      	beq.n	800fc38 <RegionChanMaskSet+0x18>
 800fc2e:	2000      	movs	r0, #0
        default:
        {
            return false;
        }
    }
}
 800fc30:	bd08      	pop	{r3, pc}
        EU868_CHAN_MASK_SET( );
 800fc32:	f000 ff29 	bl	8010a88 <RegionEU868ChanMaskSet>
 800fc36:	e7fb      	b.n	800fc30 <RegionChanMaskSet+0x10>
        US915_CHAN_MASK_SET( );
 800fc38:	f001 fd9c 	bl	8011774 <RegionUS915ChanMaskSet>
 800fc3c:	e7f8      	b.n	800fc30 <RegionChanMaskSet+0x10>

0800fc3e <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 800fc3e:	b508      	push	{r3, lr}
 800fc40:	4684      	mov	ip, r0
 800fc42:	4608      	mov	r0, r1
 800fc44:	4611      	mov	r1, r2
 800fc46:	461a      	mov	r2, r3
    switch( region )
 800fc48:	f1bc 0f05 	cmp.w	ip, #5
 800fc4c:	d003      	beq.n	800fc56 <RegionComputeRxWindowParameters+0x18>
 800fc4e:	f1bc 0f08 	cmp.w	ip, #8
 800fc52:	d004      	beq.n	800fc5e <RegionComputeRxWindowParameters+0x20>
        default:
        {
            break;
        }
    }
}
 800fc54:	bd08      	pop	{r3, pc}
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 800fc56:	9b02      	ldr	r3, [sp, #8]
 800fc58:	f000 ff34 	bl	8010ac4 <RegionEU868ComputeRxWindowParameters>
 800fc5c:	e7fa      	b.n	800fc54 <RegionComputeRxWindowParameters+0x16>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 800fc5e:	9b02      	ldr	r3, [sp, #8]
 800fc60:	f001 fdca 	bl	80117f8 <RegionUS915ComputeRxWindowParameters>
}
 800fc64:	e7f6      	b.n	800fc54 <RegionComputeRxWindowParameters+0x16>

0800fc66 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 800fc66:	b508      	push	{r3, lr}
 800fc68:	4603      	mov	r3, r0
 800fc6a:	4608      	mov	r0, r1
 800fc6c:	4611      	mov	r1, r2
    switch( region )
 800fc6e:	2b05      	cmp	r3, #5
 800fc70:	d003      	beq.n	800fc7a <RegionRxConfig+0x14>
 800fc72:	2b08      	cmp	r3, #8
 800fc74:	d004      	beq.n	800fc80 <RegionRxConfig+0x1a>
 800fc76:	2000      	movs	r0, #0
        default:
        {
            return false;
        }
    }
}
 800fc78:	bd08      	pop	{r3, pc}
        EU868_RX_CONFIG( );
 800fc7a:	f000 ff59 	bl	8010b30 <RegionEU868RxConfig>
 800fc7e:	e7fb      	b.n	800fc78 <RegionRxConfig+0x12>
        US915_RX_CONFIG( );
 800fc80:	f001 fde8 	bl	8011854 <RegionUS915RxConfig>
 800fc84:	e7f8      	b.n	800fc78 <RegionRxConfig+0x12>

0800fc86 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 800fc86:	b508      	push	{r3, lr}
 800fc88:	4684      	mov	ip, r0
 800fc8a:	4608      	mov	r0, r1
 800fc8c:	4611      	mov	r1, r2
 800fc8e:	461a      	mov	r2, r3
    switch( region )
 800fc90:	f1bc 0f05 	cmp.w	ip, #5
 800fc94:	d004      	beq.n	800fca0 <RegionTxConfig+0x1a>
 800fc96:	f1bc 0f08 	cmp.w	ip, #8
 800fc9a:	d004      	beq.n	800fca6 <RegionTxConfig+0x20>
 800fc9c:	2000      	movs	r0, #0
        default:
        {
            return false;
        }
    }
}
 800fc9e:	bd08      	pop	{r3, pc}
        EU868_TX_CONFIG( );
 800fca0:	f000 ffca 	bl	8010c38 <RegionEU868TxConfig>
 800fca4:	e7fb      	b.n	800fc9e <RegionTxConfig+0x18>
        US915_TX_CONFIG( );
 800fca6:	f001 fe2f 	bl	8011908 <RegionUS915TxConfig>
 800fcaa:	e7f8      	b.n	800fc9e <RegionTxConfig+0x18>

0800fcac <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 800fcac:	b500      	push	{lr}
 800fcae:	b083      	sub	sp, #12
 800fcb0:	4684      	mov	ip, r0
 800fcb2:	4608      	mov	r0, r1
 800fcb4:	4611      	mov	r1, r2
 800fcb6:	461a      	mov	r2, r3
    switch( region )
 800fcb8:	f1bc 0f05 	cmp.w	ip, #5
 800fcbc:	d006      	beq.n	800fccc <RegionLinkAdrReq+0x20>
 800fcbe:	f1bc 0f08 	cmp.w	ip, #8
 800fcc2:	d009      	beq.n	800fcd8 <RegionLinkAdrReq+0x2c>
 800fcc4:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 800fcc6:	b003      	add	sp, #12
 800fcc8:	f85d fb04 	ldr.w	pc, [sp], #4
        EU868_LINK_ADR_REQ( );
 800fccc:	9b05      	ldr	r3, [sp, #20]
 800fcce:	9300      	str	r3, [sp, #0]
 800fcd0:	9b04      	ldr	r3, [sp, #16]
 800fcd2:	f001 f849 	bl	8010d68 <RegionEU868LinkAdrReq>
 800fcd6:	e7f6      	b.n	800fcc6 <RegionLinkAdrReq+0x1a>
        US915_LINK_ADR_REQ( );
 800fcd8:	9b05      	ldr	r3, [sp, #20]
 800fcda:	9300      	str	r3, [sp, #0]
 800fcdc:	9b04      	ldr	r3, [sp, #16]
 800fcde:	f001 fe8d 	bl	80119fc <RegionUS915LinkAdrReq>
 800fce2:	e7f0      	b.n	800fcc6 <RegionLinkAdrReq+0x1a>

0800fce4 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 800fce4:	b508      	push	{r3, lr}
 800fce6:	4603      	mov	r3, r0
 800fce8:	4608      	mov	r0, r1
    switch( region )
 800fcea:	2b05      	cmp	r3, #5
 800fcec:	d003      	beq.n	800fcf6 <RegionRxParamSetupReq+0x12>
 800fcee:	2b08      	cmp	r3, #8
 800fcf0:	d004      	beq.n	800fcfc <RegionRxParamSetupReq+0x18>
 800fcf2:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 800fcf4:	bd08      	pop	{r3, pc}
        EU868_RX_PARAM_SETUP_REQ( );
 800fcf6:	f001 f8fb 	bl	8010ef0 <RegionEU868RxParamSetupReq>
 800fcfa:	e7fb      	b.n	800fcf4 <RegionRxParamSetupReq+0x10>
        US915_RX_PARAM_SETUP_REQ( );
 800fcfc:	f001 ffc0 	bl	8011c80 <RegionUS915RxParamSetupReq>
 800fd00:	e7f8      	b.n	800fcf4 <RegionRxParamSetupReq+0x10>

0800fd02 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 800fd02:	b508      	push	{r3, lr}
 800fd04:	4603      	mov	r3, r0
 800fd06:	4608      	mov	r0, r1
    switch( region )
 800fd08:	2b05      	cmp	r3, #5
 800fd0a:	d003      	beq.n	800fd14 <RegionNewChannelReq+0x12>
 800fd0c:	2b08      	cmp	r3, #8
 800fd0e:	d004      	beq.n	800fd1a <RegionNewChannelReq+0x18>
 800fd10:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 800fd12:	bd08      	pop	{r3, pc}
        EU868_NEW_CHANNEL_REQ( );
 800fd14:	f001 fa81 	bl	801121a <RegionEU868NewChannelReq>
 800fd18:	e7fb      	b.n	800fd12 <RegionNewChannelReq+0x10>
        US915_NEW_CHANNEL_REQ( );
 800fd1a:	f001 ffdc 	bl	8011cd6 <RegionUS915NewChannelReq>
 800fd1e:	e7f8      	b.n	800fd12 <RegionNewChannelReq+0x10>

0800fd20 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 800fd20:	b508      	push	{r3, lr}
 800fd22:	4603      	mov	r3, r0
 800fd24:	4608      	mov	r0, r1
    switch( region )
 800fd26:	2b05      	cmp	r3, #5
 800fd28:	d003      	beq.n	800fd32 <RegionTxParamSetupReq+0x12>
 800fd2a:	2b08      	cmp	r3, #8
 800fd2c:	d004      	beq.n	800fd38 <RegionTxParamSetupReq+0x18>
 800fd2e:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 800fd30:	bd08      	pop	{r3, pc}
        EU868_TX_PARAM_SETUP_REQ( );
 800fd32:	f001 f901 	bl	8010f38 <RegionEU868TxParamSetupReq>
 800fd36:	e7fb      	b.n	800fd30 <RegionTxParamSetupReq+0x10>
        US915_TX_PARAM_SETUP_REQ( );
 800fd38:	f001 ffd0 	bl	8011cdc <RegionUS915TxParamSetupReq>
 800fd3c:	e7f8      	b.n	800fd30 <RegionTxParamSetupReq+0x10>

0800fd3e <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 800fd3e:	b508      	push	{r3, lr}
 800fd40:	4603      	mov	r3, r0
 800fd42:	4608      	mov	r0, r1
    switch( region )
 800fd44:	2b05      	cmp	r3, #5
 800fd46:	d003      	beq.n	800fd50 <RegionDlChannelReq+0x12>
 800fd48:	2b08      	cmp	r3, #8
 800fd4a:	d004      	beq.n	800fd56 <RegionDlChannelReq+0x18>
 800fd4c:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 800fd4e:	bd08      	pop	{r3, pc}
        EU868_DL_CHANNEL_REQ( );
 800fd50:	f001 f8f6 	bl	8010f40 <RegionEU868DlChannelReq>
 800fd54:	e7fb      	b.n	800fd4e <RegionDlChannelReq+0x10>
        US915_DL_CHANNEL_REQ( );
 800fd56:	f001 ffc4 	bl	8011ce2 <RegionUS915DlChannelReq>
 800fd5a:	e7f8      	b.n	800fd4e <RegionDlChannelReq+0x10>

0800fd5c <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 800fd5c:	b508      	push	{r3, lr}
 800fd5e:	4603      	mov	r3, r0
 800fd60:	4608      	mov	r0, r1
 800fd62:	4611      	mov	r1, r2
    switch( region )
 800fd64:	2b05      	cmp	r3, #5
 800fd66:	d003      	beq.n	800fd70 <RegionAlternateDr+0x14>
 800fd68:	2b08      	cmp	r3, #8
 800fd6a:	d004      	beq.n	800fd76 <RegionAlternateDr+0x1a>
 800fd6c:	2000      	movs	r0, #0
        default:
        {
            return 0;
        }
    }
}
 800fd6e:	bd08      	pop	{r3, pc}
        EU868_ALTERNATE_DR( );
 800fd70:	f001 f90e 	bl	8010f90 <RegionEU868AlternateDr>
 800fd74:	e7fb      	b.n	800fd6e <RegionAlternateDr+0x12>
        US915_ALTERNATE_DR( );
 800fd76:	f001 ffb7 	bl	8011ce8 <RegionUS915AlternateDr>
 800fd7a:	e7f8      	b.n	800fd6e <RegionAlternateDr+0x12>

0800fd7c <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 800fd7c:	b508      	push	{r3, lr}
 800fd7e:	4684      	mov	ip, r0
 800fd80:	4608      	mov	r0, r1
 800fd82:	4611      	mov	r1, r2
 800fd84:	461a      	mov	r2, r3
    switch( region )
 800fd86:	f1bc 0f05 	cmp.w	ip, #5
 800fd8a:	d004      	beq.n	800fd96 <RegionNextChannel+0x1a>
 800fd8c:	f1bc 0f08 	cmp.w	ip, #8
 800fd90:	d005      	beq.n	800fd9e <RegionNextChannel+0x22>
 800fd92:	2009      	movs	r0, #9
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
        }
    }
}
 800fd94:	bd08      	pop	{r3, pc}
        EU868_NEXT_CHANNEL( );
 800fd96:	9b02      	ldr	r3, [sp, #8]
 800fd98:	f001 f8fc 	bl	8010f94 <RegionEU868NextChannel>
 800fd9c:	e7fa      	b.n	800fd94 <RegionNextChannel+0x18>
        US915_NEXT_CHANNEL( );
 800fd9e:	9b02      	ldr	r3, [sp, #8]
 800fda0:	f001 ffc4 	bl	8011d2c <RegionUS915NextChannel>
 800fda4:	e7f6      	b.n	800fd94 <RegionNextChannel+0x18>

0800fda6 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 800fda6:	b508      	push	{r3, lr}
 800fda8:	4684      	mov	ip, r0
 800fdaa:	4608      	mov	r0, r1
 800fdac:	4611      	mov	r1, r2
 800fdae:	461a      	mov	r2, r3
    switch( region )
 800fdb0:	f1bc 0f05 	cmp.w	ip, #5
 800fdb4:	d004      	beq.n	800fdc0 <RegionApplyDrOffset+0x1a>
 800fdb6:	f1bc 0f08 	cmp.w	ip, #8
 800fdba:	d004      	beq.n	800fdc6 <RegionApplyDrOffset+0x20>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 800fdbc:	b2c8      	uxtb	r0, r1
 800fdbe:	e001      	b.n	800fdc4 <RegionApplyDrOffset+0x1e>
        EU868_APPLY_DR_OFFSET( );
 800fdc0:	f001 fa56 	bl	8011270 <RegionEU868ApplyDrOffset>
        }
    }
}
 800fdc4:	bd08      	pop	{r3, pc}
        US915_APPLY_DR_OFFSET( );
 800fdc6:	f002 f85f 	bl	8011e88 <RegionUS915ApplyDrOffset>
 800fdca:	e7fb      	b.n	800fdc4 <RegionApplyDrOffset+0x1e>

0800fdcc <RegionGetVersion>:
    Version_t version;

    version.Value = REGION_VERSION;

    return version;
}
 800fdcc:	4800      	ldr	r0, [pc, #0]	; (800fdd0 <RegionGetVersion+0x4>)
 800fdce:	4770      	bx	lr
 800fdd0:	02010001 	.word	0x02010001

0800fdd4 <FindAvailable125kHzChannels>:
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 800fdd4:	468c      	mov	ip, r1
 800fdd6:	b1a9      	cbz	r1, 800fe04 <FindAvailable125kHzChannels+0x30>
 800fdd8:	b1b2      	cbz	r2, 800fe08 <FindAvailable125kHzChannels+0x34>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    // Initialize counter
    *availableChannels = 0;
 800fdda:	2300      	movs	r3, #0
 800fddc:	7013      	strb	r3, [r2, #0]
    for( uint8_t i = 0; i < 8; i++ )
 800fdde:	e001      	b.n	800fde4 <FindAvailable125kHzChannels+0x10>
 800fde0:	3301      	adds	r3, #1
 800fde2:	b2db      	uxtb	r3, r3
 800fde4:	2b07      	cmp	r3, #7
 800fde6:	d80b      	bhi.n	800fe00 <FindAvailable125kHzChannels+0x2c>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 800fde8:	fa40 f103 	asr.w	r1, r0, r3
 800fdec:	f011 0f01 	tst.w	r1, #1
 800fdf0:	d0f6      	beq.n	800fde0 <FindAvailable125kHzChannels+0xc>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 800fdf2:	7811      	ldrb	r1, [r2, #0]
 800fdf4:	f80c 3001 	strb.w	r3, [ip, r1]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 800fdf8:	7811      	ldrb	r1, [r2, #0]
 800fdfa:	3101      	adds	r1, #1
 800fdfc:	7011      	strb	r1, [r2, #0]
 800fdfe:	e7ef      	b.n	800fde0 <FindAvailable125kHzChannels+0xc>
        }
    }

    return LORAMAC_STATUS_OK;
 800fe00:	2000      	movs	r0, #0
 800fe02:	4770      	bx	lr
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fe04:	2003      	movs	r0, #3
 800fe06:	4770      	bx	lr
 800fe08:	2003      	movs	r0, #3
}
 800fe0a:	4770      	bx	lr

0800fe0c <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 800fe0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe0e:	b085      	sub	sp, #20
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 800fe10:	2300      	movs	r3, #0
 800fe12:	9302      	str	r3, [sp, #8]
 800fe14:	9303      	str	r3, [sp, #12]
    uint8_t availableChannels = 0;
 800fe16:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 800fe1a:	2800      	cmp	r0, #0
 800fe1c:	d03e      	beq.n	800fe9c <RegionBaseUSComputeNext125kHzJoinChannel+0x90>
 800fe1e:	460d      	mov	r5, r1
 800fe20:	4617      	mov	r7, r2
 800fe22:	4606      	mov	r6, r0
 800fe24:	2900      	cmp	r1, #0
 800fe26:	d03b      	beq.n	800fea0 <RegionBaseUSComputeNext125kHzJoinChannel+0x94>
 800fe28:	2a00      	cmp	r2, #0
 800fe2a:	d03b      	beq.n	800fea4 <RegionBaseUSComputeNext125kHzJoinChannel+0x98>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 800fe2c:	780c      	ldrb	r4, [r1, #0]
 800fe2e:	e017      	b.n	800fe60 <RegionBaseUSComputeNext125kHzJoinChannel+0x54>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 800fe30:	f836 0013 	ldrh.w	r0, [r6, r3, lsl #1]
 800fe34:	0a00      	lsrs	r0, r0, #8
 800fe36:	e019      	b.n	800fe6c <RegionBaseUSComputeNext125kHzJoinChannel+0x60>
        }

        if ( availableChannels > 0 )
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 800fe38:	3901      	subs	r1, #1
 800fe3a:	2000      	movs	r0, #0
 800fe3c:	f002 ff24 	bl	8012c88 <randr>
 800fe40:	f100 0310 	add.w	r3, r0, #16
 800fe44:	eb0d 0003 	add.w	r0, sp, r3
 800fe48:	f810 3c08 	ldrb.w	r3, [r0, #-8]
 800fe4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fe50:	703b      	strb	r3, [r7, #0]
 800fe52:	e016      	b.n	800fe82 <RegionBaseUSComputeNext125kHzJoinChannel+0x76>
        startIndex++;
        if ( startIndex > 7 )
        {
            startIndex = 0;
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 800fe54:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800fe58:	b9cb      	cbnz	r3, 800fe8e <RegionBaseUSComputeNext125kHzJoinChannel+0x82>
 800fe5a:	782a      	ldrb	r2, [r5, #0]
 800fe5c:	42a2      	cmp	r2, r4
 800fe5e:	d016      	beq.n	800fe8e <RegionBaseUSComputeNext125kHzJoinChannel+0x82>
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 800fe60:	0863      	lsrs	r3, r4, #1
        if( ( startIndex % 2 ) == 0 )
 800fe62:	f014 0f01 	tst.w	r4, #1
 800fe66:	d1e3      	bne.n	800fe30 <RegionBaseUSComputeNext125kHzJoinChannel+0x24>
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 800fe68:	f816 0013 	ldrb.w	r0, [r6, r3, lsl #1]
        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 800fe6c:	f10d 0207 	add.w	r2, sp, #7
 800fe70:	a902      	add	r1, sp, #8
 800fe72:	f7ff ffaf 	bl	800fdd4 <FindAvailable125kHzChannels>
 800fe76:	2803      	cmp	r0, #3
 800fe78:	d00b      	beq.n	800fe92 <RegionBaseUSComputeNext125kHzJoinChannel+0x86>
        if ( availableChannels > 0 )
 800fe7a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800fe7e:	2900      	cmp	r1, #0
 800fe80:	d1da      	bne.n	800fe38 <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
        startIndex++;
 800fe82:	3401      	adds	r4, #1
 800fe84:	b2e4      	uxtb	r4, r4
        if ( startIndex > 7 )
 800fe86:	2c07      	cmp	r4, #7
 800fe88:	d9e4      	bls.n	800fe54 <RegionBaseUSComputeNext125kHzJoinChannel+0x48>
            startIndex = 0;
 800fe8a:	2400      	movs	r4, #0
 800fe8c:	e7e2      	b.n	800fe54 <RegionBaseUSComputeNext125kHzJoinChannel+0x48>

    if ( availableChannels > 0 )
 800fe8e:	b913      	cbnz	r3, 800fe96 <RegionBaseUSComputeNext125kHzJoinChannel+0x8a>
    {
        *groupsCurrentIndex = startIndex;
        return LORAMAC_STATUS_OK;
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 800fe90:	2003      	movs	r0, #3
}
 800fe92:	b005      	add	sp, #20
 800fe94:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *groupsCurrentIndex = startIndex;
 800fe96:	702c      	strb	r4, [r5, #0]
        return LORAMAC_STATUS_OK;
 800fe98:	2000      	movs	r0, #0
 800fe9a:	e7fa      	b.n	800fe92 <RegionBaseUSComputeNext125kHzJoinChannel+0x86>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fe9c:	2003      	movs	r0, #3
 800fe9e:	e7f8      	b.n	800fe92 <RegionBaseUSComputeNext125kHzJoinChannel+0x86>
 800fea0:	2003      	movs	r0, #3
 800fea2:	e7f6      	b.n	800fe92 <RegionBaseUSComputeNext125kHzJoinChannel+0x86>
 800fea4:	2003      	movs	r0, #3
 800fea6:	e7f4      	b.n	800fe92 <RegionBaseUSComputeNext125kHzJoinChannel+0x86>

0800fea8 <RegionBaseUSCalcDownlinkFrequency>:
uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
}
 800fea8:	fb02 1000 	mla	r0, r2, r0, r1
 800feac:	4770      	bx	lr

0800feae <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 800feae:	b082      	sub	sp, #8
 800feb0:	f10d 0c08 	add.w	ip, sp, #8
 800feb4:	e90c 000c 	stmdb	ip, {r2, r3}
    uint16_t dutyCycle = band->DCycle;
 800feb8:	8800      	ldrh	r0, [r0, #0]

    if( joined == false )
 800feba:	b971      	cbnz	r1, 800feda <GetDutyCycle+0x2c>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 800febc:	4613      	mov	r3, r2
 800febe:	f5b2 6f61 	cmp.w	r2, #3600	; 0xe10
 800fec2:	d306      	bcc.n	800fed2 <GetDutyCycle+0x24>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 800fec4:	f649 22af 	movw	r2, #39599	; 0x9aaf
 800fec8:	4293      	cmp	r3, r2
 800feca:	d80a      	bhi.n	800fee2 <GetDutyCycle+0x34>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 800fecc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800fed0:	e000      	b.n	800fed4 <GetDutyCycle+0x26>
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 800fed2:	2364      	movs	r3, #100	; 0x64
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 800fed4:	4298      	cmp	r0, r3
 800fed6:	bf38      	it	cc
 800fed8:	4618      	movcc	r0, r3
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 800feda:	b900      	cbnz	r0, 800fede <GetDutyCycle+0x30>
    {
        dutyCycle = 1;
 800fedc:	2001      	movs	r0, #1
    }

    return dutyCycle;
}
 800fede:	b002      	add	sp, #8
 800fee0:	4770      	bx	lr
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 800fee2:	f242 7310 	movw	r3, #10000	; 0x2710
 800fee6:	e7f5      	b.n	800fed4 <GetDutyCycle+0x26>

0800fee8 <CountChannels>:

    return dutyCycle;
}

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 800fee8:	4684      	mov	ip, r0
    uint8_t nbActiveBits = 0;

    for( uint8_t j = 0; j < nbBits; j++ )
 800feea:	2300      	movs	r3, #0
    uint8_t nbActiveBits = 0;
 800feec:	4618      	mov	r0, r3
    for( uint8_t j = 0; j < nbBits; j++ )
 800feee:	e001      	b.n	800fef4 <CountChannels+0xc>
 800fef0:	3301      	adds	r3, #1
 800fef2:	b2db      	uxtb	r3, r3
 800fef4:	428b      	cmp	r3, r1
 800fef6:	d207      	bcs.n	800ff08 <CountChannels+0x20>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 800fef8:	2201      	movs	r2, #1
 800fefa:	409a      	lsls	r2, r3
 800fefc:	ea32 020c 	bics.w	r2, r2, ip
 800ff00:	d1f6      	bne.n	800fef0 <CountChannels+0x8>
        {
            nbActiveBits++;
 800ff02:	3001      	adds	r0, #1
 800ff04:	b2c0      	uxtb	r0, r0
 800ff06:	e7f3      	b.n	800fef0 <CountChannels+0x8>
        }
    }
    return nbActiveBits;
}
 800ff08:	4770      	bx	lr
	...

0800ff0c <SetMaxTimeCredits>:
{
 800ff0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ff10:	b089      	sub	sp, #36	; 0x24
 800ff12:	4604      	mov	r4, r0
 800ff14:	460e      	mov	r6, r1
 800ff16:	ad02      	add	r5, sp, #8
 800ff18:	e885 000c 	stmia.w	r5, {r2, r3}
 800ff1c:	f89d 8040 	ldrb.w	r8, [sp, #64]	; 0x40
 800ff20:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 800ff24:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ff28:	f004 ff26 	bl	8014d78 <SysTimeToMs>
 800ff2c:	4607      	mov	r7, r0
    SysTime_t timeDiff = { 0 };
 800ff2e:	2300      	movs	r3, #0
 800ff30:	9304      	str	r3, [sp, #16]
 800ff32:	9305      	str	r3, [sp, #20]
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 800ff34:	e895 000c 	ldmia.w	r5, {r2, r3}
 800ff38:	4631      	mov	r1, r6
 800ff3a:	4620      	mov	r0, r4
 800ff3c:	f7ff ffb7 	bl	800feae <GetDutyCycle>
 800ff40:	4605      	mov	r5, r0
    if( joined == false )
 800ff42:	2e00      	cmp	r6, #0
 800ff44:	d14c      	bne.n	800ffe0 <SetMaxTimeCredits+0xd4>
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 800ff46:	2864      	cmp	r0, #100	; 0x64
 800ff48:	d025      	beq.n	800ff96 <SetMaxTimeCredits+0x8a>
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 800ff4a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800ff4e:	d025      	beq.n	800ff9c <SetMaxTimeCredits+0x90>
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 800ff50:	4e27      	ldr	r6, [pc, #156]	; (800fff0 <SetMaxTimeCredits+0xe4>)
        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 800ff52:	68a1      	ldr	r1, [r4, #8]
 800ff54:	a806      	add	r0, sp, #24
 800ff56:	f004 ff2f 	bl	8014db8 <SysTimeFromMs>
 800ff5a:	9b07      	ldr	r3, [sp, #28]
 800ff5c:	9300      	str	r3, [sp, #0]
 800ff5e:	9b06      	ldr	r3, [sp, #24]
 800ff60:	aa02      	add	r2, sp, #8
 800ff62:	ca06      	ldmia	r2, {r1, r2}
 800ff64:	a804      	add	r0, sp, #16
 800ff66:	f004 fe8e 	bl	8014c86 <SysTimeSub>
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 800ff6a:	f1b8 0f00 	cmp.w	r8, #0
 800ff6e:	d102      	bne.n	800ff76 <SetMaxTimeCredits+0x6a>
 800ff70:	f1b9 0f00 	cmp.w	r9, #0
 800ff74:	d002      	beq.n	800ff7c <SetMaxTimeCredits+0x70>
            ( band->MaxTimeCredits != maxCredits ) ||
 800ff76:	6923      	ldr	r3, [r4, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 800ff78:	42b3      	cmp	r3, r6
 800ff7a:	d012      	beq.n	800ffa2 <SetMaxTimeCredits+0x96>
            band->TimeCredits = maxCredits;
 800ff7c:	60e6      	str	r6, [r4, #12]
            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 800ff7e:	9b02      	ldr	r3, [sp, #8]
 800ff80:	4a1c      	ldr	r2, [pc, #112]	; (800fff4 <SetMaxTimeCredits+0xe8>)
 800ff82:	4293      	cmp	r3, r2
 800ff84:	d812      	bhi.n	800ffac <SetMaxTimeCredits+0xa0>
    if( band->LastBandUpdateTime == 0 )
 800ff86:	6863      	ldr	r3, [r4, #4]
 800ff88:	b903      	cbnz	r3, 800ff8c <SetMaxTimeCredits+0x80>
        band->TimeCredits = maxCredits;
 800ff8a:	60e6      	str	r6, [r4, #12]
    band->MaxTimeCredits = maxCredits;
 800ff8c:	6126      	str	r6, [r4, #16]
}
 800ff8e:	4628      	mov	r0, r5
 800ff90:	b009      	add	sp, #36	; 0x24
 800ff92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            band->LastMaxCreditAssignTime = elapsedTime;
 800ff96:	60a7      	str	r7, [r4, #8]
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 800ff98:	4e17      	ldr	r6, [pc, #92]	; (800fff8 <SetMaxTimeCredits+0xec>)
 800ff9a:	e7da      	b.n	800ff52 <SetMaxTimeCredits+0x46>
            band->LastMaxCreditAssignTime = elapsedTime;
 800ff9c:	60a7      	str	r7, [r4, #8]
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 800ff9e:	4e17      	ldr	r6, [pc, #92]	; (800fffc <SetMaxTimeCredits+0xf0>)
 800ffa0:	e7d7      	b.n	800ff52 <SetMaxTimeCredits+0x46>
            ( band->MaxTimeCredits != maxCredits ) ||
 800ffa2:	9a04      	ldr	r2, [sp, #16]
 800ffa4:	4b16      	ldr	r3, [pc, #88]	; (8010000 <SetMaxTimeCredits+0xf4>)
 800ffa6:	429a      	cmp	r2, r3
 800ffa8:	d9ed      	bls.n	800ff86 <SetMaxTimeCredits+0x7a>
 800ffaa:	e7e7      	b.n	800ff7c <SetMaxTimeCredits+0x70>
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 800ffac:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 800ffb0:	3b30      	subs	r3, #48	; 0x30
 800ffb2:	4a14      	ldr	r2, [pc, #80]	; (8010004 <SetMaxTimeCredits+0xf8>)
 800ffb4:	fba2 2303 	umull	r2, r3, r2, r3
 800ffb8:	0c1b      	lsrs	r3, r3, #16
 800ffba:	9304      	str	r3, [sp, #16]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 800ffbc:	4a12      	ldr	r2, [pc, #72]	; (8010008 <SetMaxTimeCredits+0xfc>)
 800ffbe:	fb02 f303 	mul.w	r3, r2, r3
 800ffc2:	9304      	str	r3, [sp, #16]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 800ffc4:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 800ffc8:	3330      	adds	r3, #48	; 0x30
 800ffca:	9304      	str	r3, [sp, #16]
                timeDiff.SubSeconds = 0;
 800ffcc:	2300      	movs	r3, #0
 800ffce:	f8ad 3014 	strh.w	r3, [sp, #20]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 800ffd2:	ab04      	add	r3, sp, #16
 800ffd4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ffd8:	f004 fece 	bl	8014d78 <SysTimeToMs>
 800ffdc:	60a0      	str	r0, [r4, #8]
 800ffde:	e7d2      	b.n	800ff86 <SetMaxTimeCredits+0x7a>
        if( dutyCycleEnabled == false )
 800ffe0:	f1b8 0f00 	cmp.w	r8, #0
 800ffe4:	d102      	bne.n	800ffec <SetMaxTimeCredits+0xe0>
            band->TimeCredits = maxCredits;
 800ffe6:	4e04      	ldr	r6, [pc, #16]	; (800fff8 <SetMaxTimeCredits+0xec>)
 800ffe8:	60e6      	str	r6, [r4, #12]
 800ffea:	e7cc      	b.n	800ff86 <SetMaxTimeCredits+0x7a>
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 800ffec:	4e02      	ldr	r6, [pc, #8]	; (800fff8 <SetMaxTimeCredits+0xec>)
 800ffee:	e7ca      	b.n	800ff86 <SetMaxTimeCredits+0x7a>
 800fff0:	02932e00 	.word	0x02932e00
 800fff4:	0001ec2f 	.word	0x0001ec2f
 800fff8:	001b7740 	.word	0x001b7740
 800fffc:	0112a880 	.word	0x0112a880
 8010000:	0001517f 	.word	0x0001517f
 8010004:	c22e4507 	.word	0xc22e4507
 8010008:	00015180 	.word	0x00015180

0801000c <UpdateTimeCredits>:
{
 801000c:	b570      	push	{r4, r5, r6, lr}
 801000e:	b082      	sub	sp, #8
 8010010:	4604      	mov	r4, r0
 8010012:	460e      	mov	r6, r1
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8010014:	9301      	str	r3, [sp, #4]
 8010016:	9200      	str	r2, [sp, #0]
 8010018:	ab06      	add	r3, sp, #24
 801001a:	cb0c      	ldmia	r3, {r2, r3}
 801001c:	f7ff ff76 	bl	800ff0c <SetMaxTimeCredits>
 8010020:	4605      	mov	r5, r0
    if( joined == true )
 8010022:	b94e      	cbnz	r6, 8010038 <UpdateTimeCredits+0x2c>
    if( band->TimeCredits > band->MaxTimeCredits )
 8010024:	68e2      	ldr	r2, [r4, #12]
 8010026:	6923      	ldr	r3, [r4, #16]
 8010028:	429a      	cmp	r2, r3
 801002a:	d900      	bls.n	801002e <UpdateTimeCredits+0x22>
        band->TimeCredits = band->MaxTimeCredits;
 801002c:	60e3      	str	r3, [r4, #12]
    band->LastBandUpdateTime = currentTime;
 801002e:	9b08      	ldr	r3, [sp, #32]
 8010030:	6063      	str	r3, [r4, #4]
}
 8010032:	4628      	mov	r0, r5
 8010034:	b002      	add	sp, #8
 8010036:	bd70      	pop	{r4, r5, r6, pc}
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8010038:	6860      	ldr	r0, [r4, #4]
 801003a:	f004 ff1d 	bl	8014e78 <UTIL_TIMER_GetElapsedTime>
 801003e:	68e3      	ldr	r3, [r4, #12]
 8010040:	4403      	add	r3, r0
 8010042:	60e3      	str	r3, [r4, #12]
 8010044:	e7ee      	b.n	8010024 <UpdateTimeCredits+0x18>

08010046 <RegionCommonValueInRange>:
    return false;
}

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
    if( ( value >= min ) && ( value <= max ) )
 8010046:	4288      	cmp	r0, r1
 8010048:	db03      	blt.n	8010052 <RegionCommonValueInRange+0xc>
 801004a:	4290      	cmp	r0, r2
 801004c:	dd03      	ble.n	8010056 <RegionCommonValueInRange+0x10>
    {
        return 1;
    }
    return 0;
 801004e:	2000      	movs	r0, #0
 8010050:	4770      	bx	lr
 8010052:	2000      	movs	r0, #0
 8010054:	4770      	bx	lr
        return 1;
 8010056:	2001      	movs	r0, #1
}
 8010058:	4770      	bx	lr

0801005a <RegionCommonChanVerifyDr>:
{
 801005a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801005e:	4682      	mov	sl, r0
 8010060:	460e      	mov	r6, r1
 8010062:	4690      	mov	r8, r2
 8010064:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8010068:	f99d 2020 	ldrsb.w	r2, [sp, #32]
 801006c:	4619      	mov	r1, r3
 801006e:	4640      	mov	r0, r8
 8010070:	f7ff ffe9 	bl	8010046 <RegionCommonValueInRange>
 8010074:	b338      	cbz	r0, 80100c6 <RegionCommonChanVerifyDr+0x6c>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8010076:	2500      	movs	r5, #0
 8010078:	462f      	mov	r7, r5
 801007a:	e01e      	b.n	80100ba <RegionCommonChanVerifyDr+0x60>
        for( uint8_t j = 0; j < 16; j++ )
 801007c:	3401      	adds	r4, #1
 801007e:	b2e4      	uxtb	r4, r4
 8010080:	2c0f      	cmp	r4, #15
 8010082:	d816      	bhi.n	80100b2 <RegionCommonChanVerifyDr+0x58>
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8010084:	f836 3015 	ldrh.w	r3, [r6, r5, lsl #1]
 8010088:	4123      	asrs	r3, r4
 801008a:	f013 0f01 	tst.w	r3, #1
 801008e:	d0f5      	beq.n	801007c <RegionCommonChanVerifyDr+0x22>
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8010090:	193b      	adds	r3, r7, r4
 8010092:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010096:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 801009a:	7a19      	ldrb	r1, [r3, #8]
 801009c:	090a      	lsrs	r2, r1, #4
 801009e:	f001 010f 	and.w	r1, r1, #15
 80100a2:	4640      	mov	r0, r8
 80100a4:	f7ff ffcf 	bl	8010046 <RegionCommonValueInRange>
 80100a8:	2801      	cmp	r0, #1
 80100aa:	d1e7      	bne.n	801007c <RegionCommonChanVerifyDr+0x22>
                    return true;
 80100ac:	2001      	movs	r0, #1
}
 80100ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80100b2:	3710      	adds	r7, #16
 80100b4:	b2ff      	uxtb	r7, r7
 80100b6:	3501      	adds	r5, #1
 80100b8:	b2ed      	uxtb	r5, r5
 80100ba:	4557      	cmp	r7, sl
 80100bc:	d201      	bcs.n	80100c2 <RegionCommonChanVerifyDr+0x68>
        for( uint8_t j = 0; j < 16; j++ )
 80100be:	2400      	movs	r4, #0
 80100c0:	e7de      	b.n	8010080 <RegionCommonChanVerifyDr+0x26>
    return false;
 80100c2:	2000      	movs	r0, #0
 80100c4:	e7f3      	b.n	80100ae <RegionCommonChanVerifyDr+0x54>
        return false;
 80100c6:	2000      	movs	r0, #0
 80100c8:	e7f1      	b.n	80100ae <RegionCommonChanVerifyDr+0x54>

080100ca <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
    uint8_t index = id / 16;
 80100ca:	ea4f 1c11 	mov.w	ip, r1, lsr #4

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 80100ce:	0913      	lsrs	r3, r2, #4
 80100d0:	ebb3 1f11 	cmp.w	r3, r1, lsr #4
 80100d4:	d30e      	bcc.n	80100f4 <RegionCommonChanDisable+0x2a>
 80100d6:	4291      	cmp	r1, r2
 80100d8:	d20e      	bcs.n	80100f8 <RegionCommonChanDisable+0x2e>
    {
        return false;
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 80100da:	f001 010f 	and.w	r1, r1, #15
 80100de:	2301      	movs	r3, #1
 80100e0:	fa03 f101 	lsl.w	r1, r3, r1
 80100e4:	f830 201c 	ldrh.w	r2, [r0, ip, lsl #1]
 80100e8:	ea22 0101 	bic.w	r1, r2, r1
 80100ec:	f820 101c 	strh.w	r1, [r0, ip, lsl #1]

    return true;
 80100f0:	4618      	mov	r0, r3
 80100f2:	4770      	bx	lr
        return false;
 80100f4:	2000      	movs	r0, #0
 80100f6:	4770      	bx	lr
 80100f8:	2000      	movs	r0, #0
}
 80100fa:	4770      	bx	lr

080100fc <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 80100fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t nbChannels = 0;

    if( channelsMask == NULL )
 80100fe:	b188      	cbz	r0, 8010124 <RegionCommonCountChannels+0x28>
 8010100:	460c      	mov	r4, r1
 8010102:	4616      	mov	r6, r2
 8010104:	4607      	mov	r7, r0
    uint8_t nbChannels = 0;
 8010106:	2500      	movs	r5, #0
 8010108:	e008      	b.n	801011c <RegionCommonCountChannels+0x20>
        return 0;
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 801010a:	2110      	movs	r1, #16
 801010c:	f837 0014 	ldrh.w	r0, [r7, r4, lsl #1]
 8010110:	f7ff feea 	bl	800fee8 <CountChannels>
 8010114:	4405      	add	r5, r0
 8010116:	b2ed      	uxtb	r5, r5
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8010118:	3401      	adds	r4, #1
 801011a:	b2e4      	uxtb	r4, r4
 801011c:	42b4      	cmp	r4, r6
 801011e:	d3f4      	bcc.n	801010a <RegionCommonCountChannels+0xe>
    }

    return nbChannels;
}
 8010120:	4628      	mov	r0, r5
 8010122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return 0;
 8010124:	2500      	movs	r5, #0
 8010126:	e7fb      	b.n	8010120 <RegionCommonCountChannels+0x24>

08010128 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8010128:	4684      	mov	ip, r0
 801012a:	b158      	cbz	r0, 8010144 <RegionCommonChanMaskCopy+0x1c>
 801012c:	b109      	cbz	r1, 8010132 <RegionCommonChanMaskCopy+0xa>
    {
        for( uint8_t i = 0; i < len; i++ )
 801012e:	2300      	movs	r3, #0
 8010130:	e006      	b.n	8010140 <RegionCommonChanMaskCopy+0x18>
 8010132:	4770      	bx	lr
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8010134:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 8010138:	f82c 0013 	strh.w	r0, [ip, r3, lsl #1]
        for( uint8_t i = 0; i < len; i++ )
 801013c:	3301      	adds	r3, #1
 801013e:	b2db      	uxtb	r3, r3
 8010140:	4293      	cmp	r3, r2
 8010142:	d3f7      	bcc.n	8010134 <RegionCommonChanMaskCopy+0xc>
        }
    }
}
 8010144:	4770      	bx	lr

08010146 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8010146:	b082      	sub	sp, #8
 8010148:	b538      	push	{r3, r4, r5, lr}
 801014a:	4604      	mov	r4, r0
 801014c:	460d      	mov	r5, r1
 801014e:	4611      	mov	r1, r2
 8010150:	aa04      	add	r2, sp, #16
 8010152:	f842 3f04 	str.w	r3, [r2, #4]!
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8010156:	ca0c      	ldmia	r2, {r2, r3}
 8010158:	f7ff fea9 	bl	800feae <GetDutyCycle>

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801015c:	68e3      	ldr	r3, [r4, #12]
 801015e:	fb05 f000 	mul.w	r0, r5, r0
 8010162:	4283      	cmp	r3, r0
 8010164:	d905      	bls.n	8010172 <RegionCommonSetBandTxDone+0x2c>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8010166:	1a18      	subs	r0, r3, r0
 8010168:	60e0      	str	r0, [r4, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801016a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801016e:	b002      	add	sp, #8
 8010170:	4770      	bx	lr
        band->TimeCredits = 0;
 8010172:	2300      	movs	r3, #0
 8010174:	60e3      	str	r3, [r4, #12]
}
 8010176:	e7f8      	b.n	801016a <RegionCommonSetBandTxDone+0x24>

08010178 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8010178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801017c:	b089      	sub	sp, #36	; 0x24
 801017e:	4607      	mov	r7, r0
 8010180:	468b      	mov	fp, r1
 8010182:	4691      	mov	r9, r2
 8010184:	4698      	mov	r8, r3
 8010186:	f89d a048 	ldrb.w	sl, [sp, #72]	; 0x48
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
    TimerTime_t currentTime = TimerGetCurrentTime( );
 801018a:	f004 fe6b 	bl	8014e64 <UTIL_TIMER_GetCurrentTime>
 801018e:	9004      	str	r0, [sp, #16]
    TimerTime_t creditCosts = 0;
    uint16_t dutyCycle = 1;
    uint8_t validBands = 0;

    for( uint8_t i = 0; i < nbBands; i++ )
 8010190:	2400      	movs	r4, #0
    uint8_t validBands = 0;
 8010192:	4626      	mov	r6, r4
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8010194:	f04f 33ff 	mov.w	r3, #4294967295
 8010198:	9305      	str	r3, [sp, #20]
    for( uint8_t i = 0; i < nbBands; i++ )
 801019a:	e005      	b.n	80101a8 <RegionCommonUpdateBandTimeOff+0x30>
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
        {
            bands[i].ReadyForTransmission = true;
 801019c:	2301      	movs	r3, #1
 801019e:	752b      	strb	r3, [r5, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 80101a0:	441e      	add	r6, r3
 80101a2:	b2f6      	uxtb	r6, r6
    for( uint8_t i = 0; i < nbBands; i++ )
 80101a4:	3401      	adds	r4, #1
 80101a6:	b2e4      	uxtb	r4, r4
 80101a8:	454c      	cmp	r4, r9
 80101aa:	d25d      	bcs.n	8010268 <RegionCommonUpdateBandTimeOff+0xf0>
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80101ac:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80101b0:	eb0b 05c5 	add.w	r5, fp, r5, lsl #3
 80101b4:	9b04      	ldr	r3, [sp, #16]
 80101b6:	9302      	str	r3, [sp, #8]
 80101b8:	ab13      	add	r3, sp, #76	; 0x4c
 80101ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80101be:	e88d 0003 	stmia.w	sp, {r0, r1}
 80101c2:	4653      	mov	r3, sl
 80101c4:	4642      	mov	r2, r8
 80101c6:	4639      	mov	r1, r7
 80101c8:	4628      	mov	r0, r5
 80101ca:	f7ff ff1f 	bl	801000c <UpdateTimeCredits>
        creditCosts = expectedTimeOnAir * dutyCycle;
 80101ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80101d0:	fb03 f300 	mul.w	r3, r3, r0
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80101d4:	68ea      	ldr	r2, [r5, #12]
 80101d6:	429a      	cmp	r2, r3
 80101d8:	d8e0      	bhi.n	801019c <RegionCommonUpdateBandTimeOff+0x24>
 80101da:	f1b8 0f00 	cmp.w	r8, #0
 80101de:	d101      	bne.n	80101e4 <RegionCommonUpdateBandTimeOff+0x6c>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 80101e0:	2f00      	cmp	r7, #0
 80101e2:	d1db      	bne.n	801019c <RegionCommonUpdateBandTimeOff+0x24>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 80101e4:	2100      	movs	r1, #0
 80101e6:	7529      	strb	r1, [r5, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 80101e8:	6929      	ldr	r1, [r5, #16]
 80101ea:	4299      	cmp	r1, r3
 80101ec:	d907      	bls.n	80101fe <RegionCommonUpdateBandTimeOff+0x86>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 80101ee:	1a9b      	subs	r3, r3, r2
 80101f0:	9a05      	ldr	r2, [sp, #20]
 80101f2:	429a      	cmp	r2, r3
 80101f4:	bf28      	it	cs
 80101f6:	461a      	movcs	r2, r3
 80101f8:	9205      	str	r2, [sp, #20]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80101fa:	3601      	adds	r6, #1
 80101fc:	b2f6      	uxtb	r6, r6
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 80101fe:	2f00      	cmp	r7, #0
 8010200:	d1d0      	bne.n	80101a4 <RegionCommonUpdateBandTimeOff+0x2c>
            {
                SysTime_t backoffTimeRange = {
 8010202:	2300      	movs	r3, #0
 8010204:	9306      	str	r3, [sp, #24]
 8010206:	f8ad 301c 	strh.w	r3, [sp, #28]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 801020a:	2864      	cmp	r0, #100	; 0x64
 801020c:	d024      	beq.n	8010258 <RegionCommonUpdateBandTimeOff+0xe0>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 801020e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8010212:	d025      	beq.n	8010260 <RegionCommonUpdateBandTimeOff+0xe8>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8010214:	4b19      	ldr	r3, [pc, #100]	; (801027c <RegionCommonUpdateBandTimeOff+0x104>)
 8010216:	9306      	str	r3, [sp, #24]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8010218:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801021a:	4a18      	ldr	r2, [pc, #96]	; (801027c <RegionCommonUpdateBandTimeOff+0x104>)
 801021c:	4293      	cmp	r3, r2
 801021e:	d90c      	bls.n	801023a <RegionCommonUpdateBandTimeOff+0xc2>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 8010220:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8010224:	3b30      	subs	r3, #48	; 0x30
 8010226:	4a16      	ldr	r2, [pc, #88]	; (8010280 <RegionCommonUpdateBandTimeOff+0x108>)
 8010228:	fba2 2303 	umull	r2, r3, r2, r3
 801022c:	0c1b      	lsrs	r3, r3, #16
 801022e:	4a15      	ldr	r2, [pc, #84]	; (8010284 <RegionCommonUpdateBandTimeOff+0x10c>)
 8010230:	fb03 2202 	mla	r2, r3, r2, r2
 8010234:	9b06      	ldr	r3, [sp, #24]
 8010236:	4413      	add	r3, r2
 8010238:	9306      	str	r3, [sp, #24]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 801023a:	ad06      	add	r5, sp, #24
 801023c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801023e:	9300      	str	r3, [sp, #0]
 8010240:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010242:	e895 0006 	ldmia.w	r5, {r1, r2}
 8010246:	4628      	mov	r0, r5
 8010248:	f004 fd1d 	bl	8014c86 <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 801024c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010250:	f004 fd92 	bl	8014d78 <SysTimeToMs>
 8010254:	9005      	str	r0, [sp, #20]
 8010256:	e7a5      	b.n	80101a4 <RegionCommonUpdateBandTimeOff+0x2c>
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 8010258:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801025c:	9306      	str	r3, [sp, #24]
 801025e:	e7db      	b.n	8010218 <RegionCommonUpdateBandTimeOff+0xa0>
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 8010260:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 8010264:	9306      	str	r3, [sp, #24]
 8010266:	e7d7      	b.n	8010218 <RegionCommonUpdateBandTimeOff+0xa0>
            }
        }
    }

    if( validBands == 0 )
 8010268:	b11e      	cbz	r6, 8010272 <RegionCommonUpdateBandTimeOff+0xfa>
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
    }
    return minTimeToWait;
}
 801026a:	9805      	ldr	r0, [sp, #20]
 801026c:	b009      	add	sp, #36	; 0x24
 801026e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return TIMERTIME_T_MAX;
 8010272:	f04f 33ff 	mov.w	r3, #4294967295
 8010276:	9305      	str	r3, [sp, #20]
 8010278:	e7f7      	b.n	801026a <RegionCommonUpdateBandTimeOff+0xf2>
 801027a:	bf00      	nop
 801027c:	0001ec30 	.word	0x0001ec30
 8010280:	c22e4507 	.word	0xc22e4507
 8010284:	00015180 	.word	0x00015180

08010288 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
    uint8_t retIndex = 0;

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8010288:	7803      	ldrb	r3, [r0, #0]
 801028a:	2b03      	cmp	r3, #3
 801028c:	d001      	beq.n	8010292 <RegionCommonParseLinkAdrReq+0xa>
    uint8_t retIndex = 0;
 801028e:	2000      	movs	r0, #0

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
    }
    return retIndex;
}
 8010290:	4770      	bx	lr
        linkAdrParams->Datarate = payload[1];
 8010292:	7842      	ldrb	r2, [r0, #1]
 8010294:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8010298:	704b      	strb	r3, [r1, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801029a:	f003 030f 	and.w	r3, r3, #15
 801029e:	708b      	strb	r3, [r1, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 80102a0:	0913      	lsrs	r3, r2, #4
 80102a2:	704b      	strb	r3, [r1, #1]
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80102a4:	7883      	ldrb	r3, [r0, #2]
 80102a6:	808b      	strh	r3, [r1, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80102a8:	78c2      	ldrb	r2, [r0, #3]
 80102aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80102ae:	808b      	strh	r3, [r1, #4]
        linkAdrParams->NbRep = payload[4];
 80102b0:	7903      	ldrb	r3, [r0, #4]
 80102b2:	700b      	strb	r3, [r1, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 80102b4:	f3c3 1202 	ubfx	r2, r3, #4, #3
 80102b8:	70ca      	strb	r2, [r1, #3]
        linkAdrParams->NbRep &= 0x0F;
 80102ba:	f003 030f 	and.w	r3, r3, #15
 80102be:	700b      	strb	r3, [r1, #0]
        retIndex = 5;
 80102c0:	2005      	movs	r0, #5
 80102c2:	4770      	bx	lr

080102c4 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 80102c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102c8:	b085      	sub	sp, #20
 80102ca:	4604      	mov	r4, r0
 80102cc:	4688      	mov	r8, r1
 80102ce:	4617      	mov	r7, r2
 80102d0:	461e      	mov	r6, r3
    uint8_t status = verifyParams->Status;
 80102d2:	7905      	ldrb	r5, [r0, #4]
    int8_t datarate = verifyParams->Datarate;
 80102d4:	f990 a006 	ldrsb.w	sl, [r0, #6]
    int8_t txPower = verifyParams->TxPower;
 80102d8:	f990 9007 	ldrsb.w	r9, [r0, #7]
    int8_t nbRepetitions = verifyParams->NbRep;
 80102dc:	f990 b008 	ldrsb.w	fp, [r0, #8]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 80102e0:	7943      	ldrb	r3, [r0, #5]
 80102e2:	b92b      	cbnz	r3, 80102f0 <RegionCommonLinkAdrReqVerifyParams+0x2c>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 80102e4:	f990 b00b 	ldrsb.w	fp, [r0, #11]
        datarate =  verifyParams->CurrentDatarate;
 80102e8:	f990 a009 	ldrsb.w	sl, [r0, #9]
        txPower =  verifyParams->CurrentTxPower;
 80102ec:	f990 900a 	ldrsb.w	r9, [r0, #10]
    }

    if( status != 0 )
 80102f0:	b355      	cbz	r5, 8010348 <RegionCommonLinkAdrReqVerifyParams+0x84>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 80102f2:	f1ba 0f0f 	cmp.w	sl, #15
 80102f6:	d114      	bne.n	8010322 <RegionCommonLinkAdrReqVerifyParams+0x5e>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 80102f8:	f994 a009 	ldrsb.w	sl, [r4, #9]
        {
            status &= 0xFD; // Datarate KO
        }

        // Verify tx power
        if( txPower == 0x0F )
 80102fc:	f1b9 0f0f 	cmp.w	r9, #15
 8010300:	d020      	beq.n	8010344 <RegionCommonLinkAdrReqVerifyParams+0x80>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8010302:	f994 301d 	ldrsb.w	r3, [r4, #29]
 8010306:	9303      	str	r3, [sp, #12]
 8010308:	f994 201c 	ldrsb.w	r2, [r4, #28]
 801030c:	461c      	mov	r4, r3
 801030e:	4619      	mov	r1, r3
 8010310:	4648      	mov	r0, r9
 8010312:	f7ff fe98 	bl	8010046 <RegionCommonValueInRange>
 8010316:	b9b8      	cbnz	r0, 8010348 <RegionCommonLinkAdrReqVerifyParams+0x84>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8010318:	454c      	cmp	r4, r9
 801031a:	dc21      	bgt.n	8010360 <RegionCommonLinkAdrReqVerifyParams+0x9c>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
            }
            else
            {
                status &= 0xFB; // TxPower KO
 801031c:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
 8010320:	e012      	b.n	8010348 <RegionCommonLinkAdrReqVerifyParams+0x84>
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8010322:	69a3      	ldr	r3, [r4, #24]
 8010324:	9301      	str	r3, [sp, #4]
 8010326:	f994 3015 	ldrsb.w	r3, [r4, #21]
 801032a:	9300      	str	r3, [sp, #0]
 801032c:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8010330:	4652      	mov	r2, sl
 8010332:	6921      	ldr	r1, [r4, #16]
 8010334:	7b20      	ldrb	r0, [r4, #12]
 8010336:	f7ff fe90 	bl	801005a <RegionCommonChanVerifyDr>
 801033a:	2800      	cmp	r0, #0
 801033c:	d1de      	bne.n	80102fc <RegionCommonLinkAdrReqVerifyParams+0x38>
            status &= 0xFD; // Datarate KO
 801033e:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
 8010342:	e7db      	b.n	80102fc <RegionCommonLinkAdrReqVerifyParams+0x38>
            txPower =  verifyParams->CurrentTxPower;
 8010344:	f994 900a 	ldrsb.w	r9, [r4, #10]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8010348:	2d07      	cmp	r5, #7
 801034a:	d00c      	beq.n	8010366 <RegionCommonLinkAdrReqVerifyParams+0xa2>
            nbRepetitions = 1;
        }
    }

    // Apply changes
    *dr = datarate;
 801034c:	f888 a000 	strb.w	sl, [r8]
    *txPow = txPower;
 8010350:	f887 9000 	strb.w	r9, [r7]
    *nbRep = nbRepetitions;
 8010354:	f886 b000 	strb.w	fp, [r6]

    return status;
}
 8010358:	4628      	mov	r0, r5
 801035a:	b005      	add	sp, #20
 801035c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                txPower = verifyParams->MaxTxPower;
 8010360:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8010364:	e7f0      	b.n	8010348 <RegionCommonLinkAdrReqVerifyParams+0x84>
        if( nbRepetitions == 0 )
 8010366:	f1bb 0f00 	cmp.w	fp, #0
 801036a:	d1ef      	bne.n	801034c <RegionCommonLinkAdrReqVerifyParams+0x88>
            nbRepetitions = 1;
 801036c:	f04f 0b01 	mov.w	fp, #1
 8010370:	e7ec      	b.n	801034c <RegionCommonLinkAdrReqVerifyParams+0x88>
	...

08010374 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8010374:	4b02      	ldr	r3, [pc, #8]	; (8010380 <RegionCommonComputeSymbolTimeLoRa+0xc>)
 8010376:	fa03 f000 	lsl.w	r0, r3, r0
}
 801037a:	fbb0 f0f1 	udiv	r0, r0, r1
 801037e:	4770      	bx	lr
 8010380:	000f4240 	.word	0x000f4240

08010384 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
}
 8010384:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8010388:	fbb3 f0f0 	udiv	r0, r3, r0
 801038c:	4770      	bx	lr
	...

08010390 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8010390:	b500      	push	{lr}
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8010392:	f1a1 0c04 	sub.w	ip, r1, #4
 8010396:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
 801039a:	fb0e f202 	mul.w	r2, lr, r2
 801039e:	fb00 220c 	mla	r2, r0, ip, r2
 80103a2:	0052      	lsls	r2, r2, #1
 80103a4:	d021      	beq.n	80103ea <RegionCommonComputeRxWindowParameters+0x5a>
 80103a6:	4402      	add	r2, r0
 80103a8:	3a01      	subs	r2, #1
 80103aa:	fbb2 f2f0 	udiv	r2, r2, r0
 80103ae:	4291      	cmp	r1, r2
 80103b0:	bf38      	it	cc
 80103b2:	4611      	movcc	r1, r2
 80103b4:	9a01      	ldr	r2, [sp, #4]
 80103b6:	6011      	str	r1, [r2, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 80103b8:	0082      	lsls	r2, r0, #2
 80103ba:	fb00 f101 	mul.w	r1, r0, r1
 80103be:	b1b9      	cbz	r1, 80103f0 <RegionCommonComputeRxWindowParameters+0x60>
 80103c0:	3101      	adds	r1, #1
 80103c2:	0849      	lsrs	r1, r1, #1
 80103c4:	1a51      	subs	r1, r2, r1
 80103c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80103ca:	fb02 1313 	mls	r3, r2, r3, r1
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	dd10      	ble.n	80103f4 <RegionCommonComputeRxWindowParameters+0x64>
 80103d2:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 80103d6:	4a0b      	ldr	r2, [pc, #44]	; (8010404 <RegionCommonComputeRxWindowParameters+0x74>)
 80103d8:	fb82 1203 	smull	r1, r2, r2, r3
 80103dc:	17db      	asrs	r3, r3, #31
 80103de:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 80103e2:	9a02      	ldr	r2, [sp, #8]
 80103e4:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 80103e6:	f85d fb04 	ldr.w	pc, [sp], #4
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 80103ea:	fbb2 f2f0 	udiv	r2, r2, r0
 80103ee:	e7de      	b.n	80103ae <RegionCommonComputeRxWindowParameters+0x1e>
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 80103f0:	0849      	lsrs	r1, r1, #1
 80103f2:	e7e7      	b.n	80103c4 <RegionCommonComputeRxWindowParameters+0x34>
 80103f4:	4a03      	ldr	r2, [pc, #12]	; (8010404 <RegionCommonComputeRxWindowParameters+0x74>)
 80103f6:	fb82 1203 	smull	r1, r2, r2, r3
 80103fa:	17db      	asrs	r3, r3, #31
 80103fc:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8010400:	e7ef      	b.n	80103e2 <RegionCommonComputeRxWindowParameters+0x52>
 8010402:	bf00      	nop
 8010404:	10624dd3 	.word	0x10624dd3

08010408 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8010408:	b538      	push	{r3, r4, r5, lr}
 801040a:	460d      	mov	r5, r1
 801040c:	4614      	mov	r4, r2
    int8_t phyTxPower = 0;

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801040e:	0040      	lsls	r0, r0, #1
 8010410:	f7f0 fbde 	bl	8000bd0 <__aeabi_ui2f>
 8010414:	4601      	mov	r1, r0
 8010416:	4628      	mov	r0, r5
 8010418:	f7f0 fb28 	bl	8000a6c <__aeabi_fsub>
 801041c:	4621      	mov	r1, r4
 801041e:	f7f0 fb25 	bl	8000a6c <__aeabi_fsub>
 8010422:	f7f0 f9f7 	bl	8000814 <__aeabi_f2d>
 8010426:	f004 fff7 	bl	8015418 <floor>
 801042a:	f7f0 fad3 	bl	80009d4 <__aeabi_d2iz>

    return phyTxPower;
}
 801042e:	b240      	sxtb	r0, r0
 8010430:	bd38      	pop	{r3, r4, r5, pc}

08010432 <RegionCommonCountNbOfEnabledChannels>:
    /* ST_WORKAROUND_END */
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8010432:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010436:	b083      	sub	sp, #12
 8010438:	4605      	mov	r5, r0
 801043a:	468b      	mov	fp, r1
 801043c:	9200      	str	r2, [sp, #0]
 801043e:	9301      	str	r3, [sp, #4]
    uint8_t nbChannelCount = 0;
    uint8_t nbRestrictedChannelsCount = 0;

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8010440:	2600      	movs	r6, #0
 8010442:	46b0      	mov	r8, r6
    uint8_t nbRestrictedChannelsCount = 0;
 8010444:	46b2      	mov	sl, r6
    uint8_t nbChannelCount = 0;
 8010446:	46b1      	mov	r9, r6
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8010448:	e04a      	b.n	80104e0 <RegionCommonCountNbOfEnabledChannels+0xae>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 801044a:	7a3a      	ldrb	r2, [r7, #8]
 801044c:	f342 0103 	sbfx	r1, r2, #0, #4
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8010450:	f342 1203 	sbfx	r2, r2, #4, #4
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8010454:	b252      	sxtb	r2, r2
 8010456:	b249      	sxtb	r1, r1
 8010458:	f995 0001 	ldrsb.w	r0, [r5, #1]
 801045c:	f7ff fdf3 	bl	8010046 <RegionCommonValueInRange>
 8010460:	b178      	cbz	r0, 8010482 <RegionCommonCountNbOfEnabledChannels+0x50>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8010462:	68ea      	ldr	r2, [r5, #12]
 8010464:	7a7b      	ldrb	r3, [r7, #9]
 8010466:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801046a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801046e:	7d1b      	ldrb	r3, [r3, #20]
 8010470:	b35b      	cbz	r3, 80104ca <RegionCommonCountNbOfEnabledChannels+0x98>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
                    continue;
                }
                enabledChannels[nbChannelCount++] = i + j;
 8010472:	f109 0301 	add.w	r3, r9, #1
 8010476:	eb08 0204 	add.w	r2, r8, r4
 801047a:	f80b 2009 	strb.w	r2, [fp, r9]
 801047e:	fa5f f983 	uxtb.w	r9, r3
        for( uint8_t j = 0; j < 16; j++ )
 8010482:	3401      	adds	r4, #1
 8010484:	b2e4      	uxtb	r4, r4
 8010486:	2c0f      	cmp	r4, #15
 8010488:	d824      	bhi.n	80104d4 <RegionCommonCountNbOfEnabledChannels+0xa2>
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 801048a:	686b      	ldr	r3, [r5, #4]
 801048c:	0072      	lsls	r2, r6, #1
 801048e:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
 8010492:	4123      	asrs	r3, r4
 8010494:	f013 0f01 	tst.w	r3, #1
 8010498:	d0f3      	beq.n	8010482 <RegionCommonCountNbOfEnabledChannels+0x50>
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 801049a:	68a8      	ldr	r0, [r5, #8]
 801049c:	eb08 0304 	add.w	r3, r8, r4
 80104a0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80104a4:	eb00 0783 	add.w	r7, r0, r3, lsl #2
 80104a8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d0e8      	beq.n	8010482 <RegionCommonCountNbOfEnabledChannels+0x50>
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80104b0:	782b      	ldrb	r3, [r5, #0]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d1c9      	bne.n	801044a <RegionCommonCountNbOfEnabledChannels+0x18>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 80104b6:	696b      	ldr	r3, [r5, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d0c6      	beq.n	801044a <RegionCommonCountNbOfEnabledChannels+0x18>
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 80104bc:	5a9b      	ldrh	r3, [r3, r2]
 80104be:	fa43 f104 	asr.w	r1, r3, r4
 80104c2:	f011 0f01 	tst.w	r1, #1
 80104c6:	d1c0      	bne.n	801044a <RegionCommonCountNbOfEnabledChannels+0x18>
 80104c8:	e7db      	b.n	8010482 <RegionCommonCountNbOfEnabledChannels+0x50>
                    nbRestrictedChannelsCount++;
 80104ca:	f10a 0a01 	add.w	sl, sl, #1
 80104ce:	fa5f fa8a 	uxtb.w	sl, sl
                    continue;
 80104d2:	e7d6      	b.n	8010482 <RegionCommonCountNbOfEnabledChannels+0x50>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80104d4:	f108 0810 	add.w	r8, r8, #16
 80104d8:	fa5f f888 	uxtb.w	r8, r8
 80104dc:	3601      	adds	r6, #1
 80104de:	b2f6      	uxtb	r6, r6
 80104e0:	fa1f f388 	uxth.w	r3, r8
 80104e4:	8a2a      	ldrh	r2, [r5, #16]
 80104e6:	4293      	cmp	r3, r2
 80104e8:	d201      	bcs.n	80104ee <RegionCommonCountNbOfEnabledChannels+0xbc>
        for( uint8_t j = 0; j < 16; j++ )
 80104ea:	2400      	movs	r4, #0
 80104ec:	e7cb      	b.n	8010486 <RegionCommonCountNbOfEnabledChannels+0x54>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 80104ee:	9b00      	ldr	r3, [sp, #0]
 80104f0:	f883 9000 	strb.w	r9, [r3]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 80104f4:	9b01      	ldr	r3, [sp, #4]
 80104f6:	f883 a000 	strb.w	sl, [r3]
}
 80104fa:	b003      	add	sp, #12
 80104fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010500 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8010500:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010504:	b085      	sub	sp, #20
 8010506:	4604      	mov	r4, r0
 8010508:	460f      	mov	r7, r1
 801050a:	4616      	mov	r6, r2
 801050c:	461d      	mov	r5, r3
 801050e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8010512:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8010516:	6840      	ldr	r0, [r0, #4]
 8010518:	f004 fcae 	bl	8014e78 <UTIL_TIMER_GetElapsedTime>
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 801051c:	6823      	ldr	r3, [r4, #0]
 801051e:	1a1b      	subs	r3, r3, r0
 8010520:	f8c9 3000 	str.w	r3, [r9]
    *nbRestrictedChannels = 1;
 8010524:	2301      	movs	r3, #1
 8010526:	f888 3000 	strb.w	r3, [r8]
    *nbEnabledChannels = 0;
 801052a:	2300      	movs	r3, #0
 801052c:	702b      	strb	r3, [r5, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801052e:	6863      	ldr	r3, [r4, #4]
 8010530:	b113      	cbz	r3, 8010538 <RegionCommonIdentifyChannels+0x38>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8010532:	6823      	ldr	r3, [r4, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8010534:	4283      	cmp	r3, r0
 8010536:	d81e      	bhi.n	8010576 <RegionCommonIdentifyChannels+0x76>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8010538:	2300      	movs	r3, #0
 801053a:	603b      	str	r3, [r7, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801053c:	69e3      	ldr	r3, [r4, #28]
 801053e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8010542:	781f      	ldrb	r7, [r3, #0]
 8010544:	69a3      	ldr	r3, [r4, #24]
 8010546:	9303      	str	r3, [sp, #12]
 8010548:	ab01      	add	r3, sp, #4
 801054a:	f104 020c 	add.w	r2, r4, #12
 801054e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010552:	e883 0003 	stmia.w	r3, {r0, r1}
 8010556:	7d23      	ldrb	r3, [r4, #20]
 8010558:	9300      	str	r3, [sp, #0]
 801055a:	7a23      	ldrb	r3, [r4, #8]
 801055c:	7a62      	ldrb	r2, [r4, #9]
 801055e:	4661      	mov	r1, ip
 8010560:	4638      	mov	r0, r7
 8010562:	f7ff fe09 	bl	8010178 <RegionCommonUpdateBandTimeOff>
 8010566:	f8c9 0000 	str.w	r0, [r9]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 801056a:	4643      	mov	r3, r8
 801056c:	462a      	mov	r2, r5
 801056e:	4631      	mov	r1, r6
 8010570:	69e0      	ldr	r0, [r4, #28]
 8010572:	f7ff ff5e 	bl	8010432 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8010576:	782b      	ldrb	r3, [r5, #0]
 8010578:	b923      	cbnz	r3, 8010584 <RegionCommonIdentifyChannels+0x84>
    {
        *nextTxDelay = 0;
        return LORAMAC_STATUS_OK;
    }
    else if( *nbRestrictedChannels > 0 )
 801057a:	f898 3000 	ldrb.w	r3, [r8]
 801057e:	b13b      	cbz	r3, 8010590 <RegionCommonIdentifyChannels+0x90>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8010580:	200b      	movs	r0, #11
 8010582:	e002      	b.n	801058a <RegionCommonIdentifyChannels+0x8a>
        *nextTxDelay = 0;
 8010584:	2000      	movs	r0, #0
 8010586:	f8c9 0000 	str.w	r0, [r9]
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
    }
}
 801058a:	b005      	add	sp, #20
 801058c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8010590:	200c      	movs	r0, #12
 8010592:	e7fa      	b.n	801058a <RegionCommonIdentifyChannels+0x8a>

08010594 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8010594:	b570      	push	{r4, r5, r6, lr}
 8010596:	b082      	sub	sp, #8
 8010598:	4605      	mov	r5, r0
    int8_t drLocal = params->CurrentDr;
 801059a:	f990 4000 	ldrsb.w	r4, [r0]

    if( params->CurrentDr == params->MinDr )
 801059e:	f990 6002 	ldrsb.w	r6, [r0, #2]
 80105a2:	42a6      	cmp	r6, r4
 80105a4:	d011      	beq.n	80105ca <RegionCommonGetNextLowerTxDr+0x36>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 80105a6:	3c01      	subs	r4, #1
 80105a8:	b264      	sxtb	r4, r4
        } while( ( drLocal != params->MinDr ) &&
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 80105aa:	42a6      	cmp	r6, r4
 80105ac:	d00e      	beq.n	80105cc <RegionCommonGetNextLowerTxDr+0x38>
 80105ae:	68ab      	ldr	r3, [r5, #8]
 80105b0:	9301      	str	r3, [sp, #4]
 80105b2:	f995 3001 	ldrsb.w	r3, [r5, #1]
 80105b6:	9300      	str	r3, [sp, #0]
 80105b8:	4633      	mov	r3, r6
 80105ba:	4622      	mov	r2, r4
 80105bc:	6869      	ldr	r1, [r5, #4]
 80105be:	78e8      	ldrb	r0, [r5, #3]
 80105c0:	f7ff fd4b 	bl	801005a <RegionCommonChanVerifyDr>
        } while( ( drLocal != params->MinDr ) &&
 80105c4:	2800      	cmp	r0, #0
 80105c6:	d0ee      	beq.n	80105a6 <RegionCommonGetNextLowerTxDr+0x12>
 80105c8:	e000      	b.n	80105cc <RegionCommonGetNextLowerTxDr+0x38>
        return params->MinDr;
 80105ca:	4634      	mov	r4, r6

        return drLocal;
    }
}
 80105cc:	4620      	mov	r0, r4
 80105ce:	b002      	add	sp, #8
 80105d0:	bd70      	pop	{r4, r5, r6, pc}

080105d2 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
}
 80105d2:	4288      	cmp	r0, r1
 80105d4:	bfb8      	it	lt
 80105d6:	4608      	movlt	r0, r1
 80105d8:	4770      	bx	lr
	...

080105dc <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
    switch( bandwidths[drIndex] )
 80105dc:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
 80105e0:	4a05      	ldr	r2, [pc, #20]	; (80105f8 <RegionCommonGetBandwidth+0x1c>)
 80105e2:	4293      	cmp	r3, r2
 80105e4:	d004      	beq.n	80105f0 <RegionCommonGetBandwidth+0x14>
 80105e6:	4a05      	ldr	r2, [pc, #20]	; (80105fc <RegionCommonGetBandwidth+0x20>)
 80105e8:	4293      	cmp	r3, r2
 80105ea:	d103      	bne.n	80105f4 <RegionCommonGetBandwidth+0x18>
        case 125000:
            return 0;
        case 250000:
            return 1;
        case 500000:
            return 2;
 80105ec:	2002      	movs	r0, #2
 80105ee:	4770      	bx	lr
            return 1;
 80105f0:	2001      	movs	r0, #1
 80105f2:	4770      	bx	lr
    switch( bandwidths[drIndex] )
 80105f4:	2000      	movs	r0, #0
    }
}
 80105f6:	4770      	bx	lr
 80105f8:	0003d090 	.word	0x0003d090
 80105fc:	0007a120 	.word	0x0007a120

08010600 <RegionCommonRxConfigPrint>:

/* ST_WORKAROUND_BEGIN: Print Tx/Rx config */
void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8010600:	b500      	push	{lr}
 8010602:	b085      	sub	sp, #20
    if ( rxSlot < RX_SLOT_NONE )
 8010604:	2805      	cmp	r0, #5
 8010606:	d80e      	bhi.n	8010626 <RegionCommonRxConfigPrint+0x26>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8010608:	9202      	str	r2, [sp, #8]
 801060a:	9101      	str	r1, [sp, #4]
 801060c:	4b0a      	ldr	r3, [pc, #40]	; (8010638 <RegionCommonRxConfigPrint+0x38>)
 801060e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8010612:	9300      	str	r3, [sp, #0]
 8010614:	4b09      	ldr	r3, [pc, #36]	; (801063c <RegionCommonRxConfigPrint+0x3c>)
 8010616:	2201      	movs	r2, #1
 8010618:	2100      	movs	r1, #0
 801061a:	2002      	movs	r0, #2
 801061c:	f004 f9ea 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8010620:	b005      	add	sp, #20
 8010622:	f85d fb04 	ldr.w	pc, [sp], #4
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8010626:	9201      	str	r2, [sp, #4]
 8010628:	9100      	str	r1, [sp, #0]
 801062a:	4b05      	ldr	r3, [pc, #20]	; (8010640 <RegionCommonRxConfigPrint+0x40>)
 801062c:	2201      	movs	r2, #1
 801062e:	2100      	movs	r1, #0
 8010630:	2002      	movs	r0, #2
 8010632:	f004 f9df 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8010636:	e7f3      	b.n	8010620 <RegionCommonRxConfigPrint+0x20>
 8010638:	08015e4c 	.word	0x08015e4c
 801063c:	08015de4 	.word	0x08015de4
 8010640:	08015e04 	.word	0x08015e04

08010644 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8010644:	b500      	push	{lr}
 8010646:	b083      	sub	sp, #12
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8010648:	9101      	str	r1, [sp, #4]
 801064a:	9000      	str	r0, [sp, #0]
 801064c:	4b04      	ldr	r3, [pc, #16]	; (8010660 <RegionCommonTxConfigPrint+0x1c>)
 801064e:	2201      	movs	r2, #1
 8010650:	2100      	movs	r1, #0
 8010652:	2002      	movs	r0, #2
 8010654:	f004 f9ce 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8010658:	b003      	add	sp, #12
 801065a:	f85d fb04 	ldr.w	pc, [sp], #4
 801065e:	bf00      	nop
 8010660:	08015e20 	.word	0x08015e20

08010664 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8010664:	b538      	push	{r3, r4, r5, lr}
 8010666:	4604      	mov	r4, r0
 8010668:	460d      	mov	r5, r1
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801066a:	4b1b      	ldr	r3, [pc, #108]	; (80106d8 <VerifyRfFreq+0x74>)
 801066c:	6a1b      	ldr	r3, [r3, #32]
 801066e:	4798      	blx	r3
 8010670:	b130      	cbz	r0, 8010680 <VerifyRfFreq+0x1c>
    {
        return false;
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8010672:	4b1a      	ldr	r3, [pc, #104]	; (80106dc <VerifyRfFreq+0x78>)
 8010674:	4423      	add	r3, r4
 8010676:	4a1a      	ldr	r2, [pc, #104]	; (80106e0 <VerifyRfFreq+0x7c>)
 8010678:	4293      	cmp	r3, r2
 801067a:	d802      	bhi.n	8010682 <VerifyRfFreq+0x1e>
    {
        *band = 2;
 801067c:	2302      	movs	r3, #2
 801067e:	702b      	strb	r3, [r5, #0]
    else
    {
        return false;
    }
    return true;
}
 8010680:	bd38      	pop	{r3, r4, r5, pc}
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8010682:	4b18      	ldr	r3, [pc, #96]	; (80106e4 <VerifyRfFreq+0x80>)
 8010684:	4423      	add	r3, r4
 8010686:	4a18      	ldr	r2, [pc, #96]	; (80106e8 <VerifyRfFreq+0x84>)
 8010688:	4293      	cmp	r3, r2
 801068a:	d802      	bhi.n	8010692 <VerifyRfFreq+0x2e>
        *band = 0;
 801068c:	2300      	movs	r3, #0
 801068e:	702b      	strb	r3, [r5, #0]
 8010690:	e7f6      	b.n	8010680 <VerifyRfFreq+0x1c>
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8010692:	4b16      	ldr	r3, [pc, #88]	; (80106ec <VerifyRfFreq+0x88>)
 8010694:	4423      	add	r3, r4
 8010696:	4a16      	ldr	r2, [pc, #88]	; (80106f0 <VerifyRfFreq+0x8c>)
 8010698:	4293      	cmp	r3, r2
 801069a:	d802      	bhi.n	80106a2 <VerifyRfFreq+0x3e>
        *band = 1;
 801069c:	2301      	movs	r3, #1
 801069e:	702b      	strb	r3, [r5, #0]
 80106a0:	e7ee      	b.n	8010680 <VerifyRfFreq+0x1c>
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 80106a2:	4b14      	ldr	r3, [pc, #80]	; (80106f4 <VerifyRfFreq+0x90>)
 80106a4:	4423      	add	r3, r4
 80106a6:	4a14      	ldr	r2, [pc, #80]	; (80106f8 <VerifyRfFreq+0x94>)
 80106a8:	4293      	cmp	r3, r2
 80106aa:	d802      	bhi.n	80106b2 <VerifyRfFreq+0x4e>
        *band = 5;
 80106ac:	2305      	movs	r3, #5
 80106ae:	702b      	strb	r3, [r5, #0]
 80106b0:	e7e6      	b.n	8010680 <VerifyRfFreq+0x1c>
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 80106b2:	4b12      	ldr	r3, [pc, #72]	; (80106fc <VerifyRfFreq+0x98>)
 80106b4:	4423      	add	r3, r4
 80106b6:	4a12      	ldr	r2, [pc, #72]	; (8010700 <VerifyRfFreq+0x9c>)
 80106b8:	4293      	cmp	r3, r2
 80106ba:	d802      	bhi.n	80106c2 <VerifyRfFreq+0x5e>
        *band = 3;
 80106bc:	2303      	movs	r3, #3
 80106be:	702b      	strb	r3, [r5, #0]
 80106c0:	e7de      	b.n	8010680 <VerifyRfFreq+0x1c>
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 80106c2:	4b10      	ldr	r3, [pc, #64]	; (8010704 <VerifyRfFreq+0xa0>)
 80106c4:	4423      	add	r3, r4
 80106c6:	4a10      	ldr	r2, [pc, #64]	; (8010708 <VerifyRfFreq+0xa4>)
 80106c8:	4293      	cmp	r3, r2
 80106ca:	d802      	bhi.n	80106d2 <VerifyRfFreq+0x6e>
        *band = 4;
 80106cc:	2304      	movs	r3, #4
 80106ce:	702b      	strb	r3, [r5, #0]
 80106d0:	e7d6      	b.n	8010680 <VerifyRfFreq+0x1c>
        return false;
 80106d2:	2000      	movs	r0, #0
 80106d4:	e7d4      	b.n	8010680 <VerifyRfFreq+0x1c>
 80106d6:	bf00      	nop
 80106d8:	08016484 	.word	0x08016484
 80106dc:	cc8faa40 	.word	0xcc8faa40
 80106e0:	001e847f 	.word	0x001e847f
 80106e4:	cc7125c0 	.word	0xcc7125c0
 80106e8:	002dc6c0 	.word	0x002dc6c0
 80106ec:	cc435eff 	.word	0xcc435eff
 80106f0:	000927bf 	.word	0x000927bf
 80106f4:	cc38b0a0 	.word	0xcc38b0a0
 80106f8:	0007a120 	.word	0x0007a120
 80106fc:	cc2e0240 	.word	0xcc2e0240
 8010700:	0003d090 	.word	0x0003d090
 8010704:	cc296e60 	.word	0xcc296e60
 8010708:	000493e0 	.word	0x000493e0

0801070c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801070c:	b570      	push	{r4, r5, r6, lr}
 801070e:	b084      	sub	sp, #16
 8010710:	4605      	mov	r5, r0
 8010712:	460c      	mov	r4, r1
    int8_t phyDr = DataratesEU868[datarate];
 8010714:	4b13      	ldr	r3, [pc, #76]	; (8010764 <GetTimeOnAir+0x58>)
 8010716:	561e      	ldrsb	r6, [r3, r0]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 8010718:	4913      	ldr	r1, [pc, #76]	; (8010768 <GetTimeOnAir+0x5c>)
 801071a:	f7ff ff5f 	bl	80105dc <RegionCommonGetBandwidth>
 801071e:	4601      	mov	r1, r0
    TimerTime_t timeOnAir = 0;

    if( datarate == DR_7 )
 8010720:	2d07      	cmp	r5, #7
 8010722:	d00e      	beq.n	8010742 <GetTimeOnAir+0x36>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8010724:	4b11      	ldr	r3, [pc, #68]	; (801076c <GetTimeOnAir+0x60>)
 8010726:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8010728:	2001      	movs	r0, #1
 801072a:	9003      	str	r0, [sp, #12]
 801072c:	b2e4      	uxtb	r4, r4
 801072e:	9402      	str	r4, [sp, #8]
 8010730:	2300      	movs	r3, #0
 8010732:	9301      	str	r3, [sp, #4]
 8010734:	2308      	movs	r3, #8
 8010736:	9300      	str	r3, [sp, #0]
 8010738:	4603      	mov	r3, r0
 801073a:	4632      	mov	r2, r6
 801073c:	47a8      	blx	r5
    }
    return timeOnAir;
}
 801073e:	b004      	add	sp, #16
 8010740:	bd70      	pop	{r4, r5, r6, pc}
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8010742:	4b0a      	ldr	r3, [pc, #40]	; (801076c <GetTimeOnAir+0x60>)
 8010744:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8010746:	2301      	movs	r3, #1
 8010748:	9303      	str	r3, [sp, #12]
 801074a:	b2e4      	uxtb	r4, r4
 801074c:	9402      	str	r4, [sp, #8]
 801074e:	2000      	movs	r0, #0
 8010750:	9001      	str	r0, [sp, #4]
 8010752:	2305      	movs	r3, #5
 8010754:	9300      	str	r3, [sp, #0]
 8010756:	4603      	mov	r3, r0
 8010758:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801075c:	fb06 f202 	mul.w	r2, r6, r2
 8010760:	47a8      	blx	r5
 8010762:	e7ec      	b.n	801073e <GetTimeOnAir+0x32>
 8010764:	08015e84 	.word	0x08015e84
 8010768:	08015e64 	.word	0x08015e64
 801076c:	08016484 	.word	0x08016484

08010770 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8010770:	b500      	push	{lr}
 8010772:	b087      	sub	sp, #28
    PhyParam_t phyParam = { 0 };
 8010774:	2300      	movs	r3, #0
 8010776:	9304      	str	r3, [sp, #16]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 8010778:	7803      	ldrb	r3, [r0, #0]
 801077a:	3b0b      	subs	r3, #11
 801077c:	2b2d      	cmp	r3, #45	; 0x2d
 801077e:	d82f      	bhi.n	80107e0 <RegionEU868GetPhyParam+0x70>
 8010780:	e8df f003 	tbb	[pc, r3]
 8010784:	3f393633 	.word	0x3f393633
 8010788:	504c4845 	.word	0x504c4845
 801078c:	2e5c5854 	.word	0x2e5c5854
 8010790:	6e682e65 	.word	0x6e682e65
 8010794:	2e2e7774 	.word	0x2e2e7774
 8010798:	2e177f7b 	.word	0x2e177f7b
 801079c:	2e2e2e2e 	.word	0x2e2e2e2e
 80107a0:	2e2e2e2e 	.word	0x2e2e2e2e
 80107a4:	2e2e2e2e 	.word	0x2e2e2e2e
 80107a8:	2e8c8582 	.word	0x2e8c8582
 80107ac:	2e928f2e 	.word	0x2e928f2e
 80107b0:	9b95      	.short	0x9b95
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 80107b2:	f990 3001 	ldrsb.w	r3, [r0, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80107b6:	f88d 3004 	strb.w	r3, [sp, #4]
 80107ba:	2307      	movs	r3, #7
 80107bc:	f88d 3005 	strb.w	r3, [sp, #5]
 80107c0:	2300      	movs	r3, #0
 80107c2:	f88d 3006 	strb.w	r3, [sp, #6]
 80107c6:	2310      	movs	r3, #16
 80107c8:	f88d 3007 	strb.w	r3, [sp, #7]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80107cc:	4b3e      	ldr	r3, [pc, #248]	; (80108c8 <RegionEU868GetPhyParam+0x158>)
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	f503 7258 	add.w	r2, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80107d4:	9202      	str	r2, [sp, #8]
 80107d6:	9303      	str	r3, [sp, #12]
                .Channels = RegionNvmGroup2->Channels,
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 80107d8:	a801      	add	r0, sp, #4
 80107da:	f7ff fedb 	bl	8010594 <RegionCommonGetNextLowerTxDr>
 80107de:	9004      	str	r0, [sp, #16]
            break;
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 80107e0:	9804      	ldr	r0, [sp, #16]
 80107e2:	9005      	str	r0, [sp, #20]
}
 80107e4:	b007      	add	sp, #28
 80107e6:	f85d fb04 	ldr.w	pc, [sp], #4
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80107ea:	2340      	movs	r3, #64	; 0x40
 80107ec:	9304      	str	r3, [sp, #16]
            break;
 80107ee:	e7f7      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80107f0:	2320      	movs	r3, #32
 80107f2:	9304      	str	r3, [sp, #16]
            break;
 80107f4:	e7f4      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 80107f6:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80107fa:	4a34      	ldr	r2, [pc, #208]	; (80108cc <RegionEU868GetPhyParam+0x15c>)
 80107fc:	5cd3      	ldrb	r3, [r2, r3]
 80107fe:	9304      	str	r3, [sp, #16]
            break;
 8010800:	e7ee      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8010802:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8010806:	4a32      	ldr	r2, [pc, #200]	; (80108d0 <RegionEU868GetPhyParam+0x160>)
 8010808:	5cd3      	ldrb	r3, [r2, r3]
 801080a:	9304      	str	r3, [sp, #16]
            break;
 801080c:	e7e8      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 801080e:	2301      	movs	r3, #1
 8010810:	9304      	str	r3, [sp, #16]
            break;
 8010812:	e7e5      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8010814:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8010818:	9304      	str	r3, [sp, #16]
            break;
 801081a:	e7e1      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 801081c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8010820:	9304      	str	r3, [sp, #16]
            break;
 8010822:	e7dd      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8010824:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8010828:	9304      	str	r3, [sp, #16]
            break;
 801082a:	e7d9      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 801082c:	f241 3388 	movw	r3, #5000	; 0x1388
 8010830:	9304      	str	r3, [sp, #16]
            break;
 8010832:	e7d5      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8010834:	f241 7370 	movw	r3, #6000	; 0x1770
 8010838:	9304      	str	r3, [sp, #16]
            break;
 801083a:	e7d1      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 801083c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8010840:	4824      	ldr	r0, [pc, #144]	; (80108d4 <RegionEU868GetPhyParam+0x164>)
 8010842:	f002 fa21 	bl	8012c88 <randr>
 8010846:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 801084a:	9004      	str	r0, [sp, #16]
            break;
 801084c:	e7c8      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = EU868_RX_WND_2_FREQ;
 801084e:	4b22      	ldr	r3, [pc, #136]	; (80108d8 <RegionEU868GetPhyParam+0x168>)
 8010850:	9304      	str	r3, [sp, #16]
            break;
 8010852:	e7c5      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8010854:	4b1c      	ldr	r3, [pc, #112]	; (80108c8 <RegionEU868GetPhyParam+0x158>)
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801085c:	9304      	str	r3, [sp, #16]
            break;
 801085e:	e7bf      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8010860:	4b19      	ldr	r3, [pc, #100]	; (80108c8 <RegionEU868GetPhyParam+0x158>)
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8010868:	9304      	str	r3, [sp, #16]
            break;
 801086a:	e7b9      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 801086c:	2310      	movs	r3, #16
 801086e:	9304      	str	r3, [sp, #16]
            break;
 8010870:	e7b6      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Channels = RegionNvmGroup2->Channels;
 8010872:	4b15      	ldr	r3, [pc, #84]	; (80108c8 <RegionEU868GetPhyParam+0x158>)
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	9304      	str	r3, [sp, #16]
            break;
 8010878:	e7b2      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 801087a:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 801087e:	9304      	str	r3, [sp, #16]
            break;
 8010880:	e7ae      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8010882:	4b16      	ldr	r3, [pc, #88]	; (80108dc <RegionEU868GetPhyParam+0x16c>)
 8010884:	9304      	str	r3, [sp, #16]
            break;
 8010886:	e7ab      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8010888:	4b13      	ldr	r3, [pc, #76]	; (80108d8 <RegionEU868GetPhyParam+0x168>)
 801088a:	9304      	str	r3, [sp, #16]
            break;
 801088c:	e7a8      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 801088e:	2311      	movs	r3, #17
 8010890:	f88d 3010 	strb.w	r3, [sp, #16]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8010894:	2301      	movs	r3, #1
 8010896:	f88d 3011 	strb.w	r3, [sp, #17]
            break;
 801089a:	e7a1      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 801089c:	2303      	movs	r3, #3
 801089e:	9304      	str	r3, [sp, #16]
            break;
 80108a0:	e79e      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 80108a2:	4b0d      	ldr	r3, [pc, #52]	; (80108d8 <RegionEU868GetPhyParam+0x168>)
 80108a4:	9304      	str	r3, [sp, #16]
            break;
 80108a6:	e79b      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 80108a8:	2303      	movs	r3, #3
 80108aa:	9304      	str	r3, [sp, #16]
            break;
 80108ac:	e798      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 80108ae:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80108b2:	4a0b      	ldr	r2, [pc, #44]	; (80108e0 <RegionEU868GetPhyParam+0x170>)
 80108b4:	5cd3      	ldrb	r3, [r2, r3]
 80108b6:	9304      	str	r3, [sp, #16]
            break;
 80108b8:	e792      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 80108ba:	490a      	ldr	r1, [pc, #40]	; (80108e4 <RegionEU868GetPhyParam+0x174>)
 80108bc:	f990 0001 	ldrsb.w	r0, [r0, #1]
 80108c0:	f7ff fe8c 	bl	80105dc <RegionCommonGetBandwidth>
 80108c4:	9004      	str	r0, [sp, #16]
            break;
 80108c6:	e78b      	b.n	80107e0 <RegionEU868GetPhyParam+0x70>
 80108c8:	20003d48 	.word	0x20003d48
 80108cc:	08015e8c 	.word	0x08015e8c
 80108d0:	08015e94 	.word	0x08015e94
 80108d4:	fffffc18 	.word	0xfffffc18
 80108d8:	33d3e608 	.word	0x33d3e608
 80108dc:	4009999a 	.word	0x4009999a
 80108e0:	08015e84 	.word	0x08015e84
 80108e4:	08015e64 	.word	0x08015e64

080108e8 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80108e8:	b510      	push	{r4, lr}
 80108ea:	b082      	sub	sp, #8
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 80108ec:	4b0b      	ldr	r3, [pc, #44]	; (801091c <RegionEU868SetBandTxDone+0x34>)
 80108ee:	681a      	ldr	r2, [r3, #0]
 80108f0:	7803      	ldrb	r3, [r0, #0]
 80108f2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80108f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80108fa:	7a5b      	ldrb	r3, [r3, #9]
 80108fc:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 8010900:	4b07      	ldr	r3, [pc, #28]	; (8010920 <RegionEU868SetBandTxDone+0x38>)
 8010902:	681c      	ldr	r4, [r3, #0]
 8010904:	6903      	ldr	r3, [r0, #16]
 8010906:	9300      	str	r3, [sp, #0]
 8010908:	68c3      	ldr	r3, [r0, #12]
 801090a:	7842      	ldrb	r2, [r0, #1]
 801090c:	6881      	ldr	r1, [r0, #8]
 801090e:	eb04 00cc 	add.w	r0, r4, ip, lsl #3
 8010912:	f7ff fc18 	bl	8010146 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 8010916:	b002      	add	sp, #8
 8010918:	bd10      	pop	{r4, pc}
 801091a:	bf00      	nop
 801091c:	20003d48 	.word	0x20003d48
 8010920:	20003d44 	.word	0x20003d44

08010924 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8010924:	b530      	push	{r4, r5, lr}
 8010926:	b0a5      	sub	sp, #148	; 0x94
 8010928:	4604      	mov	r4, r0
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 801092a:	2290      	movs	r2, #144	; 0x90
 801092c:	2100      	movs	r1, #0
 801092e:	4668      	mov	r0, sp
 8010930:	f004 fd6a 	bl	8015408 <memset>
 8010934:	2364      	movs	r3, #100	; 0x64
 8010936:	f8ad 3000 	strh.w	r3, [sp]
 801093a:	f8ad 3018 	strh.w	r3, [sp, #24]
 801093e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010942:	f8ad 2030 	strh.w	r2, [sp, #48]	; 0x30
 8010946:	210a      	movs	r1, #10
 8010948:	f8ad 1048 	strh.w	r1, [sp, #72]	; 0x48
 801094c:	f8ad 3060 	strh.w	r3, [sp, #96]	; 0x60
 8010950:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8010954:	7b23      	ldrb	r3, [r4, #12]
 8010956:	2b01      	cmp	r3, #1
 8010958:	d032      	beq.n	80109c0 <RegionEU868InitDefaults+0x9c>
 801095a:	2b02      	cmp	r3, #2
 801095c:	d03e      	beq.n	80109dc <RegionEU868InitDefaults+0xb8>
 801095e:	b10b      	cbz	r3, 8010964 <RegionEU868InitDefaults+0x40>
        {
            break;
        }
    }
#endif /* REGION_EU868 */
}
 8010960:	b025      	add	sp, #148	; 0x94
 8010962:	bd30      	pop	{r4, r5, pc}
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8010964:	6823      	ldr	r3, [r4, #0]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d0fa      	beq.n	8010960 <RegionEU868InitDefaults+0x3c>
 801096a:	6863      	ldr	r3, [r4, #4]
 801096c:	2b00      	cmp	r3, #0
 801096e:	d0f7      	beq.n	8010960 <RegionEU868InitDefaults+0x3c>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8010970:	4d1f      	ldr	r5, [pc, #124]	; (80109f0 <RegionEU868InitDefaults+0xcc>)
 8010972:	602b      	str	r3, [r5, #0]
            RegionBands = (Band_t*) params->Bands;
 8010974:	68a0      	ldr	r0, [r4, #8]
 8010976:	4b1f      	ldr	r3, [pc, #124]	; (80109f4 <RegionEU868InitDefaults+0xd0>)
 8010978:	6018      	str	r0, [r3, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801097a:	2290      	movs	r2, #144	; 0x90
 801097c:	4669      	mov	r1, sp
 801097e:	f002 f990 	bl	8012ca2 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8010982:	682c      	ldr	r4, [r5, #0]
 8010984:	4b1c      	ldr	r3, [pc, #112]	; (80109f8 <RegionEU868InitDefaults+0xd4>)
 8010986:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801098a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 801098e:	f104 0c0c 	add.w	ip, r4, #12
 8010992:	f103 020c 	add.w	r2, r3, #12
 8010996:	ca07      	ldmia	r2, {r0, r1, r2}
 8010998:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 801099c:	f104 0c18 	add.w	ip, r4, #24
 80109a0:	3318      	adds	r3, #24
 80109a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80109a6:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 80109aa:	2307      	movs	r3, #7
 80109ac:	f8a4 336c 	strh.w	r3, [r4, #876]	; 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80109b0:	2201      	movs	r2, #1
 80109b2:	f504 715b 	add.w	r1, r4, #876	; 0x36c
 80109b6:	f504 7058 	add.w	r0, r4, #864	; 0x360
 80109ba:	f7ff fbb5 	bl	8010128 <RegionCommonChanMaskCopy>
            break;
 80109be:	e7cf      	b.n	8010960 <RegionEU868InitDefaults+0x3c>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 80109c0:	4b0b      	ldr	r3, [pc, #44]	; (80109f0 <RegionEU868InitDefaults+0xcc>)
 80109c2:	6818      	ldr	r0, [r3, #0]
 80109c4:	2300      	movs	r3, #0
 80109c6:	6043      	str	r3, [r0, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 80109c8:	6103      	str	r3, [r0, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 80109ca:	61c3      	str	r3, [r0, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80109cc:	2201      	movs	r2, #1
 80109ce:	f500 715b 	add.w	r1, r0, #876	; 0x36c
 80109d2:	f500 7058 	add.w	r0, r0, #864	; 0x360
 80109d6:	f7ff fba7 	bl	8010128 <RegionCommonChanMaskCopy>
            break;
 80109da:	e7c1      	b.n	8010960 <RegionEU868InitDefaults+0x3c>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 80109dc:	4b04      	ldr	r3, [pc, #16]	; (80109f0 <RegionEU868InitDefaults+0xcc>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	f8b3 236c 	ldrh.w	r2, [r3, #876]	; 0x36c
 80109e4:	f8b3 1360 	ldrh.w	r1, [r3, #864]	; 0x360
 80109e8:	430a      	orrs	r2, r1
 80109ea:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
            break;
 80109ee:	e7b7      	b.n	8010960 <RegionEU868InitDefaults+0x3c>
 80109f0:	20003d48 	.word	0x20003d48
 80109f4:	20003d44 	.word	0x20003d44
 80109f8:	08015578 	.word	0x08015578

080109fc <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80109fc:	b500      	push	{lr}
 80109fe:	b083      	sub	sp, #12
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8010a00:	290f      	cmp	r1, #15
 8010a02:	d83c      	bhi.n	8010a7e <RegionEU868Verify+0x82>
 8010a04:	e8df f001 	tbb	[pc, r1]
 8010a08:	3b3b3b0a 	.word	0x3b3b3b0a
 8010a0c:	271d133b 	.word	0x271d133b
 8010a10:	3b31313b 	.word	0x3b31313b
 8010a14:	083b3b3b 	.word	0x083b3b3b
 8010a18:	2001      	movs	r0, #1
 8010a1a:	e031      	b.n	8010a80 <RegionEU868Verify+0x84>
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	f88d 3007 	strb.w	r3, [sp, #7]
            return VerifyRfFreq( verify->Frequency, &band );
 8010a22:	f10d 0107 	add.w	r1, sp, #7
 8010a26:	6800      	ldr	r0, [r0, #0]
 8010a28:	f7ff fe1c 	bl	8010664 <VerifyRfFreq>
 8010a2c:	e028      	b.n	8010a80 <RegionEU868Verify+0x84>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8010a2e:	2207      	movs	r2, #7
 8010a30:	2100      	movs	r1, #0
 8010a32:	f990 0000 	ldrsb.w	r0, [r0]
 8010a36:	f7ff fb06 	bl	8010046 <RegionCommonValueInRange>
 8010a3a:	3800      	subs	r0, #0
 8010a3c:	bf18      	it	ne
 8010a3e:	2001      	movne	r0, #1
 8010a40:	e01e      	b.n	8010a80 <RegionEU868Verify+0x84>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8010a42:	2205      	movs	r2, #5
 8010a44:	2100      	movs	r1, #0
 8010a46:	f990 0000 	ldrsb.w	r0, [r0]
 8010a4a:	f7ff fafc 	bl	8010046 <RegionCommonValueInRange>
 8010a4e:	3800      	subs	r0, #0
 8010a50:	bf18      	it	ne
 8010a52:	2001      	movne	r0, #1
 8010a54:	e014      	b.n	8010a80 <RegionEU868Verify+0x84>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8010a56:	2207      	movs	r2, #7
 8010a58:	2100      	movs	r1, #0
 8010a5a:	f990 0000 	ldrsb.w	r0, [r0]
 8010a5e:	f7ff faf2 	bl	8010046 <RegionCommonValueInRange>
 8010a62:	3800      	subs	r0, #0
 8010a64:	bf18      	it	ne
 8010a66:	2001      	movne	r0, #1
 8010a68:	e00a      	b.n	8010a80 <RegionEU868Verify+0x84>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8010a6a:	2207      	movs	r2, #7
 8010a6c:	2100      	movs	r1, #0
 8010a6e:	f990 0000 	ldrsb.w	r0, [r0]
 8010a72:	f7ff fae8 	bl	8010046 <RegionCommonValueInRange>
 8010a76:	3800      	subs	r0, #0
 8010a78:	bf18      	it	ne
 8010a7a:	2001      	movne	r0, #1
 8010a7c:	e000      	b.n	8010a80 <RegionEU868Verify+0x84>
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
        }
        default:
            return false;
 8010a7e:	2000      	movs	r0, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8010a80:	b003      	add	sp, #12
 8010a82:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08010a88 <RegionEU868ChanMaskSet>:
    }
#endif /* REGION_EU868 */
}

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8010a88:	b508      	push	{r3, lr}
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8010a8a:	7903      	ldrb	r3, [r0, #4]
 8010a8c:	b11b      	cbz	r3, 8010a96 <RegionEU868ChanMaskSet+0xe>
 8010a8e:	2b01      	cmp	r3, #1
 8010a90:	d00b      	beq.n	8010aaa <RegionEU868ChanMaskSet+0x22>
 8010a92:	2000      	movs	r0, #0
    }
    return true;
#else
    return false;
#endif /* REGION_EU868 */
}
 8010a94:	bd08      	pop	{r3, pc}
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8010a96:	4b0a      	ldr	r3, [pc, #40]	; (8010ac0 <RegionEU868ChanMaskSet+0x38>)
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	2201      	movs	r2, #1
 8010a9c:	6801      	ldr	r1, [r0, #0]
 8010a9e:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8010aa2:	f7ff fb41 	bl	8010128 <RegionCommonChanMaskCopy>
    return true;
 8010aa6:	2001      	movs	r0, #1
            break;
 8010aa8:	e7f4      	b.n	8010a94 <RegionEU868ChanMaskSet+0xc>
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8010aaa:	4b05      	ldr	r3, [pc, #20]	; (8010ac0 <RegionEU868ChanMaskSet+0x38>)
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	2201      	movs	r2, #1
 8010ab0:	6801      	ldr	r1, [r0, #0]
 8010ab2:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 8010ab6:	f7ff fb37 	bl	8010128 <RegionCommonChanMaskCopy>
    return true;
 8010aba:	2001      	movs	r0, #1
            break;
 8010abc:	e7ea      	b.n	8010a94 <RegionEU868ChanMaskSet+0xc>
 8010abe:	bf00      	nop
 8010ac0:	20003d48 	.word	0x20003d48

08010ac4 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8010ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010ac6:	b083      	sub	sp, #12
 8010ac8:	460e      	mov	r6, r1
 8010aca:	4617      	mov	r7, r2
 8010acc:	461c      	mov	r4, r3
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8010ace:	2807      	cmp	r0, #7
 8010ad0:	bfa8      	it	ge
 8010ad2:	2007      	movge	r0, #7
 8010ad4:	7058      	strb	r0, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8010ad6:	4913      	ldr	r1, [pc, #76]	; (8010b24 <RegionEU868ComputeRxWindowParameters+0x60>)
 8010ad8:	f7ff fd80 	bl	80105dc <RegionCommonGetBandwidth>
 8010adc:	70a0      	strb	r0, [r4, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8010ade:	f994 3001 	ldrsb.w	r3, [r4, #1]
 8010ae2:	2b07      	cmp	r3, #7
 8010ae4:	d017      	beq.n	8010b16 <RegionEU868ComputeRxWindowParameters+0x52>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8010ae6:	4a0f      	ldr	r2, [pc, #60]	; (8010b24 <RegionEU868ComputeRxWindowParameters+0x60>)
 8010ae8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8010aec:	4a0e      	ldr	r2, [pc, #56]	; (8010b28 <RegionEU868ComputeRxWindowParameters+0x64>)
 8010aee:	5cd0      	ldrb	r0, [r2, r3]
 8010af0:	f7ff fc40 	bl	8010374 <RegionCommonComputeSymbolTimeLoRa>
 8010af4:	4605      	mov	r5, r0
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8010af6:	4b0d      	ldr	r3, [pc, #52]	; (8010b2c <RegionEU868ComputeRxWindowParameters+0x68>)
 8010af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010afa:	4798      	blx	r3
 8010afc:	4603      	mov	r3, r0
 8010afe:	f104 020c 	add.w	r2, r4, #12
 8010b02:	9201      	str	r2, [sp, #4]
 8010b04:	3408      	adds	r4, #8
 8010b06:	9400      	str	r4, [sp, #0]
 8010b08:	463a      	mov	r2, r7
 8010b0a:	4631      	mov	r1, r6
 8010b0c:	4628      	mov	r0, r5
 8010b0e:	f7ff fc3f 	bl	8010390 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 8010b12:	b003      	add	sp, #12
 8010b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8010b16:	4a04      	ldr	r2, [pc, #16]	; (8010b28 <RegionEU868ComputeRxWindowParameters+0x64>)
 8010b18:	5cd0      	ldrb	r0, [r2, r3]
 8010b1a:	f7ff fc33 	bl	8010384 <RegionCommonComputeSymbolTimeFsk>
 8010b1e:	4605      	mov	r5, r0
 8010b20:	e7e9      	b.n	8010af6 <RegionEU868ComputeRxWindowParameters+0x32>
 8010b22:	bf00      	nop
 8010b24:	08015e64 	.word	0x08015e64
 8010b28:	08015e84 	.word	0x08015e84
 8010b2c:	08016484 	.word	0x08016484

08010b30 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8010b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b34:	b08a      	sub	sp, #40	; 0x28
 8010b36:	4604      	mov	r4, r0
 8010b38:	460f      	mov	r7, r1
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8010b3a:	f990 5001 	ldrsb.w	r5, [r0, #1]
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;
 8010b3e:	f8d0 8004 	ldr.w	r8, [r0, #4]

    if( Radio.GetStatus( ) != RF_IDLE )
 8010b42:	4b37      	ldr	r3, [pc, #220]	; (8010c20 <RegionEU868RxConfig+0xf0>)
 8010b44:	685b      	ldr	r3, [r3, #4]
 8010b46:	4798      	blx	r3
 8010b48:	2800      	cmp	r0, #0
 8010b4a:	d167      	bne.n	8010c1c <RegionEU868RxConfig+0xec>
 8010b4c:	4606      	mov	r6, r0
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8010b4e:	7ce3      	ldrb	r3, [r4, #19]
 8010b50:	b983      	cbnz	r3, 8010b74 <RegionEU868RxConfig+0x44>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8010b52:	4b34      	ldr	r3, [pc, #208]	; (8010c24 <RegionEU868RxConfig+0xf4>)
 8010b54:	681a      	ldr	r2, [r3, #0]
 8010b56:	7823      	ldrb	r3, [r4, #0]
 8010b58:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8010b5c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8010b60:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010b64:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010b68:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8010b6c:	f1b8 0f00 	cmp.w	r8, #0
 8010b70:	d100      	bne.n	8010b74 <RegionEU868RxConfig+0x44>
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8010b72:	4688      	mov	r8, r1
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8010b74:	4b2c      	ldr	r3, [pc, #176]	; (8010c28 <RegionEU868RxConfig+0xf8>)
 8010b76:	f913 9005 	ldrsb.w	r9, [r3, r5]

    Radio.SetChannel( frequency );
 8010b7a:	4b29      	ldr	r3, [pc, #164]	; (8010c20 <RegionEU868RxConfig+0xf0>)
 8010b7c:	68db      	ldr	r3, [r3, #12]
 8010b7e:	4640      	mov	r0, r8
 8010b80:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8010b82:	2d07      	cmp	r5, #7
 8010b84:	d02b      	beq.n	8010bde <RegionEU868RxConfig+0xae>
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
    }
    else
    {
        modem = MODEM_LORA;
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8010b86:	4b26      	ldr	r3, [pc, #152]	; (8010c20 <RegionEU868RxConfig+0xf0>)
 8010b88:	f8d3 a018 	ldr.w	sl, [r3, #24]
 8010b8c:	7ca3      	ldrb	r3, [r4, #18]
 8010b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8010b90:	2601      	movs	r6, #1
 8010b92:	9608      	str	r6, [sp, #32]
 8010b94:	2300      	movs	r3, #0
 8010b96:	9307      	str	r3, [sp, #28]
 8010b98:	9306      	str	r3, [sp, #24]
 8010b9a:	9305      	str	r3, [sp, #20]
 8010b9c:	9304      	str	r3, [sp, #16]
 8010b9e:	9303      	str	r3, [sp, #12]
 8010ba0:	8922      	ldrh	r2, [r4, #8]
 8010ba2:	9202      	str	r2, [sp, #8]
 8010ba4:	2208      	movs	r2, #8
 8010ba6:	9201      	str	r2, [sp, #4]
 8010ba8:	9300      	str	r3, [sp, #0]
 8010baa:	4633      	mov	r3, r6
 8010bac:	464a      	mov	r2, r9
 8010bae:	78a1      	ldrb	r1, [r4, #2]
 8010bb0:	4630      	mov	r0, r6
 8010bb2:	47d0      	blx	sl
    }

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 8010bb4:	7c63      	ldrb	r3, [r4, #17]
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d02d      	beq.n	8010c16 <RegionEU868RxConfig+0xe6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8010bba:	4b1c      	ldr	r3, [pc, #112]	; (8010c2c <RegionEU868RxConfig+0xfc>)
 8010bbc:	5d59      	ldrb	r1, [r3, r5]
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8010bbe:	4b18      	ldr	r3, [pc, #96]	; (8010c20 <RegionEU868RxConfig+0xf0>)
 8010bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010bc2:	310d      	adds	r1, #13
 8010bc4:	b2c9      	uxtb	r1, r1
 8010bc6:	4630      	mov	r0, r6
 8010bc8:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8010bca:	462a      	mov	r2, r5
 8010bcc:	4641      	mov	r1, r8
 8010bce:	7ce0      	ldrb	r0, [r4, #19]
 8010bd0:	f7ff fd16 	bl	8010600 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8010bd4:	703d      	strb	r5, [r7, #0]
    return true;
 8010bd6:	2001      	movs	r0, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8010bd8:	b00a      	add	sp, #40	; 0x28
 8010bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8010bde:	4b10      	ldr	r3, [pc, #64]	; (8010c20 <RegionEU868RxConfig+0xf0>)
 8010be0:	f8d3 a018 	ldr.w	sl, [r3, #24]
 8010be4:	7ca3      	ldrb	r3, [r4, #18]
 8010be6:	9309      	str	r3, [sp, #36]	; 0x24
 8010be8:	2000      	movs	r0, #0
 8010bea:	9008      	str	r0, [sp, #32]
 8010bec:	9007      	str	r0, [sp, #28]
 8010bee:	9006      	str	r0, [sp, #24]
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	9305      	str	r3, [sp, #20]
 8010bf4:	9004      	str	r0, [sp, #16]
 8010bf6:	9003      	str	r0, [sp, #12]
 8010bf8:	8923      	ldrh	r3, [r4, #8]
 8010bfa:	9302      	str	r3, [sp, #8]
 8010bfc:	2305      	movs	r3, #5
 8010bfe:	9301      	str	r3, [sp, #4]
 8010c00:	4b0b      	ldr	r3, [pc, #44]	; (8010c30 <RegionEU868RxConfig+0x100>)
 8010c02:	9300      	str	r3, [sp, #0]
 8010c04:	4603      	mov	r3, r0
 8010c06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010c0a:	fb02 f209 	mul.w	r2, r2, r9
 8010c0e:	f24c 3150 	movw	r1, #50000	; 0xc350
 8010c12:	47d0      	blx	sl
 8010c14:	e7ce      	b.n	8010bb4 <RegionEU868RxConfig+0x84>
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8010c16:	4b07      	ldr	r3, [pc, #28]	; (8010c34 <RegionEU868RxConfig+0x104>)
 8010c18:	5d59      	ldrb	r1, [r3, r5]
 8010c1a:	e7d0      	b.n	8010bbe <RegionEU868RxConfig+0x8e>
        return false;
 8010c1c:	2000      	movs	r0, #0
 8010c1e:	e7db      	b.n	8010bd8 <RegionEU868RxConfig+0xa8>
 8010c20:	08016484 	.word	0x08016484
 8010c24:	20003d48 	.word	0x20003d48
 8010c28:	08015e84 	.word	0x08015e84
 8010c2c:	08015e94 	.word	0x08015e94
 8010c30:	00014585 	.word	0x00014585
 8010c34:	08015e8c 	.word	0x08015e8c

08010c38 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8010c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c3c:	b08d      	sub	sp, #52	; 0x34
 8010c3e:	4604      	mov	r4, r0
 8010c40:	460f      	mov	r7, r1
 8010c42:	4690      	mov	r8, r2
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8010c44:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8010c48:	4a42      	ldr	r2, [pc, #264]	; (8010d54 <RegionEU868TxConfig+0x11c>)
 8010c4a:	f912 a003 	ldrsb.w	sl, [r2, r3]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8010c4e:	4d42      	ldr	r5, [pc, #264]	; (8010d58 <RegionEU868TxConfig+0x120>)
 8010c50:	682a      	ldr	r2, [r5, #0]
 8010c52:	7803      	ldrb	r3, [r0, #0]
 8010c54:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010c58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010c5c:	7a5b      	ldrb	r3, [r3, #9]
 8010c5e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010c62:	4a3e      	ldr	r2, [pc, #248]	; (8010d5c <RegionEU868TxConfig+0x124>)
 8010c64:	6812      	ldr	r2, [r2, #0]
 8010c66:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010c6a:	f993 1002 	ldrsb.w	r1, [r3, #2]
 8010c6e:	f990 0002 	ldrsb.w	r0, [r0, #2]
 8010c72:	f7ff fcae 	bl	80105d2 <RegionCommonLimitTxPower>
 8010c76:	4606      	mov	r6, r0
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8010c78:	4939      	ldr	r1, [pc, #228]	; (8010d60 <RegionEU868TxConfig+0x128>)
 8010c7a:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8010c7e:	f7ff fcad 	bl	80105dc <RegionCommonGetBandwidth>
 8010c82:	4681      	mov	r9, r0
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8010c84:	68a2      	ldr	r2, [r4, #8]
 8010c86:	6861      	ldr	r1, [r4, #4]
 8010c88:	4630      	mov	r0, r6
 8010c8a:	f7ff fbbd 	bl	8010408 <RegionCommonComputeTxPower>
 8010c8e:	900b      	str	r0, [sp, #44]	; 0x2c

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8010c90:	4b34      	ldr	r3, [pc, #208]	; (8010d64 <RegionEU868TxConfig+0x12c>)
 8010c92:	68da      	ldr	r2, [r3, #12]
 8010c94:	6829      	ldr	r1, [r5, #0]
 8010c96:	7823      	ldrb	r3, [r4, #0]
 8010c98:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010c9c:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8010ca0:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8010ca2:	f994 3001 	ldrsb.w	r3, [r4, #1]
 8010ca6:	2b07      	cmp	r3, #7
 8010ca8:	d031      	beq.n	8010d0e <RegionEU868TxConfig+0xd6>
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
    }
    else
    {
        modem = MODEM_LORA;
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8010caa:	4b2e      	ldr	r3, [pc, #184]	; (8010d64 <RegionEU868TxConfig+0x12c>)
 8010cac:	f8d3 b01c 	ldr.w	fp, [r3, #28]
 8010cb0:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8010cb4:	9308      	str	r3, [sp, #32]
 8010cb6:	2200      	movs	r2, #0
 8010cb8:	9207      	str	r2, [sp, #28]
 8010cba:	9206      	str	r2, [sp, #24]
 8010cbc:	9205      	str	r2, [sp, #20]
 8010cbe:	2501      	movs	r5, #1
 8010cc0:	9504      	str	r5, [sp, #16]
 8010cc2:	9203      	str	r2, [sp, #12]
 8010cc4:	2308      	movs	r3, #8
 8010cc6:	9302      	str	r3, [sp, #8]
 8010cc8:	9501      	str	r5, [sp, #4]
 8010cca:	f8cd a000 	str.w	sl, [sp]
 8010cce:	464b      	mov	r3, r9
 8010cd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010cd2:	4628      	mov	r0, r5
 8010cd4:	47d8      	blx	fp
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8010cd6:	4b20      	ldr	r3, [pc, #128]	; (8010d58 <RegionEU868TxConfig+0x120>)
 8010cd8:	681a      	ldr	r2, [r3, #0]
 8010cda:	7823      	ldrb	r3, [r4, #0]
 8010cdc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010ce0:	f994 1001 	ldrsb.w	r1, [r4, #1]
 8010ce4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010ce8:	f7ff fcac 	bl	8010644 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8010cec:	89a1      	ldrh	r1, [r4, #12]
 8010cee:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8010cf2:	f7ff fd0b 	bl	801070c <GetTimeOnAir>
 8010cf6:	f8c8 0000 	str.w	r0, [r8]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8010cfa:	4b1a      	ldr	r3, [pc, #104]	; (8010d64 <RegionEU868TxConfig+0x12c>)
 8010cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010cfe:	7b21      	ldrb	r1, [r4, #12]
 8010d00:	4628      	mov	r0, r5
 8010d02:	4798      	blx	r3

    *txPower = txPowerLimited;
 8010d04:	703e      	strb	r6, [r7, #0]
    return true;
#else
    return false;
#endif /* REGION_EU868 */
}
 8010d06:	2001      	movs	r0, #1
 8010d08:	b00d      	add	sp, #52	; 0x34
 8010d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8010d0e:	4b15      	ldr	r3, [pc, #84]	; (8010d64 <RegionEU868TxConfig+0x12c>)
 8010d10:	69dd      	ldr	r5, [r3, #28]
 8010d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8010d16:	fb03 f30a 	mul.w	r3, r3, sl
 8010d1a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8010d1e:	9208      	str	r2, [sp, #32]
 8010d20:	f04f 0b00 	mov.w	fp, #0
 8010d24:	f8cd b01c 	str.w	fp, [sp, #28]
 8010d28:	f8cd b018 	str.w	fp, [sp, #24]
 8010d2c:	f8cd b014 	str.w	fp, [sp, #20]
 8010d30:	2201      	movs	r2, #1
 8010d32:	9204      	str	r2, [sp, #16]
 8010d34:	f8cd b00c 	str.w	fp, [sp, #12]
 8010d38:	2205      	movs	r2, #5
 8010d3a:	9202      	str	r2, [sp, #8]
 8010d3c:	f8cd b004 	str.w	fp, [sp, #4]
 8010d40:	9300      	str	r3, [sp, #0]
 8010d42:	464b      	mov	r3, r9
 8010d44:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8010d48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010d4a:	4658      	mov	r0, fp
 8010d4c:	47a8      	blx	r5
        modem = MODEM_FSK;
 8010d4e:	465d      	mov	r5, fp
 8010d50:	e7c1      	b.n	8010cd6 <RegionEU868TxConfig+0x9e>
 8010d52:	bf00      	nop
 8010d54:	08015e84 	.word	0x08015e84
 8010d58:	20003d48 	.word	0x20003d48
 8010d5c:	20003d44 	.word	0x20003d44
 8010d60:	08015e64 	.word	0x08015e64
 8010d64:	08016484 	.word	0x08016484

08010d68 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8010d68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010d6c:	b08f      	sub	sp, #60	; 0x3c
 8010d6e:	4605      	mov	r5, r0
 8010d70:	4689      	mov	r9, r1
 8010d72:	4690      	mov	r8, r2
 8010d74:	461f      	mov	r7, r3
    uint8_t status = 0x07;
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8010d76:	2400      	movs	r4, #0
 8010d78:	940c      	str	r4, [sp, #48]	; 0x30
 8010d7a:	f8ad 4034 	strh.w	r4, [sp, #52]	; 0x34
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
    uint16_t chMask = 0;
 8010d7e:	f8ad 402e 	strh.w	r4, [sp, #46]	; 0x2e
    uint8_t status = 0x07;
 8010d82:	2607      	movs	r6, #7
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8010d84:	e030      	b.n	8010de8 <RegionEU868LinkAdrReq+0x80>
            // RFU
            status &= 0xFE; // Channel mask KO
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8010d86:	f04f 0c00 	mov.w	ip, #0
        status = 0x07;
 8010d8a:	2607      	movs	r6, #7
 8010d8c:	e012      	b.n	8010db4 <RegionEU868LinkAdrReq+0x4c>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 8010d8e:	4a57      	ldr	r2, [pc, #348]	; (8010eec <RegionEU868LinkAdrReq+0x184>)
 8010d90:	6812      	ldr	r2, [r2, #0]
 8010d92:	eb0c 014c 	add.w	r1, ip, ip, lsl #1
 8010d96:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8010d9a:	b13a      	cbz	r2, 8010dac <RegionEU868LinkAdrReq+0x44>
                    {
                        chMask |= 1 << i;
 8010d9c:	2201      	movs	r2, #1
 8010d9e:	fa02 f20c 	lsl.w	r2, r2, ip
 8010da2:	f8bd 102e 	ldrh.w	r1, [sp, #46]	; 0x2e
 8010da6:	430a      	orrs	r2, r1
 8010da8:	f8ad 202e 	strh.w	r2, [sp, #46]	; 0x2e
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8010dac:	f10c 0c01 	add.w	ip, ip, #1
 8010db0:	fa5f fc8c 	uxtb.w	ip, ip
 8010db4:	f1bc 0f0f 	cmp.w	ip, #15
 8010db8:	d816      	bhi.n	8010de8 <RegionEU868LinkAdrReq+0x80>
                if( linkAdrParams.ChMaskCtrl == 6 )
 8010dba:	2b06      	cmp	r3, #6
 8010dbc:	d0e7      	beq.n	8010d8e <RegionEU868LinkAdrReq+0x26>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8010dbe:	f8bd e02e 	ldrh.w	lr, [sp, #46]	; 0x2e
 8010dc2:	fa4e fe0c 	asr.w	lr, lr, ip
 8010dc6:	f01e 0f01 	tst.w	lr, #1
 8010dca:	d0ef      	beq.n	8010dac <RegionEU868LinkAdrReq+0x44>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 8010dcc:	4a47      	ldr	r2, [pc, #284]	; (8010eec <RegionEU868LinkAdrReq+0x184>)
 8010dce:	6812      	ldr	r2, [r2, #0]
 8010dd0:	eb0c 014c 	add.w	r1, ip, ip, lsl #1
 8010dd4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8010dd8:	2a00      	cmp	r2, #0
 8010dda:	d1e7      	bne.n	8010dac <RegionEU868LinkAdrReq+0x44>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8010ddc:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
 8010de0:	e7e4      	b.n	8010dac <RegionEU868LinkAdrReq+0x44>
            status &= 0xFE; // Channel mask KO
 8010de2:	2606      	movs	r6, #6
 8010de4:	e000      	b.n	8010de8 <RegionEU868LinkAdrReq+0x80>
            status &= 0xFE; // Channel mask KO
 8010de6:	2606      	movs	r6, #6
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8010de8:	7a2b      	ldrb	r3, [r5, #8]
 8010dea:	42a3      	cmp	r3, r4
 8010dec:	d918      	bls.n	8010e20 <RegionEU868LinkAdrReq+0xb8>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8010dee:	6868      	ldr	r0, [r5, #4]
 8010df0:	a90c      	add	r1, sp, #48	; 0x30
 8010df2:	4420      	add	r0, r4
 8010df4:	f7ff fa48 	bl	8010288 <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 8010df8:	b190      	cbz	r0, 8010e20 <RegionEU868LinkAdrReq+0xb8>
        bytesProcessed += nextIndex;
 8010dfa:	4404      	add	r4, r0
 8010dfc:	b2e4      	uxtb	r4, r4
        chMask = linkAdrParams.ChMask;
 8010dfe:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8010e02:	f8ad 202e 	strh.w	r2, [sp, #46]	; 0x2e
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8010e06:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8010e0a:	b90b      	cbnz	r3, 8010e10 <RegionEU868LinkAdrReq+0xa8>
 8010e0c:	2a00      	cmp	r2, #0
 8010e0e:	d0e8      	beq.n	8010de2 <RegionEU868LinkAdrReq+0x7a>
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8010e10:	1e5a      	subs	r2, r3, #1
 8010e12:	b2d2      	uxtb	r2, r2
 8010e14:	2a04      	cmp	r2, #4
 8010e16:	d9e6      	bls.n	8010de6 <RegionEU868LinkAdrReq+0x7e>
 8010e18:	2b06      	cmp	r3, #6
 8010e1a:	d9b4      	bls.n	8010d86 <RegionEU868LinkAdrReq+0x1e>
            status &= 0xFE; // Channel mask KO
 8010e1c:	2606      	movs	r6, #6
 8010e1e:	e7e3      	b.n	8010de8 <RegionEU868LinkAdrReq+0x80>
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8010e20:	2302      	movs	r3, #2
 8010e22:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8010e26:	7a6b      	ldrb	r3, [r5, #9]
 8010e28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8010e2c:	a80a      	add	r0, sp, #40	; 0x28
 8010e2e:	f7ff fc9f 	bl	8010770 <RegionEU868GetPhyParam>
 8010e32:	9009      	str	r0, [sp, #36]	; 0x24

    linkAdrVerifyParams.Status = status;
 8010e34:	f88d 6008 	strb.w	r6, [sp, #8]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8010e38:	7aab      	ldrb	r3, [r5, #10]
 8010e3a:	f88d 3009 	strb.w	r3, [sp, #9]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8010e3e:	f99d 3031 	ldrsb.w	r3, [sp, #49]	; 0x31
 8010e42:	f88d 300a 	strb.w	r3, [sp, #10]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8010e46:	f99d 3032 	ldrsb.w	r3, [sp, #50]	; 0x32
 8010e4a:	f88d 300b 	strb.w	r3, [sp, #11]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8010e4e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8010e52:	f88d 300c 	strb.w	r3, [sp, #12]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8010e56:	f995 300b 	ldrsb.w	r3, [r5, #11]
 8010e5a:	f88d 300d 	strb.w	r3, [sp, #13]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8010e5e:	f995 300c 	ldrsb.w	r3, [r5, #12]
 8010e62:	f88d 300e 	strb.w	r3, [sp, #14]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8010e66:	f995 300d 	ldrsb.w	r3, [r5, #13]
 8010e6a:	f88d 300f 	strb.w	r3, [sp, #15]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8010e6e:	2310      	movs	r3, #16
 8010e70:	f88d 3010 	strb.w	r3, [sp, #16]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8010e74:	f10d 032e 	add.w	r3, sp, #46	; 0x2e
 8010e78:	9305      	str	r3, [sp, #20]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8010e7a:	f88d 0018 	strb.w	r0, [sp, #24]
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8010e7e:	2307      	movs	r3, #7
 8010e80:	f88d 3019 	strb.w	r3, [sp, #25]
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8010e84:	4a19      	ldr	r2, [pc, #100]	; (8010eec <RegionEU868LinkAdrReq+0x184>)
 8010e86:	6812      	ldr	r2, [r2, #0]
 8010e88:	9207      	str	r2, [sp, #28]
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 8010e8a:	f88d 3020 	strb.w	r3, [sp, #32]
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8010e8e:	2300      	movs	r3, #0
 8010e90:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8010e94:	682b      	ldr	r3, [r5, #0]
 8010e96:	9301      	str	r3, [sp, #4]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8010e98:	ab0c      	add	r3, sp, #48	; 0x30
 8010e9a:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 8010e9e:	f10d 0131 	add.w	r1, sp, #49	; 0x31
 8010ea2:	a801      	add	r0, sp, #4
 8010ea4:	f7ff fa0e 	bl	80102c4 <RegionCommonLinkAdrReqVerifyParams>
 8010ea8:	4605      	mov	r5, r0

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8010eaa:	2807      	cmp	r0, #7
 8010eac:	d010      	beq.n	8010ed0 <RegionEU868LinkAdrReq+0x168>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8010eae:	f99d 3031 	ldrsb.w	r3, [sp, #49]	; 0x31
 8010eb2:	f889 3000 	strb.w	r3, [r9]
    *txPowOut = linkAdrParams.TxPower;
 8010eb6:	f99d 3032 	ldrsb.w	r3, [sp, #50]	; 0x32
 8010eba:	f888 3000 	strb.w	r3, [r8]
    *nbRepOut = linkAdrParams.NbRep;
 8010ebe:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8010ec2:	703b      	strb	r3, [r7, #0]
    *nbBytesParsed = bytesProcessed;
 8010ec4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010ec6:	701c      	strb	r4, [r3, #0]

#endif /* REGION_EU868 */
    return status;
}
 8010ec8:	4628      	mov	r0, r5
 8010eca:	b00f      	add	sp, #60	; 0x3c
 8010ecc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8010ed0:	4e06      	ldr	r6, [pc, #24]	; (8010eec <RegionEU868LinkAdrReq+0x184>)
 8010ed2:	6830      	ldr	r0, [r6, #0]
 8010ed4:	220c      	movs	r2, #12
 8010ed6:	2100      	movs	r1, #0
 8010ed8:	f500 7058 	add.w	r0, r0, #864	; 0x360
 8010edc:	f001 fef9 	bl	8012cd2 <memset1>
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8010ee0:	6833      	ldr	r3, [r6, #0]
 8010ee2:	f8bd 202e 	ldrh.w	r2, [sp, #46]	; 0x2e
 8010ee6:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
 8010eea:	e7e0      	b.n	8010eae <RegionEU868LinkAdrReq+0x146>
 8010eec:	20003d48 	.word	0x20003d48

08010ef0 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8010ef0:	b530      	push	{r4, r5, lr}
 8010ef2:	b083      	sub	sp, #12
 8010ef4:	4604      	mov	r4, r0
    uint8_t status = 0x07;
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	f88d 3007 	strb.w	r3, [sp, #7]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8010efc:	f10d 0107 	add.w	r1, sp, #7
 8010f00:	6840      	ldr	r0, [r0, #4]
 8010f02:	f7ff fbaf 	bl	8010664 <VerifyRfFreq>
 8010f06:	b1a8      	cbz	r0, 8010f34 <RegionEU868RxParamSetupReq+0x44>
    uint8_t status = 0x07;
 8010f08:	2507      	movs	r5, #7
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8010f0a:	2207      	movs	r2, #7
 8010f0c:	2100      	movs	r1, #0
 8010f0e:	f994 0000 	ldrsb.w	r0, [r4]
 8010f12:	f7ff f898 	bl	8010046 <RegionCommonValueInRange>
 8010f16:	b908      	cbnz	r0, 8010f1c <RegionEU868RxParamSetupReq+0x2c>
    {
        status &= 0xFD; // Datarate KO
 8010f18:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8010f1c:	2205      	movs	r2, #5
 8010f1e:	2100      	movs	r1, #0
 8010f20:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8010f24:	f7ff f88f 	bl	8010046 <RegionCommonValueInRange>
 8010f28:	b908      	cbnz	r0, 8010f2e <RegionEU868RxParamSetupReq+0x3e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8010f2a:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
    }

#endif /* REGION_EU868 */
    return status;
}
 8010f2e:	4628      	mov	r0, r5
 8010f30:	b003      	add	sp, #12
 8010f32:	bd30      	pop	{r4, r5, pc}
        status &= 0xFE; // Channel frequency KO
 8010f34:	2506      	movs	r5, #6
 8010f36:	e7e8      	b.n	8010f0a <RegionEU868RxParamSetupReq+0x1a>

08010f38 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Do not accept the request
    return -1;
}
 8010f38:	f04f 30ff 	mov.w	r0, #4294967295
 8010f3c:	4770      	bx	lr
	...

08010f40 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8010f40:	b510      	push	{r4, lr}
 8010f42:	b082      	sub	sp, #8
 8010f44:	4604      	mov	r4, r0
    uint8_t status = 0x03;
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8010f46:	2300      	movs	r3, #0
 8010f48:	f88d 3007 	strb.w	r3, [sp, #7]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8010f4c:	f10d 0107 	add.w	r1, sp, #7
 8010f50:	6840      	ldr	r0, [r0, #4]
 8010f52:	f7ff fb87 	bl	8010664 <VerifyRfFreq>
 8010f56:	b178      	cbz	r0, 8010f78 <RegionEU868DlChannelReq+0x38>
    uint8_t status = 0x03;
 8010f58:	2003      	movs	r0, #3
    {
        status &= 0xFE;
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8010f5a:	4b0c      	ldr	r3, [pc, #48]	; (8010f8c <RegionEU868DlChannelReq+0x4c>)
 8010f5c:	681a      	ldr	r2, [r3, #0]
 8010f5e:	7823      	ldrb	r3, [r4, #0]
 8010f60:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8010f64:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8010f68:	b909      	cbnz	r1, 8010f6e <RegionEU868DlChannelReq+0x2e>
    {
        status &= 0xFD;
 8010f6a:	f000 00fd 	and.w	r0, r0, #253	; 0xfd
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8010f6e:	2803      	cmp	r0, #3
 8010f70:	d004      	beq.n	8010f7c <RegionEU868DlChannelReq+0x3c>
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
    }

#endif /* REGION_EU868 */
    return status;
}
 8010f72:	b240      	sxtb	r0, r0
 8010f74:	b002      	add	sp, #8
 8010f76:	bd10      	pop	{r4, pc}
        status &= 0xFE;
 8010f78:	2002      	movs	r0, #2
 8010f7a:	e7ee      	b.n	8010f5a <RegionEU868DlChannelReq+0x1a>
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8010f7c:	6861      	ldr	r1, [r4, #4]
 8010f7e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010f82:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010f86:	6059      	str	r1, [r3, #4]
 8010f88:	e7f3      	b.n	8010f72 <RegionEU868DlChannelReq+0x32>
 8010f8a:	bf00      	nop
 8010f8c:	20003d48 	.word	0x20003d48

08010f90 <RegionEU868AlternateDr>:
#if defined( REGION_EU868 )
    return currentDr;
#else
    return -1;
#endif /* REGION_EU868 */
}
 8010f90:	4770      	bx	lr
	...

08010f94 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8010f94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f96:	b097      	sub	sp, #92	; 0x5c
 8010f98:	4604      	mov	r4, r0
 8010f9a:	460f      	mov	r7, r1
 8010f9c:	4616      	mov	r6, r2
 8010f9e:	461d      	mov	r5, r3
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 8010fa0:	2100      	movs	r1, #0
 8010fa2:	f88d 1057 	strb.w	r1, [sp, #87]	; 0x57
    uint8_t nbRestrictedChannels = 0;
 8010fa6:	f88d 1056 	strb.w	r1, [sp, #86]	; 0x56
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8010faa:	9111      	str	r1, [sp, #68]	; 0x44
 8010fac:	9112      	str	r1, [sp, #72]	; 0x48
 8010fae:	9113      	str	r1, [sp, #76]	; 0x4c
 8010fb0:	9114      	str	r1, [sp, #80]	; 0x50
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 8010fb2:	2307      	movs	r3, #7
 8010fb4:	f8ad 300a 	strh.w	r3, [sp, #10]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8010fb8:	4b34      	ldr	r3, [pc, #208]	; (801108c <RegionEU868NextChannel+0xf8>)
 8010fba:	6818      	ldr	r0, [r3, #0]
 8010fbc:	2201      	movs	r2, #1
 8010fbe:	f500 7058 	add.w	r0, r0, #864	; 0x360
 8010fc2:	f7ff f89b 	bl	80100fc <RegionCommonCountChannels>
 8010fc6:	b938      	cbnz	r0, 8010fd8 <RegionEU868NextChannel+0x44>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8010fc8:	4b30      	ldr	r3, [pc, #192]	; (801108c <RegionEU868NextChannel+0xf8>)
 8010fca:	681a      	ldr	r2, [r3, #0]
 8010fcc:	f8b2 3360 	ldrh.w	r3, [r2, #864]	; 0x360
 8010fd0:	f043 0307 	orr.w	r3, r3, #7
 8010fd4:	f8a2 3360 	strh.w	r3, [r2, #864]	; 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8010fd8:	7a63      	ldrb	r3, [r4, #9]
 8010fda:	f88d 300c 	strb.w	r3, [sp, #12]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8010fde:	7a23      	ldrb	r3, [r4, #8]
 8010fe0:	f88d 300d 	strb.w	r3, [sp, #13]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8010fe4:	4b29      	ldr	r3, [pc, #164]	; (801108c <RegionEU868NextChannel+0xf8>)
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	f503 7258 	add.w	r2, r3, #864	; 0x360
 8010fec:	9204      	str	r2, [sp, #16]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8010fee:	9305      	str	r3, [sp, #20]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
 8010ff0:	4b27      	ldr	r3, [pc, #156]	; (8011090 <RegionEU868NextChannel+0xfc>)
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	9306      	str	r3, [sp, #24]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 8010ff6:	2310      	movs	r3, #16
 8010ff8:	f8ad 301c 	strh.w	r3, [sp, #28]
    countChannelsParams.JoinChannels = &joinChannels;
 8010ffc:	f10d 030a 	add.w	r3, sp, #10
 8011000:	9308      	str	r3, [sp, #32]

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8011002:	6823      	ldr	r3, [r4, #0]
 8011004:	9309      	str	r3, [sp, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8011006:	6863      	ldr	r3, [r4, #4]
 8011008:	930a      	str	r3, [sp, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801100a:	7aa3      	ldrb	r3, [r4, #10]
 801100c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8011010:	2306      	movs	r3, #6
 8011012:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8011016:	ab0c      	add	r3, sp, #48	; 0x30
 8011018:	f104 020c 	add.w	r2, r4, #12
 801101c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011020:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8011024:	7d23      	ldrb	r3, [r4, #20]
 8011026:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801102a:	8ae1      	ldrh	r1, [r4, #22]
 801102c:	f994 0008 	ldrsb.w	r0, [r4, #8]
 8011030:	f7ff fb6c 	bl	801070c <GetTimeOnAir>
 8011034:	900f      	str	r0, [sp, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8011036:	ab03      	add	r3, sp, #12
 8011038:	9310      	str	r3, [sp, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801103a:	9601      	str	r6, [sp, #4]
 801103c:	f10d 0356 	add.w	r3, sp, #86	; 0x56
 8011040:	9300      	str	r3, [sp, #0]
 8011042:	f10d 0357 	add.w	r3, sp, #87	; 0x57
 8011046:	aa11      	add	r2, sp, #68	; 0x44
 8011048:	4629      	mov	r1, r5
 801104a:	a809      	add	r0, sp, #36	; 0x24
 801104c:	f7ff fa58 	bl	8010500 <RegionCommonIdentifyChannels>
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8011050:	4604      	mov	r4, r0
 8011052:	b120      	cbz	r0, 801105e <RegionEU868NextChannel+0xca>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8011054:	280c      	cmp	r0, #12
 8011056:	d00f      	beq.n	8011078 <RegionEU868NextChannel+0xe4>
    }
    return status;
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8011058:	4620      	mov	r0, r4
 801105a:	b017      	add	sp, #92	; 0x5c
 801105c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801105e:	f89d 1057 	ldrb.w	r1, [sp, #87]	; 0x57
 8011062:	3901      	subs	r1, #1
 8011064:	f001 fe10 	bl	8012c88 <randr>
 8011068:	f100 0358 	add.w	r3, r0, #88	; 0x58
 801106c:	eb0d 0003 	add.w	r0, sp, r3
 8011070:	f810 3c14 	ldrb.w	r3, [r0, #-20]
 8011074:	703b      	strb	r3, [r7, #0]
 8011076:	e7ef      	b.n	8011058 <RegionEU868NextChannel+0xc4>
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8011078:	4b04      	ldr	r3, [pc, #16]	; (801108c <RegionEU868NextChannel+0xf8>)
 801107a:	681a      	ldr	r2, [r3, #0]
 801107c:	f8b2 3360 	ldrh.w	r3, [r2, #864]	; 0x360
 8011080:	f043 0307 	orr.w	r3, r3, #7
 8011084:	f8a2 3360 	strh.w	r3, [r2, #864]	; 0x360
 8011088:	e7e6      	b.n	8011058 <RegionEU868NextChannel+0xc4>
 801108a:	bf00      	nop
 801108c:	20003d48 	.word	0x20003d48
 8011090:	20003d44 	.word	0x20003d44

08011094 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8011094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011096:	b083      	sub	sp, #12
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8011098:	2300      	movs	r3, #0
 801109a:	f88d 3007 	strb.w	r3, [sp, #7]
    bool drInvalid = false;
    bool freqInvalid = false;
    uint8_t id = channelAdd->ChannelId;
 801109e:	7905      	ldrb	r5, [r0, #4]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 80110a0:	2d02      	cmp	r5, #2
 80110a2:	d94f      	bls.n	8011144 <RegionEU868ChannelAdd+0xb0>
 80110a4:	4604      	mov	r4, r0
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 80110a6:	2d0f      	cmp	r5, #15
 80110a8:	d84e      	bhi.n	8011148 <RegionEU868ChannelAdd+0xb4>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80110aa:	6803      	ldr	r3, [r0, #0]
 80110ac:	7a18      	ldrb	r0, [r3, #8]
 80110ae:	f340 0003 	sbfx	r0, r0, #0, #4
 80110b2:	2207      	movs	r2, #7
 80110b4:	2100      	movs	r1, #0
 80110b6:	b240      	sxtb	r0, r0
 80110b8:	f7fe ffc5 	bl	8010046 <RegionCommonValueInRange>
 80110bc:	2800      	cmp	r0, #0
 80110be:	d03d      	beq.n	801113c <RegionEU868ChannelAdd+0xa8>
    bool drInvalid = false;
 80110c0:	2600      	movs	r6, #0
    {
        drInvalid = true;
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80110c2:	6823      	ldr	r3, [r4, #0]
 80110c4:	7a18      	ldrb	r0, [r3, #8]
 80110c6:	f340 1003 	sbfx	r0, r0, #4, #4
 80110ca:	2207      	movs	r2, #7
 80110cc:	2100      	movs	r1, #0
 80110ce:	b240      	sxtb	r0, r0
 80110d0:	f7fe ffb9 	bl	8010046 <RegionCommonValueInRange>
 80110d4:	b900      	cbnz	r0, 80110d8 <RegionEU868ChannelAdd+0x44>
    {
        drInvalid = true;
 80110d6:	2601      	movs	r6, #1
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 80110d8:	6820      	ldr	r0, [r4, #0]
 80110da:	7a03      	ldrb	r3, [r0, #8]
 80110dc:	f343 0203 	sbfx	r2, r3, #0, #4
 80110e0:	b252      	sxtb	r2, r2
 80110e2:	f343 1303 	sbfx	r3, r3, #4, #4
 80110e6:	b25b      	sxtb	r3, r3
 80110e8:	429a      	cmp	r2, r3
 80110ea:	dd00      	ble.n	80110ee <RegionEU868ChannelAdd+0x5a>
    {
        drInvalid = true;
 80110ec:	2601      	movs	r6, #1
    }

    // Check frequency
    if( freqInvalid == false )
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 80110ee:	f10d 0107 	add.w	r1, sp, #7
 80110f2:	6800      	ldr	r0, [r0, #0]
 80110f4:	f7ff fab6 	bl	8010664 <VerifyRfFreq>
 80110f8:	b310      	cbz	r0, 8011140 <RegionEU868ChannelAdd+0xac>
    bool freqInvalid = false;
 80110fa:	2300      	movs	r3, #0
            freqInvalid = true;
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 80110fc:	b106      	cbz	r6, 8011100 <RegionEU868ChannelAdd+0x6c>
 80110fe:	bb33      	cbnz	r3, 801114e <RegionEU868ChannelAdd+0xba>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
    }
    if( drInvalid == true )
 8011100:	bb3e      	cbnz	r6, 8011152 <RegionEU868ChannelAdd+0xbe>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
    }
    if( freqInvalid == true )
 8011102:	bb43      	cbnz	r3, 8011156 <RegionEU868ChannelAdd+0xc2>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8011104:	4f15      	ldr	r7, [pc, #84]	; (801115c <RegionEU868ChannelAdd+0xc8>)
 8011106:	683b      	ldr	r3, [r7, #0]
 8011108:	006e      	lsls	r6, r5, #1
 801110a:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 801110e:	220c      	movs	r2, #12
 8011110:	6821      	ldr	r1, [r4, #0]
 8011112:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011116:	f001 fdc4 	bl	8012ca2 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 801111a:	683a      	ldr	r2, [r7, #0]
 801111c:	442e      	add	r6, r5
 801111e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011122:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011126:	7273      	strb	r3, [r6, #9]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8011128:	2301      	movs	r3, #1
 801112a:	fa03 f505 	lsl.w	r5, r3, r5
 801112e:	f8b2 3360 	ldrh.w	r3, [r2, #864]	; 0x360
 8011132:	431d      	orrs	r5, r3
 8011134:	f8a2 5360 	strh.w	r5, [r2, #864]	; 0x360
    return LORAMAC_STATUS_OK;
 8011138:	2000      	movs	r0, #0
 801113a:	e006      	b.n	801114a <RegionEU868ChannelAdd+0xb6>
        drInvalid = true;
 801113c:	2601      	movs	r6, #1
 801113e:	e7c0      	b.n	80110c2 <RegionEU868ChannelAdd+0x2e>
            freqInvalid = true;
 8011140:	2301      	movs	r3, #1
 8011142:	e7db      	b.n	80110fc <RegionEU868ChannelAdd+0x68>
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8011144:	2006      	movs	r0, #6
 8011146:	e000      	b.n	801114a <RegionEU868ChannelAdd+0xb6>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011148:	2003      	movs	r0, #3
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 801114a:	b003      	add	sp, #12
 801114c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801114e:	2006      	movs	r0, #6
 8011150:	e7fb      	b.n	801114a <RegionEU868ChannelAdd+0xb6>
        return LORAMAC_STATUS_DATARATE_INVALID;
 8011152:	2005      	movs	r0, #5
 8011154:	e7f9      	b.n	801114a <RegionEU868ChannelAdd+0xb6>
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8011156:	2004      	movs	r0, #4
 8011158:	e7f7      	b.n	801114a <RegionEU868ChannelAdd+0xb6>
 801115a:	bf00      	nop
 801115c:	20003d48 	.word	0x20003d48

08011160 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8011160:	7801      	ldrb	r1, [r0, #0]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8011162:	2902      	cmp	r1, #2
 8011164:	d801      	bhi.n	801116a <RegionEU868ChannelsRemove+0xa>
    {
        return false;
 8011166:	2000      	movs	r0, #0

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
#else
    return false;
#endif /* REGION_EU868 */
}
 8011168:	4770      	bx	lr
{
 801116a:	b508      	push	{r3, lr}
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 801116c:	4b09      	ldr	r3, [pc, #36]	; (8011194 <RegionEU868ChannelsRemove+0x34>)
 801116e:	6818      	ldr	r0, [r3, #0]
 8011170:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8011174:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8011178:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801117c:	2200      	movs	r2, #0
 801117e:	f840 200c 	str.w	r2, [r0, ip]
 8011182:	605a      	str	r2, [r3, #4]
 8011184:	609a      	str	r2, [r3, #8]
    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8011186:	2210      	movs	r2, #16
 8011188:	f500 7058 	add.w	r0, r0, #864	; 0x360
 801118c:	f7fe ff9d 	bl	80100ca <RegionCommonChanDisable>
}
 8011190:	bd08      	pop	{r3, pc}
 8011192:	bf00      	nop
 8011194:	20003d48 	.word	0x20003d48

08011198 <RegionEU868ApplyCFList>:
{
 8011198:	b570      	push	{r4, r5, r6, lr}
 801119a:	b086      	sub	sp, #24
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801119c:	2350      	movs	r3, #80	; 0x50
 801119e:	f88d 3014 	strb.w	r3, [sp, #20]
    if( applyCFList->Size != 16 )
 80111a2:	7a03      	ldrb	r3, [r0, #8]
 80111a4:	2b10      	cmp	r3, #16
 80111a6:	d136      	bne.n	8011216 <RegionEU868ApplyCFList+0x7e>
 80111a8:	4606      	mov	r6, r0
    if( applyCFList->Payload[15] != 0 )
 80111aa:	6843      	ldr	r3, [r0, #4]
 80111ac:	7bdd      	ldrb	r5, [r3, #15]
 80111ae:	2d00      	cmp	r5, #0
 80111b0:	d131      	bne.n	8011216 <RegionEU868ApplyCFList+0x7e>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80111b2:	2403      	movs	r4, #3
 80111b4:	e01b      	b.n	80111ee <RegionEU868ApplyCFList+0x56>
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 80111b6:	6872      	ldr	r2, [r6, #4]
 80111b8:	5d53      	ldrb	r3, [r2, r5]
 80111ba:	9303      	str	r3, [sp, #12]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 80111bc:	442a      	add	r2, r5
 80111be:	7851      	ldrb	r1, [r2, #1]
 80111c0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80111c4:	9303      	str	r3, [sp, #12]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 80111c6:	7892      	ldrb	r2, [r2, #2]
 80111c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80111cc:	9303      	str	r3, [sp, #12]
            newChannel.Frequency *= 100;
 80111ce:	2264      	movs	r2, #100	; 0x64
 80111d0:	fb02 f303 	mul.w	r3, r2, r3
 80111d4:	9303      	str	r3, [sp, #12]
            newChannel.Rx1Frequency = 0;
 80111d6:	2300      	movs	r3, #0
 80111d8:	9304      	str	r3, [sp, #16]
 80111da:	e011      	b.n	8011200 <RegionEU868ApplyCFList+0x68>
            channelRemove.ChannelId = chanIdx;
 80111dc:	f88d 4000 	strb.w	r4, [sp]
            RegionEU868ChannelsRemove( &channelRemove );
 80111e0:	4668      	mov	r0, sp
 80111e2:	f7ff ffbd 	bl	8011160 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80111e6:	3503      	adds	r5, #3
 80111e8:	b2ed      	uxtb	r5, r5
 80111ea:	3401      	adds	r4, #1
 80111ec:	b2e4      	uxtb	r4, r4
 80111ee:	2c0f      	cmp	r4, #15
 80111f0:	d811      	bhi.n	8011216 <RegionEU868ApplyCFList+0x7e>
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 80111f2:	2c07      	cmp	r4, #7
 80111f4:	d9df      	bls.n	80111b6 <RegionEU868ApplyCFList+0x1e>
            newChannel.Frequency = 0;
 80111f6:	2300      	movs	r3, #0
 80111f8:	9303      	str	r3, [sp, #12]
            newChannel.DrRange.Value = 0;
 80111fa:	f88d 3014 	strb.w	r3, [sp, #20]
            newChannel.Rx1Frequency = 0;
 80111fe:	9304      	str	r3, [sp, #16]
        if( newChannel.Frequency != 0 )
 8011200:	9b03      	ldr	r3, [sp, #12]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d0ea      	beq.n	80111dc <RegionEU868ApplyCFList+0x44>
            channelAdd.NewChannel = &newChannel;
 8011206:	ab03      	add	r3, sp, #12
 8011208:	9301      	str	r3, [sp, #4]
            channelAdd.ChannelId = chanIdx;
 801120a:	f88d 4008 	strb.w	r4, [sp, #8]
            RegionEU868ChannelAdd( &channelAdd );
 801120e:	a801      	add	r0, sp, #4
 8011210:	f7ff ff40 	bl	8011094 <RegionEU868ChannelAdd>
 8011214:	e7e7      	b.n	80111e6 <RegionEU868ApplyCFList+0x4e>
}
 8011216:	b006      	add	sp, #24
 8011218:	bd70      	pop	{r4, r5, r6, pc}

0801121a <RegionEU868NewChannelReq>:
{
 801121a:	b500      	push	{lr}
 801121c:	b085      	sub	sp, #20
    if( newChannelReq->NewChannel->Frequency == 0 )
 801121e:	6803      	ldr	r3, [r0, #0]
 8011220:	681a      	ldr	r2, [r3, #0]
 8011222:	b952      	cbnz	r2, 801123a <RegionEU868NewChannelReq+0x20>
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8011224:	7903      	ldrb	r3, [r0, #4]
 8011226:	f88d 3004 	strb.w	r3, [sp, #4]
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 801122a:	a801      	add	r0, sp, #4
 801122c:	f7ff ff98 	bl	8011160 <RegionEU868ChannelsRemove>
 8011230:	b1d0      	cbz	r0, 8011268 <RegionEU868NewChannelReq+0x4e>
    uint8_t status = 0x03;
 8011232:	2003      	movs	r0, #3
}
 8011234:	b005      	add	sp, #20
 8011236:	f85d fb04 	ldr.w	pc, [sp], #4
        channelAdd.NewChannel = newChannelReq->NewChannel;
 801123a:	9302      	str	r3, [sp, #8]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 801123c:	7903      	ldrb	r3, [r0, #4]
 801123e:	f88d 300c 	strb.w	r3, [sp, #12]
        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8011242:	a802      	add	r0, sp, #8
 8011244:	f7ff ff26 	bl	8011094 <RegionEU868ChannelAdd>
 8011248:	2806      	cmp	r0, #6
 801124a:	d80b      	bhi.n	8011264 <RegionEU868NewChannelReq+0x4a>
 801124c:	e8df f000 	tbb	[pc, r0]
 8011250:	0a0a0a04 	.word	0x0a0a0a04
 8011254:	060e      	.short	0x060e
 8011256:	08          	.byte	0x08
 8011257:	00          	.byte	0x00
 8011258:	2003      	movs	r0, #3
 801125a:	e7eb      	b.n	8011234 <RegionEU868NewChannelReq+0x1a>
                status &= 0xFD;
 801125c:	2001      	movs	r0, #1
                break;
 801125e:	e7e9      	b.n	8011234 <RegionEU868NewChannelReq+0x1a>
                status &= 0xFC;
 8011260:	2000      	movs	r0, #0
                break;
 8011262:	e7e7      	b.n	8011234 <RegionEU868NewChannelReq+0x1a>
                status &= 0xFC;
 8011264:	2000      	movs	r0, #0
                break;
 8011266:	e7e5      	b.n	8011234 <RegionEU868NewChannelReq+0x1a>
            status &= 0xFC;
 8011268:	2000      	movs	r0, #0
 801126a:	e7e3      	b.n	8011234 <RegionEU868NewChannelReq+0x1a>
                status &= 0xFE;
 801126c:	2002      	movs	r0, #2
 801126e:	e7e1      	b.n	8011234 <RegionEU868NewChannelReq+0x1a>

08011270 <RegionEU868ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8011270:	1a88      	subs	r0, r1, r2
 8011272:	b240      	sxtb	r0, r0

    if( datarate < 0 )
 8011274:	2800      	cmp	r0, #0
 8011276:	db01      	blt.n	801127c <RegionEU868ApplyDrOffset+0xc>
    }
    return datarate;
#else
    return 0;
#endif /* REGION_EU868 */
}
 8011278:	b2c0      	uxtb	r0, r0
 801127a:	4770      	bx	lr
        datarate = DR_0;
 801127c:	2000      	movs	r0, #0
 801127e:	e7fb      	b.n	8011278 <RegionEU868ApplyDrOffset+0x8>

08011280 <VerifyRfFreq>:
    }
    return txPowerResult;
}

static bool VerifyRfFreq( uint32_t freq )
{
 8011280:	b510      	push	{r4, lr}
 8011282:	4604      	mov	r4, r0
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8011284:	4b10      	ldr	r3, [pc, #64]	; (80112c8 <VerifyRfFreq+0x48>)
 8011286:	6a1b      	ldr	r3, [r3, #32]
 8011288:	4798      	blx	r3
 801128a:	b1c8      	cbz	r0, 80112c0 <VerifyRfFreq+0x40>
    {
        return false;
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 801128c:	4b0f      	ldr	r3, [pc, #60]	; (80112cc <VerifyRfFreq+0x4c>)
 801128e:	4423      	add	r3, r4
 8011290:	4a0f      	ldr	r2, [pc, #60]	; (80112d0 <VerifyRfFreq+0x50>)
 8011292:	4293      	cmp	r3, r2
 8011294:	d813      	bhi.n	80112be <VerifyRfFreq+0x3e>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8011296:	f102 42df 	add.w	r2, r2, #1870659584	; 0x6f800000
 801129a:	f502 12c8 	add.w	r2, r2, #1638400	; 0x190000
 801129e:	f202 7245 	addw	r2, r2, #1861	; 0x745
 80112a2:	fba2 1203 	umull	r1, r2, r2, r3
 80112a6:	0c92      	lsrs	r2, r2, #18
 80112a8:	490a      	ldr	r1, [pc, #40]	; (80112d4 <VerifyRfFreq+0x54>)
 80112aa:	fb01 3212 	mls	r2, r1, r2, r3
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 80112ae:	b942      	cbnz	r2, 80112c2 <VerifyRfFreq+0x42>
    {
        return false;
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 80112b0:	4b09      	ldr	r3, [pc, #36]	; (80112d8 <VerifyRfFreq+0x58>)
 80112b2:	4423      	add	r3, r4
 80112b4:	4a09      	ldr	r2, [pc, #36]	; (80112dc <VerifyRfFreq+0x5c>)
 80112b6:	4293      	cmp	r3, r2
 80112b8:	d902      	bls.n	80112c0 <VerifyRfFreq+0x40>
    {
        return false;
 80112ba:	2000      	movs	r0, #0
 80112bc:	e000      	b.n	80112c0 <VerifyRfFreq+0x40>
        return false;
 80112be:	2000      	movs	r0, #0
    }
    return true;
}
 80112c0:	bd10      	pop	{r4, pc}
        return false;
 80112c2:	2000      	movs	r0, #0
 80112c4:	e7fc      	b.n	80112c0 <VerifyRfFreq+0x40>
 80112c6:	bf00      	nop
 80112c8:	08016484 	.word	0x08016484
 80112cc:	c8f78f60 	.word	0xc8f78f60
 80112d0:	00401640 	.word	0x00401640
 80112d4:	000927c0 	.word	0x000927c0
 80112d8:	ca37fea0 	.word	0xca37fea0
 80112dc:	01808580 	.word	0x01808580

080112e0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80112e0:	b570      	push	{r4, r5, r6, lr}
 80112e2:	b084      	sub	sp, #16
 80112e4:	460c      	mov	r4, r1
    int8_t phyDr = DataratesUS915[datarate];
 80112e6:	4b0a      	ldr	r3, [pc, #40]	; (8011310 <GetTimeOnAir+0x30>)
 80112e8:	561e      	ldrsb	r6, [r3, r0]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 80112ea:	490a      	ldr	r1, [pc, #40]	; (8011314 <GetTimeOnAir+0x34>)
 80112ec:	f7ff f976 	bl	80105dc <RegionCommonGetBandwidth>
 80112f0:	4601      	mov	r1, r0

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 80112f2:	4b09      	ldr	r3, [pc, #36]	; (8011318 <GetTimeOnAir+0x38>)
 80112f4:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 80112f6:	2001      	movs	r0, #1
 80112f8:	9003      	str	r0, [sp, #12]
 80112fa:	b2e4      	uxtb	r4, r4
 80112fc:	9402      	str	r4, [sp, #8]
 80112fe:	2200      	movs	r2, #0
 8011300:	9201      	str	r2, [sp, #4]
 8011302:	2208      	movs	r2, #8
 8011304:	9200      	str	r2, [sp, #0]
 8011306:	4603      	mov	r3, r0
 8011308:	4632      	mov	r2, r6
 801130a:	47a8      	blx	r5
}
 801130c:	b004      	add	sp, #16
 801130e:	bd70      	pop	{r4, r5, r6, pc}
 8011310:	08015ef0 	.word	0x08015ef0
 8011314:	08015e9c 	.word	0x08015e9c
 8011318:	08016484 	.word	0x08016484

0801131c <LimitTxPower>:
{
 801131c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801131e:	4606      	mov	r6, r0
 8011320:	4615      	mov	r5, r2
 8011322:	461f      	mov	r7, r3
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 8011324:	f7ff f955 	bl	80105d2 <RegionCommonLimitTxPower>
    if( datarate == DR_4 )
 8011328:	2d04      	cmp	r5, #4
 801132a:	d105      	bne.n	8011338 <LimitTxPower+0x1c>
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801132c:	4634      	mov	r4, r6
 801132e:	2e02      	cmp	r6, #2
 8011330:	bfb8      	it	lt
 8011332:	2402      	movlt	r4, #2
}
 8011334:	4620      	mov	r0, r4
 8011336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011338:	4604      	mov	r4, r0
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801133a:	2204      	movs	r2, #4
 801133c:	2100      	movs	r1, #0
 801133e:	4638      	mov	r0, r7
 8011340:	f7fe fedc 	bl	80100fc <RegionCommonCountChannels>
 8011344:	2831      	cmp	r0, #49	; 0x31
 8011346:	d8f5      	bhi.n	8011334 <LimitTxPower+0x18>
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8011348:	4634      	mov	r4, r6
 801134a:	2e05      	cmp	r6, #5
 801134c:	bfb8      	it	lt
 801134e:	2405      	movlt	r4, #5
 8011350:	e7f0      	b.n	8011334 <LimitTxPower+0x18>
	...

08011354 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8011354:	b500      	push	{lr}
 8011356:	b087      	sub	sp, #28
    PhyParam_t phyParam = { 0 };
 8011358:	2300      	movs	r3, #0
 801135a:	9304      	str	r3, [sp, #16]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 801135c:	7803      	ldrb	r3, [r0, #0]
 801135e:	3b01      	subs	r3, #1
 8011360:	2b37      	cmp	r3, #55	; 0x37
 8011362:	d81f      	bhi.n	80113a4 <RegionUS915GetPhyParam+0x50>
 8011364:	e8df f003 	tbb	[pc, r3]
 8011368:	1e1e1e1c 	.word	0x1e1e1e1c
 801136c:	1e1e1e1e 	.word	0x1e1e1e1e
 8011370:	3e3b1e1e 	.word	0x3e3b1e1e
 8011374:	4d1e4741 	.word	0x4d1e4741
 8011378:	5d595551 	.word	0x5d595551
 801137c:	6d6a1e61 	.word	0x6d6a1e61
 8011380:	7f7c7670 	.word	0x7f7c7670
 8011384:	86831e1e 	.word	0x86831e1e
 8011388:	1e1e1e23 	.word	0x1e1e1e23
 801138c:	1e1e1e1e 	.word	0x1e1e1e1e
 8011390:	1e1e1e1e 	.word	0x1e1e1e1e
 8011394:	90891e1e 	.word	0x90891e1e
 8011398:	a01e9d9a 	.word	0xa01e9d9a
 801139c:	b3adaaa7 	.word	0xb3adaaa7
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 80113a0:	2308      	movs	r3, #8
 80113a2:	9304      	str	r3, [sp, #16]
            break;
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 80113a4:	9804      	ldr	r0, [sp, #16]
 80113a6:	9005      	str	r0, [sp, #20]
}
 80113a8:	b007      	add	sp, #28
 80113aa:	f85d fb04 	ldr.w	pc, [sp], #4
                .CurrentDr = getPhy->Datarate,
 80113ae:	f990 3001 	ldrsb.w	r3, [r0, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80113b2:	f88d 3004 	strb.w	r3, [sp, #4]
 80113b6:	2304      	movs	r3, #4
 80113b8:	f88d 3005 	strb.w	r3, [sp, #5]
 80113bc:	2300      	movs	r3, #0
 80113be:	f88d 3006 	strb.w	r3, [sp, #6]
 80113c2:	2348      	movs	r3, #72	; 0x48
 80113c4:	f88d 3007 	strb.w	r3, [sp, #7]
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80113c8:	4b44      	ldr	r3, [pc, #272]	; (80114dc <RegionUS915GetPhyParam+0x188>)
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	f503 7258 	add.w	r2, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80113d0:	9202      	str	r2, [sp, #8]
 80113d2:	9303      	str	r3, [sp, #12]
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 80113d4:	a801      	add	r0, sp, #4
 80113d6:	f7ff f8dd 	bl	8010594 <RegionCommonGetNextLowerTxDr>
 80113da:	9004      	str	r0, [sp, #16]
            break;
 80113dc:	e7e2      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80113de:	2340      	movs	r3, #64	; 0x40
 80113e0:	9304      	str	r3, [sp, #16]
            break;
 80113e2:	e7df      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80113e4:	2320      	movs	r3, #32
 80113e6:	9304      	str	r3, [sp, #16]
            break;
 80113e8:	e7dc      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 80113ea:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80113ee:	4a3c      	ldr	r2, [pc, #240]	; (80114e0 <RegionUS915GetPhyParam+0x18c>)
 80113f0:	5cd3      	ldrb	r3, [r2, r3]
 80113f2:	9304      	str	r3, [sp, #16]
            break;
 80113f4:	e7d6      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 80113f6:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80113fa:	4a3a      	ldr	r2, [pc, #232]	; (80114e4 <RegionUS915GetPhyParam+0x190>)
 80113fc:	5cd3      	ldrb	r3, [r2, r3]
 80113fe:	9304      	str	r3, [sp, #16]
            break;
 8011400:	e7d0      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = US915_MAX_RX_WINDOW;
 8011402:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8011406:	9304      	str	r3, [sp, #16]
            break;
 8011408:	e7cc      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 801140a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801140e:	9304      	str	r3, [sp, #16]
            break;
 8011410:	e7c8      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8011412:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8011416:	9304      	str	r3, [sp, #16]
            break;
 8011418:	e7c4      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 801141a:	f241 3388 	movw	r3, #5000	; 0x1388
 801141e:	9304      	str	r3, [sp, #16]
            break;
 8011420:	e7c0      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8011422:	f241 7370 	movw	r3, #6000	; 0x1770
 8011426:	9304      	str	r3, [sp, #16]
            break;
 8011428:	e7bc      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 801142a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801142e:	482e      	ldr	r0, [pc, #184]	; (80114e8 <RegionUS915GetPhyParam+0x194>)
 8011430:	f001 fc2a 	bl	8012c88 <randr>
 8011434:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 8011438:	9004      	str	r0, [sp, #16]
            break;
 801143a:	e7b3      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = US915_RX_WND_2_FREQ;
 801143c:	4b2b      	ldr	r3, [pc, #172]	; (80114ec <RegionUS915GetPhyParam+0x198>)
 801143e:	9304      	str	r3, [sp, #16]
            break;
 8011440:	e7b0      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = US915_RX_WND_2_DR;
 8011442:	2308      	movs	r3, #8
 8011444:	9304      	str	r3, [sp, #16]
            break;
 8011446:	e7ad      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8011448:	4b24      	ldr	r3, [pc, #144]	; (80114dc <RegionUS915GetPhyParam+0x188>)
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8011450:	9304      	str	r3, [sp, #16]
            break;
 8011452:	e7a7      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8011454:	4b21      	ldr	r3, [pc, #132]	; (80114dc <RegionUS915GetPhyParam+0x188>)
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801145c:	9304      	str	r3, [sp, #16]
            break;
 801145e:	e7a1      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8011460:	2348      	movs	r3, #72	; 0x48
 8011462:	9304      	str	r3, [sp, #16]
            break;
 8011464:	e79e      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Channels = RegionNvmGroup2->Channels;
 8011466:	4b1d      	ldr	r3, [pc, #116]	; (80114dc <RegionUS915GetPhyParam+0x188>)
 8011468:	681b      	ldr	r3, [r3, #0]
 801146a:	9304      	str	r3, [sp, #16]
            break;
 801146c:	e79a      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801146e:	4b20      	ldr	r3, [pc, #128]	; (80114f0 <RegionUS915GetPhyParam+0x19c>)
 8011470:	9304      	str	r3, [sp, #16]
            break;
 8011472:	e797      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.fValue = 0;
 8011474:	2300      	movs	r3, #0
 8011476:	9304      	str	r3, [sp, #16]
            break;
 8011478:	e794      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801147a:	4a1e      	ldr	r2, [pc, #120]	; (80114f4 <RegionUS915GetPhyParam+0x1a0>)
 801147c:	491b      	ldr	r1, [pc, #108]	; (80114ec <RegionUS915GetPhyParam+0x198>)
 801147e:	7900      	ldrb	r0, [r0, #4]
 8011480:	f7fe fd12 	bl	800fea8 <RegionBaseUSCalcDownlinkFrequency>
 8011484:	9004      	str	r0, [sp, #16]
            break;
 8011486:	e78d      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8011488:	2317      	movs	r3, #23
 801148a:	f88d 3010 	strb.w	r3, [sp, #16]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801148e:	2304      	movs	r3, #4
 8011490:	f88d 3011 	strb.w	r3, [sp, #17]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8011494:	2303      	movs	r3, #3
 8011496:	f88d 3012 	strb.w	r3, [sp, #18]
            break;
 801149a:	e783      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801149c:	2308      	movs	r3, #8
 801149e:	9304      	str	r3, [sp, #16]
            break;
 80114a0:	e780      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 80114a2:	2308      	movs	r3, #8
 80114a4:	9304      	str	r3, [sp, #16]
            break;
 80114a6:	e77d      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 80114a8:	4a12      	ldr	r2, [pc, #72]	; (80114f4 <RegionUS915GetPhyParam+0x1a0>)
 80114aa:	4910      	ldr	r1, [pc, #64]	; (80114ec <RegionUS915GetPhyParam+0x198>)
 80114ac:	7900      	ldrb	r0, [r0, #4]
 80114ae:	f7fe fcfb 	bl	800fea8 <RegionBaseUSCalcDownlinkFrequency>
 80114b2:	9004      	str	r0, [sp, #16]
            break;
 80114b4:	e776      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 80114b6:	2308      	movs	r3, #8
 80114b8:	9304      	str	r3, [sp, #16]
            break;
 80114ba:	e773      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 80114bc:	2308      	movs	r3, #8
 80114be:	9304      	str	r3, [sp, #16]
            break;
 80114c0:	e770      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 80114c2:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80114c6:	4a0c      	ldr	r2, [pc, #48]	; (80114f8 <RegionUS915GetPhyParam+0x1a4>)
 80114c8:	5cd3      	ldrb	r3, [r2, r3]
 80114ca:	9304      	str	r3, [sp, #16]
            break;
 80114cc:	e76a      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 80114ce:	490b      	ldr	r1, [pc, #44]	; (80114fc <RegionUS915GetPhyParam+0x1a8>)
 80114d0:	f990 0001 	ldrsb.w	r0, [r0, #1]
 80114d4:	f7ff f882 	bl	80105dc <RegionCommonGetBandwidth>
 80114d8:	9004      	str	r0, [sp, #16]
            break;
 80114da:	e763      	b.n	80113a4 <RegionUS915GetPhyParam+0x50>
 80114dc:	20003d54 	.word	0x20003d54
 80114e0:	08015f10 	.word	0x08015f10
 80114e4:	08015f00 	.word	0x08015f00
 80114e8:	fffffc18 	.word	0xfffffc18
 80114ec:	370870a0 	.word	0x370870a0
 80114f0:	4200999a 	.word	0x4200999a
 80114f4:	000927c0 	.word	0x000927c0
 80114f8:	08015ef0 	.word	0x08015ef0
 80114fc:	08015e9c 	.word	0x08015e9c

08011500 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8011500:	b510      	push	{r4, lr}
 8011502:	b082      	sub	sp, #8
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8011504:	4b0b      	ldr	r3, [pc, #44]	; (8011534 <RegionUS915SetBandTxDone+0x34>)
 8011506:	681a      	ldr	r2, [r3, #0]
 8011508:	7803      	ldrb	r3, [r0, #0]
 801150a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801150e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011512:	7a5b      	ldrb	r3, [r3, #9]
 8011514:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 8011518:	4b07      	ldr	r3, [pc, #28]	; (8011538 <RegionUS915SetBandTxDone+0x38>)
 801151a:	681c      	ldr	r4, [r3, #0]
 801151c:	6903      	ldr	r3, [r0, #16]
 801151e:	9300      	str	r3, [sp, #0]
 8011520:	68c3      	ldr	r3, [r0, #12]
 8011522:	7842      	ldrb	r2, [r0, #1]
 8011524:	6881      	ldr	r1, [r0, #8]
 8011526:	eb04 00cc 	add.w	r0, r4, ip, lsl #3
 801152a:	f7fe fe0c 	bl	8010146 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 801152e:	b002      	add	sp, #8
 8011530:	bd10      	pop	{r4, pc}
 8011532:	bf00      	nop
 8011534:	20003d54 	.word	0x20003d54
 8011538:	20003d4c 	.word	0x20003d4c

0801153c <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801153c:	b510      	push	{r4, lr}
 801153e:	b086      	sub	sp, #24
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 8011540:	2301      	movs	r3, #1
 8011542:	f8ad 3000 	strh.w	r3, [sp]
 8011546:	2300      	movs	r3, #0
 8011548:	f88d 3002 	strb.w	r3, [sp, #2]
 801154c:	9301      	str	r3, [sp, #4]
 801154e:	9302      	str	r3, [sp, #8]
 8011550:	9303      	str	r3, [sp, #12]
 8011552:	9304      	str	r3, [sp, #16]
 8011554:	f88d 3014 	strb.w	r3, [sp, #20]
    {
       US915_BAND0
    };

    switch( params->Type )
 8011558:	7b04      	ldrb	r4, [r0, #12]
 801155a:	b174      	cbz	r4, 801157a <RegionUS915InitDefaults+0x3e>
 801155c:	3c01      	subs	r4, #1
 801155e:	b2e4      	uxtb	r4, r4
 8011560:	2c01      	cmp	r4, #1
 8011562:	d87e      	bhi.n	8011662 <RegionUS915InitDefaults+0x126>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8011564:	4b40      	ldr	r3, [pc, #256]	; (8011668 <RegionUS915InitDefaults+0x12c>)
 8011566:	6818      	ldr	r0, [r3, #0]
 8011568:	2206      	movs	r2, #6
 801156a:	f500 715b 	add.w	r1, r0, #876	; 0x36c
 801156e:	f500 7058 	add.w	r0, r0, #864	; 0x360
 8011572:	f7fe fdd9 	bl	8010128 <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            for( uint8_t i = 0; i < 6; i++ )
 8011576:	2300      	movs	r3, #0
 8011578:	e071      	b.n	801165e <RegionUS915InitDefaults+0x122>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801157a:	6803      	ldr	r3, [r0, #0]
 801157c:	2b00      	cmp	r3, #0
 801157e:	d070      	beq.n	8011662 <RegionUS915InitDefaults+0x126>
 8011580:	6842      	ldr	r2, [r0, #4]
 8011582:	2a00      	cmp	r2, #0
 8011584:	d06d      	beq.n	8011662 <RegionUS915InitDefaults+0x126>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8011586:	4939      	ldr	r1, [pc, #228]	; (801166c <RegionUS915InitDefaults+0x130>)
 8011588:	600b      	str	r3, [r1, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801158a:	4937      	ldr	r1, [pc, #220]	; (8011668 <RegionUS915InitDefaults+0x12c>)
 801158c:	600a      	str	r2, [r1, #0]
            RegionBands = (Band_t*) params->Bands;
 801158e:	6880      	ldr	r0, [r0, #8]
 8011590:	4a37      	ldr	r2, [pc, #220]	; (8011670 <RegionUS915InitDefaults+0x134>)
 8011592:	6010      	str	r0, [r2, #0]
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8011594:	2200      	movs	r2, #0
 8011596:	731a      	strb	r2, [r3, #12]
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8011598:	735a      	strb	r2, [r3, #13]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 801159a:	2218      	movs	r2, #24
 801159c:	4669      	mov	r1, sp
 801159e:	f001 fb80 	bl	8012ca2 <memcpy1>
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 80115a2:	e011      	b.n	80115c8 <RegionUS915InitDefaults+0x8c>
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 80115a4:	4b30      	ldr	r3, [pc, #192]	; (8011668 <RegionUS915InitDefaults+0x12c>)
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	4932      	ldr	r1, [pc, #200]	; (8011674 <RegionUS915InitDefaults+0x138>)
 80115aa:	4a33      	ldr	r2, [pc, #204]	; (8011678 <RegionUS915InitDefaults+0x13c>)
 80115ac:	fb01 2204 	mla	r2, r1, r4, r2
 80115b0:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 80115b4:	eb03 0081 	add.w	r0, r3, r1, lsl #2
 80115b8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 80115bc:	2230      	movs	r2, #48	; 0x30
 80115be:	7202      	strb	r2, [r0, #8]
                RegionNvmGroup2->Channels[i].Band = 0;
 80115c0:	2200      	movs	r2, #0
 80115c2:	7242      	strb	r2, [r0, #9]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 80115c4:	3401      	adds	r4, #1
 80115c6:	b2e4      	uxtb	r4, r4
 80115c8:	2c3f      	cmp	r4, #63	; 0x3f
 80115ca:	d9eb      	bls.n	80115a4 <RegionUS915InitDefaults+0x68>
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 80115cc:	2340      	movs	r3, #64	; 0x40
 80115ce:	2b47      	cmp	r3, #71	; 0x47
 80115d0:	d814      	bhi.n	80115fc <RegionUS915InitDefaults+0xc0>
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 80115d2:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
 80115d6:	4a24      	ldr	r2, [pc, #144]	; (8011668 <RegionUS915InitDefaults+0x12c>)
 80115d8:	6812      	ldr	r2, [r2, #0]
 80115da:	4c28      	ldr	r4, [pc, #160]	; (801167c <RegionUS915InitDefaults+0x140>)
 80115dc:	4928      	ldr	r1, [pc, #160]	; (8011680 <RegionUS915InitDefaults+0x144>)
 80115de:	fb04 1100 	mla	r1, r4, r0, r1
 80115e2:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 80115e6:	eb02 0480 	add.w	r4, r2, r0, lsl #2
 80115ea:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 80115ee:	2144      	movs	r1, #68	; 0x44
 80115f0:	7221      	strb	r1, [r4, #8]
                RegionNvmGroup2->Channels[i].Band = 0;
 80115f2:	2100      	movs	r1, #0
 80115f4:	7261      	strb	r1, [r4, #9]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 80115f6:	3301      	adds	r3, #1
 80115f8:	b2db      	uxtb	r3, r3
 80115fa:	e7e8      	b.n	80115ce <RegionUS915InitDefaults+0x92>
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 80115fc:	4c1a      	ldr	r4, [pc, #104]	; (8011668 <RegionUS915InitDefaults+0x12c>)
 80115fe:	6820      	ldr	r0, [r4, #0]
 8011600:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011604:	f8a0 336c 	strh.w	r3, [r0, #876]	; 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8011608:	f8a0 336e 	strh.w	r3, [r0, #878]	; 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 801160c:	f8a0 3370 	strh.w	r3, [r0, #880]	; 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8011610:	f8a0 3372 	strh.w	r3, [r0, #882]	; 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8011614:	23ff      	movs	r3, #255	; 0xff
 8011616:	f8a0 3374 	strh.w	r3, [r0, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801161a:	2300      	movs	r3, #0
 801161c:	f8a0 3376 	strh.w	r3, [r0, #886]	; 0x376
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8011620:	2206      	movs	r2, #6
 8011622:	f500 715b 	add.w	r1, r0, #876	; 0x36c
 8011626:	f500 7058 	add.w	r0, r0, #864	; 0x360
 801162a:	f7fe fd7d 	bl	8010128 <RegionCommonChanMaskCopy>
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801162e:	6821      	ldr	r1, [r4, #0]
 8011630:	2206      	movs	r2, #6
 8011632:	f501 7158 	add.w	r1, r1, #864	; 0x360
 8011636:	4b0d      	ldr	r3, [pc, #52]	; (801166c <RegionUS915InitDefaults+0x130>)
 8011638:	6818      	ldr	r0, [r3, #0]
 801163a:	f7fe fd75 	bl	8010128 <RegionCommonChanMaskCopy>
            break;
 801163e:	e010      	b.n	8011662 <RegionUS915InitDefaults+0x126>
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8011640:	4a0a      	ldr	r2, [pc, #40]	; (801166c <RegionUS915InitDefaults+0x130>)
 8011642:	6811      	ldr	r1, [r2, #0]
 8011644:	4a08      	ldr	r2, [pc, #32]	; (8011668 <RegionUS915InitDefaults+0x12c>)
 8011646:	6812      	ldr	r2, [r2, #0]
 8011648:	f503 70d8 	add.w	r0, r3, #432	; 0x1b0
 801164c:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8011650:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 8011654:	4002      	ands	r2, r0
 8011656:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801165a:	3301      	adds	r3, #1
 801165c:	b2db      	uxtb	r3, r3
 801165e:	2b05      	cmp	r3, #5
 8011660:	d9ee      	bls.n	8011640 <RegionUS915InitDefaults+0x104>
        {
            break;
        }
    }
#endif /* REGION_US915 */
}
 8011662:	b006      	add	sp, #24
 8011664:	bd10      	pop	{r4, pc}
 8011666:	bf00      	nop
 8011668:	20003d54 	.word	0x20003d54
 801166c:	20003d50 	.word	0x20003d50
 8011670:	20003d4c 	.word	0x20003d4c
 8011674:	00030d40 	.word	0x00030d40
 8011678:	35c80160 	.word	0x35c80160
 801167c:	00186a00 	.word	0x00186a00
 8011680:	35d2afc0 	.word	0x35d2afc0

08011684 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8011684:	b508      	push	{r3, lr}
#if defined( REGION_US915 )
    switch( phyAttribute )
 8011686:	290a      	cmp	r1, #10
 8011688:	d833      	bhi.n	80116f2 <RegionUS915Verify+0x6e>
 801168a:	e8df f001 	tbb	[pc, r1]
 801168e:	3206      	.short	0x3206
 8011690:	0a323232 	.word	0x0a323232
 8011694:	28321e14 	.word	0x28321e14
 8011698:	28          	.byte	0x28
 8011699:	00          	.byte	0x00
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801169a:	6800      	ldr	r0, [r0, #0]
 801169c:	f7ff fdf0 	bl	8011280 <VerifyRfFreq>
 80116a0:	e028      	b.n	80116f4 <RegionUS915Verify+0x70>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 80116a2:	2204      	movs	r2, #4
 80116a4:	2100      	movs	r1, #0
 80116a6:	f990 0000 	ldrsb.w	r0, [r0]
 80116aa:	f7fe fccc 	bl	8010046 <RegionCommonValueInRange>
 80116ae:	3800      	subs	r0, #0
 80116b0:	bf18      	it	ne
 80116b2:	2001      	movne	r0, #1
 80116b4:	e01e      	b.n	80116f4 <RegionUS915Verify+0x70>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 80116b6:	2205      	movs	r2, #5
 80116b8:	2100      	movs	r1, #0
 80116ba:	f990 0000 	ldrsb.w	r0, [r0]
 80116be:	f7fe fcc2 	bl	8010046 <RegionCommonValueInRange>
 80116c2:	3800      	subs	r0, #0
 80116c4:	bf18      	it	ne
 80116c6:	2001      	movne	r0, #1
 80116c8:	e014      	b.n	80116f4 <RegionUS915Verify+0x70>
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 80116ca:	220d      	movs	r2, #13
 80116cc:	2108      	movs	r1, #8
 80116ce:	f990 0000 	ldrsb.w	r0, [r0]
 80116d2:	f7fe fcb8 	bl	8010046 <RegionCommonValueInRange>
 80116d6:	3800      	subs	r0, #0
 80116d8:	bf18      	it	ne
 80116da:	2001      	movne	r0, #1
 80116dc:	e00a      	b.n	80116f4 <RegionUS915Verify+0x70>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 80116de:	220e      	movs	r2, #14
 80116e0:	2100      	movs	r1, #0
 80116e2:	f990 0000 	ldrsb.w	r0, [r0]
 80116e6:	f7fe fcae 	bl	8010046 <RegionCommonValueInRange>
 80116ea:	3800      	subs	r0, #0
 80116ec:	bf18      	it	ne
 80116ee:	2001      	movne	r0, #1
 80116f0:	e000      	b.n	80116f4 <RegionUS915Verify+0x70>
    switch( phyAttribute )
 80116f2:	2000      	movs	r0, #0
            return false;
    }
#else
    return false;
#endif /* REGION_US915 */
}
 80116f4:	bd08      	pop	{r3, pc}
	...

080116f8 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 80116f8:	7a03      	ldrb	r3, [r0, #8]
 80116fa:	2b10      	cmp	r3, #16
 80116fc:	d134      	bne.n	8011768 <RegionUS915ApplyCFList+0x70>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 80116fe:	6843      	ldr	r3, [r0, #4]
 8011700:	7bdb      	ldrb	r3, [r3, #15]
 8011702:	2b01      	cmp	r3, #1
 8011704:	d130      	bne.n	8011768 <RegionUS915ApplyCFList+0x70>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8011706:	2200      	movs	r2, #0
 8011708:	4613      	mov	r3, r2
 801170a:	2a04      	cmp	r2, #4
 801170c:	d82b      	bhi.n	8011766 <RegionUS915ApplyCFList+0x6e>
{
 801170e:	b530      	push	{r4, r5, lr}
 8011710:	e010      	b.n	8011734 <RegionUS915ApplyCFList+0x3c>
        if( chMaskItr == 4 )
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8011712:	4916      	ldr	r1, [pc, #88]	; (801176c <RegionUS915ApplyCFList+0x74>)
 8011714:	680d      	ldr	r5, [r1, #0]
 8011716:	f50c 71d8 	add.w	r1, ip, #432	; 0x1b0
 801171a:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
 801171e:	f835 401c 	ldrh.w	r4, [r5, ip, lsl #1]
 8011722:	4021      	ands	r1, r4
 8011724:	f825 101c 	strh.w	r1, [r5, ip, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8011728:	3301      	adds	r3, #1
 801172a:	b2db      	uxtb	r3, r3
 801172c:	3202      	adds	r2, #2
 801172e:	b2d2      	uxtb	r2, r2
 8011730:	2b04      	cmp	r3, #4
 8011732:	d817      	bhi.n	8011764 <RegionUS915ApplyCFList+0x6c>
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8011734:	6841      	ldr	r1, [r0, #4]
 8011736:	4c0e      	ldr	r4, [pc, #56]	; (8011770 <RegionUS915ApplyCFList+0x78>)
 8011738:	6824      	ldr	r4, [r4, #0]
 801173a:	469c      	mov	ip, r3
 801173c:	5c89      	ldrb	r1, [r1, r2]
 801173e:	f503 75d8 	add.w	r5, r3, #432	; 0x1b0
 8011742:	f824 1015 	strh.w	r1, [r4, r5, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8011746:	f8d0 e004 	ldr.w	lr, [r0, #4]
 801174a:	4496      	add	lr, r2
 801174c:	f89e e001 	ldrb.w	lr, [lr, #1]
 8011750:	ea41 210e 	orr.w	r1, r1, lr, lsl #8
 8011754:	f824 1015 	strh.w	r1, [r4, r5, lsl #1]
        if( chMaskItr == 4 )
 8011758:	2b04      	cmp	r3, #4
 801175a:	d1da      	bne.n	8011712 <RegionUS915ApplyCFList+0x1a>
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801175c:	b2c9      	uxtb	r1, r1
 801175e:	f824 1015 	strh.w	r1, [r4, r5, lsl #1]
 8011762:	e7d6      	b.n	8011712 <RegionUS915ApplyCFList+0x1a>
    }
#endif /* REGION_US915 */
}
 8011764:	bd30      	pop	{r4, r5, pc}
 8011766:	4770      	bx	lr
 8011768:	4770      	bx	lr
 801176a:	bf00      	nop
 801176c:	20003d50 	.word	0x20003d50
 8011770:	20003d54 	.word	0x20003d54

08011774 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8011774:	b570      	push	{r4, r5, r6, lr}
 8011776:	4605      	mov	r5, r0
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 8011778:	2204      	movs	r2, #4
 801177a:	2100      	movs	r1, #0
 801177c:	6800      	ldr	r0, [r0, #0]
 801177e:	f7fe fcbd 	bl	80100fc <RegionCommonCountChannels>

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 8011782:	2801      	cmp	r0, #1
 8011784:	d031      	beq.n	80117ea <RegionUS915ChanMaskSet+0x76>
        ( nbChannels > 0 ) )
    {
        return false;
    }

    switch( chanMaskSet->ChannelsMaskType )
 8011786:	792c      	ldrb	r4, [r5, #4]
 8011788:	b11c      	cbz	r4, 8011792 <RegionUS915ChanMaskSet+0x1e>
 801178a:	2c01      	cmp	r4, #1
 801178c:	d023      	beq.n	80117d6 <RegionUS915ChanMaskSet+0x62>
 801178e:	2000      	movs	r0, #0
    }
    return true;
#else
    return false;
#endif /* REGION_US915 */
}
 8011790:	bd70      	pop	{r4, r5, r6, pc}
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8011792:	4e17      	ldr	r6, [pc, #92]	; (80117f0 <RegionUS915ChanMaskSet+0x7c>)
 8011794:	6830      	ldr	r0, [r6, #0]
 8011796:	2206      	movs	r2, #6
 8011798:	6829      	ldr	r1, [r5, #0]
 801179a:	f500 7058 	add.w	r0, r0, #864	; 0x360
 801179e:	f7fe fcc3 	bl	8010128 <RegionCommonChanMaskCopy>
            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 80117a2:	6830      	ldr	r0, [r6, #0]
 80117a4:	f890 3374 	ldrb.w	r3, [r0, #884]	; 0x374
 80117a8:	f8a0 3374 	strh.w	r3, [r0, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 80117ac:	2300      	movs	r3, #0
 80117ae:	f8a0 3376 	strh.w	r3, [r0, #886]	; 0x376
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 80117b2:	e00c      	b.n	80117ce <RegionUS915ChanMaskSet+0x5a>
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 80117b4:	4b0f      	ldr	r3, [pc, #60]	; (80117f4 <RegionUS915ChanMaskSet+0x80>)
 80117b6:	681a      	ldr	r2, [r3, #0]
 80117b8:	f504 73d8 	add.w	r3, r4, #432	; 0x1b0
 80117bc:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80117c0:	f832 1014 	ldrh.w	r1, [r2, r4, lsl #1]
 80117c4:	400b      	ands	r3, r1
 80117c6:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 80117ca:	3401      	adds	r4, #1
 80117cc:	b2e4      	uxtb	r4, r4
 80117ce:	2c05      	cmp	r4, #5
 80117d0:	d9f0      	bls.n	80117b4 <RegionUS915ChanMaskSet+0x40>
    return true;
 80117d2:	2001      	movs	r0, #1
 80117d4:	e7dc      	b.n	8011790 <RegionUS915ChanMaskSet+0x1c>
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80117d6:	4b06      	ldr	r3, [pc, #24]	; (80117f0 <RegionUS915ChanMaskSet+0x7c>)
 80117d8:	6818      	ldr	r0, [r3, #0]
 80117da:	2206      	movs	r2, #6
 80117dc:	6829      	ldr	r1, [r5, #0]
 80117de:	f500 705b 	add.w	r0, r0, #876	; 0x36c
 80117e2:	f7fe fca1 	bl	8010128 <RegionCommonChanMaskCopy>
    return true;
 80117e6:	2001      	movs	r0, #1
            break;
 80117e8:	e7d2      	b.n	8011790 <RegionUS915ChanMaskSet+0x1c>
        return false;
 80117ea:	2000      	movs	r0, #0
 80117ec:	e7d0      	b.n	8011790 <RegionUS915ChanMaskSet+0x1c>
 80117ee:	bf00      	nop
 80117f0:	20003d54 	.word	0x20003d54
 80117f4:	20003d50 	.word	0x20003d50

080117f8 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80117f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80117fa:	b083      	sub	sp, #12
 80117fc:	460e      	mov	r6, r1
 80117fe:	4617      	mov	r7, r2
 8011800:	461c      	mov	r4, r3
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 8011802:	280d      	cmp	r0, #13
 8011804:	bfa8      	it	ge
 8011806:	200d      	movge	r0, #13
 8011808:	7058      	strb	r0, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 801180a:	4d0f      	ldr	r5, [pc, #60]	; (8011848 <RegionUS915ComputeRxWindowParameters+0x50>)
 801180c:	4629      	mov	r1, r5
 801180e:	f7fe fee5 	bl	80105dc <RegionCommonGetBandwidth>
 8011812:	70a0      	strb	r0, [r4, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 8011814:	f994 3001 	ldrsb.w	r3, [r4, #1]
 8011818:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 801181c:	4a0b      	ldr	r2, [pc, #44]	; (801184c <RegionUS915ComputeRxWindowParameters+0x54>)
 801181e:	5cd0      	ldrb	r0, [r2, r3]
 8011820:	f7fe fda8 	bl	8010374 <RegionCommonComputeSymbolTimeLoRa>
 8011824:	4605      	mov	r5, r0

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8011826:	4b0a      	ldr	r3, [pc, #40]	; (8011850 <RegionUS915ComputeRxWindowParameters+0x58>)
 8011828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801182a:	4798      	blx	r3
 801182c:	4603      	mov	r3, r0
 801182e:	f104 020c 	add.w	r2, r4, #12
 8011832:	9201      	str	r2, [sp, #4]
 8011834:	3408      	adds	r4, #8
 8011836:	9400      	str	r4, [sp, #0]
 8011838:	463a      	mov	r2, r7
 801183a:	4631      	mov	r1, r6
 801183c:	4628      	mov	r0, r5
 801183e:	f7fe fda7 	bl	8010390 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 8011842:	b003      	add	sp, #12
 8011844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011846:	bf00      	nop
 8011848:	08015e9c 	.word	0x08015e9c
 801184c:	08015ef0 	.word	0x08015ef0
 8011850:	08016484 	.word	0x08016484

08011854 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8011854:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011858:	b08b      	sub	sp, #44	; 0x2c
 801185a:	4604      	mov	r4, r0
 801185c:	460d      	mov	r5, r1
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801185e:	f990 6001 	ldrsb.w	r6, [r0, #1]
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;
 8011862:	6847      	ldr	r7, [r0, #4]

    if( Radio.GetStatus( ) != RF_IDLE )
 8011864:	4b22      	ldr	r3, [pc, #136]	; (80118f0 <RegionUS915RxConfig+0x9c>)
 8011866:	685b      	ldr	r3, [r3, #4]
 8011868:	4798      	blx	r3
 801186a:	2800      	cmp	r0, #0
 801186c:	d13d      	bne.n	80118ea <RegionUS915RxConfig+0x96>
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801186e:	7ce3      	ldrb	r3, [r4, #19]
 8011870:	b933      	cbnz	r3, 8011880 <RegionUS915RxConfig+0x2c>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 8011872:	7827      	ldrb	r7, [r4, #0]
 8011874:	f007 0307 	and.w	r3, r7, #7
 8011878:	4a1e      	ldr	r2, [pc, #120]	; (80118f4 <RegionUS915RxConfig+0xa0>)
 801187a:	4f1f      	ldr	r7, [pc, #124]	; (80118f8 <RegionUS915RxConfig+0xa4>)
 801187c:	fb02 7703 	mla	r7, r2, r3, r7
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 8011880:	4b1e      	ldr	r3, [pc, #120]	; (80118fc <RegionUS915RxConfig+0xa8>)
 8011882:	f913 9006 	ldrsb.w	r9, [r3, r6]

    Radio.SetChannel( frequency );
 8011886:	f8df 8068 	ldr.w	r8, [pc, #104]	; 80118f0 <RegionUS915RxConfig+0x9c>
 801188a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801188e:	4638      	mov	r0, r7
 8011890:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8011892:	f8d8 8018 	ldr.w	r8, [r8, #24]
 8011896:	7ca3      	ldrb	r3, [r4, #18]
 8011898:	9309      	str	r3, [sp, #36]	; 0x24
 801189a:	2001      	movs	r0, #1
 801189c:	9008      	str	r0, [sp, #32]
 801189e:	2200      	movs	r2, #0
 80118a0:	9207      	str	r2, [sp, #28]
 80118a2:	9206      	str	r2, [sp, #24]
 80118a4:	9205      	str	r2, [sp, #20]
 80118a6:	9204      	str	r2, [sp, #16]
 80118a8:	9203      	str	r2, [sp, #12]
 80118aa:	8923      	ldrh	r3, [r4, #8]
 80118ac:	9302      	str	r3, [sp, #8]
 80118ae:	2308      	movs	r3, #8
 80118b0:	9301      	str	r3, [sp, #4]
 80118b2:	9200      	str	r2, [sp, #0]
 80118b4:	4603      	mov	r3, r0
 80118b6:	464a      	mov	r2, r9
 80118b8:	78a1      	ldrb	r1, [r4, #2]
 80118ba:	47c0      	blx	r8

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 80118bc:	7c63      	ldrb	r3, [r4, #17]
 80118be:	b18b      	cbz	r3, 80118e4 <RegionUS915RxConfig+0x90>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 80118c0:	4b0f      	ldr	r3, [pc, #60]	; (8011900 <RegionUS915RxConfig+0xac>)
 80118c2:	5d99      	ldrb	r1, [r3, r6]
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80118c4:	4b0a      	ldr	r3, [pc, #40]	; (80118f0 <RegionUS915RxConfig+0x9c>)
 80118c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80118c8:	310d      	adds	r1, #13
 80118ca:	b2c9      	uxtb	r1, r1
 80118cc:	2001      	movs	r0, #1
 80118ce:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80118d0:	4632      	mov	r2, r6
 80118d2:	4639      	mov	r1, r7
 80118d4:	7ce0      	ldrb	r0, [r4, #19]
 80118d6:	f7fe fe93 	bl	8010600 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 80118da:	702e      	strb	r6, [r5, #0]
    return true;
 80118dc:	2001      	movs	r0, #1
#else
    return false;
#endif /* REGION_US915 */
}
 80118de:	b00b      	add	sp, #44	; 0x2c
 80118e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 80118e4:	4b07      	ldr	r3, [pc, #28]	; (8011904 <RegionUS915RxConfig+0xb0>)
 80118e6:	5d99      	ldrb	r1, [r3, r6]
 80118e8:	e7ec      	b.n	80118c4 <RegionUS915RxConfig+0x70>
        return false;
 80118ea:	2000      	movs	r0, #0
 80118ec:	e7f7      	b.n	80118de <RegionUS915RxConfig+0x8a>
 80118ee:	bf00      	nop
 80118f0:	08016484 	.word	0x08016484
 80118f4:	000927c0 	.word	0x000927c0
 80118f8:	370870a0 	.word	0x370870a0
 80118fc:	08015ef0 	.word	0x08015ef0
 8011900:	08015f00 	.word	0x08015f00
 8011904:	08015f10 	.word	0x08015f10

08011908 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8011908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801190c:	b08d      	sub	sp, #52	; 0x34
 801190e:	4604      	mov	r4, r0
 8011910:	468b      	mov	fp, r1
 8011912:	4617      	mov	r7, r2
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8011914:	f990 2001 	ldrsb.w	r2, [r0, #1]
 8011918:	4b32      	ldr	r3, [pc, #200]	; (80119e4 <RegionUS915TxConfig+0xdc>)
 801191a:	f913 a002 	ldrsb.w	sl, [r3, r2]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 801191e:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 80119e8 <RegionUS915TxConfig+0xe0>
 8011922:	f8d9 3000 	ldr.w	r3, [r9]
 8011926:	7801      	ldrb	r1, [r0, #0]
 8011928:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 801192c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8011930:	7a49      	ldrb	r1, [r1, #9]
 8011932:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8011936:	482d      	ldr	r0, [pc, #180]	; (80119ec <RegionUS915TxConfig+0xe4>)
 8011938:	6800      	ldr	r0, [r0, #0]
 801193a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 801193e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8011942:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8011946:	f994 0002 	ldrsb.w	r0, [r4, #2]
 801194a:	f7ff fce7 	bl	801131c <LimitTxPower>
 801194e:	4606      	mov	r6, r0
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 8011950:	4927      	ldr	r1, [pc, #156]	; (80119f0 <RegionUS915TxConfig+0xe8>)
 8011952:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8011956:	f7fe fe41 	bl	80105dc <RegionCommonGetBandwidth>
 801195a:	900a      	str	r0, [sp, #40]	; 0x28
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801195c:	2200      	movs	r2, #0
 801195e:	4925      	ldr	r1, [pc, #148]	; (80119f4 <RegionUS915TxConfig+0xec>)
 8011960:	4630      	mov	r0, r6
 8011962:	f7fe fd51 	bl	8010408 <RegionCommonComputeTxPower>
 8011966:	900b      	str	r0, [sp, #44]	; 0x2c

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8011968:	f8df 808c 	ldr.w	r8, [pc, #140]	; 80119f8 <RegionUS915TxConfig+0xf0>
 801196c:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8011970:	f8d9 1000 	ldr.w	r1, [r9]
 8011974:	7823      	ldrb	r3, [r4, #0]
 8011976:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801197a:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 801197e:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8011980:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8011984:	9308      	str	r3, [sp, #32]
 8011986:	2200      	movs	r2, #0
 8011988:	9207      	str	r2, [sp, #28]
 801198a:	9206      	str	r2, [sp, #24]
 801198c:	9205      	str	r2, [sp, #20]
 801198e:	2501      	movs	r5, #1
 8011990:	9504      	str	r5, [sp, #16]
 8011992:	9203      	str	r2, [sp, #12]
 8011994:	2308      	movs	r3, #8
 8011996:	9302      	str	r3, [sp, #8]
 8011998:	9501      	str	r5, [sp, #4]
 801199a:	f8cd a000 	str.w	sl, [sp]
 801199e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80119a2:	4628      	mov	r0, r5
 80119a4:	f8d8 c01c 	ldr.w	ip, [r8, #28]
 80119a8:	47e0      	blx	ip
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80119aa:	f8d9 2000 	ldr.w	r2, [r9]
 80119ae:	7823      	ldrb	r3, [r4, #0]
 80119b0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80119b4:	f994 1001 	ldrsb.w	r1, [r4, #1]
 80119b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80119bc:	f7fe fe42 	bl	8010644 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 80119c0:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 80119c4:	7b21      	ldrb	r1, [r4, #12]
 80119c6:	4628      	mov	r0, r5
 80119c8:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80119ca:	89a1      	ldrh	r1, [r4, #12]
 80119cc:	f994 0001 	ldrsb.w	r0, [r4, #1]
 80119d0:	f7ff fc86 	bl	80112e0 <GetTimeOnAir>
 80119d4:	6038      	str	r0, [r7, #0]

    *txPower = txPowerLimited;
 80119d6:	f88b 6000 	strb.w	r6, [fp]
    return true;
#else
    return false;
#endif /* REGION_US915 */
}
 80119da:	4628      	mov	r0, r5
 80119dc:	b00d      	add	sp, #52	; 0x34
 80119de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119e2:	bf00      	nop
 80119e4:	08015ef0 	.word	0x08015ef0
 80119e8:	20003d54 	.word	0x20003d54
 80119ec:	20003d4c 	.word	0x20003d4c
 80119f0:	08015e9c 	.word	0x08015e9c
 80119f4:	41f00000 	.word	0x41f00000
 80119f8:	08016484 	.word	0x08016484

080119fc <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80119fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011a00:	b091      	sub	sp, #68	; 0x44
 8011a02:	4605      	mov	r5, r0
 8011a04:	4688      	mov	r8, r1
 8011a06:	4617      	mov	r7, r2
 8011a08:	461e      	mov	r6, r3
    uint8_t status = 0x07;
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8011a0a:	2400      	movs	r4, #0
 8011a0c:	940e      	str	r4, [sp, #56]	; 0x38
 8011a0e:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8011a12:	940b      	str	r4, [sp, #44]	; 0x2c
 8011a14:	940c      	str	r4, [sp, #48]	; 0x30
 8011a16:	940d      	str	r4, [sp, #52]	; 0x34
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8011a18:	4b97      	ldr	r3, [pc, #604]	; (8011c78 <RegionUS915LinkAdrReq+0x27c>)
 8011a1a:	6819      	ldr	r1, [r3, #0]
 8011a1c:	2206      	movs	r2, #6
 8011a1e:	f501 7158 	add.w	r1, r1, #864	; 0x360
 8011a22:	a80b      	add	r0, sp, #44	; 0x2c
 8011a24:	f7fe fb80 	bl	8010128 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8011a28:	e00d      	b.n	8011a46 <RegionUS915LinkAdrReq+0x4a>
        status = 0x07;

        if( linkAdrParams.ChMaskCtrl == 6 )
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8011a2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011a2e:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
            channelsMask[1] = 0xFFFF;
 8011a32:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
            channelsMask[2] = 0xFFFF;
 8011a36:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
            channelsMask[3] = 0xFFFF;
 8011a3a:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8011a3e:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8011a42:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8011a46:	7a2b      	ldrb	r3, [r5, #8]
 8011a48:	42a3      	cmp	r3, r4
 8011a4a:	f240 8081 	bls.w	8011b50 <RegionUS915LinkAdrReq+0x154>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8011a4e:	6868      	ldr	r0, [r5, #4]
 8011a50:	a90e      	add	r1, sp, #56	; 0x38
 8011a52:	4420      	add	r0, r4
 8011a54:	f7fe fc18 	bl	8010288 <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 8011a58:	2800      	cmp	r0, #0
 8011a5a:	d079      	beq.n	8011b50 <RegionUS915LinkAdrReq+0x154>
        bytesProcessed += nextIndex;
 8011a5c:	4404      	add	r4, r0
 8011a5e:	b2e4      	uxtb	r4, r4
        if( linkAdrParams.ChMaskCtrl == 6 )
 8011a60:	f89d c03b 	ldrb.w	ip, [sp, #59]	; 0x3b
 8011a64:	f1bc 0f06 	cmp.w	ip, #6
 8011a68:	d0df      	beq.n	8011a2a <RegionUS915LinkAdrReq+0x2e>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8011a6a:	f1bc 0f07 	cmp.w	ip, #7
 8011a6e:	d00a      	beq.n	8011a86 <RegionUS915LinkAdrReq+0x8a>
            channelsMask[2] = 0x0000;
            channelsMask[3] = 0x0000;
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8011a70:	f1bc 0f05 	cmp.w	ip, #5
 8011a74:	d068      	beq.n	8011b48 <RegionUS915LinkAdrReq+0x14c>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8011a76:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
 8011a7a:	aa10      	add	r2, sp, #64	; 0x40
 8011a7c:	eb02 0c4c 	add.w	ip, r2, ip, lsl #1
 8011a80:	f82c 3c14 	strh.w	r3, [ip, #-20]
 8011a84:	e7df      	b.n	8011a46 <RegionUS915LinkAdrReq+0x4a>
            channelsMask[0] = 0x0000;
 8011a86:	2300      	movs	r3, #0
 8011a88:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
            channelsMask[1] = 0x0000;
 8011a8c:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
            channelsMask[2] = 0x0000;
 8011a90:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
            channelsMask[3] = 0x0000;
 8011a94:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8011a98:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
 8011a9c:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 8011aa0:	e7d1      	b.n	8011a46 <RegionUS915LinkAdrReq+0x4a>
                        channelsMask[cntChannelMask] |= 0xFF00;
 8011aa2:	aa10      	add	r2, sp, #64	; 0x40
 8011aa4:	eb02 0041 	add.w	r0, r2, r1, lsl #1
 8011aa8:	f830 2c14 	ldrh.w	r2, [r0, #-20]
 8011aac:	f062 02ff 	orn	r2, r2, #255	; 0xff
 8011ab0:	f820 2c14 	strh.w	r2, [r0, #-20]
                        channelsMask[4] |= ( bitMask << i );
 8011ab4:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8011ab8:	4313      	orrs	r3, r2
 8011aba:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
                        cntChannelMask++;
 8011abe:	3101      	adds	r1, #1
 8011ac0:	b2c9      	uxtb	r1, r1
            for( uint8_t i = 0; i <= 7; i++ )
 8011ac2:	f10c 0c01 	add.w	ip, ip, #1
 8011ac6:	fa5f fc8c 	uxtb.w	ip, ip
 8011aca:	f1bc 0f07 	cmp.w	ip, #7
 8011ace:	d8ba      	bhi.n	8011a46 <RegionUS915LinkAdrReq+0x4a>
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8011ad0:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	fa03 f30c 	lsl.w	r3, r3, ip
 8011ada:	421a      	tst	r2, r3
 8011adc:	d011      	beq.n	8011b02 <RegionUS915LinkAdrReq+0x106>
                    if( ( i % 2 ) == 0 )
 8011ade:	f01c 0f01 	tst.w	ip, #1
 8011ae2:	d1de      	bne.n	8011aa2 <RegionUS915LinkAdrReq+0xa6>
                        channelsMask[cntChannelMask] |= 0x00FF;
 8011ae4:	aa10      	add	r2, sp, #64	; 0x40
 8011ae6:	eb02 0041 	add.w	r0, r2, r1, lsl #1
 8011aea:	f830 2c14 	ldrh.w	r2, [r0, #-20]
 8011aee:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 8011af2:	f820 2c14 	strh.w	r2, [r0, #-20]
                        channelsMask[4] |= ( bitMask << i );
 8011af6:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8011afa:	4313      	orrs	r3, r2
 8011afc:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 8011b00:	e7df      	b.n	8011ac2 <RegionUS915LinkAdrReq+0xc6>
                    if( ( i % 2 ) == 0 )
 8011b02:	f01c 0f01 	tst.w	ip, #1
 8011b06:	d10f      	bne.n	8011b28 <RegionUS915LinkAdrReq+0x12c>
                        channelsMask[cntChannelMask] &= 0xFF00;
 8011b08:	aa10      	add	r2, sp, #64	; 0x40
 8011b0a:	eb02 0041 	add.w	r0, r2, r1, lsl #1
 8011b0e:	f830 2c14 	ldrh.w	r2, [r0, #-20]
 8011b12:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8011b16:	f820 2c14 	strh.w	r2, [r0, #-20]
                        channelsMask[4] &= ~( bitMask << i );
 8011b1a:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8011b1e:	ea22 0303 	bic.w	r3, r2, r3
 8011b22:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 8011b26:	e7cc      	b.n	8011ac2 <RegionUS915LinkAdrReq+0xc6>
                        channelsMask[cntChannelMask] &= 0x00FF;
 8011b28:	aa10      	add	r2, sp, #64	; 0x40
 8011b2a:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8011b2e:	f812 0c14 	ldrb.w	r0, [r2, #-20]
 8011b32:	f822 0c14 	strh.w	r0, [r2, #-20]
                        channelsMask[4] &= ~( bitMask << i );
 8011b36:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8011b3a:	ea22 0303 	bic.w	r3, r2, r3
 8011b3e:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
                        cntChannelMask++;
 8011b42:	3101      	adds	r1, #1
 8011b44:	b2c9      	uxtb	r1, r1
 8011b46:	e7bc      	b.n	8011ac2 <RegionUS915LinkAdrReq+0xc6>
            for( uint8_t i = 0; i <= 7; i++ )
 8011b48:	f04f 0c00 	mov.w	ip, #0
            uint8_t cntChannelMask = 0;
 8011b4c:	4661      	mov	r1, ip
 8011b4e:	e7bc      	b.n	8011aca <RegionUS915LinkAdrReq+0xce>
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8011b50:	f99d 3039 	ldrsb.w	r3, [sp, #57]	; 0x39
 8011b54:	2b03      	cmp	r3, #3
 8011b56:	dd58      	ble.n	8011c0a <RegionUS915LinkAdrReq+0x20e>
 8011b58:	f04f 0907 	mov.w	r9, #7
    {
        status &= 0xFE; // Channel mask KO
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8011b5c:	2302      	movs	r3, #2
 8011b5e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8011b62:	7a6b      	ldrb	r3, [r5, #9]
 8011b64:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    phyParam = RegionUS915GetPhyParam( &getPhy );
 8011b68:	a809      	add	r0, sp, #36	; 0x24
 8011b6a:	f7ff fbf3 	bl	8011354 <RegionUS915GetPhyParam>
 8011b6e:	9008      	str	r0, [sp, #32]

    linkAdrVerifyParams.Status = status;
 8011b70:	f88d 9004 	strb.w	r9, [sp, #4]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8011b74:	7aab      	ldrb	r3, [r5, #10]
 8011b76:	f88d 3005 	strb.w	r3, [sp, #5]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8011b7a:	f99d 3039 	ldrsb.w	r3, [sp, #57]	; 0x39
 8011b7e:	f88d 3006 	strb.w	r3, [sp, #6]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8011b82:	f99d 303a 	ldrsb.w	r3, [sp, #58]	; 0x3a
 8011b86:	f88d 3007 	strb.w	r3, [sp, #7]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8011b8a:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 8011b8e:	f88d 3008 	strb.w	r3, [sp, #8]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8011b92:	f995 300b 	ldrsb.w	r3, [r5, #11]
 8011b96:	f88d 3009 	strb.w	r3, [sp, #9]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8011b9a:	f995 300c 	ldrsb.w	r3, [r5, #12]
 8011b9e:	f88d 300a 	strb.w	r3, [sp, #10]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8011ba2:	f995 300d 	ldrsb.w	r3, [r5, #13]
 8011ba6:	f88d 300b 	strb.w	r3, [sp, #11]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 8011baa:	2348      	movs	r3, #72	; 0x48
 8011bac:	f88d 300c 	strb.w	r3, [sp, #12]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8011bb0:	ab0b      	add	r3, sp, #44	; 0x2c
 8011bb2:	9304      	str	r3, [sp, #16]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8011bb4:	f88d 0014 	strb.w	r0, [sp, #20]
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 8011bb8:	2304      	movs	r3, #4
 8011bba:	f88d 3015 	strb.w	r3, [sp, #21]
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8011bbe:	4b2e      	ldr	r3, [pc, #184]	; (8011c78 <RegionUS915LinkAdrReq+0x27c>)
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	9306      	str	r3, [sp, #24]
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 8011bc4:	230e      	movs	r3, #14
 8011bc6:	f88d 301c 	strb.w	r3, [sp, #28]
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 8011bca:	2300      	movs	r3, #0
 8011bcc:	f88d 301d 	strb.w	r3, [sp, #29]
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8011bd0:	682b      	ldr	r3, [r5, #0]
 8011bd2:	9300      	str	r3, [sp, #0]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8011bd4:	ab0e      	add	r3, sp, #56	; 0x38
 8011bd6:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
 8011bda:	f10d 0139 	add.w	r1, sp, #57	; 0x39
 8011bde:	4668      	mov	r0, sp
 8011be0:	f7fe fb70 	bl	80102c4 <RegionCommonLinkAdrReqVerifyParams>
 8011be4:	4605      	mov	r5, r0

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8011be6:	2807      	cmp	r0, #7
 8011be8:	d01c      	beq.n	8011c24 <RegionUS915LinkAdrReq+0x228>
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8011bea:	f99d 3039 	ldrsb.w	r3, [sp, #57]	; 0x39
 8011bee:	f888 3000 	strb.w	r3, [r8]
    *txPowOut = linkAdrParams.TxPower;
 8011bf2:	f99d 303a 	ldrsb.w	r3, [sp, #58]	; 0x3a
 8011bf6:	703b      	strb	r3, [r7, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8011bf8:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 8011bfc:	7033      	strb	r3, [r6, #0]
    *nbBytesParsed = bytesProcessed;
 8011bfe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8011c00:	701c      	strb	r4, [r3, #0]

#endif /* REGION_US915 */
    return status;
}
 8011c02:	4628      	mov	r0, r5
 8011c04:	b011      	add	sp, #68	; 0x44
 8011c06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8011c0a:	2204      	movs	r2, #4
 8011c0c:	2100      	movs	r1, #0
 8011c0e:	a80b      	add	r0, sp, #44	; 0x2c
 8011c10:	f7fe fa74 	bl	80100fc <RegionCommonCountChannels>
 8011c14:	2801      	cmp	r0, #1
 8011c16:	d902      	bls.n	8011c1e <RegionUS915LinkAdrReq+0x222>
 8011c18:	f04f 0907 	mov.w	r9, #7
 8011c1c:	e79e      	b.n	8011b5c <RegionUS915LinkAdrReq+0x160>
        status &= 0xFE; // Channel mask KO
 8011c1e:	f04f 0906 	mov.w	r9, #6
 8011c22:	e79b      	b.n	8011b5c <RegionUS915LinkAdrReq+0x160>
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 8011c24:	f8df 9050 	ldr.w	r9, [pc, #80]	; 8011c78 <RegionUS915LinkAdrReq+0x27c>
 8011c28:	f8d9 0000 	ldr.w	r0, [r9]
 8011c2c:	2206      	movs	r2, #6
 8011c2e:	a90b      	add	r1, sp, #44	; 0x2c
 8011c30:	f500 7058 	add.w	r0, r0, #864	; 0x360
 8011c34:	f7fe fa78 	bl	8010128 <RegionCommonChanMaskCopy>
        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 8011c38:	4b10      	ldr	r3, [pc, #64]	; (8011c7c <RegionUS915LinkAdrReq+0x280>)
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	f8d9 2000 	ldr.w	r2, [r9]
 8011c40:	f8b2 1360 	ldrh.w	r1, [r2, #864]	; 0x360
 8011c44:	8818      	ldrh	r0, [r3, #0]
 8011c46:	4001      	ands	r1, r0
 8011c48:	8019      	strh	r1, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 8011c4a:	f8b2 1362 	ldrh.w	r1, [r2, #866]	; 0x362
 8011c4e:	8858      	ldrh	r0, [r3, #2]
 8011c50:	4001      	ands	r1, r0
 8011c52:	8059      	strh	r1, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 8011c54:	f8b2 1364 	ldrh.w	r1, [r2, #868]	; 0x364
 8011c58:	8898      	ldrh	r0, [r3, #4]
 8011c5a:	4001      	ands	r1, r0
 8011c5c:	8099      	strh	r1, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8011c5e:	f8b2 1366 	ldrh.w	r1, [r2, #870]	; 0x366
 8011c62:	88d8      	ldrh	r0, [r3, #6]
 8011c64:	4001      	ands	r1, r0
 8011c66:	80d9      	strh	r1, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8011c68:	f8b2 1368 	ldrh.w	r1, [r2, #872]	; 0x368
 8011c6c:	8119      	strh	r1, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 8011c6e:	f8b2 236a 	ldrh.w	r2, [r2, #874]	; 0x36a
 8011c72:	815a      	strh	r2, [r3, #10]
 8011c74:	e7b9      	b.n	8011bea <RegionUS915LinkAdrReq+0x1ee>
 8011c76:	bf00      	nop
 8011c78:	20003d54 	.word	0x20003d54
 8011c7c:	20003d50 	.word	0x20003d50

08011c80 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8011c80:	b538      	push	{r3, r4, r5, lr}
 8011c82:	4604      	mov	r4, r0
    uint8_t status = 0x07;
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8011c84:	6840      	ldr	r0, [r0, #4]
 8011c86:	f7ff fafb 	bl	8011280 <VerifyRfFreq>
 8011c8a:	b310      	cbz	r0, 8011cd2 <RegionUS915RxParamSetupReq+0x52>
    uint8_t status = 0x07;
 8011c8c:	2507      	movs	r5, #7
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 8011c8e:	220d      	movs	r2, #13
 8011c90:	2108      	movs	r1, #8
 8011c92:	f994 0000 	ldrsb.w	r0, [r4]
 8011c96:	f7fe f9d6 	bl	8010046 <RegionCommonValueInRange>
 8011c9a:	b908      	cbnz	r0, 8011ca0 <RegionUS915RxParamSetupReq+0x20>
    {
        status &= 0xFD; // Datarate KO
 8011c9c:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8011ca0:	2207      	movs	r2, #7
 8011ca2:	2105      	movs	r1, #5
 8011ca4:	f994 0000 	ldrsb.w	r0, [r4]
 8011ca8:	f7fe f9cd 	bl	8010046 <RegionCommonValueInRange>
 8011cac:	2801      	cmp	r0, #1
 8011cae:	d003      	beq.n	8011cb8 <RegionUS915RxParamSetupReq+0x38>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8011cb0:	f994 3000 	ldrsb.w	r3, [r4]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8011cb4:	2b0d      	cmp	r3, #13
 8011cb6:	dd01      	ble.n	8011cbc <RegionUS915RxParamSetupReq+0x3c>
    {
        status &= 0xFD; // Datarate KO
 8011cb8:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8011cbc:	2203      	movs	r2, #3
 8011cbe:	2100      	movs	r1, #0
 8011cc0:	f994 0001 	ldrsb.w	r0, [r4, #1]
 8011cc4:	f7fe f9bf 	bl	8010046 <RegionCommonValueInRange>
 8011cc8:	b908      	cbnz	r0, 8011cce <RegionUS915RxParamSetupReq+0x4e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8011cca:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
    }

#endif /* REGION_US915 */
    return status;
}
 8011cce:	4628      	mov	r0, r5
 8011cd0:	bd38      	pop	{r3, r4, r5, pc}
        status &= 0xFE; // Channel frequency KO
 8011cd2:	2506      	movs	r5, #6
 8011cd4:	e7db      	b.n	8011c8e <RegionUS915RxParamSetupReq+0xe>

08011cd6 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
    // Do not accept the request
    return -1;
}
 8011cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8011cda:	4770      	bx	lr

08011cdc <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Do not accept the request
    return -1;
}
 8011cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8011ce0:	4770      	bx	lr

08011ce2 <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
    // Do not accept the request
    return -1;
}
 8011ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8011ce6:	4770      	bx	lr

08011ce8 <RegionUS915AlternateDr>:
int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 8011ce8:	b999      	cbnz	r1, 8011d12 <RegionUS915AlternateDr+0x2a>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 8011cea:	4b0e      	ldr	r3, [pc, #56]	; (8011d24 <RegionUS915AlternateDr+0x3c>)
 8011cec:	681a      	ldr	r2, [r3, #0]
 8011cee:	7b53      	ldrb	r3, [r2, #13]
 8011cf0:	3301      	adds	r3, #1
 8011cf2:	7353      	strb	r3, [r2, #13]
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 8011cf4:	4b0b      	ldr	r3, [pc, #44]	; (8011d24 <RegionUS915AlternateDr+0x3c>)
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	7b5a      	ldrb	r2, [r3, #13]
 8011cfa:	4b0b      	ldr	r3, [pc, #44]	; (8011d28 <RegionUS915AlternateDr+0x40>)
 8011cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8011d00:	085b      	lsrs	r3, r3, #1
 8011d02:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8011d06:	1ad3      	subs	r3, r2, r3
 8011d08:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011d0c:	d007      	beq.n	8011d1e <RegionUS915AlternateDr+0x36>
        // Use DR_4 every 9th times.
        currentDr = DR_4;
    }
    else
    {
        currentDr = DR_0;
 8011d0e:	2000      	movs	r0, #0
    }
    return currentDr;
#else
    return -1;
#endif /* REGION_US915 */
}
 8011d10:	4770      	bx	lr
        RegionNvmGroup1->JoinTrialsCounter--;
 8011d12:	4b04      	ldr	r3, [pc, #16]	; (8011d24 <RegionUS915AlternateDr+0x3c>)
 8011d14:	681a      	ldr	r2, [r3, #0]
 8011d16:	7b53      	ldrb	r3, [r2, #13]
 8011d18:	3b01      	subs	r3, #1
 8011d1a:	7353      	strb	r3, [r2, #13]
 8011d1c:	e7ea      	b.n	8011cf4 <RegionUS915AlternateDr+0xc>
        currentDr = DR_4;
 8011d1e:	2004      	movs	r0, #4
 8011d20:	4770      	bx	lr
 8011d22:	bf00      	nop
 8011d24:	20003d50 	.word	0x20003d50
 8011d28:	38e38e39 	.word	0x38e38e39

08011d2c <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8011d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d30:	b0a4      	sub	sp, #144	; 0x90
 8011d32:	4604      	mov	r4, r0
 8011d34:	460e      	mov	r6, r1
 8011d36:	4690      	mov	r8, r2
 8011d38:	461f      	mov	r7, r3
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 8011d3a:	2500      	movs	r5, #0
 8011d3c:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
    uint8_t nbRestrictedChannels = 0;
 8011d40:	f88d 508e 	strb.w	r5, [sp, #142]	; 0x8e
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 8011d44:	9511      	str	r5, [sp, #68]	; 0x44
 8011d46:	2244      	movs	r2, #68	; 0x44
 8011d48:	4629      	mov	r1, r5
 8011d4a:	a812      	add	r0, sp, #72	; 0x48
 8011d4c:	f003 fb5c 	bl	8015408 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 8011d50:	2204      	movs	r2, #4
 8011d52:	4629      	mov	r1, r5
 8011d54:	4b49      	ldr	r3, [pc, #292]	; (8011e7c <RegionUS915NextChannel+0x150>)
 8011d56:	6818      	ldr	r0, [r3, #0]
 8011d58:	f7fe f9d0 	bl	80100fc <RegionCommonCountChannels>
 8011d5c:	2800      	cmp	r0, #0
 8011d5e:	d052      	beq.n	8011e06 <RegionUS915NextChannel+0xda>
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 8011d60:	f994 3008 	ldrsb.w	r3, [r4, #8]
 8011d64:	2b03      	cmp	r3, #3
 8011d66:	dd08      	ble.n	8011d7a <RegionUS915NextChannel+0x4e>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8011d68:	4b44      	ldr	r3, [pc, #272]	; (8011e7c <RegionUS915NextChannel+0x150>)
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	7a1a      	ldrb	r2, [r3, #8]
 8011d6e:	b922      	cbnz	r2, 8011d7a <RegionUS915NextChannel+0x4e>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8011d70:	4a43      	ldr	r2, [pc, #268]	; (8011e80 <RegionUS915NextChannel+0x154>)
 8011d72:	6812      	ldr	r2, [r2, #0]
 8011d74:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 8011d78:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8011d7a:	7a63      	ldrb	r3, [r4, #9]
 8011d7c:	f88d 300c 	strb.w	r3, [sp, #12]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8011d80:	7a23      	ldrb	r3, [r4, #8]
 8011d82:	f88d 300d 	strb.w	r3, [sp, #13]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 8011d86:	4b3d      	ldr	r3, [pc, #244]	; (8011e7c <RegionUS915NextChannel+0x150>)
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	9304      	str	r3, [sp, #16]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8011d8c:	4b3c      	ldr	r3, [pc, #240]	; (8011e80 <RegionUS915NextChannel+0x154>)
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	9305      	str	r3, [sp, #20]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
 8011d92:	4b3c      	ldr	r3, [pc, #240]	; (8011e84 <RegionUS915NextChannel+0x158>)
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	9306      	str	r3, [sp, #24]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 8011d98:	2348      	movs	r3, #72	; 0x48
 8011d9a:	f8ad 301c 	strh.w	r3, [sp, #28]
    countChannelsParams.JoinChannels = NULL;
 8011d9e:	2300      	movs	r3, #0
 8011da0:	9308      	str	r3, [sp, #32]

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8011da2:	6823      	ldr	r3, [r4, #0]
 8011da4:	9309      	str	r3, [sp, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8011da6:	6863      	ldr	r3, [r4, #4]
 8011da8:	930a      	str	r3, [sp, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8011daa:	7aa3      	ldrb	r3, [r4, #10]
 8011dac:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 8011db0:	2301      	movs	r3, #1
 8011db2:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8011db6:	ab03      	add	r3, sp, #12
 8011db8:	9310      	str	r3, [sp, #64]	; 0x40

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8011dba:	ab0c      	add	r3, sp, #48	; 0x30
 8011dbc:	f104 020c 	add.w	r2, r4, #12
 8011dc0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011dc4:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8011dc8:	7d23      	ldrb	r3, [r4, #20]
 8011dca:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8011dce:	8ae1      	ldrh	r1, [r4, #22]
 8011dd0:	f994 0008 	ldrsb.w	r0, [r4, #8]
 8011dd4:	f7ff fa84 	bl	80112e0 <GetTimeOnAir>
 8011dd8:	900f      	str	r0, [sp, #60]	; 0x3c
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8011dda:	f8cd 8004 	str.w	r8, [sp, #4]
 8011dde:	f10d 038e 	add.w	r3, sp, #142	; 0x8e
 8011de2:	9300      	str	r3, [sp, #0]
 8011de4:	f10d 038f 	add.w	r3, sp, #143	; 0x8f
 8011de8:	aa11      	add	r2, sp, #68	; 0x44
 8011dea:	4639      	mov	r1, r7
 8011dec:	a809      	add	r0, sp, #36	; 0x24
 8011dee:	f7fe fb87 	bl	8010500 <RegionCommonIdentifyChannels>
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8011df2:	4605      	mov	r5, r0
 8011df4:	2800      	cmp	r0, #0
 8011df6:	d13c      	bne.n	8011e72 <RegionUS915NextChannel+0x146>
    {
        if( nextChanParams->Joined == true )
 8011df8:	7a63      	ldrb	r3, [r4, #9]
 8011dfa:	b98b      	cbnz	r3, 8011e20 <RegionUS915NextChannel+0xf4>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 8011dfc:	f994 3008 	ldrsb.w	r3, [r4, #8]
 8011e00:	b1db      	cbz	r3, 8011e3a <RegionUS915NextChannel+0x10e>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8011e02:	4603      	mov	r3, r0
 8011e04:	e026      	b.n	8011e54 <RegionUS915NextChannel+0x128>
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 8011e06:	4d1d      	ldr	r5, [pc, #116]	; (8011e7c <RegionUS915NextChannel+0x150>)
 8011e08:	4b1d      	ldr	r3, [pc, #116]	; (8011e80 <RegionUS915NextChannel+0x154>)
 8011e0a:	6819      	ldr	r1, [r3, #0]
 8011e0c:	2204      	movs	r2, #4
 8011e0e:	f501 7158 	add.w	r1, r1, #864	; 0x360
 8011e12:	6828      	ldr	r0, [r5, #0]
 8011e14:	f7fe f988 	bl	8010128 <RegionCommonChanMaskCopy>
        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8011e18:	682b      	ldr	r3, [r5, #0]
 8011e1a:	2200      	movs	r2, #0
 8011e1c:	731a      	strb	r2, [r3, #12]
 8011e1e:	e79f      	b.n	8011d60 <RegionUS915NextChannel+0x34>
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8011e20:	f89d 108f 	ldrb.w	r1, [sp, #143]	; 0x8f
 8011e24:	3901      	subs	r1, #1
 8011e26:	f000 ff2f 	bl	8012c88 <randr>
 8011e2a:	f100 0390 	add.w	r3, r0, #144	; 0x90
 8011e2e:	eb0d 0003 	add.w	r0, sp, r3
 8011e32:	f810 3c4c 	ldrb.w	r3, [r0, #-76]
 8011e36:	7033      	strb	r3, [r6, #0]
 8011e38:	e015      	b.n	8011e66 <RegionUS915NextChannel+0x13a>
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8011e3a:	4b10      	ldr	r3, [pc, #64]	; (8011e7c <RegionUS915NextChannel+0x150>)
 8011e3c:	6818      	ldr	r0, [r3, #0]
 8011e3e:	4632      	mov	r2, r6
 8011e40:	f100 010c 	add.w	r1, r0, #12
 8011e44:	f7fd ffe2 	bl	800fe0c <RegionBaseUSComputeNext125kHzJoinChannel>
 8011e48:	2803      	cmp	r0, #3
 8011e4a:	d10c      	bne.n	8011e66 <RegionUS915NextChannel+0x13a>
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8011e4c:	4605      	mov	r5, r0
 8011e4e:	e010      	b.n	8011e72 <RegionUS915NextChannel+0x146>
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
                {
                    i++;
 8011e50:	3301      	adds	r3, #1
 8011e52:	b2db      	uxtb	r3, r3
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8011e54:	4a09      	ldr	r2, [pc, #36]	; (8011e7c <RegionUS915NextChannel+0x150>)
 8011e56:	6812      	ldr	r2, [r2, #0]
 8011e58:	7a10      	ldrb	r0, [r2, #8]
 8011e5a:	4118      	asrs	r0, r3
 8011e5c:	f010 0f01 	tst.w	r0, #1
 8011e60:	d0f6      	beq.n	8011e50 <RegionUS915NextChannel+0x124>
                }
                *channel = 64 + i;
 8011e62:	3340      	adds	r3, #64	; 0x40
 8011e64:	7033      	strb	r3, [r6, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 8011e66:	2248      	movs	r2, #72	; 0x48
 8011e68:	7831      	ldrb	r1, [r6, #0]
 8011e6a:	4b04      	ldr	r3, [pc, #16]	; (8011e7c <RegionUS915NextChannel+0x150>)
 8011e6c:	6818      	ldr	r0, [r3, #0]
 8011e6e:	f7fe f92c 	bl	80100ca <RegionCommonChanDisable>
    }
    return status;
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 8011e72:	4628      	mov	r0, r5
 8011e74:	b024      	add	sp, #144	; 0x90
 8011e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e7a:	bf00      	nop
 8011e7c:	20003d50 	.word	0x20003d50
 8011e80:	20003d54 	.word	0x20003d54
 8011e84:	20003d4c 	.word	0x20003d4c

08011e88 <RegionUS915ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 8011e88:	4b04      	ldr	r3, [pc, #16]	; (8011e9c <RegionUS915ApplyDrOffset+0x14>)
 8011e8a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8011e8e:	5698      	ldrsb	r0, [r3, r2]

    if( datarate < 0 )
 8011e90:	2800      	cmp	r0, #0
 8011e92:	db01      	blt.n	8011e98 <RegionUS915ApplyDrOffset+0x10>
    }
    return datarate;
#else
    return 0;
#endif /* REGION_US915 */
}
 8011e94:	b2c0      	uxtb	r0, r0
 8011e96:	4770      	bx	lr
        datarate = DR_0;
 8011e98:	2000      	movs	r0, #0
 8011e9a:	e7fb      	b.n	8011e94 <RegionUS915ApplyDrOffset+0xc>
 8011e9c:	08015edc 	.word	0x08015edc

08011ea0 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 8011ea0:	b510      	push	{r4, lr}
 8011ea2:	4604      	mov	r4, r0
    memset1( ctx->X, 0, sizeof ctx->X );
 8011ea4:	2210      	movs	r2, #16
 8011ea6:	2100      	movs	r1, #0
 8011ea8:	30f1      	adds	r0, #241	; 0xf1
 8011eaa:	f000 ff12 	bl	8012cd2 <memset1>
    ctx->M_n = 0;
 8011eae:	2100      	movs	r1, #0
 8011eb0:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 8011eb4:	22f0      	movs	r2, #240	; 0xf0
 8011eb6:	4620      	mov	r0, r4
 8011eb8:	f000 ff0b 	bl	8012cd2 <memset1>
}
 8011ebc:	bd10      	pop	{r4, pc}

08011ebe <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 8011ebe:	b508      	push	{r3, lr}
 8011ec0:	4602      	mov	r2, r0
 8011ec2:	4608      	mov	r0, r1
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 8011ec4:	2110      	movs	r1, #16
 8011ec6:	f000 fb3b 	bl	8012540 <lorawan_aes_set_key>
}
 8011eca:	bd08      	pop	{r3, pc}

08011ecc <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 8011ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ed0:	b084      	sub	sp, #16
 8011ed2:	4604      	mov	r4, r0
 8011ed4:	460d      	mov	r5, r1
 8011ed6:	4616      	mov	r6, r2
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 8011ed8:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d054      	beq.n	8011f8a <AES_CMAC_Update+0xbe>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8011ee0:	f1c3 0810 	rsb	r8, r3, #16
 8011ee4:	4647      	mov	r7, r8
 8011ee6:	4590      	cmp	r8, r2
 8011ee8:	bf28      	it	cs
 8011eea:	4617      	movcs	r7, r2
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 8011eec:	f200 1001 	addw	r0, r0, #257	; 0x101
 8011ef0:	b2ba      	uxth	r2, r7
 8011ef2:	4418      	add	r0, r3
 8011ef4:	f000 fed5 	bl	8012ca2 <memcpy1>
        ctx->M_n += mlen;
 8011ef8:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8011efc:	443b      	add	r3, r7
 8011efe:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8011f02:	2b0f      	cmp	r3, #15
 8011f04:	d94d      	bls.n	8011fa2 <AES_CMAC_Update+0xd6>
 8011f06:	45b0      	cmp	r8, r6
 8011f08:	d24b      	bcs.n	8011fa2 <AES_CMAC_Update+0xd6>
            return;
        XOR( ctx->M_last, ctx->X );
 8011f0a:	2300      	movs	r3, #0
 8011f0c:	e008      	b.n	8011f20 <AES_CMAC_Update+0x54>
 8011f0e:	18e2      	adds	r2, r4, r3
 8011f10:	f892 10f1 	ldrb.w	r1, [r2, #241]	; 0xf1
 8011f14:	f892 0101 	ldrb.w	r0, [r2, #257]	; 0x101
 8011f18:	4041      	eors	r1, r0
 8011f1a:	f882 10f1 	strb.w	r1, [r2, #241]	; 0xf1
 8011f1e:	3301      	adds	r3, #1
 8011f20:	2b0f      	cmp	r3, #15
 8011f22:	ddf4      	ble.n	8011f0e <AES_CMAC_Update+0x42>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8011f24:	f104 08f1 	add.w	r8, r4, #241	; 0xf1
 8011f28:	2210      	movs	r2, #16
 8011f2a:	4641      	mov	r1, r8
 8011f2c:	4668      	mov	r0, sp
 8011f2e:	f000 feb8 	bl	8012ca2 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8011f32:	4622      	mov	r2, r4
 8011f34:	4669      	mov	r1, sp
 8011f36:	4668      	mov	r0, sp
 8011f38:	f000 fb84 	bl	8012644 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8011f3c:	2210      	movs	r2, #16
 8011f3e:	4669      	mov	r1, sp
 8011f40:	4640      	mov	r0, r8
 8011f42:	f000 feae 	bl	8012ca2 <memcpy1>

        data += mlen;
 8011f46:	443d      	add	r5, r7
        len -= mlen;
 8011f48:	1bf6      	subs	r6, r6, r7
 8011f4a:	e01e      	b.n	8011f8a <AES_CMAC_Update+0xbe>
    }
    while( len > 16 )
    { /* not last block */

        XOR( data, ctx->X );
 8011f4c:	eb04 0e03 	add.w	lr, r4, r3
 8011f50:	f89e c0f1 	ldrb.w	ip, [lr, #241]	; 0xf1
 8011f54:	5cea      	ldrb	r2, [r5, r3]
 8011f56:	ea8c 0c02 	eor.w	ip, ip, r2
 8011f5a:	f88e c0f1 	strb.w	ip, [lr, #241]	; 0xf1
 8011f5e:	3301      	adds	r3, #1
 8011f60:	2b0f      	cmp	r3, #15
 8011f62:	ddf3      	ble.n	8011f4c <AES_CMAC_Update+0x80>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8011f64:	f104 07f1 	add.w	r7, r4, #241	; 0xf1
 8011f68:	2210      	movs	r2, #16
 8011f6a:	4639      	mov	r1, r7
 8011f6c:	4668      	mov	r0, sp
 8011f6e:	f000 fe98 	bl	8012ca2 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8011f72:	4622      	mov	r2, r4
 8011f74:	4669      	mov	r1, sp
 8011f76:	4668      	mov	r0, sp
 8011f78:	f000 fb64 	bl	8012644 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8011f7c:	2210      	movs	r2, #16
 8011f7e:	4669      	mov	r1, sp
 8011f80:	4638      	mov	r0, r7
 8011f82:	f000 fe8e 	bl	8012ca2 <memcpy1>

        data += 16;
 8011f86:	3510      	adds	r5, #16
        len -= 16;
 8011f88:	3e10      	subs	r6, #16
    while( len > 16 )
 8011f8a:	2e10      	cmp	r6, #16
 8011f8c:	d901      	bls.n	8011f92 <AES_CMAC_Update+0xc6>
        XOR( data, ctx->X );
 8011f8e:	2300      	movs	r3, #0
 8011f90:	e7e6      	b.n	8011f60 <AES_CMAC_Update+0x94>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8011f92:	b2b2      	uxth	r2, r6
 8011f94:	4629      	mov	r1, r5
 8011f96:	f204 1001 	addw	r0, r4, #257	; 0x101
 8011f9a:	f000 fe82 	bl	8012ca2 <memcpy1>
    ctx->M_n = len;
 8011f9e:	f8c4 6114 	str.w	r6, [r4, #276]	; 0x114
}
 8011fa2:	b004      	add	sp, #16
 8011fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011fa8 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 8011fa8:	b530      	push	{r4, r5, lr}
 8011faa:	b089      	sub	sp, #36	; 0x24
 8011fac:	4605      	mov	r5, r0
 8011fae:	460c      	mov	r4, r1
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 8011fb0:	2210      	movs	r2, #16
 8011fb2:	2100      	movs	r1, #0
 8011fb4:	eb0d 0002 	add.w	r0, sp, r2
 8011fb8:	f000 fe8b 	bl	8012cd2 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 8011fbc:	4622      	mov	r2, r4
 8011fbe:	a904      	add	r1, sp, #16
 8011fc0:	4608      	mov	r0, r1
 8011fc2:	f000 fb3f 	bl	8012644 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 8011fc6:	f99d 3010 	ldrsb.w	r3, [sp, #16]
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	db01      	blt.n	8011fd2 <AES_CMAC_Final+0x2a>
    {
        LSHIFT( K, K );
        K[15] ^= 0x87;
    }
    else
        LSHIFT( K, K );
 8011fce:	2300      	movs	r3, #0
 8011fd0:	e030      	b.n	8012034 <AES_CMAC_Final+0x8c>
        LSHIFT( K, K );
 8011fd2:	2300      	movs	r3, #0
 8011fd4:	2b0e      	cmp	r3, #14
 8011fd6:	dc11      	bgt.n	8011ffc <AES_CMAC_Final+0x54>
 8011fd8:	f103 0220 	add.w	r2, r3, #32
 8011fdc:	eb0d 0102 	add.w	r1, sp, r2
 8011fe0:	f811 0c10 	ldrb.w	r0, [r1, #-16]
 8011fe4:	3301      	adds	r3, #1
 8011fe6:	f103 0220 	add.w	r2, r3, #32
 8011fea:	446a      	add	r2, sp
 8011fec:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8011ff0:	09d2      	lsrs	r2, r2, #7
 8011ff2:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8011ff6:	f801 2c10 	strb.w	r2, [r1, #-16]
 8011ffa:	e7eb      	b.n	8011fd4 <AES_CMAC_Final+0x2c>
 8011ffc:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8012000:	005b      	lsls	r3, r3, #1
 8012002:	b2db      	uxtb	r3, r3
 8012004:	f88d 301f 	strb.w	r3, [sp, #31]
        K[15] ^= 0x87;
 8012008:	f083 0387 	eor.w	r3, r3, #135	; 0x87
 801200c:	f88d 301f 	strb.w	r3, [sp, #31]
 8012010:	e017      	b.n	8012042 <AES_CMAC_Final+0x9a>
        LSHIFT( K, K );
 8012012:	f103 0220 	add.w	r2, r3, #32
 8012016:	eb0d 0102 	add.w	r1, sp, r2
 801201a:	f811 0c10 	ldrb.w	r0, [r1, #-16]
 801201e:	3301      	adds	r3, #1
 8012020:	f103 0220 	add.w	r2, r3, #32
 8012024:	446a      	add	r2, sp
 8012026:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 801202a:	09d2      	lsrs	r2, r2, #7
 801202c:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8012030:	f801 2c10 	strb.w	r2, [r1, #-16]
 8012034:	2b0e      	cmp	r3, #14
 8012036:	ddec      	ble.n	8012012 <AES_CMAC_Final+0x6a>
 8012038:	f89d 301f 	ldrb.w	r3, [sp, #31]
 801203c:	005b      	lsls	r3, r3, #1
 801203e:	f88d 301f 	strb.w	r3, [sp, #31]

    if( ctx->M_n == 16 )
 8012042:	f8d4 0114 	ldr.w	r0, [r4, #276]	; 0x114
 8012046:	2810      	cmp	r0, #16
 8012048:	d014      	beq.n	8012074 <AES_CMAC_Final+0xcc>
        XOR( K, ctx->M_last );
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 801204a:	f99d 3010 	ldrsb.w	r3, [sp, #16]
 801204e:	2b00      	cmp	r3, #0
 8012050:	db30      	blt.n	80120b4 <AES_CMAC_Final+0x10c>
        {
            LSHIFT( K, K );
            K[15] ^= 0x87;
        }
        else
            LSHIFT( K, K );
 8012052:	2300      	movs	r3, #0
 8012054:	e041      	b.n	80120da <AES_CMAC_Final+0x132>
        XOR( K, ctx->M_last );
 8012056:	18e1      	adds	r1, r4, r3
 8012058:	f891 2101 	ldrb.w	r2, [r1, #257]	; 0x101
 801205c:	f103 0020 	add.w	r0, r3, #32
 8012060:	4468      	add	r0, sp
 8012062:	f810 0c10 	ldrb.w	r0, [r0, #-16]
 8012066:	4042      	eors	r2, r0
 8012068:	f881 2101 	strb.w	r2, [r1, #257]	; 0x101
 801206c:	3301      	adds	r3, #1
 801206e:	2b0f      	cmp	r3, #15
 8012070:	ddf1      	ble.n	8012056 <AES_CMAC_Final+0xae>
 8012072:	e059      	b.n	8012128 <AES_CMAC_Final+0x180>
 8012074:	2300      	movs	r3, #0
 8012076:	e7fa      	b.n	801206e <AES_CMAC_Final+0xc6>
            LSHIFT( K, K );
 8012078:	f103 0220 	add.w	r2, r3, #32
 801207c:	eb0d 0102 	add.w	r1, sp, r2
 8012080:	f811 cc10 	ldrb.w	ip, [r1, #-16]
 8012084:	3301      	adds	r3, #1
 8012086:	f103 0220 	add.w	r2, r3, #32
 801208a:	446a      	add	r2, sp
 801208c:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8012090:	09d2      	lsrs	r2, r2, #7
 8012092:	ea42 024c 	orr.w	r2, r2, ip, lsl #1
 8012096:	f801 2c10 	strb.w	r2, [r1, #-16]
 801209a:	2b0e      	cmp	r3, #14
 801209c:	ddec      	ble.n	8012078 <AES_CMAC_Final+0xd0>
 801209e:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80120a2:	005b      	lsls	r3, r3, #1
 80120a4:	b2db      	uxtb	r3, r3
 80120a6:	f88d 301f 	strb.w	r3, [sp, #31]
            K[15] ^= 0x87;
 80120aa:	f083 0387 	eor.w	r3, r3, #135	; 0x87
 80120ae:	f88d 301f 	strb.w	r3, [sp, #31]
 80120b2:	e019      	b.n	80120e8 <AES_CMAC_Final+0x140>
            LSHIFT( K, K );
 80120b4:	2300      	movs	r3, #0
 80120b6:	e7f0      	b.n	801209a <AES_CMAC_Final+0xf2>
            LSHIFT( K, K );
 80120b8:	f103 0220 	add.w	r2, r3, #32
 80120bc:	eb0d 0102 	add.w	r1, sp, r2
 80120c0:	f811 cc10 	ldrb.w	ip, [r1, #-16]
 80120c4:	3301      	adds	r3, #1
 80120c6:	f103 0220 	add.w	r2, r3, #32
 80120ca:	446a      	add	r2, sp
 80120cc:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 80120d0:	09d2      	lsrs	r2, r2, #7
 80120d2:	ea42 024c 	orr.w	r2, r2, ip, lsl #1
 80120d6:	f801 2c10 	strb.w	r2, [r1, #-16]
 80120da:	2b0e      	cmp	r3, #14
 80120dc:	ddec      	ble.n	80120b8 <AES_CMAC_Final+0x110>
 80120de:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80120e2:	005b      	lsls	r3, r3, #1
 80120e4:	f88d 301f 	strb.w	r3, [sp, #31]

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 80120e8:	4420      	add	r0, r4
 80120ea:	2380      	movs	r3, #128	; 0x80
 80120ec:	f880 3101 	strb.w	r3, [r0, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80120f0:	e003      	b.n	80120fa <AES_CMAC_Final+0x152>
            ctx->M_last[ctx->M_n] = 0;
 80120f2:	4423      	add	r3, r4
 80120f4:	2200      	movs	r2, #0
 80120f6:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80120fa:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80120fe:	3301      	adds	r3, #1
 8012100:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8012104:	2b0f      	cmp	r3, #15
 8012106:	d9f4      	bls.n	80120f2 <AES_CMAC_Final+0x14a>

        XOR( K, ctx->M_last );
 8012108:	2300      	movs	r3, #0
 801210a:	e00b      	b.n	8012124 <AES_CMAC_Final+0x17c>
 801210c:	18e1      	adds	r1, r4, r3
 801210e:	f891 2101 	ldrb.w	r2, [r1, #257]	; 0x101
 8012112:	f103 0020 	add.w	r0, r3, #32
 8012116:	4468      	add	r0, sp
 8012118:	f810 0c10 	ldrb.w	r0, [r0, #-16]
 801211c:	4042      	eors	r2, r0
 801211e:	f881 2101 	strb.w	r2, [r1, #257]	; 0x101
 8012122:	3301      	adds	r3, #1
 8012124:	2b0f      	cmp	r3, #15
 8012126:	ddf1      	ble.n	801210c <AES_CMAC_Final+0x164>
 8012128:	2300      	movs	r3, #0
 801212a:	e009      	b.n	8012140 <AES_CMAC_Final+0x198>
    }
    XOR( ctx->M_last, ctx->X );
 801212c:	18e2      	adds	r2, r4, r3
 801212e:	f892 c0f1 	ldrb.w	ip, [r2, #241]	; 0xf1
 8012132:	f892 1101 	ldrb.w	r1, [r2, #257]	; 0x101
 8012136:	ea8c 0c01 	eor.w	ip, ip, r1
 801213a:	f882 c0f1 	strb.w	ip, [r2, #241]	; 0xf1
 801213e:	3301      	adds	r3, #1
 8012140:	2b0f      	cmp	r3, #15
 8012142:	ddf3      	ble.n	801212c <AES_CMAC_Final+0x184>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8012144:	2210      	movs	r2, #16
 8012146:	f104 01f1 	add.w	r1, r4, #241	; 0xf1
 801214a:	4668      	mov	r0, sp
 801214c:	f000 fda9 	bl	8012ca2 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 8012150:	4622      	mov	r2, r4
 8012152:	4629      	mov	r1, r5
 8012154:	4668      	mov	r0, sp
 8012156:	f000 fa75 	bl	8012644 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 801215a:	2210      	movs	r2, #16
 801215c:	2100      	movs	r1, #0
 801215e:	eb0d 0002 	add.w	r0, sp, r2
 8012162:	f000 fdb6 	bl	8012cd2 <memset1>
}
 8012166:	b009      	add	sp, #36	; 0x24
 8012168:	bd30      	pop	{r4, r5, pc}

0801216a <copy_block>:
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 801216a:	780b      	ldrb	r3, [r1, #0]
 801216c:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 801216e:	784b      	ldrb	r3, [r1, #1]
 8012170:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 8012172:	788b      	ldrb	r3, [r1, #2]
 8012174:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 8012176:	78cb      	ldrb	r3, [r1, #3]
 8012178:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 801217a:	790b      	ldrb	r3, [r1, #4]
 801217c:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 801217e:	794b      	ldrb	r3, [r1, #5]
 8012180:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 8012182:	798b      	ldrb	r3, [r1, #6]
 8012184:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 8012186:	79cb      	ldrb	r3, [r1, #7]
 8012188:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 801218a:	7a0b      	ldrb	r3, [r1, #8]
 801218c:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 801218e:	7a4b      	ldrb	r3, [r1, #9]
 8012190:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 8012192:	7a8b      	ldrb	r3, [r1, #10]
 8012194:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 8012196:	7acb      	ldrb	r3, [r1, #11]
 8012198:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 801219a:	7b0b      	ldrb	r3, [r1, #12]
 801219c:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 801219e:	7b4b      	ldrb	r3, [r1, #13]
 80121a0:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 80121a2:	7b8b      	ldrb	r3, [r1, #14]
 80121a4:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 80121a6:	7bcb      	ldrb	r3, [r1, #15]
 80121a8:	73c3      	strb	r3, [r0, #15]
#endif
}
 80121aa:	4770      	bx	lr

080121ac <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
    while( nn-- )
 80121ac:	e004      	b.n	80121b8 <copy_block_nn+0xc>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 80121ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80121b2:	f800 2b01 	strb.w	r2, [r0], #1
    while( nn-- )
 80121b6:	461a      	mov	r2, r3
 80121b8:	1e53      	subs	r3, r2, #1
 80121ba:	b2db      	uxtb	r3, r3
 80121bc:	2a00      	cmp	r2, #0
 80121be:	d1f6      	bne.n	80121ae <copy_block_nn+0x2>
}
 80121c0:	4770      	bx	lr

080121c2 <xor_block>:
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 80121c2:	780b      	ldrb	r3, [r1, #0]
 80121c4:	7802      	ldrb	r2, [r0, #0]
 80121c6:	4053      	eors	r3, r2
 80121c8:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 80121ca:	784b      	ldrb	r3, [r1, #1]
 80121cc:	7842      	ldrb	r2, [r0, #1]
 80121ce:	4053      	eors	r3, r2
 80121d0:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 80121d2:	788b      	ldrb	r3, [r1, #2]
 80121d4:	7882      	ldrb	r2, [r0, #2]
 80121d6:	4053      	eors	r3, r2
 80121d8:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 80121da:	78cb      	ldrb	r3, [r1, #3]
 80121dc:	78c2      	ldrb	r2, [r0, #3]
 80121de:	4053      	eors	r3, r2
 80121e0:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 80121e2:	790b      	ldrb	r3, [r1, #4]
 80121e4:	7902      	ldrb	r2, [r0, #4]
 80121e6:	4053      	eors	r3, r2
 80121e8:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 80121ea:	794b      	ldrb	r3, [r1, #5]
 80121ec:	7942      	ldrb	r2, [r0, #5]
 80121ee:	4053      	eors	r3, r2
 80121f0:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 80121f2:	798b      	ldrb	r3, [r1, #6]
 80121f4:	7982      	ldrb	r2, [r0, #6]
 80121f6:	4053      	eors	r3, r2
 80121f8:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 80121fa:	79cb      	ldrb	r3, [r1, #7]
 80121fc:	79c2      	ldrb	r2, [r0, #7]
 80121fe:	4053      	eors	r3, r2
 8012200:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8012202:	7a0b      	ldrb	r3, [r1, #8]
 8012204:	7a02      	ldrb	r2, [r0, #8]
 8012206:	4053      	eors	r3, r2
 8012208:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 801220a:	7a4b      	ldrb	r3, [r1, #9]
 801220c:	7a42      	ldrb	r2, [r0, #9]
 801220e:	4053      	eors	r3, r2
 8012210:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8012212:	7a8b      	ldrb	r3, [r1, #10]
 8012214:	7a82      	ldrb	r2, [r0, #10]
 8012216:	4053      	eors	r3, r2
 8012218:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 801221a:	7acb      	ldrb	r3, [r1, #11]
 801221c:	7ac2      	ldrb	r2, [r0, #11]
 801221e:	4053      	eors	r3, r2
 8012220:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8012222:	7b0b      	ldrb	r3, [r1, #12]
 8012224:	7b02      	ldrb	r2, [r0, #12]
 8012226:	4053      	eors	r3, r2
 8012228:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 801222a:	7b4b      	ldrb	r3, [r1, #13]
 801222c:	7b42      	ldrb	r2, [r0, #13]
 801222e:	4053      	eors	r3, r2
 8012230:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8012232:	7b8b      	ldrb	r3, [r1, #14]
 8012234:	7b82      	ldrb	r2, [r0, #14]
 8012236:	4053      	eors	r3, r2
 8012238:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 801223a:	7bcb      	ldrb	r3, [r1, #15]
 801223c:	7bc2      	ldrb	r2, [r0, #15]
 801223e:	4053      	eors	r3, r2
 8012240:	73c3      	strb	r3, [r0, #15]
#endif
}
 8012242:	4770      	bx	lr

08012244 <copy_and_key>:
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8012244:	780b      	ldrb	r3, [r1, #0]
 8012246:	f892 c000 	ldrb.w	ip, [r2]
 801224a:	ea83 030c 	eor.w	r3, r3, ip
 801224e:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8012250:	784b      	ldrb	r3, [r1, #1]
 8012252:	f892 c001 	ldrb.w	ip, [r2, #1]
 8012256:	ea83 030c 	eor.w	r3, r3, ip
 801225a:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 801225c:	788b      	ldrb	r3, [r1, #2]
 801225e:	f892 c002 	ldrb.w	ip, [r2, #2]
 8012262:	ea83 030c 	eor.w	r3, r3, ip
 8012266:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8012268:	78cb      	ldrb	r3, [r1, #3]
 801226a:	f892 c003 	ldrb.w	ip, [r2, #3]
 801226e:	ea83 030c 	eor.w	r3, r3, ip
 8012272:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8012274:	790b      	ldrb	r3, [r1, #4]
 8012276:	f892 c004 	ldrb.w	ip, [r2, #4]
 801227a:	ea83 030c 	eor.w	r3, r3, ip
 801227e:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8012280:	794b      	ldrb	r3, [r1, #5]
 8012282:	f892 c005 	ldrb.w	ip, [r2, #5]
 8012286:	ea83 030c 	eor.w	r3, r3, ip
 801228a:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 801228c:	798b      	ldrb	r3, [r1, #6]
 801228e:	f892 c006 	ldrb.w	ip, [r2, #6]
 8012292:	ea83 030c 	eor.w	r3, r3, ip
 8012296:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8012298:	79cb      	ldrb	r3, [r1, #7]
 801229a:	f892 c007 	ldrb.w	ip, [r2, #7]
 801229e:	ea83 030c 	eor.w	r3, r3, ip
 80122a2:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 80122a4:	7a0b      	ldrb	r3, [r1, #8]
 80122a6:	f892 c008 	ldrb.w	ip, [r2, #8]
 80122aa:	ea83 030c 	eor.w	r3, r3, ip
 80122ae:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 80122b0:	7a4b      	ldrb	r3, [r1, #9]
 80122b2:	f892 c009 	ldrb.w	ip, [r2, #9]
 80122b6:	ea83 030c 	eor.w	r3, r3, ip
 80122ba:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 80122bc:	7a8b      	ldrb	r3, [r1, #10]
 80122be:	f892 c00a 	ldrb.w	ip, [r2, #10]
 80122c2:	ea83 030c 	eor.w	r3, r3, ip
 80122c6:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 80122c8:	7acb      	ldrb	r3, [r1, #11]
 80122ca:	f892 c00b 	ldrb.w	ip, [r2, #11]
 80122ce:	ea83 030c 	eor.w	r3, r3, ip
 80122d2:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 80122d4:	7b0b      	ldrb	r3, [r1, #12]
 80122d6:	f892 c00c 	ldrb.w	ip, [r2, #12]
 80122da:	ea83 030c 	eor.w	r3, r3, ip
 80122de:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 80122e0:	7b4b      	ldrb	r3, [r1, #13]
 80122e2:	f892 c00d 	ldrb.w	ip, [r2, #13]
 80122e6:	ea83 030c 	eor.w	r3, r3, ip
 80122ea:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 80122ec:	7b8b      	ldrb	r3, [r1, #14]
 80122ee:	f892 c00e 	ldrb.w	ip, [r2, #14]
 80122f2:	ea83 030c 	eor.w	r3, r3, ip
 80122f6:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 80122f8:	7bcb      	ldrb	r3, [r1, #15]
 80122fa:	7bd2      	ldrb	r2, [r2, #15]
 80122fc:	4053      	eors	r3, r2
 80122fe:	73c3      	strb	r3, [r0, #15]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8012300:	4770      	bx	lr

08012302 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8012302:	b508      	push	{r3, lr}
    xor_block(d, k);
 8012304:	f7ff ff5d 	bl	80121c2 <xor_block>
}
 8012308:	bd08      	pop	{r3, pc}
	...

0801230c <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 801230c:	7802      	ldrb	r2, [r0, #0]
 801230e:	4b18      	ldr	r3, [pc, #96]	; (8012370 <shift_sub_rows+0x64>)
 8012310:	5c9a      	ldrb	r2, [r3, r2]
 8012312:	7002      	strb	r2, [r0, #0]
 8012314:	7902      	ldrb	r2, [r0, #4]
 8012316:	5c9a      	ldrb	r2, [r3, r2]
 8012318:	7102      	strb	r2, [r0, #4]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 801231a:	7a02      	ldrb	r2, [r0, #8]
 801231c:	5c9a      	ldrb	r2, [r3, r2]
 801231e:	7202      	strb	r2, [r0, #8]
 8012320:	7b02      	ldrb	r2, [r0, #12]
 8012322:	5c9a      	ldrb	r2, [r3, r2]
 8012324:	7302      	strb	r2, [r0, #12]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8012326:	7842      	ldrb	r2, [r0, #1]
 8012328:	7941      	ldrb	r1, [r0, #5]
 801232a:	5c59      	ldrb	r1, [r3, r1]
 801232c:	7041      	strb	r1, [r0, #1]
 801232e:	7a41      	ldrb	r1, [r0, #9]
 8012330:	5c59      	ldrb	r1, [r3, r1]
 8012332:	7141      	strb	r1, [r0, #5]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8012334:	7b41      	ldrb	r1, [r0, #13]
 8012336:	5c59      	ldrb	r1, [r3, r1]
 8012338:	7241      	strb	r1, [r0, #9]
 801233a:	5c9a      	ldrb	r2, [r3, r2]
 801233c:	7342      	strb	r2, [r0, #13]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 801233e:	7882      	ldrb	r2, [r0, #2]
 8012340:	7a81      	ldrb	r1, [r0, #10]
 8012342:	5c59      	ldrb	r1, [r3, r1]
 8012344:	7081      	strb	r1, [r0, #2]
 8012346:	5c9a      	ldrb	r2, [r3, r2]
 8012348:	7282      	strb	r2, [r0, #10]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 801234a:	7982      	ldrb	r2, [r0, #6]
 801234c:	7b81      	ldrb	r1, [r0, #14]
 801234e:	5c59      	ldrb	r1, [r3, r1]
 8012350:	7181      	strb	r1, [r0, #6]
 8012352:	5c9a      	ldrb	r2, [r3, r2]
 8012354:	7382      	strb	r2, [r0, #14]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8012356:	7bc2      	ldrb	r2, [r0, #15]
 8012358:	7ac1      	ldrb	r1, [r0, #11]
 801235a:	5c59      	ldrb	r1, [r3, r1]
 801235c:	73c1      	strb	r1, [r0, #15]
 801235e:	79c1      	ldrb	r1, [r0, #7]
 8012360:	5c59      	ldrb	r1, [r3, r1]
 8012362:	72c1      	strb	r1, [r0, #11]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8012364:	78c1      	ldrb	r1, [r0, #3]
 8012366:	5c59      	ldrb	r1, [r3, r1]
 8012368:	71c1      	strb	r1, [r0, #7]
 801236a:	5c9b      	ldrb	r3, [r3, r2]
 801236c:	70c3      	strb	r3, [r0, #3]
}
 801236e:	4770      	bx	lr
 8012370:	08016120 	.word	0x08016120

08012374 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 8012374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012378:	b084      	sub	sp, #16
 801237a:	4604      	mov	r4, r0
    block_copy(st, dt);
 801237c:	4601      	mov	r1, r0
 801237e:	4668      	mov	r0, sp
 8012380:	f7ff fef3 	bl	801216a <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8012384:	f89d c000 	ldrb.w	ip, [sp]
 8012388:	4b6a      	ldr	r3, [pc, #424]	; (8012534 <mix_sub_columns+0x1c0>)
 801238a:	f813 000c 	ldrb.w	r0, [r3, ip]
 801238e:	f89d 8005 	ldrb.w	r8, [sp, #5]
 8012392:	4a69      	ldr	r2, [pc, #420]	; (8012538 <mix_sub_columns+0x1c4>)
 8012394:	f812 9008 	ldrb.w	r9, [r2, r8]
 8012398:	f89d e00a 	ldrb.w	lr, [sp, #10]
 801239c:	4967      	ldr	r1, [pc, #412]	; (801253c <mix_sub_columns+0x1c8>)
 801239e:	f811 500e 	ldrb.w	r5, [r1, lr]
 80123a2:	f89d 700f 	ldrb.w	r7, [sp, #15]
 80123a6:	5dce      	ldrb	r6, [r1, r7]
 80123a8:	ea80 0009 	eor.w	r0, r0, r9
 80123ac:	4068      	eors	r0, r5
 80123ae:	4070      	eors	r0, r6
 80123b0:	7020      	strb	r0, [r4, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80123b2:	f811 000c 	ldrb.w	r0, [r1, ip]
 80123b6:	f813 a008 	ldrb.w	sl, [r3, r8]
 80123ba:	f812 900e 	ldrb.w	r9, [r2, lr]
 80123be:	ea80 0a0a 	eor.w	sl, r0, sl
 80123c2:	ea89 090a 	eor.w	r9, r9, sl
 80123c6:	ea86 0609 	eor.w	r6, r6, r9
 80123ca:	7066      	strb	r6, [r4, #1]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 80123cc:	f811 8008 	ldrb.w	r8, [r1, r8]
 80123d0:	f813 e00e 	ldrb.w	lr, [r3, lr]
 80123d4:	5dd6      	ldrb	r6, [r2, r7]
 80123d6:	ea80 0008 	eor.w	r0, r0, r8
 80123da:	ea8e 0000 	eor.w	r0, lr, r0
 80123de:	4070      	eors	r0, r6
 80123e0:	70a0      	strb	r0, [r4, #2]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 80123e2:	f812 600c 	ldrb.w	r6, [r2, ip]
 80123e6:	5dd8      	ldrb	r0, [r3, r7]
 80123e8:	ea86 0608 	eor.w	r6, r6, r8
 80123ec:	4075      	eors	r5, r6
 80123ee:	4045      	eors	r5, r0
 80123f0:	70e5      	strb	r5, [r4, #3]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 80123f2:	f89d c004 	ldrb.w	ip, [sp, #4]
 80123f6:	f813 000c 	ldrb.w	r0, [r3, ip]
 80123fa:	f89d 8009 	ldrb.w	r8, [sp, #9]
 80123fe:	f812 9008 	ldrb.w	r9, [r2, r8]
 8012402:	f89d e00e 	ldrb.w	lr, [sp, #14]
 8012406:	f811 500e 	ldrb.w	r5, [r1, lr]
 801240a:	f89d 7003 	ldrb.w	r7, [sp, #3]
 801240e:	5dce      	ldrb	r6, [r1, r7]
 8012410:	ea80 0009 	eor.w	r0, r0, r9
 8012414:	4068      	eors	r0, r5
 8012416:	4070      	eors	r0, r6
 8012418:	7120      	strb	r0, [r4, #4]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 801241a:	f811 000c 	ldrb.w	r0, [r1, ip]
 801241e:	f813 a008 	ldrb.w	sl, [r3, r8]
 8012422:	f812 900e 	ldrb.w	r9, [r2, lr]
 8012426:	ea80 0a0a 	eor.w	sl, r0, sl
 801242a:	ea89 090a 	eor.w	r9, r9, sl
 801242e:	ea86 0609 	eor.w	r6, r6, r9
 8012432:	7166      	strb	r6, [r4, #5]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8012434:	f811 8008 	ldrb.w	r8, [r1, r8]
 8012438:	f813 e00e 	ldrb.w	lr, [r3, lr]
 801243c:	5dd6      	ldrb	r6, [r2, r7]
 801243e:	ea80 0008 	eor.w	r0, r0, r8
 8012442:	ea8e 0000 	eor.w	r0, lr, r0
 8012446:	4070      	eors	r0, r6
 8012448:	71a0      	strb	r0, [r4, #6]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 801244a:	f812 600c 	ldrb.w	r6, [r2, ip]
 801244e:	5dd8      	ldrb	r0, [r3, r7]
 8012450:	ea86 0608 	eor.w	r6, r6, r8
 8012454:	4075      	eors	r5, r6
 8012456:	4045      	eors	r5, r0
 8012458:	71e5      	strb	r5, [r4, #7]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 801245a:	f89d c008 	ldrb.w	ip, [sp, #8]
 801245e:	f813 000c 	ldrb.w	r0, [r3, ip]
 8012462:	f89d 800d 	ldrb.w	r8, [sp, #13]
 8012466:	f812 9008 	ldrb.w	r9, [r2, r8]
 801246a:	f89d e002 	ldrb.w	lr, [sp, #2]
 801246e:	f811 500e 	ldrb.w	r5, [r1, lr]
 8012472:	f89d 7007 	ldrb.w	r7, [sp, #7]
 8012476:	5dce      	ldrb	r6, [r1, r7]
 8012478:	ea80 0009 	eor.w	r0, r0, r9
 801247c:	4068      	eors	r0, r5
 801247e:	4070      	eors	r0, r6
 8012480:	7220      	strb	r0, [r4, #8]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8012482:	f811 000c 	ldrb.w	r0, [r1, ip]
 8012486:	f813 a008 	ldrb.w	sl, [r3, r8]
 801248a:	f812 900e 	ldrb.w	r9, [r2, lr]
 801248e:	ea80 0a0a 	eor.w	sl, r0, sl
 8012492:	ea89 090a 	eor.w	r9, r9, sl
 8012496:	ea86 0609 	eor.w	r6, r6, r9
 801249a:	7266      	strb	r6, [r4, #9]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 801249c:	f811 8008 	ldrb.w	r8, [r1, r8]
 80124a0:	f813 e00e 	ldrb.w	lr, [r3, lr]
 80124a4:	5dd6      	ldrb	r6, [r2, r7]
 80124a6:	ea80 0008 	eor.w	r0, r0, r8
 80124aa:	ea8e 0000 	eor.w	r0, lr, r0
 80124ae:	4070      	eors	r0, r6
 80124b0:	72a0      	strb	r0, [r4, #10]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 80124b2:	f812 600c 	ldrb.w	r6, [r2, ip]
 80124b6:	5dd8      	ldrb	r0, [r3, r7]
 80124b8:	ea86 0608 	eor.w	r6, r6, r8
 80124bc:	4075      	eors	r5, r6
 80124be:	4045      	eors	r5, r0
 80124c0:	72e5      	strb	r5, [r4, #11]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 80124c2:	f89d 600c 	ldrb.w	r6, [sp, #12]
 80124c6:	5d98      	ldrb	r0, [r3, r6]
 80124c8:	f89d 8001 	ldrb.w	r8, [sp, #1]
 80124cc:	f812 9008 	ldrb.w	r9, [r2, r8]
 80124d0:	f89d 7006 	ldrb.w	r7, [sp, #6]
 80124d4:	f811 c007 	ldrb.w	ip, [r1, r7]
 80124d8:	f89d 500b 	ldrb.w	r5, [sp, #11]
 80124dc:	f811 e005 	ldrb.w	lr, [r1, r5]
 80124e0:	ea80 0009 	eor.w	r0, r0, r9
 80124e4:	ea8c 0000 	eor.w	r0, ip, r0
 80124e8:	ea8e 0000 	eor.w	r0, lr, r0
 80124ec:	7320      	strb	r0, [r4, #12]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 80124ee:	5d88      	ldrb	r0, [r1, r6]
 80124f0:	f813 a008 	ldrb.w	sl, [r3, r8]
 80124f4:	f812 9007 	ldrb.w	r9, [r2, r7]
 80124f8:	ea80 0a0a 	eor.w	sl, r0, sl
 80124fc:	ea89 090a 	eor.w	r9, r9, sl
 8012500:	ea8e 0e09 	eor.w	lr, lr, r9
 8012504:	f884 e00d 	strb.w	lr, [r4, #13]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8012508:	f811 1008 	ldrb.w	r1, [r1, r8]
 801250c:	f813 e007 	ldrb.w	lr, [r3, r7]
 8012510:	5d57      	ldrb	r7, [r2, r5]
 8012512:	4048      	eors	r0, r1
 8012514:	ea8e 0000 	eor.w	r0, lr, r0
 8012518:	4078      	eors	r0, r7
 801251a:	73a0      	strb	r0, [r4, #14]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 801251c:	5d92      	ldrb	r2, [r2, r6]
 801251e:	5d5b      	ldrb	r3, [r3, r5]
 8012520:	4051      	eors	r1, r2
 8012522:	ea8c 0c01 	eor.w	ip, ip, r1
 8012526:	ea83 0c0c 	eor.w	ip, r3, ip
 801252a:	f884 c00f 	strb.w	ip, [r4, #15]
  }
 801252e:	b004      	add	sp, #16
 8012530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012534:	08015f20 	.word	0x08015f20
 8012538:	08016020 	.word	0x08016020
 801253c:	08016120 	.word	0x08016120

08012540 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 8012540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012544:	4614      	mov	r4, r2
    uint8_t cc, rc, hi;

    switch( keylen )
 8012546:	f1a1 0310 	sub.w	r3, r1, #16
 801254a:	b2da      	uxtb	r2, r3
 801254c:	2a10      	cmp	r2, #16
 801254e:	d807      	bhi.n	8012560 <lorawan_aes_set_key+0x20>
 8012550:	460d      	mov	r5, r1
 8012552:	2301      	movs	r3, #1
 8012554:	4093      	lsls	r3, r2
 8012556:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 801255a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801255e:	b92b      	cbnz	r3, 801256c <lorawan_aes_set_key+0x2c>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8012560:	2300      	movs	r3, #0
 8012562:	f884 30f0 	strb.w	r3, [r4, #240]	; 0xf0
        return ( uint8_t )-1;
 8012566:	20ff      	movs	r0, #255	; 0xff
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
    }
    return 0;
}
 8012568:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    block_copy_nn(ctx->ksch, key, keylen);
 801256c:	460a      	mov	r2, r1
 801256e:	4601      	mov	r1, r0
 8012570:	4620      	mov	r0, r4
 8012572:	f7ff fe1b 	bl	80121ac <copy_block_nn>
    hi = (keylen + 28) << 2;
 8012576:	f105 031c 	add.w	r3, r5, #28
 801257a:	b2db      	uxtb	r3, r3
 801257c:	009b      	lsls	r3, r3, #2
 801257e:	fa5f fe83 	uxtb.w	lr, r3
    ctx->rnd = (hi >> 4) - 1;
 8012582:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8012586:	3b01      	subs	r3, #1
 8012588:	f884 30f0 	strb.w	r3, [r4, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 801258c:	462b      	mov	r3, r5
 801258e:	f04f 0c01 	mov.w	ip, #1
 8012592:	e023      	b.n	80125dc <lorawan_aes_set_key+0x9c>
        else if( keylen > 24 && cc % keylen == 16 )
 8012594:	2d18      	cmp	r5, #24
 8012596:	d901      	bls.n	801259c <lorawan_aes_set_key+0x5c>
 8012598:	2a10      	cmp	r2, #16
 801259a:	d047      	beq.n	801262c <lorawan_aes_set_key+0xec>
        tt = cc - keylen;
 801259c:	1b5a      	subs	r2, r3, r5
 801259e:	b2d2      	uxtb	r2, r2
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 80125a0:	f814 9002 	ldrb.w	r9, [r4, r2]
 80125a4:	ea89 0808 	eor.w	r8, r9, r8
 80125a8:	f804 8000 	strb.w	r8, [r4, r0]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 80125ac:	f102 0801 	add.w	r8, r2, #1
 80125b0:	f814 8008 	ldrb.w	r8, [r4, r8]
 80125b4:	f100 0901 	add.w	r9, r0, #1
 80125b8:	ea88 0707 	eor.w	r7, r8, r7
 80125bc:	f804 7009 	strb.w	r7, [r4, r9]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 80125c0:	1c97      	adds	r7, r2, #2
 80125c2:	5de7      	ldrb	r7, [r4, r7]
 80125c4:	f100 0802 	add.w	r8, r0, #2
 80125c8:	407e      	eors	r6, r7
 80125ca:	f804 6008 	strb.w	r6, [r4, r8]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 80125ce:	3203      	adds	r2, #3
 80125d0:	5ca6      	ldrb	r6, [r4, r2]
 80125d2:	1cc2      	adds	r2, r0, #3
 80125d4:	4071      	eors	r1, r6
 80125d6:	54a1      	strb	r1, [r4, r2]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 80125d8:	3304      	adds	r3, #4
 80125da:	b2db      	uxtb	r3, r3
 80125dc:	4573      	cmp	r3, lr
 80125de:	d22c      	bcs.n	801263a <lorawan_aes_set_key+0xfa>
        t0 = ctx->ksch[cc - 4];
 80125e0:	4618      	mov	r0, r3
 80125e2:	1f1a      	subs	r2, r3, #4
 80125e4:	f814 8002 	ldrb.w	r8, [r4, r2]
        t1 = ctx->ksch[cc - 3];
 80125e8:	1eda      	subs	r2, r3, #3
 80125ea:	5ca7      	ldrb	r7, [r4, r2]
        t2 = ctx->ksch[cc - 2];
 80125ec:	1e9a      	subs	r2, r3, #2
 80125ee:	5ca6      	ldrb	r6, [r4, r2]
        t3 = ctx->ksch[cc - 1];
 80125f0:	1e5a      	subs	r2, r3, #1
 80125f2:	5ca1      	ldrb	r1, [r4, r2]
        if( cc % keylen == 0 )
 80125f4:	fbb3 f2f5 	udiv	r2, r3, r5
 80125f8:	fb05 3212 	mls	r2, r5, r2, r3
 80125fc:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
 8012600:	d1c8      	bne.n	8012594 <lorawan_aes_set_key+0x54>
            t0 = s_box(t1) ^ rc;
 8012602:	4a0f      	ldr	r2, [pc, #60]	; (8012640 <lorawan_aes_set_key+0x100>)
 8012604:	f812 9007 	ldrb.w	r9, [r2, r7]
 8012608:	ea89 090c 	eor.w	r9, r9, ip
            t1 = s_box(t2);
 801260c:	5d97      	ldrb	r7, [r2, r6]
            t2 = s_box(t3);
 801260e:	5c56      	ldrb	r6, [r2, r1]
            t3 = s_box(tt);
 8012610:	f812 1008 	ldrb.w	r1, [r2, r8]
            rc = f2(rc);
 8012614:	ea4f 12dc 	mov.w	r2, ip, lsr #7
 8012618:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 801261c:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8012620:	ea82 0c4c 	eor.w	ip, r2, ip, lsl #1
 8012624:	fa5f fc8c 	uxtb.w	ip, ip
            t0 = s_box(t1) ^ rc;
 8012628:	46c8      	mov	r8, r9
 801262a:	e7b7      	b.n	801259c <lorawan_aes_set_key+0x5c>
            t0 = s_box(t0);
 801262c:	4a04      	ldr	r2, [pc, #16]	; (8012640 <lorawan_aes_set_key+0x100>)
 801262e:	f812 8008 	ldrb.w	r8, [r2, r8]
            t1 = s_box(t1);
 8012632:	5dd7      	ldrb	r7, [r2, r7]
            t2 = s_box(t2);
 8012634:	5d96      	ldrb	r6, [r2, r6]
            t3 = s_box(t3);
 8012636:	5c51      	ldrb	r1, [r2, r1]
 8012638:	e7b0      	b.n	801259c <lorawan_aes_set_key+0x5c>
    return 0;
 801263a:	2000      	movs	r0, #0
 801263c:	e794      	b.n	8012568 <lorawan_aes_set_key+0x28>
 801263e:	bf00      	nop
 8012640:	08016120 	.word	0x08016120

08012644 <lorawan_aes_encrypt>:

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
    if( ctx->rnd )
 8012644:	f892 30f0 	ldrb.w	r3, [r2, #240]	; 0xf0
 8012648:	b31b      	cbz	r3, 8012692 <lorawan_aes_encrypt+0x4e>
{
 801264a:	b570      	push	{r4, r5, r6, lr}
 801264c:	b084      	sub	sp, #16
 801264e:	460e      	mov	r6, r1
 8012650:	4615      	mov	r5, r2
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8012652:	4601      	mov	r1, r0
 8012654:	4668      	mov	r0, sp
 8012656:	f7ff fdf5 	bl	8012244 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 801265a:	2401      	movs	r4, #1
 801265c:	e009      	b.n	8012672 <lorawan_aes_encrypt+0x2e>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 801265e:	4668      	mov	r0, sp
 8012660:	f7ff fe88 	bl	8012374 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 8012664:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 8012668:	4668      	mov	r0, sp
 801266a:	f7ff fe4a 	bl	8012302 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 801266e:	3401      	adds	r4, #1
 8012670:	b2e4      	uxtb	r4, r4
 8012672:	f895 30f0 	ldrb.w	r3, [r5, #240]	; 0xf0
 8012676:	42a3      	cmp	r3, r4
 8012678:	d8f1      	bhi.n	801265e <lorawan_aes_encrypt+0x1a>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 801267a:	4668      	mov	r0, sp
 801267c:	f7ff fe46 	bl	801230c <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8012680:	eb05 1204 	add.w	r2, r5, r4, lsl #4
 8012684:	4669      	mov	r1, sp
 8012686:	4630      	mov	r0, r6
 8012688:	f7ff fddc 	bl	8012244 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 801268c:	2000      	movs	r0, #0
}
 801268e:	b004      	add	sp, #16
 8012690:	bd70      	pop	{r4, r5, r6, pc}
        return ( uint8_t )-1;
 8012692:	20ff      	movs	r0, #255	; 0xff
}
 8012694:	4770      	bx	lr
	...

08012698 <GetKeyByID>:
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8012698:	2300      	movs	r3, #0
 801269a:	2b09      	cmp	r3, #9
 801269c:	d817      	bhi.n	80126ce <GetKeyByID+0x36>
{
 801269e:	b410      	push	{r4}
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 80126a0:	4a0c      	ldr	r2, [pc, #48]	; (80126d4 <GetKeyByID+0x3c>)
 80126a2:	6814      	ldr	r4, [r2, #0]
 80126a4:	eb03 1203 	add.w	r2, r3, r3, lsl #4
 80126a8:	4422      	add	r2, r4
 80126aa:	7c12      	ldrb	r2, [r2, #16]
 80126ac:	4282      	cmp	r2, r0
 80126ae:	d006      	beq.n	80126be <GetKeyByID+0x26>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 80126b0:	3301      	adds	r3, #1
 80126b2:	b2db      	uxtb	r3, r3
 80126b4:	2b09      	cmp	r3, #9
 80126b6:	d9f3      	bls.n	80126a0 <GetKeyByID+0x8>
        {
            *keyItem = &( SeNvm->KeyList[i] );
            return SECURE_ELEMENT_SUCCESS;
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80126b8:	2003      	movs	r0, #3
}
 80126ba:	bc10      	pop	{r4}
 80126bc:	4770      	bx	lr
            *keyItem = &( SeNvm->KeyList[i] );
 80126be:	eb03 1c03 	add.w	ip, r3, r3, lsl #4
 80126c2:	f10c 0c10 	add.w	ip, ip, #16
 80126c6:	4464      	add	r4, ip
 80126c8:	600c      	str	r4, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 80126ca:	2000      	movs	r0, #0
 80126cc:	e7f5      	b.n	80126ba <GetKeyByID+0x22>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80126ce:	2003      	movs	r0, #3
}
 80126d0:	4770      	bx	lr
 80126d2:	bf00      	nop
 80126d4:	20003d58 	.word	0x20003d58

080126d8 <ComputeCmac>:
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                          uint32_t* cmac )
{
 80126d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126dc:	b0cc      	sub	sp, #304	; 0x130
 80126de:	9e52      	ldr	r6, [sp, #328]	; 0x148
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 80126e0:	b3a9      	cbz	r1, 801274e <ComputeCmac+0x76>
 80126e2:	4605      	mov	r5, r0
 80126e4:	4617      	mov	r7, r2
 80126e6:	461c      	mov	r4, r3
 80126e8:	4688      	mov	r8, r1
 80126ea:	b396      	cbz	r6, 8012752 <ComputeCmac+0x7a>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 80126ec:	a802      	add	r0, sp, #8
 80126ee:	f7ff fbd7 	bl	8011ea0 <AES_CMAC_Init>

    Key_t*                keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 80126f2:	a901      	add	r1, sp, #4
 80126f4:	4620      	mov	r0, r4
 80126f6:	f7ff ffcf 	bl	8012698 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 80126fa:	4604      	mov	r4, r0
 80126fc:	b118      	cbz	r0, 8012706 <ComputeCmac+0x2e>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
}
 80126fe:	4620      	mov	r0, r4
 8012700:	b04c      	add	sp, #304	; 0x130
 8012702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 8012706:	9901      	ldr	r1, [sp, #4]
 8012708:	3101      	adds	r1, #1
 801270a:	a802      	add	r0, sp, #8
 801270c:	f7ff fbd7 	bl	8011ebe <AES_CMAC_SetKey>
        if( micBxBuffer != NULL )
 8012710:	b125      	cbz	r5, 801271c <ComputeCmac+0x44>
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, 16 );
 8012712:	2210      	movs	r2, #16
 8012714:	4629      	mov	r1, r5
 8012716:	a802      	add	r0, sp, #8
 8012718:	f7ff fbd8 	bl	8011ecc <AES_CMAC_Update>
        AES_CMAC_Update( aesCmacCtx, buffer, size );
 801271c:	463a      	mov	r2, r7
 801271e:	4641      	mov	r1, r8
 8012720:	a802      	add	r0, sp, #8
 8012722:	f7ff fbd3 	bl	8011ecc <AES_CMAC_Update>
        AES_CMAC_Final( Cmac, aesCmacCtx );
 8012726:	a902      	add	r1, sp, #8
 8012728:	a848      	add	r0, sp, #288	; 0x120
 801272a:	f7ff fc3d 	bl	8011fa8 <AES_CMAC_Final>
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 801272e:	f89d 2123 	ldrb.w	r2, [sp, #291]	; 0x123
 8012732:	f89d 3122 	ldrb.w	r3, [sp, #290]	; 0x122
 8012736:	041b      	lsls	r3, r3, #16
 8012738:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 801273c:	f89d 2121 	ldrb.w	r2, [sp, #289]	; 0x121
 8012740:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              ( uint32_t ) Cmac[0] );
 8012744:	f89d 2120 	ldrb.w	r2, [sp, #288]	; 0x120
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 8012748:	4313      	orrs	r3, r2
 801274a:	6033      	str	r3, [r6, #0]
 801274c:	e7d7      	b.n	80126fe <ComputeCmac+0x26>
        return SECURE_ELEMENT_ERROR_NPE;
 801274e:	2402      	movs	r4, #2
 8012750:	e7d5      	b.n	80126fe <ComputeCmac+0x26>
 8012752:	2402      	movs	r4, #2
 8012754:	e7d3      	b.n	80126fe <ComputeCmac+0x26>
	...

08012758 <SecureElementInit>:
 */
/* ST_WORKAROUND: Add unique ID callback as input parameter */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm, SecureElementGetUniqueId seGetUniqueId )
{
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    if( nvm == NULL )
 8012758:	b168      	cbz	r0, 8012776 <SecureElementInit+0x1e>
{
 801275a:	b510      	push	{r4, lr}
 801275c:	460c      	mov	r4, r1
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    // Initialize nvm pointer
    SeNvm = nvm;
 801275e:	4a08      	ldr	r2, [pc, #32]	; (8012780 <SecureElementInit+0x28>)
 8012760:	6010      	str	r0, [r2, #0]

    // Initialize data
    memcpy1( ( uint8_t* )SeNvm, ( uint8_t* )&seNvmInit, sizeof( seNvmInit ) );
 8012762:	22c0      	movs	r2, #192	; 0xc0
 8012764:	4907      	ldr	r1, [pc, #28]	; (8012784 <SecureElementInit+0x2c>)
 8012766:	f000 fa9c 	bl	8012ca2 <memcpy1>
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS */

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if( STATIC_DEVICE_EUI == 0 )
    if (seGetUniqueId != NULL)
 801276a:	b134      	cbz	r4, 801277a <SecureElementInit+0x22>
    {
        // Get a DevEUI from MCU unique ID
        seGetUniqueId(SeNvm->DevEui);
 801276c:	4b04      	ldr	r3, [pc, #16]	; (8012780 <SecureElementInit+0x28>)
 801276e:	6818      	ldr	r0, [r3, #0]
 8012770:	47a0      	blx	r4
    }
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
    return SECURE_ELEMENT_SUCCESS;
 8012772:	2000      	movs	r0, #0
}
 8012774:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8012776:	2002      	movs	r0, #2
}
 8012778:	4770      	bx	lr
    return SECURE_ELEMENT_SUCCESS;
 801277a:	2000      	movs	r0, #0
 801277c:	e7fa      	b.n	8012774 <SecureElementInit+0x1c>
 801277e:	bf00      	nop
 8012780:	20003d58 	.word	0x20003d58
 8012784:	0803e500 	.word	0x0803e500

08012788 <SecureElementGetKeyByID>:
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, uint8_t* extractable_key )
#endif /* LORAWAN_KMS */
{
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8012788:	2300      	movs	r3, #0
 801278a:	2b09      	cmp	r3, #9
 801278c:	d817      	bhi.n	80127be <SecureElementGetKeyByID+0x36>
{
 801278e:	b410      	push	{r4}
    {
        if (SeNvm->KeyList[i].KeyID == keyID)
 8012790:	4a0c      	ldr	r2, [pc, #48]	; (80127c4 <SecureElementGetKeyByID+0x3c>)
 8012792:	6814      	ldr	r4, [r2, #0]
 8012794:	eb03 1203 	add.w	r2, r3, r3, lsl #4
 8012798:	4422      	add	r2, r4
 801279a:	7c12      	ldrb	r2, [r2, #16]
 801279c:	4282      	cmp	r2, r0
 801279e:	d006      	beq.n	80127ae <SecureElementGetKeyByID+0x26>
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 80127a0:	3301      	adds	r3, #1
 80127a2:	b2db      	uxtb	r3, r3
 80127a4:	2b09      	cmp	r3, #9
 80127a6:	d9f3      	bls.n	8012790 <SecureElementGetKeyByID+0x8>
            *keyItem = &(SeNvm->KeyList[i]);
            return SECURE_ELEMENT_SUCCESS;
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80127a8:	2003      	movs	r0, #3
        return SECURE_ELEMENT_ERROR;
    }
    return SECURE_ELEMENT_SUCCESS;

#endif /* LORAWAN_KMS == 1 */
}
 80127aa:	bc10      	pop	{r4}
 80127ac:	4770      	bx	lr
            *keyItem = &(SeNvm->KeyList[i]);
 80127ae:	eb03 1c03 	add.w	ip, r3, r3, lsl #4
 80127b2:	f10c 0c10 	add.w	ip, ip, #16
 80127b6:	4464      	add	r4, ip
 80127b8:	600c      	str	r4, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 80127ba:	2000      	movs	r0, #0
 80127bc:	e7f5      	b.n	80127aa <SecureElementGetKeyByID+0x22>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80127be:	2003      	movs	r0, #3
}
 80127c0:	4770      	bx	lr
 80127c2:	bf00      	nop
 80127c4:	20003d58 	.word	0x20003d58

080127c8 <PrintKey>:
{
 80127c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127cc:	b095      	sub	sp, #84	; 0x54
 80127ce:	4604      	mov	r4, r0
    retval = SecureElementGetKeyByID(key, &keyItem);
 80127d0:	a913      	add	r1, sp, #76	; 0x4c
 80127d2:	f7ff ffd9 	bl	8012788 <SecureElementGetKeyByID>
    if (retval == SECURE_ELEMENT_SUCCESS)
 80127d6:	2800      	cmp	r0, #0
 80127d8:	d154      	bne.n	8012884 <PrintKey+0xbc>
        if (key == APP_KEY)
 80127da:	b1b4      	cbz	r4, 801280a <PrintKey+0x42>
        else if (key == NWK_KEY)
 80127dc:	2c01      	cmp	r4, #1
 80127de:	d054      	beq.n	801288a <PrintKey+0xc2>
        else if (key == APP_S_KEY)
 80127e0:	2c03      	cmp	r4, #3
 80127e2:	d059      	beq.n	8012898 <PrintKey+0xd0>
        else if (key == NWK_S_KEY)
 80127e4:	2c02      	cmp	r4, #2
 80127e6:	d05e      	beq.n	80128a6 <PrintKey+0xde>
        else if (key == MC_ROOT_KEY)
 80127e8:	2c04      	cmp	r4, #4
 80127ea:	d063      	beq.n	80128b4 <PrintKey+0xec>
        else if (key == MC_KE_KEY)
 80127ec:	2c7f      	cmp	r4, #127	; 0x7f
 80127ee:	d068      	beq.n	80128c2 <PrintKey+0xfa>
        else if (key == MC_KEY_0)
 80127f0:	2c80      	cmp	r4, #128	; 0x80
 80127f2:	d06d      	beq.n	80128d0 <PrintKey+0x108>
        else if (key == MC_APP_S_KEY_0)
 80127f4:	2c81      	cmp	r4, #129	; 0x81
 80127f6:	d072      	beq.n	80128de <PrintKey+0x116>
        else if (key == MC_NWK_S_KEY_0)
 80127f8:	2c82      	cmp	r4, #130	; 0x82
 80127fa:	d10c      	bne.n	8012816 <PrintKey+0x4e>
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCNwkSKey_0: ");
 80127fc:	4b3b      	ldr	r3, [pc, #236]	; (80128ec <PrintKey+0x124>)
 80127fe:	2200      	movs	r2, #0
 8012800:	4611      	mov	r1, r2
 8012802:	2002      	movs	r0, #2
 8012804:	f002 f8f6 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 8012808:	e005      	b.n	8012816 <PrintKey+0x4e>
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppKey:      ");
 801280a:	4b39      	ldr	r3, [pc, #228]	; (80128f0 <PrintKey+0x128>)
 801280c:	2200      	movs	r2, #0
 801280e:	4611      	mov	r1, r2
 8012810:	2002      	movs	r0, #2
 8012812:	f002 f8ef 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8012816:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012818:	785a      	ldrb	r2, [r3, #1]
 801281a:	9210      	str	r2, [sp, #64]	; 0x40
 801281c:	7899      	ldrb	r1, [r3, #2]
 801281e:	9111      	str	r1, [sp, #68]	; 0x44
 8012820:	78da      	ldrb	r2, [r3, #3]
 8012822:	7919      	ldrb	r1, [r3, #4]
 8012824:	7958      	ldrb	r0, [r3, #5]
 8012826:	799c      	ldrb	r4, [r3, #6]
 8012828:	79dd      	ldrb	r5, [r3, #7]
 801282a:	7a1e      	ldrb	r6, [r3, #8]
 801282c:	7a5f      	ldrb	r7, [r3, #9]
 801282e:	f893 c00a 	ldrb.w	ip, [r3, #10]
 8012832:	f893 e00b 	ldrb.w	lr, [r3, #11]
 8012836:	f893 800c 	ldrb.w	r8, [r3, #12]
 801283a:	f893 900d 	ldrb.w	r9, [r3, #13]
 801283e:	f893 a00e 	ldrb.w	sl, [r3, #14]
 8012842:	f893 b00f 	ldrb.w	fp, [r3, #15]
 8012846:	7c1b      	ldrb	r3, [r3, #16]
 8012848:	930f      	str	r3, [sp, #60]	; 0x3c
 801284a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 801284e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8012852:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8012856:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 801285a:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 801285e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8012862:	9708      	str	r7, [sp, #32]
 8012864:	9607      	str	r6, [sp, #28]
 8012866:	9506      	str	r5, [sp, #24]
 8012868:	9405      	str	r4, [sp, #20]
 801286a:	9004      	str	r0, [sp, #16]
 801286c:	9103      	str	r1, [sp, #12]
 801286e:	9202      	str	r2, [sp, #8]
 8012870:	9911      	ldr	r1, [sp, #68]	; 0x44
 8012872:	9101      	str	r1, [sp, #4]
 8012874:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012876:	9200      	str	r2, [sp, #0]
 8012878:	4b1e      	ldr	r3, [pc, #120]	; (80128f4 <PrintKey+0x12c>)
 801287a:	2200      	movs	r2, #0
 801287c:	4611      	mov	r1, r2
 801287e:	2002      	movs	r0, #2
 8012880:	f002 f8b8 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 8012884:	b015      	add	sp, #84	; 0x54
 8012886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:      ");
 801288a:	4b1b      	ldr	r3, [pc, #108]	; (80128f8 <PrintKey+0x130>)
 801288c:	2200      	movs	r2, #0
 801288e:	4611      	mov	r1, r2
 8012890:	2002      	movs	r0, #2
 8012892:	f002 f8af 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 8012896:	e7be      	b.n	8012816 <PrintKey+0x4e>
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppSKey:     ");
 8012898:	4b18      	ldr	r3, [pc, #96]	; (80128fc <PrintKey+0x134>)
 801289a:	2200      	movs	r2, #0
 801289c:	4611      	mov	r1, r2
 801289e:	2002      	movs	r0, #2
 80128a0:	f002 f8a8 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 80128a4:	e7b7      	b.n	8012816 <PrintKey+0x4e>
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey:     ");
 80128a6:	4b16      	ldr	r3, [pc, #88]	; (8012900 <PrintKey+0x138>)
 80128a8:	2200      	movs	r2, #0
 80128aa:	4611      	mov	r1, r2
 80128ac:	2002      	movs	r0, #2
 80128ae:	f002 f8a1 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 80128b2:	e7b0      	b.n	8012816 <PrintKey+0x4e>
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCRootKey:   ");
 80128b4:	4b13      	ldr	r3, [pc, #76]	; (8012904 <PrintKey+0x13c>)
 80128b6:	2200      	movs	r2, #0
 80128b8:	4611      	mov	r1, r2
 80128ba:	2002      	movs	r0, #2
 80128bc:	f002 f89a 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 80128c0:	e7a9      	b.n	8012816 <PrintKey+0x4e>
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKEKey:     ");
 80128c2:	4b11      	ldr	r3, [pc, #68]	; (8012908 <PrintKey+0x140>)
 80128c4:	2200      	movs	r2, #0
 80128c6:	4611      	mov	r1, r2
 80128c8:	2002      	movs	r0, #2
 80128ca:	f002 f893 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 80128ce:	e7a2      	b.n	8012816 <PrintKey+0x4e>
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKey_0:     ");
 80128d0:	4b0e      	ldr	r3, [pc, #56]	; (801290c <PrintKey+0x144>)
 80128d2:	2200      	movs	r2, #0
 80128d4:	4611      	mov	r1, r2
 80128d6:	2002      	movs	r0, #2
 80128d8:	f002 f88c 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 80128dc:	e79b      	b.n	8012816 <PrintKey+0x4e>
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCAppSKey_0: ");
 80128de:	4b0c      	ldr	r3, [pc, #48]	; (8012910 <PrintKey+0x148>)
 80128e0:	2200      	movs	r2, #0
 80128e2:	4611      	mov	r1, r2
 80128e4:	2002      	movs	r0, #2
 80128e6:	f002 f885 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 80128ea:	e794      	b.n	8012816 <PrintKey+0x4e>
 80128ec:	080162e0 	.word	0x080162e0
 80128f0:	08016220 	.word	0x08016220
 80128f4:	080162f8 	.word	0x080162f8
 80128f8:	08016238 	.word	0x08016238
 80128fc:	08016250 	.word	0x08016250
 8012900:	08016268 	.word	0x08016268
 8012904:	08016280 	.word	0x08016280
 8012908:	08016298 	.word	0x08016298
 801290c:	080162b0 	.word	0x080162b0
 8012910:	080162c8 	.word	0x080162c8

08012914 <SecureElementPrintKeys>:

SecureElementStatus_t SecureElementPrintKeys( void )
{
 8012914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012916:	b089      	sub	sp, #36	; 0x24
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    MW_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 8012918:	4b28      	ldr	r3, [pc, #160]	; (80129bc <SecureElementPrintKeys+0xa8>)
 801291a:	2200      	movs	r2, #0
 801291c:	4611      	mov	r1, r2
 801291e:	2002      	movs	r0, #2
 8012920:	f002 f868 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_KEY);
 8012924:	2000      	movs	r0, #0
 8012926:	f7ff ff4f 	bl	80127c8 <PrintKey>
    PrintKey(NWK_KEY);
 801292a:	2001      	movs	r0, #1
 801292c:	f7ff ff4c 	bl	80127c8 <PrintKey>
    MW_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 8012930:	4b23      	ldr	r3, [pc, #140]	; (80129c0 <SecureElementPrintKeys+0xac>)
 8012932:	2200      	movs	r2, #0
 8012934:	4611      	mov	r1, r2
 8012936:	2002      	movs	r0, #2
 8012938:	f002 f85c 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_S_KEY);
 801293c:	2003      	movs	r0, #3
 801293e:	f7ff ff43 	bl	80127c8 <PrintKey>
    PrintKey(NWK_S_KEY);
 8012942:	2002      	movs	r0, #2
 8012944:	f7ff ff40 	bl	80127c8 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    MW_LOG(TS_OFF, VLEVEL_M, "###### IDs  ######\r\n");
 8012948:	4b1e      	ldr	r3, [pc, #120]	; (80129c4 <SecureElementPrintKeys+0xb0>)
 801294a:	2200      	movs	r2, #0
 801294c:	4611      	mov	r1, r2
 801294e:	2002      	movs	r0, #2
 8012950:	f002 f850 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8012954:	4c1c      	ldr	r4, [pc, #112]	; (80129c8 <SecureElementPrintKeys+0xb4>)
 8012956:	6823      	ldr	r3, [r4, #0]
 8012958:	781a      	ldrb	r2, [r3, #0]
 801295a:	7859      	ldrb	r1, [r3, #1]
 801295c:	7898      	ldrb	r0, [r3, #2]
 801295e:	78dd      	ldrb	r5, [r3, #3]
 8012960:	791e      	ldrb	r6, [r3, #4]
 8012962:	795f      	ldrb	r7, [r3, #5]
 8012964:	f893 c006 	ldrb.w	ip, [r3, #6]
 8012968:	79db      	ldrb	r3, [r3, #7]
 801296a:	9307      	str	r3, [sp, #28]
 801296c:	f8cd c018 	str.w	ip, [sp, #24]
 8012970:	9705      	str	r7, [sp, #20]
 8012972:	9604      	str	r6, [sp, #16]
 8012974:	9503      	str	r5, [sp, #12]
 8012976:	9002      	str	r0, [sp, #8]
 8012978:	9101      	str	r1, [sp, #4]
 801297a:	9200      	str	r2, [sp, #0]
 801297c:	4b13      	ldr	r3, [pc, #76]	; (80129cc <SecureElementPrintKeys+0xb8>)
 801297e:	2200      	movs	r2, #0
 8012980:	4611      	mov	r1, r2
 8012982:	2002      	movs	r0, #2
 8012984:	f002 f836 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->DevEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8012988:	6823      	ldr	r3, [r4, #0]
 801298a:	7a1a      	ldrb	r2, [r3, #8]
 801298c:	7a59      	ldrb	r1, [r3, #9]
 801298e:	7a98      	ldrb	r0, [r3, #10]
 8012990:	7adc      	ldrb	r4, [r3, #11]
 8012992:	7b1d      	ldrb	r5, [r3, #12]
 8012994:	7b5e      	ldrb	r6, [r3, #13]
 8012996:	7b9f      	ldrb	r7, [r3, #14]
 8012998:	7bdb      	ldrb	r3, [r3, #15]
 801299a:	9307      	str	r3, [sp, #28]
 801299c:	9706      	str	r7, [sp, #24]
 801299e:	9605      	str	r6, [sp, #20]
 80129a0:	9504      	str	r5, [sp, #16]
 80129a2:	9403      	str	r4, [sp, #12]
 80129a4:	9002      	str	r0, [sp, #8]
 80129a6:	9101      	str	r1, [sp, #4]
 80129a8:	9200      	str	r2, [sp, #0]
 80129aa:	4b09      	ldr	r3, [pc, #36]	; (80129d0 <SecureElementPrintKeys+0xbc>)
 80129ac:	2200      	movs	r2, #0
 80129ae:	4611      	mov	r1, r2
 80129b0:	2002      	movs	r0, #2
 80129b2:	f002 f81f 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->JoinEui));
    return SECURE_ELEMENT_SUCCESS;
}
 80129b6:	2000      	movs	r0, #0
 80129b8:	b009      	add	sp, #36	; 0x24
 80129ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80129bc:	0801634c 	.word	0x0801634c
 80129c0:	08016364 	.word	0x08016364
 80129c4:	0801637c 	.word	0x0801637c
 80129c8:	20003d58 	.word	0x20003d58
 80129cc:	08016394 	.word	0x08016394
 80129d0:	080163d4 	.word	0x080163d4

080129d4 <SecureElementPrintSessionKeys>:
    
SecureElementStatus_t SecureElementPrintSessionKeys( void )
{
 80129d4:	b508      	push	{r3, lr}
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    PrintKey(MC_ROOT_KEY);
 80129d6:	2004      	movs	r0, #4
 80129d8:	f7ff fef6 	bl	80127c8 <PrintKey>
    PrintKey(MC_KE_KEY);
 80129dc:	207f      	movs	r0, #127	; 0x7f
 80129de:	f7ff fef3 	bl	80127c8 <PrintKey>
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    PrintKey(F_NWK_S_INT_KEY);
    PrintKey(S_NWK_S_INT_KEY);
    PrintKey(NWK_S_ENC_KEY);
#else
    PrintKey(NWK_S_KEY);
 80129e2:	2002      	movs	r0, #2
 80129e4:	f7ff fef0 	bl	80127c8 <PrintKey>
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    PrintKey(APP_S_KEY);
 80129e8:	2003      	movs	r0, #3
 80129ea:	f7ff feed 	bl	80127c8 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_SUCCESS;
}
 80129ee:	2000      	movs	r0, #0
 80129f0:	bd08      	pop	{r3, pc}

080129f2 <SecureElementComputeAesCmac>:
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size,
                                                   KeyIdentifier_t keyID, uint32_t* cmac )
{
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 80129f2:	2b7e      	cmp	r3, #126	; 0x7e
 80129f4:	d80a      	bhi.n	8012a0c <SecureElementComputeAesCmac+0x1a>
{
 80129f6:	b500      	push	{lr}
 80129f8:	b083      	sub	sp, #12
    {
        // Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 80129fa:	f8dd c010 	ldr.w	ip, [sp, #16]
 80129fe:	f8cd c000 	str.w	ip, [sp]
 8012a02:	f7ff fe69 	bl	80126d8 <ComputeCmac>
}
 8012a06:	b003      	add	sp, #12
 8012a08:	f85d fb04 	ldr.w	pc, [sp], #4
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8012a0c:	2003      	movs	r0, #3
}
 8012a0e:	4770      	bx	lr

08012a10 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
    if( buffer == NULL )
 8012a10:	b190      	cbz	r0, 8012a38 <SecureElementVerifyAesCmac+0x28>
{
 8012a12:	b510      	push	{r4, lr}
 8012a14:	b084      	sub	sp, #16
 8012a16:	468c      	mov	ip, r1
 8012a18:	4614      	mov	r4, r2
 8012a1a:	4601      	mov	r1, r0
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint32_t              compCmac = 0;
 8012a1c:	2000      	movs	r0, #0
 8012a1e:	9003      	str	r0, [sp, #12]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 8012a20:	aa03      	add	r2, sp, #12
 8012a22:	9200      	str	r2, [sp, #0]
 8012a24:	4662      	mov	r2, ip
 8012a26:	f7ff fe57 	bl	80126d8 <ComputeCmac>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8012a2a:	b918      	cbnz	r0, 8012a34 <SecureElementVerifyAesCmac+0x24>
    {
        return retval;
    }

    if( expectedCmac != compCmac )
 8012a2c:	9b03      	ldr	r3, [sp, #12]
 8012a2e:	42a3      	cmp	r3, r4
 8012a30:	d000      	beq.n	8012a34 <SecureElementVerifyAesCmac+0x24>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 8012a32:	2001      	movs	r0, #1
    }

#endif /* LORAWAN_KMS */

    return retval;
}
 8012a34:	b004      	add	sp, #16
 8012a36:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8012a38:	2002      	movs	r0, #2
}
 8012a3a:	4770      	bx	lr

08012a3c <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                               uint8_t* encBuffer )
{
 8012a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a40:	b0be      	sub	sp, #248	; 0xf8
    if( buffer == NULL || encBuffer == NULL )
 8012a42:	b350      	cbz	r0, 8012a9a <SecureElementAesEncrypt+0x5e>
 8012a44:	460c      	mov	r4, r1
 8012a46:	4615      	mov	r5, r2
 8012a48:	461e      	mov	r6, r3
 8012a4a:	4607      	mov	r7, r0
 8012a4c:	b343      	cbz	r3, 8012aa0 <SecureElementAesEncrypt+0x64>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 8012a4e:	f011 0f0f 	tst.w	r1, #15
 8012a52:	d128      	bne.n	8012aa6 <SecureElementAesEncrypt+0x6a>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 8012a54:	22f0      	movs	r2, #240	; 0xf0
 8012a56:	2100      	movs	r1, #0
 8012a58:	a801      	add	r0, sp, #4
 8012a5a:	f000 f93a 	bl	8012cd2 <memset1>

    Key_t*                pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 8012a5e:	4669      	mov	r1, sp
 8012a60:	4628      	mov	r0, r5
 8012a62:	f7ff fe19 	bl	8012698 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 8012a66:	4680      	mov	r8, r0
 8012a68:	b118      	cbz	r0, 8012a72 <SecureElementAesEncrypt+0x36>
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
}
 8012a6a:	4640      	mov	r0, r8
 8012a6c:	b03e      	add	sp, #248	; 0xf8
 8012a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 8012a72:	aa01      	add	r2, sp, #4
 8012a74:	2110      	movs	r1, #16
 8012a76:	9800      	ldr	r0, [sp, #0]
 8012a78:	3001      	adds	r0, #1
 8012a7a:	f7ff fd61 	bl	8012540 <lorawan_aes_set_key>
        uint8_t block = 0;
 8012a7e:	4645      	mov	r5, r8
        while( size != 0 )
 8012a80:	e008      	b.n	8012a94 <SecureElementAesEncrypt+0x58>
            lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 8012a82:	aa01      	add	r2, sp, #4
 8012a84:	1971      	adds	r1, r6, r5
 8012a86:	1978      	adds	r0, r7, r5
 8012a88:	f7ff fddc 	bl	8012644 <lorawan_aes_encrypt>
            block = block + 16;
 8012a8c:	3510      	adds	r5, #16
 8012a8e:	b2ed      	uxtb	r5, r5
            size  = size - 16;
 8012a90:	3c10      	subs	r4, #16
 8012a92:	b2a4      	uxth	r4, r4
        while( size != 0 )
 8012a94:	2c00      	cmp	r4, #0
 8012a96:	d1f4      	bne.n	8012a82 <SecureElementAesEncrypt+0x46>
 8012a98:	e7e7      	b.n	8012a6a <SecureElementAesEncrypt+0x2e>
        return SECURE_ELEMENT_ERROR_NPE;
 8012a9a:	f04f 0802 	mov.w	r8, #2
 8012a9e:	e7e4      	b.n	8012a6a <SecureElementAesEncrypt+0x2e>
 8012aa0:	f04f 0802 	mov.w	r8, #2
 8012aa4:	e7e1      	b.n	8012a6a <SecureElementAesEncrypt+0x2e>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8012aa6:	f04f 0805 	mov.w	r8, #5
 8012aaa:	e7de      	b.n	8012a6a <SecureElementAesEncrypt+0x2e>

08012aac <SecureElementSetKey>:
{
 8012aac:	b530      	push	{r4, r5, lr}
 8012aae:	b085      	sub	sp, #20
    if( key == NULL )
 8012ab0:	2900      	cmp	r1, #0
 8012ab2:	d038      	beq.n	8012b26 <SecureElementSetKey+0x7a>
 8012ab4:	468c      	mov	ip, r1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8012ab6:	2300      	movs	r3, #0
 8012ab8:	2b09      	cmp	r3, #9
 8012aba:	d830      	bhi.n	8012b1e <SecureElementSetKey+0x72>
        if( SeNvm->KeyList[i].KeyID == keyID )
 8012abc:	4a1b      	ldr	r2, [pc, #108]	; (8012b2c <SecureElementSetKey+0x80>)
 8012abe:	6811      	ldr	r1, [r2, #0]
 8012ac0:	461c      	mov	r4, r3
 8012ac2:	eb03 1203 	add.w	r2, r3, r3, lsl #4
 8012ac6:	440a      	add	r2, r1
 8012ac8:	7c12      	ldrb	r2, [r2, #16]
 8012aca:	4282      	cmp	r2, r0
 8012acc:	d002      	beq.n	8012ad4 <SecureElementSetKey+0x28>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8012ace:	3301      	adds	r3, #1
 8012ad0:	b2db      	uxtb	r3, r3
 8012ad2:	e7f1      	b.n	8012ab8 <SecureElementSetKey+0xc>
            if ( keyID == MC_KEY_0 )
 8012ad4:	2880      	cmp	r0, #128	; 0x80
 8012ad6:	d00a      	beq.n	8012aee <SecureElementSetKey+0x42>
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 8012ad8:	eb03 1303 	add.w	r3, r3, r3, lsl #4
 8012adc:	3310      	adds	r3, #16
 8012ade:	440b      	add	r3, r1
 8012ae0:	2210      	movs	r2, #16
 8012ae2:	4661      	mov	r1, ip
 8012ae4:	1c58      	adds	r0, r3, #1
 8012ae6:	f000 f8dc 	bl	8012ca2 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 8012aea:	2500      	movs	r5, #0
 8012aec:	e018      	b.n	8012b20 <SecureElementSetKey+0x74>
                uint8_t               decryptedKey[16] = { 0 };
 8012aee:	2300      	movs	r3, #0
 8012af0:	9300      	str	r3, [sp, #0]
 8012af2:	9301      	str	r3, [sp, #4]
 8012af4:	9302      	str	r3, [sp, #8]
 8012af6:	9303      	str	r3, [sp, #12]
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 8012af8:	466b      	mov	r3, sp
 8012afa:	227f      	movs	r2, #127	; 0x7f
 8012afc:	2110      	movs	r1, #16
 8012afe:	4660      	mov	r0, ip
 8012b00:	f7ff ff9c 	bl	8012a3c <SecureElementAesEncrypt>
 8012b04:	4605      	mov	r5, r0
                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 8012b06:	4b09      	ldr	r3, [pc, #36]	; (8012b2c <SecureElementSetKey+0x80>)
 8012b08:	6818      	ldr	r0, [r3, #0]
 8012b0a:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 8012b0e:	3410      	adds	r4, #16
 8012b10:	4420      	add	r0, r4
 8012b12:	2210      	movs	r2, #16
 8012b14:	4669      	mov	r1, sp
 8012b16:	3001      	adds	r0, #1
 8012b18:	f000 f8c3 	bl	8012ca2 <memcpy1>
                return retval;
 8012b1c:	e000      	b.n	8012b20 <SecureElementSetKey+0x74>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8012b1e:	2503      	movs	r5, #3
}
 8012b20:	4628      	mov	r0, r5
 8012b22:	b005      	add	sp, #20
 8012b24:	bd30      	pop	{r4, r5, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8012b26:	2502      	movs	r5, #2
 8012b28:	e7fa      	b.n	8012b20 <SecureElementSetKey+0x74>
 8012b2a:	bf00      	nop
 8012b2c:	20003d58 	.word	0x20003d58

08012b30 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t* input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
    if( input == NULL )
 8012b30:	b1d0      	cbz	r0, 8012b68 <SecureElementDeriveAndStoreKey+0x38>
{
 8012b32:	b510      	push	{r4, lr}
 8012b34:	b084      	sub	sp, #16
 8012b36:	4614      	mov	r4, r2
 8012b38:	4684      	mov	ip, r0
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;

    // In case of MC_KE_KEY, only McRootKey can be used as root key
    if( targetKeyID == MC_KE_KEY )
 8012b3a:	2a7f      	cmp	r2, #127	; 0x7f
 8012b3c:	d101      	bne.n	8012b42 <SecureElementDeriveAndStoreKey+0x12>
    {
        if( rootKeyID != MC_ROOT_KEY )
 8012b3e:	2904      	cmp	r1, #4
 8012b40:	d114      	bne.n	8012b6c <SecureElementDeriveAndStoreKey+0x3c>
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
        }
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t key[16] = { 0 };
 8012b42:	2300      	movs	r3, #0
 8012b44:	9300      	str	r3, [sp, #0]
 8012b46:	9301      	str	r3, [sp, #4]
 8012b48:	9302      	str	r3, [sp, #8]
 8012b4a:	9303      	str	r3, [sp, #12]
    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 8012b4c:	466b      	mov	r3, sp
 8012b4e:	460a      	mov	r2, r1
 8012b50:	2110      	movs	r1, #16
 8012b52:	4660      	mov	r0, ip
 8012b54:	f7ff ff72 	bl	8012a3c <SecureElementAesEncrypt>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8012b58:	b108      	cbz	r0, 8012b5e <SecureElementDeriveAndStoreKey+0x2e>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 8012b5a:	b004      	add	sp, #16
 8012b5c:	bd10      	pop	{r4, pc}
    retval = SecureElementSetKey( targetKeyID, key );
 8012b5e:	4669      	mov	r1, sp
 8012b60:	4620      	mov	r0, r4
 8012b62:	f7ff ffa3 	bl	8012aac <SecureElementSetKey>
    if( retval != SECURE_ELEMENT_SUCCESS )
 8012b66:	e7f8      	b.n	8012b5a <SecureElementDeriveAndStoreKey+0x2a>
        return SECURE_ELEMENT_ERROR_NPE;
 8012b68:	2002      	movs	r0, #2
}
 8012b6a:	4770      	bx	lr
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8012b6c:	2003      	movs	r0, #3
 8012b6e:	e7f4      	b.n	8012b5a <SecureElementDeriveAndStoreKey+0x2a>

08012b70 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEui,
                                                      uint16_t devNonce, uint8_t* encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t* decJoinAccept,
                                                      uint8_t* versionMinor )
{
 8012b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b74:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8012b78:	9d07      	ldr	r5, [sp, #28]
 8012b7a:	9e08      	ldr	r6, [sp, #32]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 8012b7c:	b37b      	cbz	r3, 8012bde <SecureElementProcessJoinAccept+0x6e>
 8012b7e:	4698      	mov	r8, r3
 8012b80:	b37d      	cbz	r5, 8012be2 <SecureElementProcessJoinAccept+0x72>
 8012b82:	b386      	cbz	r6, 8012be6 <SecureElementProcessJoinAccept+0x76>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    // Check that frame size isn't bigger than a JoinAccept with CFList size
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 8012b84:	2c21      	cmp	r4, #33	; 0x21
 8012b86:	d830      	bhi.n	8012bea <SecureElementProcessJoinAccept+0x7a>
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 8012b88:	b2a7      	uxth	r7, r4
 8012b8a:	463a      	mov	r2, r7
 8012b8c:	4619      	mov	r1, r3
 8012b8e:	4628      	mov	r0, r5
 8012b90:	f000 f887 	bl	8012ca2 <memcpy1>

    // Decrypt JoinAccept, skip MHDR
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 8012b94:	1e79      	subs	r1, r7, #1
 8012b96:	1c6b      	adds	r3, r5, #1
 8012b98:	2201      	movs	r2, #1
 8012b9a:	b289      	uxth	r1, r1
 8012b9c:	eb08 0002 	add.w	r0, r8, r2
 8012ba0:	f7ff ff4c 	bl	8012a3c <SecureElementAesEncrypt>
 8012ba4:	bb20      	cbnz	r0, 8012bf0 <SecureElementProcessJoinAccept+0x80>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 8012ba6:	7aeb      	ldrb	r3, [r5, #11]
 8012ba8:	09db      	lsrs	r3, r3, #7
 8012baa:	7033      	strb	r3, [r6, #0]

    uint32_t mic = 0;

    mic = ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0 );
 8012bac:	442c      	add	r4, r5
 8012bae:	f814 2c04 	ldrb.w	r2, [r4, #-4]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8 );
 8012bb2:	f814 1c03 	ldrb.w	r1, [r4, #-3]
 8012bb6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16 );
 8012bba:	f814 1c02 	ldrb.w	r1, [r4, #-2]
 8012bbe:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24 );
 8012bc2:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8012bc6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
    //  - Header buffer to be used for MIC computation
    //        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
    //        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]

    // Verify mic
    if( *versionMinor == 0 )
 8012bca:	b99b      	cbnz	r3, 8012bf4 <SecureElementProcessJoinAccept+0x84>
    {
        // For LoRaWAN 1.0.x
        //   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
        //   CFListType)
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 8012bcc:	1f39      	subs	r1, r7, #4
 8012bce:	2301      	movs	r3, #1
 8012bd0:	b289      	uxth	r1, r1
 8012bd2:	4628      	mov	r0, r5
 8012bd4:	f7ff ff1c 	bl	8012a10 <SecureElementVerifyAesCmac>
 8012bd8:	b140      	cbz	r0, 8012bec <SecureElementProcessJoinAccept+0x7c>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 8012bda:	2001      	movs	r0, #1
 8012bdc:	e006      	b.n	8012bec <SecureElementProcessJoinAccept+0x7c>
        return SECURE_ELEMENT_ERROR_NPE;
 8012bde:	2002      	movs	r0, #2
 8012be0:	e004      	b.n	8012bec <SecureElementProcessJoinAccept+0x7c>
 8012be2:	2002      	movs	r0, #2
 8012be4:	e002      	b.n	8012bec <SecureElementProcessJoinAccept+0x7c>
 8012be6:	2002      	movs	r0, #2
 8012be8:	e000      	b.n	8012bec <SecureElementProcessJoinAccept+0x7c>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8012bea:	2005      	movs	r0, #5
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 8012bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 8012bf0:	2007      	movs	r0, #7
 8012bf2:	e7fb      	b.n	8012bec <SecureElementProcessJoinAccept+0x7c>
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 8012bf4:	2004      	movs	r0, #4
 8012bf6:	e7f9      	b.n	8012bec <SecureElementProcessJoinAccept+0x7c>

08012bf8 <SecureElementSetDevEui>:
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
    if( devEui == NULL )
 8012bf8:	b140      	cbz	r0, 8012c0c <SecureElementSetDevEui+0x14>
{
 8012bfa:	b508      	push	{r3, lr}
 8012bfc:	4601      	mov	r1, r0
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    memcpy1( SeNvm->DevEui, devEui, SE_EUI_SIZE );
 8012bfe:	2208      	movs	r2, #8
 8012c00:	4b03      	ldr	r3, [pc, #12]	; (8012c10 <SecureElementSetDevEui+0x18>)
 8012c02:	6818      	ldr	r0, [r3, #0]
 8012c04:	f000 f84d 	bl	8012ca2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8012c08:	2000      	movs	r0, #0
}
 8012c0a:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8012c0c:	2002      	movs	r0, #2
}
 8012c0e:	4770      	bx	lr
 8012c10:	20003d58 	.word	0x20003d58

08012c14 <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
    return SeNvm->DevEui;
}
 8012c14:	4b01      	ldr	r3, [pc, #4]	; (8012c1c <SecureElementGetDevEui+0x8>)
 8012c16:	6818      	ldr	r0, [r3, #0]
 8012c18:	4770      	bx	lr
 8012c1a:	bf00      	nop
 8012c1c:	20003d58 	.word	0x20003d58

08012c20 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
    if( joinEui == NULL )
 8012c20:	b148      	cbz	r0, 8012c36 <SecureElementSetJoinEui+0x16>
{
 8012c22:	b508      	push	{r3, lr}
 8012c24:	4601      	mov	r1, r0
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    memcpy1( SeNvm->JoinEui, joinEui, SE_EUI_SIZE );
 8012c26:	4b05      	ldr	r3, [pc, #20]	; (8012c3c <SecureElementSetJoinEui+0x1c>)
 8012c28:	6818      	ldr	r0, [r3, #0]
 8012c2a:	2208      	movs	r2, #8
 8012c2c:	4410      	add	r0, r2
 8012c2e:	f000 f838 	bl	8012ca2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8012c32:	2000      	movs	r0, #0
}
 8012c34:	bd08      	pop	{r3, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8012c36:	2002      	movs	r0, #2
}
 8012c38:	4770      	bx	lr
 8012c3a:	bf00      	nop
 8012c3c:	20003d58 	.word	0x20003d58

08012c40 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
    return SeNvm->JoinEui;
 8012c40:	4b01      	ldr	r3, [pc, #4]	; (8012c48 <SecureElementGetJoinEui+0x8>)
 8012c42:	6818      	ldr	r0, [r3, #0]
}
 8012c44:	3008      	adds	r0, #8
 8012c46:	4770      	bx	lr
 8012c48:	20003d58 	.word	0x20003d58

08012c4c <rand1>:

static int32_t rand1( void );

static int32_t rand1( void )
{
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8012c4c:	4b09      	ldr	r3, [pc, #36]	; (8012c74 <rand1+0x28>)
 8012c4e:	681a      	ldr	r2, [r3, #0]
 8012c50:	4909      	ldr	r1, [pc, #36]	; (8012c78 <rand1+0x2c>)
 8012c52:	f243 0039 	movw	r0, #12345	; 0x3039
 8012c56:	fb01 0002 	mla	r0, r1, r2, r0
 8012c5a:	6018      	str	r0, [r3, #0]
 8012c5c:	2303      	movs	r3, #3
 8012c5e:	fba3 2300 	umull	r2, r3, r3, r0
 8012c62:	1ac2      	subs	r2, r0, r3
 8012c64:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8012c68:	0f9b      	lsrs	r3, r3, #30
 8012c6a:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
}
 8012c6e:	1ac0      	subs	r0, r0, r3
 8012c70:	4770      	bx	lr
 8012c72:	bf00      	nop
 8012c74:	2000010c 	.word	0x2000010c
 8012c78:	41c64e6d 	.word	0x41c64e6d

08012c7c <srand1>:

void srand1( uint32_t seed )
{
    next = seed;
 8012c7c:	4b01      	ldr	r3, [pc, #4]	; (8012c84 <srand1+0x8>)
 8012c7e:	6018      	str	r0, [r3, #0]
}
 8012c80:	4770      	bx	lr
 8012c82:	bf00      	nop
 8012c84:	2000010c 	.word	0x2000010c

08012c88 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8012c88:	b538      	push	{r3, r4, r5, lr}
 8012c8a:	4605      	mov	r5, r0
 8012c8c:	460c      	mov	r4, r1
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8012c8e:	f7ff ffdd 	bl	8012c4c <rand1>
 8012c92:	1b61      	subs	r1, r4, r5
 8012c94:	3101      	adds	r1, #1
 8012c96:	fb90 f3f1 	sdiv	r3, r0, r1
 8012c9a:	fb01 0013 	mls	r0, r1, r3, r0
}
 8012c9e:	4428      	add	r0, r5
 8012ca0:	bd38      	pop	{r3, r4, r5, pc}

08012ca2 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 8012ca2:	e004      	b.n	8012cae <memcpy1+0xc>
    {
        *dst++ = *src++;
 8012ca4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012ca8:	f800 2b01 	strb.w	r2, [r0], #1
    while( size-- )
 8012cac:	461a      	mov	r2, r3
 8012cae:	1e53      	subs	r3, r2, #1
 8012cb0:	b29b      	uxth	r3, r3
 8012cb2:	2a00      	cmp	r2, #0
 8012cb4:	d1f6      	bne.n	8012ca4 <memcpy1+0x2>
    }
}
 8012cb6:	4770      	bx	lr

08012cb8 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    dst = dst + ( size - 1 );
 8012cb8:	1e53      	subs	r3, r2, #1
 8012cba:	4418      	add	r0, r3
    while( size-- )
 8012cbc:	e004      	b.n	8012cc8 <memcpyr+0x10>
    {
        *dst-- = *src++;
 8012cbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012cc2:	f800 2901 	strb.w	r2, [r0], #-1
    while( size-- )
 8012cc6:	461a      	mov	r2, r3
 8012cc8:	1e53      	subs	r3, r2, #1
 8012cca:	b29b      	uxth	r3, r3
 8012ccc:	2a00      	cmp	r2, #0
 8012cce:	d1f6      	bne.n	8012cbe <memcpyr+0x6>
    }
}
 8012cd0:	4770      	bx	lr

08012cd2 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
    while( size-- )
 8012cd2:	e002      	b.n	8012cda <memset1+0x8>
    {
        *dst++ = value;
 8012cd4:	f800 1b01 	strb.w	r1, [r0], #1
    while( size-- )
 8012cd8:	461a      	mov	r2, r3
 8012cda:	1e53      	subs	r3, r2, #1
 8012cdc:	b29b      	uxth	r3, r3
 8012cde:	2a00      	cmp	r2, #0
 8012ce0:	d1f8      	bne.n	8012cd4 <memset1+0x2>
    }
}
 8012ce2:	4770      	bx	lr

08012ce4 <Crc32>:
uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;

    if( buffer == NULL )
 8012ce4:	b1f0      	cbz	r0, 8012d24 <Crc32+0x40>
{
 8012ce6:	b510      	push	{r4, lr}
 8012ce8:	4604      	mov	r4, r0
    {
        return 0;
    }

    for( uint16_t i = 0; i < length; ++i )
 8012cea:	f04f 0e00 	mov.w	lr, #0
    uint32_t crc = 0xFFFFFFFF;
 8012cee:	f04f 30ff 	mov.w	r0, #4294967295
 8012cf2:	e00e      	b.n	8012d12 <Crc32+0x2e>
    {
        crc ^= ( uint32_t )buffer[i];
        for( uint16_t i = 0; i < 8; i++ )
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8012cf4:	f340 0c00 	sbfx	ip, r0, #0, #1
 8012cf8:	4a0b      	ldr	r2, [pc, #44]	; (8012d28 <Crc32+0x44>)
 8012cfa:	ea0c 0202 	and.w	r2, ip, r2
 8012cfe:	ea82 0050 	eor.w	r0, r2, r0, lsr #1
        for( uint16_t i = 0; i < 8; i++ )
 8012d02:	3301      	adds	r3, #1
 8012d04:	b29b      	uxth	r3, r3
 8012d06:	2b07      	cmp	r3, #7
 8012d08:	d9f4      	bls.n	8012cf4 <Crc32+0x10>
    for( uint16_t i = 0; i < length; ++i )
 8012d0a:	f10e 0e01 	add.w	lr, lr, #1
 8012d0e:	fa1f fe8e 	uxth.w	lr, lr
 8012d12:	458e      	cmp	lr, r1
 8012d14:	d204      	bcs.n	8012d20 <Crc32+0x3c>
        crc ^= ( uint32_t )buffer[i];
 8012d16:	f814 300e 	ldrb.w	r3, [r4, lr]
 8012d1a:	4058      	eors	r0, r3
        for( uint16_t i = 0; i < 8; i++ )
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	e7f2      	b.n	8012d06 <Crc32+0x22>
        }
    }

    return ~crc;
 8012d20:	43c0      	mvns	r0, r0
}
 8012d22:	bd10      	pop	{r4, pc}
        return 0;
 8012d24:	2000      	movs	r0, #0
}
 8012d26:	4770      	bx	lr
 8012d28:	edb88320 	.word	0xedb88320

08012d2c <RadioCheckRfFrequency>:
}

static bool RadioCheckRfFrequency( uint32_t frequency )
{
    return true;
}
 8012d2c:	2001      	movs	r0, #1
 8012d2e:	4770      	bx	lr

08012d30 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 8012d30:	280a      	cmp	r0, #10
 8012d32:	d807      	bhi.n	8012d44 <RadioGetLoRaBandwidthInHz+0x14>
 8012d34:	e8df f000 	tbb	[pc, r0]
 8012d38:	17110b20 	.word	0x17110b20
 8012d3c:	061e1c1a 	.word	0x061e1c1a
 8012d40:	0e08      	.short	0x0e08
 8012d42:	14          	.byte	0x14
 8012d43:	00          	.byte	0x00
 8012d44:	2000      	movs	r0, #0
 8012d46:	4770      	bx	lr
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
        break;
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8012d48:	f642 00b1 	movw	r0, #10417	; 0x28b1
        break;
 8012d4c:	4770      	bx	lr
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8012d4e:	f643 5009 	movw	r0, #15625	; 0x3d09
        break;
 8012d52:	4770      	bx	lr
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8012d54:	f245 1061 	movw	r0, #20833	; 0x5161
        break;
 8012d58:	4770      	bx	lr
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8012d5a:	f647 2012 	movw	r0, #31250	; 0x7a12
        break;
 8012d5e:	4770      	bx	lr
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8012d60:	f24a 20c3 	movw	r0, #41667	; 0xa2c3
        break;
 8012d64:	4770      	bx	lr
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8012d66:	f24f 4024 	movw	r0, #62500	; 0xf424
        break;
 8012d6a:	4770      	bx	lr
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8012d6c:	4804      	ldr	r0, [pc, #16]	; (8012d80 <RadioGetLoRaBandwidthInHz+0x50>)
        break;
 8012d6e:	4770      	bx	lr
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8012d70:	4804      	ldr	r0, [pc, #16]	; (8012d84 <RadioGetLoRaBandwidthInHz+0x54>)
        break;
 8012d72:	4770      	bx	lr
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8012d74:	4804      	ldr	r0, [pc, #16]	; (8012d88 <RadioGetLoRaBandwidthInHz+0x58>)
        break;
 8012d76:	4770      	bx	lr
        bandwidthInHz = 7812UL;
 8012d78:	f641 6084 	movw	r0, #7812	; 0x1e84
    }

    return bandwidthInHz;
}
 8012d7c:	4770      	bx	lr
 8012d7e:	bf00      	nop
 8012d80:	0001e848 	.word	0x0001e848
 8012d84:	0003d090 	.word	0x0003d090
 8012d88:	0007a120 	.word	0x0007a120

08012d8c <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8012d8c:	f89d 1004 	ldrb.w	r1, [sp, #4]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8012d90:	00d2      	lsls	r2, r2, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8012d92:	b953      	cbnz	r3, 8012daa <RadioGetGfskTimeOnAirNumerator+0x1e>
 8012d94:	2008      	movs	r0, #8
    return ( preambleLen << 3 ) +
 8012d96:	4402      	add	r2, r0
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8012d98:	3218      	adds	r2, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8012d9a:	b141      	cbz	r1, 8012dae <RadioGetGfskTimeOnAirNumerator+0x22>
 8012d9c:	2302      	movs	r3, #2
 8012d9e:	f89d 0000 	ldrb.w	r0, [sp]
 8012da2:	4418      	add	r0, r3
    /* ST_WORKAROUND_END */
}
 8012da4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8012da8:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8012daa:	2000      	movs	r0, #0
 8012dac:	e7f3      	b.n	8012d96 <RadioGetGfskTimeOnAirNumerator+0xa>
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8012dae:	2300      	movs	r3, #0
 8012db0:	e7f5      	b.n	8012d9e <RadioGetGfskTimeOnAirNumerator+0x12>

08012db2 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8012db2:	b570      	push	{r4, r5, r6, lr}
 8012db4:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8012db8:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 8012dbc:	3204      	adds	r2, #4
    bool    lowDatareOptimize = false;

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8012dbe:	f1a1 0c05 	sub.w	ip, r1, #5
 8012dc2:	f1bc 0f01 	cmp.w	ip, #1
 8012dc6:	d932      	bls.n	8012e2e <RadioGetLoRaTimeOnAirNumerator+0x7c>
        {
            preambleLen = 12;
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8012dc8:	b918      	cbnz	r0, 8012dd2 <RadioGetLoRaTimeOnAirNumerator+0x20>
 8012dca:	f1a1 060b 	sub.w	r6, r1, #11
 8012dce:	2e01      	cmp	r6, #1
 8012dd0:	d935      	bls.n	8012e3e <RadioGetLoRaTimeOnAirNumerator+0x8c>
 8012dd2:	2801      	cmp	r0, #1
 8012dd4:	d02f      	beq.n	8012e36 <RadioGetLoRaTimeOnAirNumerator+0x84>
    bool    lowDatareOptimize = false;
 8012dd6:	2600      	movs	r6, #0
    {
        lowDatareOptimize = true;
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8012dd8:	f89d e014 	ldrb.w	lr, [sp, #20]
 8012ddc:	ea4f 0ece 	mov.w	lr, lr, lsl #3
                            ( crcOn ? 16 : 0 ) -
 8012de0:	b38d      	cbz	r5, 8012e46 <RadioGetLoRaTimeOnAirNumerator+0x94>
 8012de2:	f04f 0c10 	mov.w	ip, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8012de6:	44e6      	add	lr, ip
                            ( 4 * datarate ) +
 8012de8:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 8012dea:	ebae 0e81 	sub.w	lr, lr, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 8012dee:	b36c      	cbz	r4, 8012e4c <RadioGetLoRaTimeOnAirNumerator+0x9a>
 8012df0:	f04f 0c00 	mov.w	ip, #0
                            ( 4 * datarate ) +
 8012df4:	44f4      	add	ip, lr

    if( datarate <= 6 )
 8012df6:	2906      	cmp	r1, #6
 8012df8:	d904      	bls.n	8012e04 <RadioGetLoRaTimeOnAirNumerator+0x52>
    {
        ceilDenominator = 4 * datarate;
    }
    else
    {
        ceilNumerator += 8;
 8012dfa:	f10c 0c08 	add.w	ip, ip, #8

        if( lowDatareOptimize == true )
 8012dfe:	b10e      	cbz	r6, 8012e04 <RadioGetLoRaTimeOnAirNumerator+0x52>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8012e00:	1e88      	subs	r0, r1, #2
 8012e02:	0080      	lsls	r0, r0, #2
        {
            ceilDenominator = 4 * datarate;
        }
    }

    if( ceilNumerator < 0 )
 8012e04:	f1bc 0f00 	cmp.w	ip, #0
 8012e08:	db23      	blt.n	8012e52 <RadioGetLoRaTimeOnAirNumerator+0xa0>
        ceilNumerator = 0;
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8012e0a:	4484      	add	ip, r0
 8012e0c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8012e10:	fb9c fcf0 	sdiv	ip, ip, r0
 8012e14:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 8012e18:	f103 000c 	add.w	r0, r3, #12

    if( datarate <= 6 )
 8012e1c:	2906      	cmp	r1, #6
 8012e1e:	d801      	bhi.n	8012e24 <RadioGetLoRaTimeOnAirNumerator+0x72>
    {
        intermediate += 2;
 8012e20:	f103 000e 	add.w	r0, r3, #14
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8012e24:	0080      	lsls	r0, r0, #2
 8012e26:	3001      	adds	r0, #1
 8012e28:	3902      	subs	r1, #2
}
 8012e2a:	4088      	lsls	r0, r1
 8012e2c:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 8012e2e:	2b0b      	cmp	r3, #11
 8012e30:	d8ca      	bhi.n	8012dc8 <RadioGetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 8012e32:	230c      	movs	r3, #12
 8012e34:	e7c8      	b.n	8012dc8 <RadioGetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8012e36:	290c      	cmp	r1, #12
 8012e38:	d003      	beq.n	8012e42 <RadioGetLoRaTimeOnAirNumerator+0x90>
    bool    lowDatareOptimize = false;
 8012e3a:	2600      	movs	r6, #0
 8012e3c:	e7cc      	b.n	8012dd8 <RadioGetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 8012e3e:	2601      	movs	r6, #1
 8012e40:	e7ca      	b.n	8012dd8 <RadioGetLoRaTimeOnAirNumerator+0x26>
 8012e42:	2601      	movs	r6, #1
 8012e44:	e7c8      	b.n	8012dd8 <RadioGetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 8012e46:	f04f 0c00 	mov.w	ip, #0
 8012e4a:	e7cc      	b.n	8012de6 <RadioGetLoRaTimeOnAirNumerator+0x34>
                            ( fixLen ? 0 : 20 );
 8012e4c:	f04f 0c14 	mov.w	ip, #20
 8012e50:	e7d0      	b.n	8012df4 <RadioGetLoRaTimeOnAirNumerator+0x42>
        ceilNumerator = 0;
 8012e52:	f04f 0c00 	mov.w	ip, #0
 8012e56:	e7d8      	b.n	8012e0a <RadioGetLoRaTimeOnAirNumerator+0x58>

08012e58 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8012e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012e5a:	b085      	sub	sp, #20
 8012e5c:	460e      	mov	r6, r1
 8012e5e:	4615      	mov	r5, r2
 8012e60:	4619      	mov	r1, r3
 8012e62:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 8012e66:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8012e6a:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 8012e6e:	f89d c034 	ldrb.w	ip, [sp, #52]	; 0x34
    uint32_t numerator = 0;
    uint32_t denominator = 1;

    switch( modem )
 8012e72:	b148      	cbz	r0, 8012e88 <RadioTimeOnAir+0x30>
 8012e74:	2801      	cmp	r0, #1
 8012e76:	d012      	beq.n	8012e9e <RadioTimeOnAir+0x46>
 8012e78:	2501      	movs	r5, #1
 8012e7a:	2400      	movs	r4, #0
        break;
    default:
        break;
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator ); /* ST_WORKAROUND : simplified calculation with macro usage */
 8012e7c:	442c      	add	r4, r5
 8012e7e:	1e60      	subs	r0, r4, #1
}
 8012e80:	fbb0 f0f5 	udiv	r0, r0, r5
 8012e84:	b005      	add	sp, #20
 8012e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8012e88:	f8cd c004 	str.w	ip, [sp, #4]
 8012e8c:	9700      	str	r7, [sp, #0]
 8012e8e:	4628      	mov	r0, r5
 8012e90:	f7ff ff7c 	bl	8012d8c <RadioGetGfskTimeOnAirNumerator>
 8012e94:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8012e98:	fb00 f404 	mul.w	r4, r0, r4
        break;
 8012e9c:	e7ee      	b.n	8012e7c <RadioTimeOnAir+0x24>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8012e9e:	f8cd c008 	str.w	ip, [sp, #8]
 8012ea2:	9701      	str	r7, [sp, #4]
 8012ea4:	9300      	str	r3, [sp, #0]
 8012ea6:	4613      	mov	r3, r2
 8012ea8:	460a      	mov	r2, r1
 8012eaa:	4629      	mov	r1, r5
 8012eac:	4630      	mov	r0, r6
 8012eae:	f7ff ff80 	bl	8012db2 <RadioGetLoRaTimeOnAirNumerator>
 8012eb2:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8012eb6:	fb00 f404 	mul.w	r4, r0, r4
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8012eba:	4b03      	ldr	r3, [pc, #12]	; (8012ec8 <RadioTimeOnAir+0x70>)
 8012ebc:	5d98      	ldrb	r0, [r3, r6]
 8012ebe:	f7ff ff37 	bl	8012d30 <RadioGetLoRaBandwidthInHz>
 8012ec2:	4605      	mov	r5, r0
        break;
 8012ec4:	e7da      	b.n	8012e7c <RadioTimeOnAir+0x24>
 8012ec6:	bf00      	nop
 8012ec8:	08016480 	.word	0x08016480

08012ecc <RadioOnTxTimeoutProcess>:
{
    RADIO_RX_TIMEOUT_PROCESS();
}

static void RadioOnTxTimeoutProcess( void )
{
 8012ecc:	b508      	push	{r3, lr}
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8012ece:	4b05      	ldr	r3, [pc, #20]	; (8012ee4 <RadioOnTxTimeoutProcess+0x18>)
 8012ed0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8012ed4:	629a      	str	r2, [r3, #40]	; 0x28
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8012ed6:	4b04      	ldr	r3, [pc, #16]	; (8012ee8 <RadioOnTxTimeoutProcess+0x1c>)
 8012ed8:	681b      	ldr	r3, [r3, #0]
 8012eda:	b113      	cbz	r3, 8012ee2 <RadioOnTxTimeoutProcess+0x16>
 8012edc:	685b      	ldr	r3, [r3, #4]
 8012ede:	b103      	cbz	r3, 8012ee2 <RadioOnTxTimeoutProcess+0x16>
    {
        RadioEvents->TxTimeout( );
 8012ee0:	4798      	blx	r3
    }
}
 8012ee2:	bd08      	pop	{r3, pc}
 8012ee4:	48000400 	.word	0x48000400
 8012ee8:	20003e5c 	.word	0x20003e5c

08012eec <RadioOnTxTimeoutIrq>:
{
 8012eec:	b508      	push	{r3, lr}
    RADIO_TX_TIMEOUT_PROCESS();
 8012eee:	f7ff ffed 	bl	8012ecc <RadioOnTxTimeoutProcess>
}
 8012ef2:	bd08      	pop	{r3, pc}

08012ef4 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8012ef4:	b508      	push	{r3, lr}
 8012ef6:	4b05      	ldr	r3, [pc, #20]	; (8012f0c <RadioOnRxTimeoutProcess+0x18>)
 8012ef8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8012efc:	629a      	str	r2, [r3, #40]	; 0x28
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8012efe:	4b04      	ldr	r3, [pc, #16]	; (8012f10 <RadioOnRxTimeoutProcess+0x1c>)
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	b113      	cbz	r3, 8012f0a <RadioOnRxTimeoutProcess+0x16>
 8012f04:	68db      	ldr	r3, [r3, #12]
 8012f06:	b103      	cbz	r3, 8012f0a <RadioOnRxTimeoutProcess+0x16>
    {
        RadioEvents->RxTimeout( );
 8012f08:	4798      	blx	r3
    }
}
 8012f0a:	bd08      	pop	{r3, pc}
 8012f0c:	48000400 	.word	0x48000400
 8012f10:	20003e5c 	.word	0x20003e5c

08012f14 <RadioOnRxTimeoutIrq>:
{
 8012f14:	b508      	push	{r3, lr}
    RADIO_RX_TIMEOUT_PROCESS();
 8012f16:	f7ff ffed 	bl	8012ef4 <RadioOnRxTimeoutProcess>
}
 8012f1a:	bd08      	pop	{r3, pc}

08012f1c <RadioSetRxGenericConfig>:
    }
    return status;
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8012f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8012f20:	4770      	bx	lr

08012f22 <RadioSetTxGenericConfig>:
    SubgRf.TxTimeout = timeout;
    return 0;
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8012f22:	f04f 30ff 	mov.w	r0, #4294967295
 8012f26:	4770      	bx	lr

08012f28 <RadioTxCw>:
{
 8012f28:	b508      	push	{r3, lr}
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8012f2a:	f001 fbab 	bl	8014684 <SUBGRF_SetRfTxPower>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8012f2e:	2101      	movs	r1, #1
 8012f30:	f001 fb94 	bl	801465c <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8012f34:	f000 feac 	bl	8013c90 <SUBGRF_SetTxContinuousWave>
}
 8012f38:	bd08      	pop	{r3, pc}
	...

08012f3c <RadioSetRxDutyCycle>:
{
 8012f3c:	b570      	push	{r4, r5, r6, lr}
 8012f3e:	4604      	mov	r4, r0
 8012f40:	460d      	mov	r5, r1
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8012f42:	eb01 0340 	add.w	r3, r1, r0, lsl #1
 8012f46:	4e09      	ldr	r6, [pc, #36]	; (8012f6c <RadioSetRxDutyCycle+0x30>)
 8012f48:	65b3      	str	r3, [r6, #88]	; 0x58
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8012f4a:	2300      	movs	r3, #0
 8012f4c:	461a      	mov	r2, r3
 8012f4e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8012f52:	4608      	mov	r0, r1
 8012f54:	f000 ff47 	bl	8013de6 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8012f58:	2100      	movs	r1, #0
 8012f5a:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 8012f5e:	f001 fb7d 	bl	801465c <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8012f62:	4629      	mov	r1, r5
 8012f64:	4620      	mov	r0, r4
 8012f66:	f000 fe63 	bl	8013c30 <SUBGRF_SetRxDutyCycle>
}
 8012f6a:	bd70      	pop	{r4, r5, r6, pc}
 8012f6c:	20003e78 	.word	0x20003e78

08012f70 <RadioRxBoosted>:
{
 8012f70:	b538      	push	{r3, r4, r5, lr}
 8012f72:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init() )
 8012f74:	f001 fc57 	bl	8014826 <RFW_Is_Init>
 8012f78:	2801      	cmp	r0, #1
 8012f7a:	d019      	beq.n	8012fb0 <RadioRxBoosted+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8012f7c:	2300      	movs	r3, #0
 8012f7e:	461a      	mov	r2, r3
 8012f80:	f240 2162 	movw	r1, #610	; 0x262
 8012f84:	4608      	mov	r0, r1
 8012f86:	f000 ff2e 	bl	8013de6 <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 8012f8a:	b9a4      	cbnz	r4, 8012fb6 <RadioRxBoosted+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8012f8c:	4c11      	ldr	r4, [pc, #68]	; (8012fd4 <RadioRxBoosted+0x64>)
 8012f8e:	2100      	movs	r1, #0
 8012f90:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 8012f92:	4b11      	ldr	r3, [pc, #68]	; (8012fd8 <RadioRxBoosted+0x68>)
 8012f94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8012f98:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8012f9a:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 8012f9e:	f001 fb5d 	bl	801465c <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8012fa2:	7863      	ldrb	r3, [r4, #1]
 8012fa4:	b183      	cbz	r3, 8012fc8 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8012fa6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8012faa:	f000 ffef 	bl	8013f8c <SUBGRF_SetRxBoosted>
}
 8012fae:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit();
 8012fb0:	f001 fc41 	bl	8014836 <RFW_ReceiveInit>
 8012fb4:	e7e9      	b.n	8012f8a <RadioRxBoosted+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8012fb6:	4d09      	ldr	r5, [pc, #36]	; (8012fdc <RadioRxBoosted+0x6c>)
 8012fb8:	4621      	mov	r1, r4
 8012fba:	4628      	mov	r0, r5
 8012fbc:	f002 f832 	bl	8015024 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8012fc0:	4628      	mov	r0, r5
 8012fc2:	f001 ffe9 	bl	8014f98 <UTIL_TIMER_Start>
 8012fc6:	e7e1      	b.n	8012f8c <RadioRxBoosted+0x1c>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8012fc8:	4b02      	ldr	r3, [pc, #8]	; (8012fd4 <RadioRxBoosted+0x64>)
 8012fca:	6898      	ldr	r0, [r3, #8]
 8012fcc:	0180      	lsls	r0, r0, #6
 8012fce:	f000 ffdd 	bl	8013f8c <SUBGRF_SetRxBoosted>
}
 8012fd2:	e7ec      	b.n	8012fae <RadioRxBoosted+0x3e>
 8012fd4:	20003e78 	.word	0x20003e78
 8012fd8:	48000400 	.word	0x48000400
 8012fdc:	20003e60 	.word	0x20003e60

08012fe0 <RadioStandby>:
{
 8012fe0:	b508      	push	{r3, lr}
    SUBGRF_SetStandby( STDBY_RC );
 8012fe2:	2000      	movs	r0, #0
 8012fe4:	f000 fdd6 	bl	8013b94 <SUBGRF_SetStandby>
}
 8012fe8:	bd08      	pop	{r3, pc}

08012fea <RadioWrite>:
{
 8012fea:	b508      	push	{r3, lr}
    SUBGRF_WriteRegister( addr, data );
 8012fec:	f000 ffbe 	bl	8013f6c <SUBGRF_WriteRegister>
}
 8012ff0:	bd08      	pop	{r3, pc}
	...

08012ff4 <RadioTxPrbs>:
{
 8012ff4:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8012ff6:	2101      	movs	r1, #1
 8012ff8:	4b07      	ldr	r3, [pc, #28]	; (8013018 <RadioTxPrbs+0x24>)
 8012ffa:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 8012ffe:	f001 fb2d 	bl	801465c <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 8013002:	212d      	movs	r1, #45	; 0x2d
 8013004:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8013008:	f7ff ffef 	bl	8012fea <RadioWrite>
    SUBGRF_SetTxInfinitePreamble( );
 801300c:	f000 fe47 	bl	8013c9e <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8013010:	4802      	ldr	r0, [pc, #8]	; (801301c <RadioTxPrbs+0x28>)
 8013012:	f000 fdd9 	bl	8013bc8 <SUBGRF_SetTx>
}
 8013016:	bd08      	pop	{r3, pc}
 8013018:	20003e78 	.word	0x20003e78
 801301c:	000fffff 	.word	0x000fffff

08013020 <RadioRead>:
{
 8013020:	b508      	push	{r3, lr}
    return SUBGRF_ReadRegister( addr );
 8013022:	f001 f895 	bl	8014150 <SUBGRF_ReadRegister>
}
 8013026:	bd08      	pop	{r3, pc}

08013028 <RadioGetStatus>:
{
 8013028:	b508      	push	{r3, lr}
    switch( SUBGRF_GetOperatingMode( ) )
 801302a:	f000 fdad 	bl	8013b88 <SUBGRF_GetOperatingMode>
 801302e:	2805      	cmp	r0, #5
 8013030:	d007      	beq.n	8013042 <RadioGetStatus+0x1a>
 8013032:	2807      	cmp	r0, #7
 8013034:	d007      	beq.n	8013046 <RadioGetStatus+0x1e>
 8013036:	2804      	cmp	r0, #4
 8013038:	d001      	beq.n	801303e <RadioGetStatus+0x16>
            return RF_IDLE;
 801303a:	2000      	movs	r0, #0
}
 801303c:	bd08      	pop	{r3, pc}
    switch( SUBGRF_GetOperatingMode( ) )
 801303e:	2002      	movs	r0, #2
 8013040:	e7fc      	b.n	801303c <RadioGetStatus+0x14>
            return RF_RX_RUNNING;
 8013042:	2001      	movs	r0, #1
 8013044:	e7fa      	b.n	801303c <RadioGetStatus+0x14>
            return RF_CAD;
 8013046:	2003      	movs	r0, #3
 8013048:	e7f8      	b.n	801303c <RadioGetStatus+0x14>
	...

0801304c <RadioIrqProcess>:
{
 801304c:	b530      	push	{r4, r5, lr}
 801304e:	b083      	sub	sp, #12
    uint8_t size = 0;
 8013050:	2300      	movs	r3, #0
 8013052:	f88d 3007 	strb.w	r3, [sp, #7]
    int32_t cfo = 0;
 8013056:	9300      	str	r3, [sp, #0]
    switch( SubgRf.RadioIrq )
 8013058:	4ba5      	ldr	r3, [pc, #660]	; (80132f0 <RadioIrqProcess+0x2a4>)
 801305a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801305e:	2b20      	cmp	r3, #32
 8013060:	d829      	bhi.n	80130b6 <RadioIrqProcess+0x6a>
 8013062:	b21a      	sxth	r2, r3
 8013064:	2a00      	cmp	r2, #0
 8013066:	f000 8140 	beq.w	80132ea <RadioIrqProcess+0x29e>
 801306a:	3b01      	subs	r3, #1
 801306c:	2b1f      	cmp	r3, #31
 801306e:	f200 813c 	bhi.w	80132ea <RadioIrqProcess+0x29e>
 8013072:	e8df f013 	tbh	[pc, r3, lsl #1]
 8013076:	0063      	.short	0x0063
 8013078:	013a007f 	.word	0x013a007f
 801307c:	013a00f7 	.word	0x013a00f7
 8013080:	013a013a 	.word	0x013a013a
 8013084:	013a0127 	.word	0x013a0127
 8013088:	013a013a 	.word	0x013a013a
 801308c:	013a013a 	.word	0x013a013a
 8013090:	013a013a 	.word	0x013a013a
 8013094:	013a0134 	.word	0x013a0134
 8013098:	013a013a 	.word	0x013a013a
 801309c:	013a013a 	.word	0x013a013a
 80130a0:	013a013a 	.word	0x013a013a
 80130a4:	013a013a 	.word	0x013a013a
 80130a8:	013a013a 	.word	0x013a013a
 80130ac:	013a013a 	.word	0x013a013a
 80130b0:	013a013a 	.word	0x013a013a
 80130b4:	0155      	.short	0x0155
 80130b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80130ba:	f000 80b3 	beq.w	8013224 <RadioIrqProcess+0x1d8>
 80130be:	d928      	bls.n	8013112 <RadioIrqProcess+0xc6>
 80130c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80130c4:	f040 8111 	bne.w	80132ea <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 80130c8:	4b8a      	ldr	r3, [pc, #552]	; (80132f4 <RadioIrqProcess+0x2a8>)
 80130ca:	2201      	movs	r2, #1
 80130cc:	2100      	movs	r1, #0
 80130ce:	2002      	movs	r0, #2
 80130d0:	f001 fc90 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 80130d4:	f000 fd58 	bl	8013b88 <SUBGRF_GetOperatingMode>
 80130d8:	2804      	cmp	r0, #4
 80130da:	f000 80b0 	beq.w	801323e <RadioIrqProcess+0x1f2>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 80130de:	f000 fd53 	bl	8013b88 <SUBGRF_GetOperatingMode>
 80130e2:	2805      	cmp	r0, #5
 80130e4:	f040 8101 	bne.w	80132ea <RadioIrqProcess+0x29e>
  WRITE_REG(GPIOx->BRR, PinMask);
 80130e8:	4b83      	ldr	r3, [pc, #524]	; (80132f8 <RadioIrqProcess+0x2ac>)
 80130ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80130ee:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &RxTimeoutTimer );
 80130f0:	4882      	ldr	r0, [pc, #520]	; (80132fc <RadioIrqProcess+0x2b0>)
 80130f2:	f001 fef7 	bl	8014ee4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 80130f6:	2000      	movs	r0, #0
 80130f8:	f000 fd4c 	bl	8013b94 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80130fc:	4b80      	ldr	r3, [pc, #512]	; (8013300 <RadioIrqProcess+0x2b4>)
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	2b00      	cmp	r3, #0
 8013102:	f000 80f2 	beq.w	80132ea <RadioIrqProcess+0x29e>
 8013106:	68db      	ldr	r3, [r3, #12]
 8013108:	2b00      	cmp	r3, #0
 801310a:	f000 80ee 	beq.w	80132ea <RadioIrqProcess+0x29e>
                RadioEvents->RxTimeout( );
 801310e:	4798      	blx	r3
 8013110:	e0eb      	b.n	80132ea <RadioIrqProcess+0x29e>
    switch( SubgRf.RadioIrq )
 8013112:	2b40      	cmp	r3, #64	; 0x40
 8013114:	f000 811d 	beq.w	8013352 <RadioIrqProcess+0x306>
 8013118:	2b80      	cmp	r3, #128	; 0x80
 801311a:	f040 80e6 	bne.w	80132ea <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 801311e:	2000      	movs	r0, #0
 8013120:	f000 fd38 	bl	8013b94 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8013124:	4b76      	ldr	r3, [pc, #472]	; (8013300 <RadioIrqProcess+0x2b4>)
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	2b00      	cmp	r3, #0
 801312a:	f000 80de 	beq.w	80132ea <RadioIrqProcess+0x29e>
 801312e:	699b      	ldr	r3, [r3, #24]
 8013130:	2b00      	cmp	r3, #0
 8013132:	f000 80da 	beq.w	80132ea <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( false );
 8013136:	2000      	movs	r0, #0
 8013138:	4798      	blx	r3
 801313a:	e0d6      	b.n	80132ea <RadioIrqProcess+0x29e>
 801313c:	4b6e      	ldr	r3, [pc, #440]	; (80132f8 <RadioIrqProcess+0x2ac>)
 801313e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8013142:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &TxTimeoutTimer );
 8013144:	486f      	ldr	r0, [pc, #444]	; (8013304 <RadioIrqProcess+0x2b8>)
 8013146:	f001 fecd 	bl	8014ee4 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801314a:	2000      	movs	r0, #0
 801314c:	f000 fd22 	bl	8013b94 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8013150:	f001 fb6b 	bl	801482a <RFW_Is_LongPacketModeEnabled>
 8013154:	2801      	cmp	r0, #1
 8013156:	d00a      	beq.n	801316e <RadioIrqProcess+0x122>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8013158:	4b69      	ldr	r3, [pc, #420]	; (8013300 <RadioIrqProcess+0x2b4>)
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	2b00      	cmp	r3, #0
 801315e:	f000 80c4 	beq.w	80132ea <RadioIrqProcess+0x29e>
 8013162:	681b      	ldr	r3, [r3, #0]
 8013164:	2b00      	cmp	r3, #0
 8013166:	f000 80c0 	beq.w	80132ea <RadioIrqProcess+0x29e>
            RadioEvents->TxDone( );
 801316a:	4798      	blx	r3
 801316c:	e0bd      	b.n	80132ea <RadioIrqProcess+0x29e>
            RFW_DeInit_TxLongPacket( );
 801316e:	f001 fb65 	bl	801483c <RFW_DeInit_TxLongPacket>
 8013172:	e7f1      	b.n	8013158 <RadioIrqProcess+0x10c>
 8013174:	4b60      	ldr	r3, [pc, #384]	; (80132f8 <RadioIrqProcess+0x2ac>)
 8013176:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801317a:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &RxTimeoutTimer );
 801317c:	485f      	ldr	r0, [pc, #380]	; (80132fc <RadioIrqProcess+0x2b0>)
 801317e:	f001 feb1 	bl	8014ee4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8013182:	4b5b      	ldr	r3, [pc, #364]	; (80132f0 <RadioIrqProcess+0x2a4>)
 8013184:	785b      	ldrb	r3, [r3, #1]
 8013186:	b303      	cbz	r3, 80131ca <RadioIrqProcess+0x17e>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8013188:	22ff      	movs	r2, #255	; 0xff
 801318a:	f10d 0107 	add.w	r1, sp, #7
 801318e:	485e      	ldr	r0, [pc, #376]	; (8013308 <RadioIrqProcess+0x2bc>)
 8013190:	f001 fa4a 	bl	8014628 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8013194:	485d      	ldr	r0, [pc, #372]	; (801330c <RadioIrqProcess+0x2c0>)
 8013196:	f000 fead 	bl	8013ef4 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801319a:	4b59      	ldr	r3, [pc, #356]	; (8013300 <RadioIrqProcess+0x2b4>)
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	f000 80a3 	beq.w	80132ea <RadioIrqProcess+0x29e>
 80131a4:	689c      	ldr	r4, [r3, #8]
 80131a6:	2c00      	cmp	r4, #0
 80131a8:	f000 809f 	beq.w	80132ea <RadioIrqProcess+0x29e>
            switch( SubgRf.PacketStatus.packetType )
 80131ac:	4b50      	ldr	r3, [pc, #320]	; (80132f0 <RadioIrqProcess+0x2a4>)
 80131ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80131b2:	2b01      	cmp	r3, #1
 80131b4:	d11d      	bne.n	80131f2 <RadioIrqProcess+0x1a6>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 80131b6:	4a4e      	ldr	r2, [pc, #312]	; (80132f0 <RadioIrqProcess+0x2a4>)
 80131b8:	f992 3031 	ldrsb.w	r3, [r2, #49]	; 0x31
 80131bc:	f992 2030 	ldrsb.w	r2, [r2, #48]	; 0x30
 80131c0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80131c4:	4850      	ldr	r0, [pc, #320]	; (8013308 <RadioIrqProcess+0x2bc>)
 80131c6:	47a0      	blx	r4
                break;
 80131c8:	e08f      	b.n	80132ea <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 80131ca:	2000      	movs	r0, #0
 80131cc:	f000 fce2 	bl	8013b94 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 80131d0:	2100      	movs	r1, #0
 80131d2:	f640 1002 	movw	r0, #2306	; 0x902
 80131d6:	f000 fec9 	bl	8013f6c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 80131da:	f640 1044 	movw	r0, #2372	; 0x944
 80131de:	f000 ffb7 	bl	8014150 <SUBGRF_ReadRegister>
 80131e2:	f040 0102 	orr.w	r1, r0, #2
 80131e6:	b2c9      	uxtb	r1, r1
 80131e8:	f640 1044 	movw	r0, #2372	; 0x944
 80131ec:	f000 febe 	bl	8013f6c <SUBGRF_WriteRegister>
 80131f0:	e7ca      	b.n	8013188 <RadioIrqProcess+0x13c>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 80131f2:	4c3f      	ldr	r4, [pc, #252]	; (80132f0 <RadioIrqProcess+0x2a4>)
 80131f4:	4669      	mov	r1, sp
 80131f6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80131f8:	f001 faca 	bl	8014790 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 80131fc:	4b40      	ldr	r3, [pc, #256]	; (8013300 <RadioIrqProcess+0x2b4>)
 80131fe:	681b      	ldr	r3, [r3, #0]
 8013200:	689d      	ldr	r5, [r3, #8]
 8013202:	9b00      	ldr	r3, [sp, #0]
 8013204:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8013208:	4a41      	ldr	r2, [pc, #260]	; (8013310 <RadioIrqProcess+0x2c4>)
 801320a:	fb82 1203 	smull	r1, r2, r2, r3
 801320e:	17db      	asrs	r3, r3, #31
 8013210:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8013214:	b25b      	sxtb	r3, r3
 8013216:	f994 2029 	ldrsb.w	r2, [r4, #41]	; 0x29
 801321a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 801321e:	483a      	ldr	r0, [pc, #232]	; (8013308 <RadioIrqProcess+0x2bc>)
 8013220:	47a8      	blx	r5
                break;
 8013222:	e062      	b.n	80132ea <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 8013224:	2000      	movs	r0, #0
 8013226:	f000 fcb5 	bl	8013b94 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801322a:	4b35      	ldr	r3, [pc, #212]	; (8013300 <RadioIrqProcess+0x2b4>)
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	2b00      	cmp	r3, #0
 8013230:	d05b      	beq.n	80132ea <RadioIrqProcess+0x29e>
 8013232:	699b      	ldr	r3, [r3, #24]
 8013234:	2b00      	cmp	r3, #0
 8013236:	d058      	beq.n	80132ea <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( true );
 8013238:	2001      	movs	r0, #1
 801323a:	4798      	blx	r3
 801323c:	e055      	b.n	80132ea <RadioIrqProcess+0x29e>
 801323e:	4b2e      	ldr	r3, [pc, #184]	; (80132f8 <RadioIrqProcess+0x2ac>)
 8013240:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8013244:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &TxTimeoutTimer );
 8013246:	482f      	ldr	r0, [pc, #188]	; (8013304 <RadioIrqProcess+0x2b8>)
 8013248:	f001 fe4c 	bl	8014ee4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801324c:	2000      	movs	r0, #0
 801324e:	f000 fca1 	bl	8013b94 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8013252:	4b2b      	ldr	r3, [pc, #172]	; (8013300 <RadioIrqProcess+0x2b4>)
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	2b00      	cmp	r3, #0
 8013258:	d047      	beq.n	80132ea <RadioIrqProcess+0x29e>
 801325a:	685b      	ldr	r3, [r3, #4]
 801325c:	2b00      	cmp	r3, #0
 801325e:	d044      	beq.n	80132ea <RadioIrqProcess+0x29e>
                RadioEvents->TxTimeout( );
 8013260:	4798      	blx	r3
 8013262:	e042      	b.n	80132ea <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8013264:	4b2b      	ldr	r3, [pc, #172]	; (8013314 <RadioIrqProcess+0x2c8>)
 8013266:	2201      	movs	r2, #1
 8013268:	2100      	movs	r1, #0
 801326a:	2002      	movs	r0, #2
 801326c:	f001 fbc2 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8013270:	4b1f      	ldr	r3, [pc, #124]	; (80132f0 <RadioIrqProcess+0x2a4>)
 8013272:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8013274:	b3c9      	cbz	r1, 80132ea <RadioIrqProcess+0x29e>
          Radio.Write(SUBGHZ_RTCPRDR2, (SubgRf.RxDcPreambleDetectTimeout>>16)&0xFF); /*Update Radio RTC Period MSB*/
 8013276:	f3c1 4107 	ubfx	r1, r1, #16, #8
 801327a:	f640 1003 	movw	r0, #2307	; 0x903
 801327e:	f7ff feb4 	bl	8012fea <RadioWrite>
          Radio.Write(SUBGHZ_RTCPRDR1, (SubgRf.RxDcPreambleDetectTimeout>>8)&0xFF); /*Update Radio RTC Period MidByte*/
 8013282:	4c1b      	ldr	r4, [pc, #108]	; (80132f0 <RadioIrqProcess+0x2a4>)
 8013284:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
 8013288:	f640 1004 	movw	r0, #2308	; 0x904
 801328c:	f7ff fead 	bl	8012fea <RadioWrite>
          Radio.Write(SUBGHZ_RTCPRDR0, (SubgRf.RxDcPreambleDetectTimeout)&0xFF); /*Update Radio RTC Period lsb*/
 8013290:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
 8013294:	f640 1005 	movw	r0, #2309	; 0x905
 8013298:	f7ff fea7 	bl	8012fea <RadioWrite>
          Radio.Write(SUBGHZ_RTCCTLR, Radio.Read(SUBGHZ_RTCCTLR)|0x1); /*restart Radio RTC*/
 801329c:	f640 1002 	movw	r0, #2306	; 0x902
 80132a0:	f7ff febe 	bl	8013020 <RadioRead>
 80132a4:	f040 0101 	orr.w	r1, r0, #1
 80132a8:	b2c9      	uxtb	r1, r1
 80132aa:	f640 1002 	movw	r0, #2306	; 0x902
 80132ae:	f7ff fe9c 	bl	8012fea <RadioWrite>
          SubgRf.RxDcPreambleDetectTimeout = 0;
 80132b2:	2200      	movs	r2, #0
 80132b4:	65a2      	str	r2, [r4, #88]	; 0x58
          SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80132b6:	4613      	mov	r3, r2
 80132b8:	f240 2162 	movw	r1, #610	; 0x262
 80132bc:	4608      	mov	r0, r1
 80132be:	f000 fd92 	bl	8013de6 <SUBGRF_SetDioIrqParams>
 80132c2:	e012      	b.n	80132ea <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 80132c4:	4b14      	ldr	r3, [pc, #80]	; (8013318 <RadioIrqProcess+0x2cc>)
 80132c6:	2201      	movs	r2, #1
 80132c8:	2100      	movs	r1, #0
 80132ca:	2002      	movs	r0, #2
 80132cc:	f001 fb92 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 80132d0:	f001 faa9 	bl	8014826 <RFW_Is_Init>
 80132d4:	2801      	cmp	r0, #1
 80132d6:	d108      	bne.n	80132ea <RadioIrqProcess+0x29e>
            RFW_ReceivePayload( );
 80132d8:	f001 fab1 	bl	801483e <RFW_ReceivePayload>
 80132dc:	e005      	b.n	80132ea <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 80132de:	4b0f      	ldr	r3, [pc, #60]	; (801331c <RadioIrqProcess+0x2d0>)
 80132e0:	2201      	movs	r2, #1
 80132e2:	2100      	movs	r1, #0
 80132e4:	2002      	movs	r0, #2
 80132e6:	f001 fb85 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
}
 80132ea:	b003      	add	sp, #12
 80132ec:	bd30      	pop	{r4, r5, pc}
 80132ee:	bf00      	nop
 80132f0:	20003e78 	.word	0x20003e78
 80132f4:	08016414 	.word	0x08016414
 80132f8:	48000400 	.word	0x48000400
 80132fc:	20003e60 	.word	0x20003e60
 8013300:	20003e5c 	.word	0x20003e5c
 8013304:	20003ed4 	.word	0x20003ed4
 8013308:	20003d5c 	.word	0x20003d5c
 801330c:	20003e9c 	.word	0x20003e9c
 8013310:	10624dd3 	.word	0x10624dd3
 8013314:	08016428 	.word	0x08016428
 8013318:	08016434 	.word	0x08016434
 801331c:	08016440 	.word	0x08016440
        TimerStop( &RxTimeoutTimer );
 8013320:	4817      	ldr	r0, [pc, #92]	; (8013380 <RadioIrqProcess+0x334>)
 8013322:	f001 fddf 	bl	8014ee4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8013326:	4b17      	ldr	r3, [pc, #92]	; (8013384 <RadioIrqProcess+0x338>)
 8013328:	785b      	ldrb	r3, [r3, #1]
 801332a:	b173      	cbz	r3, 801334a <RadioIrqProcess+0x2fe>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801332c:	4b16      	ldr	r3, [pc, #88]	; (8013388 <RadioIrqProcess+0x33c>)
 801332e:	681b      	ldr	r3, [r3, #0]
 8013330:	2b00      	cmp	r3, #0
 8013332:	d0da      	beq.n	80132ea <RadioIrqProcess+0x29e>
 8013334:	68db      	ldr	r3, [r3, #12]
 8013336:	2b00      	cmp	r3, #0
 8013338:	d0d7      	beq.n	80132ea <RadioIrqProcess+0x29e>
            RadioEvents->RxTimeout( );
 801333a:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801333c:	4b13      	ldr	r3, [pc, #76]	; (801338c <RadioIrqProcess+0x340>)
 801333e:	2201      	movs	r2, #1
 8013340:	2100      	movs	r1, #0
 8013342:	2002      	movs	r0, #2
 8013344:	f001 fb56 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
 8013348:	e7cf      	b.n	80132ea <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 801334a:	2000      	movs	r0, #0
 801334c:	f000 fc22 	bl	8013b94 <SUBGRF_SetStandby>
 8013350:	e7ec      	b.n	801332c <RadioIrqProcess+0x2e0>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8013352:	4b0f      	ldr	r3, [pc, #60]	; (8013390 <RadioIrqProcess+0x344>)
 8013354:	2201      	movs	r2, #1
 8013356:	2100      	movs	r1, #0
 8013358:	2002      	movs	r0, #2
 801335a:	f001 fb4b 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801335e:	4b09      	ldr	r3, [pc, #36]	; (8013384 <RadioIrqProcess+0x338>)
 8013360:	785b      	ldrb	r3, [r3, #1]
 8013362:	b143      	cbz	r3, 8013376 <RadioIrqProcess+0x32a>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8013364:	4b08      	ldr	r3, [pc, #32]	; (8013388 <RadioIrqProcess+0x33c>)
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	2b00      	cmp	r3, #0
 801336a:	d0be      	beq.n	80132ea <RadioIrqProcess+0x29e>
 801336c:	691b      	ldr	r3, [r3, #16]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d0bb      	beq.n	80132ea <RadioIrqProcess+0x29e>
            RadioEvents->RxError( );
 8013372:	4798      	blx	r3
}
 8013374:	e7b9      	b.n	80132ea <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8013376:	2000      	movs	r0, #0
 8013378:	f000 fc0c 	bl	8013b94 <SUBGRF_SetStandby>
 801337c:	e7f2      	b.n	8013364 <RadioIrqProcess+0x318>
 801337e:	bf00      	nop
 8013380:	20003e60 	.word	0x20003e60
 8013384:	20003e78 	.word	0x20003e78
 8013388:	20003e5c 	.word	0x20003e5c
 801338c:	0801644c 	.word	0x0801644c
 8013390:	08016458 	.word	0x08016458

08013394 <RadioOnDioIrq>:
{
 8013394:	b508      	push	{r3, lr}
    SubgRf.RadioIrq = radioIrq;
 8013396:	4b03      	ldr	r3, [pc, #12]	; (80133a4 <RadioOnDioIrq+0x10>)
 8013398:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
    RADIO_IRQ_PROCESS();
 801339c:	f7ff fe56 	bl	801304c <RadioIrqProcess>
}
 80133a0:	bd08      	pop	{r3, pc}
 80133a2:	bf00      	nop
 80133a4:	20003e78 	.word	0x20003e78

080133a8 <RadioGetWakeupTime>:
{
 80133a8:	b508      	push	{r3, lr}
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 80133aa:	f001 f982 	bl	80146b2 <SUBGRF_GetRadioWakeUpTime>
}
 80133ae:	3003      	adds	r0, #3
 80133b0:	bd08      	pop	{r3, pc}
	...

080133b4 <RadioSetMaxPayloadLength>:
{
 80133b4:	b508      	push	{r3, lr}
    if( modem == MODEM_LORA )
 80133b6:	2801      	cmp	r0, #1
 80133b8:	d004      	beq.n	80133c4 <RadioSetMaxPayloadLength+0x10>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 80133ba:	4b0a      	ldr	r3, [pc, #40]	; (80133e4 <RadioSetMaxPayloadLength+0x30>)
 80133bc:	7d5b      	ldrb	r3, [r3, #21]
 80133be:	2b01      	cmp	r3, #1
 80133c0:	d008      	beq.n	80133d4 <RadioSetMaxPayloadLength+0x20>
}
 80133c2:	bd08      	pop	{r3, pc}
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 80133c4:	4b08      	ldr	r3, [pc, #32]	; (80133e8 <RadioSetMaxPayloadLength+0x34>)
 80133c6:	7019      	strb	r1, [r3, #0]
 80133c8:	4806      	ldr	r0, [pc, #24]	; (80133e4 <RadioSetMaxPayloadLength+0x30>)
 80133ca:	77c1      	strb	r1, [r0, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80133cc:	300e      	adds	r0, #14
 80133ce:	f001 f843 	bl	8014458 <SUBGRF_SetPacketParams>
 80133d2:	e7f6      	b.n	80133c2 <RadioSetMaxPayloadLength+0xe>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 80133d4:	4b04      	ldr	r3, [pc, #16]	; (80133e8 <RadioSetMaxPayloadLength+0x34>)
 80133d6:	7019      	strb	r1, [r3, #0]
 80133d8:	4802      	ldr	r0, [pc, #8]	; (80133e4 <RadioSetMaxPayloadLength+0x30>)
 80133da:	7581      	strb	r1, [r0, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80133dc:	300e      	adds	r0, #14
 80133de:	f001 f83b 	bl	8014458 <SUBGRF_SetPacketParams>
}
 80133e2:	e7ee      	b.n	80133c2 <RadioSetMaxPayloadLength+0xe>
 80133e4:	20003e78 	.word	0x20003e78
 80133e8:	20000110 	.word	0x20000110

080133ec <RadioReadRegisters>:
{
 80133ec:	b508      	push	{r3, lr}
    SUBGRF_ReadRegisters( addr, buffer, size );
 80133ee:	f001 f8a5 	bl	801453c <SUBGRF_ReadRegisters>
}
 80133f2:	bd08      	pop	{r3, pc}

080133f4 <RadioWriteRegisters>:
{
 80133f4:	b508      	push	{r3, lr}
    SUBGRF_WriteRegisters( addr, buffer, size );
 80133f6:	f000 ffed 	bl	80143d4 <SUBGRF_WriteRegisters>
}
 80133fa:	bd08      	pop	{r3, pc}

080133fc <RadioRssi>:
{
 80133fc:	b508      	push	{r3, lr}
    return SUBGRF_GetRssiInst( );
 80133fe:	f000 fd6b 	bl	8013ed8 <SUBGRF_GetRssiInst>
}
 8013402:	b200      	sxth	r0, r0
 8013404:	bd08      	pop	{r3, pc}
	...

08013408 <RadioSetTxContinuousWave>:
{
 8013408:	b538      	push	{r3, r4, r5, lr}
 801340a:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 801340c:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8013410:	fb02 f404 	mul.w	r4, r2, r4
    SUBGRF_SetRfFrequency( freq );
 8013414:	f000 fd20 	bl	8013e58 <SUBGRF_SetRfFrequency>
    antswitchpow = SUBGRF_SetRfTxPower( power );
 8013418:	4628      	mov	r0, r5
 801341a:	f001 f933 	bl	8014684 <SUBGRF_SetRfTxPower>
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 801341e:	2101      	movs	r1, #1
 8013420:	f001 f91c 	bl	801465c <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8013424:	f000 fc34 	bl	8013c90 <SUBGRF_SetTxContinuousWave>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8013428:	4d04      	ldr	r5, [pc, #16]	; (801343c <RadioSetTxContinuousWave+0x34>)
 801342a:	4621      	mov	r1, r4
 801342c:	4628      	mov	r0, r5
 801342e:	f001 fdf9 	bl	8015024 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8013432:	4628      	mov	r0, r5
 8013434:	f001 fdb0 	bl	8014f98 <UTIL_TIMER_Start>
}
 8013438:	bd38      	pop	{r3, r4, r5, pc}
 801343a:	bf00      	nop
 801343c:	20003ed4 	.word	0x20003ed4

08013440 <RadioSetChannel>:
{
 8013440:	b508      	push	{r3, lr}
    SUBGRF_SetRfFrequency( freq );
 8013442:	f000 fd09 	bl	8013e58 <SUBGRF_SetRfFrequency>
}
 8013446:	bd08      	pop	{r3, pc}

08013448 <RadioStartCad>:
{
 8013448:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801344a:	2100      	movs	r1, #0
 801344c:	4b07      	ldr	r3, [pc, #28]	; (801346c <RadioStartCad+0x24>)
 801344e:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 8013452:	f001 f903 	bl	801465c <SUBGRF_SetSwitch>
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8013456:	2300      	movs	r3, #0
 8013458:	461a      	mov	r2, r3
 801345a:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801345e:	4608      	mov	r0, r1
 8013460:	f000 fcc1 	bl	8013de6 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8013464:	f000 fc08 	bl	8013c78 <SUBGRF_SetCad>
}
 8013468:	bd08      	pop	{r3, pc}
 801346a:	bf00      	nop
 801346c:	20003e78 	.word	0x20003e78

08013470 <RadioRx>:
{
 8013470:	b538      	push	{r3, r4, r5, lr}
 8013472:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init( ) )
 8013474:	f001 f9d7 	bl	8014826 <RFW_Is_Init>
 8013478:	2801      	cmp	r0, #1
 801347a:	d019      	beq.n	80134b0 <RadioRx+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801347c:	2300      	movs	r3, #0
 801347e:	461a      	mov	r2, r3
 8013480:	f240 2162 	movw	r1, #610	; 0x262
 8013484:	4608      	mov	r0, r1
 8013486:	f000 fcae 	bl	8013de6 <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 801348a:	b9a4      	cbnz	r4, 80134b6 <RadioRx+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801348c:	4c11      	ldr	r4, [pc, #68]	; (80134d4 <RadioRx+0x64>)
 801348e:	2100      	movs	r1, #0
 8013490:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 8013492:	4b11      	ldr	r3, [pc, #68]	; (80134d8 <RadioRx+0x68>)
 8013494:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8013498:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801349a:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 801349e:	f001 f8dd 	bl	801465c <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 80134a2:	7863      	ldrb	r3, [r4, #1]
 80134a4:	b183      	cbz	r3, 80134c8 <RadioRx+0x58>
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80134a6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80134aa:	f000 fba7 	bl	8013bfc <SUBGRF_SetRx>
}
 80134ae:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit( );
 80134b0:	f001 f9c1 	bl	8014836 <RFW_ReceiveInit>
 80134b4:	e7e9      	b.n	801348a <RadioRx+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 80134b6:	4d09      	ldr	r5, [pc, #36]	; (80134dc <RadioRx+0x6c>)
 80134b8:	4621      	mov	r1, r4
 80134ba:	4628      	mov	r0, r5
 80134bc:	f001 fdb2 	bl	8015024 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 80134c0:	4628      	mov	r0, r5
 80134c2:	f001 fd69 	bl	8014f98 <UTIL_TIMER_Start>
 80134c6:	e7e1      	b.n	801348c <RadioRx+0x1c>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80134c8:	4b02      	ldr	r3, [pc, #8]	; (80134d4 <RadioRx+0x64>)
 80134ca:	6898      	ldr	r0, [r3, #8]
 80134cc:	0180      	lsls	r0, r0, #6
 80134ce:	f000 fb95 	bl	8013bfc <SUBGRF_SetRx>
}
 80134d2:	e7ec      	b.n	80134ae <RadioRx+0x3e>
 80134d4:	20003e78 	.word	0x20003e78
 80134d8:	48000400 	.word	0x48000400
 80134dc:	20003e60 	.word	0x20003e60

080134e0 <RadioSleep>:
{
 80134e0:	b508      	push	{r3, lr}
    SUBGRF_SetSleep( params );
 80134e2:	f04f 0004 	mov.w	r0, #4
 80134e6:	f000 fe8d 	bl	8014204 <SUBGRF_SetSleep>
    RADIO_DELAY_MS( 2 );
 80134ea:	2002      	movs	r0, #2
 80134ec:	f7ee fd6a 	bl	8001fc4 <HAL_Delay>
}
 80134f0:	bd08      	pop	{r3, pc}
	...

080134f4 <RadioSend>:
{
 80134f4:	b570      	push	{r4, r5, r6, lr}
 80134f6:	b082      	sub	sp, #8
 80134f8:	4605      	mov	r5, r0
 80134fa:	460c      	mov	r4, r1
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80134fc:	2300      	movs	r3, #0
 80134fe:	461a      	mov	r2, r3
 8013500:	f240 2101 	movw	r1, #513	; 0x201
 8013504:	4608      	mov	r0, r1
 8013506:	f000 fc6e 	bl	8013de6 <SUBGRF_SetDioIrqParams>
 801350a:	4b3e      	ldr	r3, [pc, #248]	; (8013604 <RadioSend+0x110>)
 801350c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8013510:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8013512:	4e3d      	ldr	r6, [pc, #244]	; (8013608 <RadioSend+0x114>)
 8013514:	2101      	movs	r1, #1
 8013516:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 801351a:	f001 f89f 	bl	801465c <SUBGRF_SetSwitch>
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801351e:	7833      	ldrb	r3, [r6, #0]
 8013520:	2b01      	cmp	r3, #1
 8013522:	d103      	bne.n	801352c <RadioSend+0x38>
 8013524:	f896 3051 	ldrb.w	r3, [r6, #81]	; 0x51
 8013528:	2b06      	cmp	r3, #6
 801352a:	d012      	beq.n	8013552 <RadioSend+0x5e>
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801352c:	f640 0089 	movw	r0, #2185	; 0x889
 8013530:	f000 fe0e 	bl	8014150 <SUBGRF_ReadRegister>
 8013534:	f040 0104 	orr.w	r1, r0, #4
 8013538:	b2c9      	uxtb	r1, r1
 801353a:	f640 0089 	movw	r0, #2185	; 0x889
 801353e:	f000 fd15 	bl	8013f6c <SUBGRF_WriteRegister>
    switch( SubgRf.Modem )
 8013542:	4b31      	ldr	r3, [pc, #196]	; (8013608 <RadioSend+0x114>)
 8013544:	781b      	ldrb	r3, [r3, #0]
 8013546:	2b03      	cmp	r3, #3
 8013548:	d818      	bhi.n	801357c <RadioSend+0x88>
 801354a:	e8df f003 	tbb	[pc, r3]
 801354e:	0d22      	.short	0x0d22
 8013550:	4d22      	.short	0x4d22
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8013552:	f640 0089 	movw	r0, #2185	; 0x889
 8013556:	f000 fdfb 	bl	8014150 <SUBGRF_ReadRegister>
 801355a:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 801355e:	f640 0089 	movw	r0, #2185	; 0x889
 8013562:	f000 fd03 	bl	8013f6c <SUBGRF_WriteRegister>
 8013566:	e7ec      	b.n	8013542 <RadioSend+0x4e>
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8013568:	4827      	ldr	r0, [pc, #156]	; (8013608 <RadioSend+0x114>)
 801356a:	77c4      	strb	r4, [r0, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801356c:	300e      	adds	r0, #14
 801356e:	f000 ff73 	bl	8014458 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8013572:	2200      	movs	r2, #0
 8013574:	4621      	mov	r1, r4
 8013576:	4628      	mov	r0, r5
 8013578:	f001 f83d 	bl	80145f6 <SUBGRF_SendPayload>
    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801357c:	4c23      	ldr	r4, [pc, #140]	; (801360c <RadioSend+0x118>)
 801357e:	4b22      	ldr	r3, [pc, #136]	; (8013608 <RadioSend+0x114>)
 8013580:	6859      	ldr	r1, [r3, #4]
 8013582:	4620      	mov	r0, r4
 8013584:	f001 fd4e 	bl	8015024 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8013588:	4620      	mov	r0, r4
 801358a:	f001 fd05 	bl	8014f98 <UTIL_TIMER_Start>
}
 801358e:	b002      	add	sp, #8
 8013590:	bd70      	pop	{r4, r5, r6, pc}
            if ( 1UL == RFW_Is_Init( ) )
 8013592:	f001 f948 	bl	8014826 <RFW_Is_Init>
 8013596:	2801      	cmp	r0, #1
 8013598:	d00a      	beq.n	80135b0 <RadioSend+0xbc>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801359a:	481b      	ldr	r0, [pc, #108]	; (8013608 <RadioSend+0x114>)
 801359c:	7584      	strb	r4, [r0, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801359e:	300e      	adds	r0, #14
 80135a0:	f000 ff5a 	bl	8014458 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 80135a4:	2200      	movs	r2, #0
 80135a6:	4621      	mov	r1, r4
 80135a8:	4628      	mov	r0, r5
 80135aa:	f001 f824 	bl	80145f6 <SUBGRF_SendPayload>
 80135ae:	e7e5      	b.n	801357c <RadioSend+0x88>
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 80135b0:	f10d 0207 	add.w	r2, sp, #7
 80135b4:	4621      	mov	r1, r4
 80135b6:	4628      	mov	r0, r5
 80135b8:	f001 f93a 	bl	8014830 <RFW_TransmitInit>
 80135bc:	b968      	cbnz	r0, 80135da <RadioSend+0xe6>
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 80135be:	4812      	ldr	r0, [pc, #72]	; (8013608 <RadioSend+0x114>)
 80135c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80135c4:	7583      	strb	r3, [r0, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80135c6:	300e      	adds	r0, #14
 80135c8:	f000 ff46 	bl	8014458 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 80135cc:	2200      	movs	r2, #0
 80135ce:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80135d2:	4628      	mov	r0, r5
 80135d4:	f001 f80f 	bl	80145f6 <SUBGRF_SendPayload>
 80135d8:	e7d0      	b.n	801357c <RadioSend+0x88>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 80135da:	4b0d      	ldr	r3, [pc, #52]	; (8013610 <RadioSend+0x11c>)
 80135dc:	2201      	movs	r2, #1
 80135de:	2100      	movs	r1, #0
 80135e0:	2002      	movs	r0, #2
 80135e2:	f001 fa07 	bl	80149f4 <UTIL_ADV_TRACE_COND_FSend>
                return;
 80135e6:	e7d2      	b.n	801358e <RadioSend+0x9a>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80135e8:	4807      	ldr	r0, [pc, #28]	; (8013608 <RadioSend+0x114>)
 80135ea:	2302      	movs	r3, #2
 80135ec:	7383      	strb	r3, [r0, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80135ee:	7684      	strb	r4, [r0, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80135f0:	300e      	adds	r0, #14
 80135f2:	f000 ff31 	bl	8014458 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80135f6:	2200      	movs	r2, #0
 80135f8:	4621      	mov	r1, r4
 80135fa:	4628      	mov	r0, r5
 80135fc:	f000 fffb 	bl	80145f6 <SUBGRF_SendPayload>
            break;
 8013600:	e7bc      	b.n	801357c <RadioSend+0x88>
 8013602:	bf00      	nop
 8013604:	48000400 	.word	0x48000400
 8013608:	20003e78 	.word	0x20003e78
 801360c:	20003ed4 	.word	0x20003ed4
 8013610:	08016468 	.word	0x08016468

08013614 <RadioRandom>:
{
 8013614:	b508      	push	{r3, lr}
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8013616:	2300      	movs	r3, #0
 8013618:	461a      	mov	r2, r3
 801361a:	4619      	mov	r1, r3
 801361c:	4618      	mov	r0, r3
 801361e:	f000 fbe2 	bl	8013de6 <SUBGRF_SetDioIrqParams>
    rnd = SUBGRF_GetRandom();
 8013622:	f000 ff9b 	bl	801455c <SUBGRF_GetRandom>
}
 8013626:	bd08      	pop	{r3, pc}

08013628 <RadioSetModem>:
{
 8013628:	b510      	push	{r4, lr}
 801362a:	4604      	mov	r4, r0
    SubgRf.Modem = modem;
 801362c:	4b14      	ldr	r3, [pc, #80]	; (8013680 <RadioSetModem+0x58>)
 801362e:	7018      	strb	r0, [r3, #0]
    RFW_SetRadioModem( modem );
 8013630:	f001 f906 	bl	8014840 <RFW_SetRadioModem>
    switch( modem )
 8013634:	2c01      	cmp	r4, #1
 8013636:	d010      	beq.n	801365a <RadioSetModem+0x32>
 8013638:	2c03      	cmp	r4, #3
 801363a:	d01a      	beq.n	8013672 <RadioSetModem+0x4a>
 801363c:	b134      	cbz	r4, 801364c <RadioSetModem+0x24>
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 801363e:	2003      	movs	r0, #3
 8013640:	f000 fce4 	bl	801400c <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8013644:	4b0e      	ldr	r3, [pc, #56]	; (8013680 <RadioSetModem+0x58>)
 8013646:	2200      	movs	r2, #0
 8013648:	735a      	strb	r2, [r3, #13]
}
 801364a:	bd10      	pop	{r4, pc}
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801364c:	2000      	movs	r0, #0
 801364e:	f000 fcdd 	bl	801400c <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8013652:	4b0b      	ldr	r3, [pc, #44]	; (8013680 <RadioSetModem+0x58>)
 8013654:	2200      	movs	r2, #0
 8013656:	735a      	strb	r2, [r3, #13]
        break;
 8013658:	e7f7      	b.n	801364a <RadioSetModem+0x22>
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801365a:	2001      	movs	r0, #1
 801365c:	f000 fcd6 	bl	801400c <SUBGRF_SetPacketType>
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8013660:	4b07      	ldr	r3, [pc, #28]	; (8013680 <RadioSetModem+0x58>)
 8013662:	7b5a      	ldrb	r2, [r3, #13]
 8013664:	7b18      	ldrb	r0, [r3, #12]
 8013666:	4282      	cmp	r2, r0
 8013668:	d0ef      	beq.n	801364a <RadioSetModem+0x22>
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801366a:	7358      	strb	r0, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801366c:	f000 f80a 	bl	8013684 <RadioSetPublicNetwork>
 8013670:	e7eb      	b.n	801364a <RadioSetModem+0x22>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8013672:	2002      	movs	r0, #2
 8013674:	f000 fcca 	bl	801400c <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8013678:	4b01      	ldr	r3, [pc, #4]	; (8013680 <RadioSetModem+0x58>)
 801367a:	2200      	movs	r2, #0
 801367c:	735a      	strb	r2, [r3, #13]
}
 801367e:	e7e4      	b.n	801364a <RadioSetModem+0x22>
 8013680:	20003e78 	.word	0x20003e78

08013684 <RadioSetPublicNetwork>:
{
 8013684:	b510      	push	{r4, lr}
 8013686:	4604      	mov	r4, r0
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8013688:	4b0e      	ldr	r3, [pc, #56]	; (80136c4 <RadioSetPublicNetwork+0x40>)
 801368a:	7318      	strb	r0, [r3, #12]
 801368c:	7358      	strb	r0, [r3, #13]
    RadioSetModem( MODEM_LORA );
 801368e:	2001      	movs	r0, #1
 8013690:	f7ff ffca 	bl	8013628 <RadioSetModem>
    if( enable == true )
 8013694:	b154      	cbz	r4, 80136ac <RadioSetPublicNetwork+0x28>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8013696:	2134      	movs	r1, #52	; 0x34
 8013698:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801369c:	f000 fc66 	bl	8013f6c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 80136a0:	2144      	movs	r1, #68	; 0x44
 80136a2:	f240 7041 	movw	r0, #1857	; 0x741
 80136a6:	f000 fc61 	bl	8013f6c <SUBGRF_WriteRegister>
}
 80136aa:	bd10      	pop	{r4, pc}
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80136ac:	2114      	movs	r1, #20
 80136ae:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80136b2:	f000 fc5b 	bl	8013f6c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 80136b6:	2124      	movs	r1, #36	; 0x24
 80136b8:	f240 7041 	movw	r0, #1857	; 0x741
 80136bc:	f000 fc56 	bl	8013f6c <SUBGRF_WriteRegister>
}
 80136c0:	e7f3      	b.n	80136aa <RadioSetPublicNetwork+0x26>
 80136c2:	bf00      	nop
 80136c4:	20003e78 	.word	0x20003e78

080136c8 <RadioSetTxConfig>:
{
 80136c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136cc:	b083      	sub	sp, #12
 80136ce:	4604      	mov	r4, r0
 80136d0:	460e      	mov	r6, r1
 80136d2:	4617      	mov	r7, r2
 80136d4:	461d      	mov	r5, r3
 80136d6:	f8bd 8038 	ldrh.w	r8, [sp, #56]	; 0x38
 80136da:	f89d 903c 	ldrb.w	r9, [sp, #60]	; 0x3c
 80136de:	f89d a040 	ldrb.w	sl, [sp, #64]	; 0x40
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 80136e2:	f001 f89f 	bl	8014824 <RFW_DeInit>
    switch( modem )
 80136e6:	b174      	cbz	r4, 8013706 <RadioSetTxConfig+0x3e>
 80136e8:	2c01      	cmp	r4, #1
 80136ea:	d053      	beq.n	8013794 <RadioSetTxConfig+0xcc>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80136ec:	4630      	mov	r0, r6
 80136ee:	f000 ffc9 	bl	8014684 <SUBGRF_SetRfTxPower>
 80136f2:	4c51      	ldr	r4, [pc, #324]	; (8013838 <RadioSetTxConfig+0x170>)
 80136f4:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 80136f8:	f001 f899 	bl	801482e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80136fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80136fe:	6063      	str	r3, [r4, #4]
}
 8013700:	b003      	add	sp, #12
 8013702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8013706:	4c4c      	ldr	r4, [pc, #304]	; (8013838 <RadioSetTxConfig+0x170>)
 8013708:	f04f 0b00 	mov.w	fp, #0
 801370c:	f884 b038 	strb.w	fp, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8013710:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013712:	63e3      	str	r3, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8013714:	230b      	movs	r3, #11
 8013716:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801371a:	4628      	mov	r0, r5
 801371c:	f001 f820 	bl	8014760 <SUBGRF_GetFskBandwidthRegValue>
 8013720:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8013724:	6427      	str	r7, [r4, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8013726:	f884 b00e 	strb.w	fp, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801372a:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 801372e:	f8a4 8010 	strh.w	r8, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8013732:	2304      	movs	r3, #4
 8013734:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8013736:	2318      	movs	r3, #24
 8013738:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801373a:	f884 b014 	strb.w	fp, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801373e:	f089 0901 	eor.w	r9, r9, #1
 8013742:	f884 9015 	strb.w	r9, [r4, #21]
            if( crcOn == true )
 8013746:	f1ba 0f00 	cmp.w	sl, #0
 801374a:	d01f      	beq.n	801378c <RadioSetTxConfig+0xc4>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801374c:	22f2      	movs	r2, #242	; 0xf2
 801374e:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8013750:	4c39      	ldr	r4, [pc, #228]	; (8013838 <RadioSetTxConfig+0x170>)
 8013752:	2301      	movs	r3, #1
 8013754:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8013756:	f7ff fc43 	bl	8012fe0 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 801375a:	2000      	movs	r0, #0
 801375c:	f7ff ff64 	bl	8013628 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8013760:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8013764:	f000 fc6c 	bl	8014040 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8013768:	f104 000e 	add.w	r0, r4, #14
 801376c:	f000 fe74 	bl	8014458 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8013770:	4a32      	ldr	r2, [pc, #200]	; (801383c <RadioSetTxConfig+0x174>)
 8013772:	466b      	mov	r3, sp
 8013774:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013778:	e883 0003 	stmia.w	r3, {r0, r1}
 801377c:	4618      	mov	r0, r3
 801377e:	f000 fe39 	bl	80143f4 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8013782:	f240 10ff 	movw	r0, #511	; 0x1ff
 8013786:	f000 fd5d 	bl	8014244 <SUBGRF_SetWhiteningSeed>
            break;
 801378a:	e7af      	b.n	80136ec <RadioSetTxConfig+0x24>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801378c:	4b2a      	ldr	r3, [pc, #168]	; (8013838 <RadioSetTxConfig+0x170>)
 801378e:	2201      	movs	r2, #1
 8013790:	75da      	strb	r2, [r3, #23]
 8013792:	e7dd      	b.n	8013750 <RadioSetTxConfig+0x88>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8013794:	4a28      	ldr	r2, [pc, #160]	; (8013838 <RadioSetTxConfig+0x170>)
 8013796:	2301      	movs	r3, #1
 8013798:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801379c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801379e:	b2db      	uxtb	r3, r3
 80137a0:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80137a4:	4926      	ldr	r1, [pc, #152]	; (8013840 <RadioSetTxConfig+0x178>)
 80137a6:	5d49      	ldrb	r1, [r1, r5]
 80137a8:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80137ac:	f89d 1034 	ldrb.w	r1, [sp, #52]	; 0x34
 80137b0:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80137b4:	b91d      	cbnz	r5, 80137be <RadioSetTxConfig+0xf6>
 80137b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80137b8:	3a0b      	subs	r2, #11
 80137ba:	2a01      	cmp	r2, #1
 80137bc:	d92c      	bls.n	8013818 <RadioSetTxConfig+0x150>
 80137be:	2d01      	cmp	r5, #1
 80137c0:	d027      	beq.n	8013812 <RadioSetTxConfig+0x14a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80137c2:	4a1d      	ldr	r2, [pc, #116]	; (8013838 <RadioSetTxConfig+0x170>)
 80137c4:	2100      	movs	r1, #0
 80137c6:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80137ca:	4a1b      	ldr	r2, [pc, #108]	; (8013838 <RadioSetTxConfig+0x170>)
 80137cc:	2101      	movs	r1, #1
 80137ce:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80137d0:	3b05      	subs	r3, #5
 80137d2:	b2db      	uxtb	r3, r3
 80137d4:	428b      	cmp	r3, r1
 80137d6:	d924      	bls.n	8013822 <RadioSetTxConfig+0x15a>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80137d8:	4b17      	ldr	r3, [pc, #92]	; (8013838 <RadioSetTxConfig+0x170>)
 80137da:	f8a3 801c 	strh.w	r8, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80137de:	4c16      	ldr	r4, [pc, #88]	; (8013838 <RadioSetTxConfig+0x170>)
 80137e0:	f884 901e 	strb.w	r9, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80137e4:	4b17      	ldr	r3, [pc, #92]	; (8013844 <RadioSetTxConfig+0x17c>)
 80137e6:	781b      	ldrb	r3, [r3, #0]
 80137e8:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80137ea:	f884 a020 	strb.w	sl, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80137ee:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 80137f2:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 80137f6:	f7ff fbf3 	bl	8012fe0 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80137fa:	2001      	movs	r0, #1
 80137fc:	f7ff ff14 	bl	8013628 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8013800:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8013804:	f000 fc1c 	bl	8014040 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8013808:	f104 000e 	add.w	r0, r4, #14
 801380c:	f000 fe24 	bl	8014458 <SUBGRF_SetPacketParams>
            break;
 8013810:	e76c      	b.n	80136ec <RadioSetTxConfig+0x24>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8013812:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013814:	2a0c      	cmp	r2, #12
 8013816:	d1d4      	bne.n	80137c2 <RadioSetTxConfig+0xfa>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8013818:	4a07      	ldr	r2, [pc, #28]	; (8013838 <RadioSetTxConfig+0x170>)
 801381a:	2101      	movs	r1, #1
 801381c:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 8013820:	e7d3      	b.n	80137ca <RadioSetTxConfig+0x102>
                if( preambleLen < 12 )
 8013822:	f1b8 0f0b 	cmp.w	r8, #11
 8013826:	d803      	bhi.n	8013830 <RadioSetTxConfig+0x168>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8013828:	4613      	mov	r3, r2
 801382a:	220c      	movs	r2, #12
 801382c:	839a      	strh	r2, [r3, #28]
 801382e:	e7d6      	b.n	80137de <RadioSetTxConfig+0x116>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8013830:	4b01      	ldr	r3, [pc, #4]	; (8013838 <RadioSetTxConfig+0x170>)
 8013832:	f8a3 801c 	strh.w	r8, [r3, #28]
 8013836:	e7d2      	b.n	80137de <RadioSetTxConfig+0x116>
 8013838:	20003e78 	.word	0x20003e78
 801383c:	0801559c 	.word	0x0801559c
 8013840:	08016480 	.word	0x08016480
 8013844:	20000110 	.word	0x20000110

08013848 <RadioSetRxConfig>:
{
 8013848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801384c:	b085      	sub	sp, #20
 801384e:	4604      	mov	r4, r0
 8013850:	460d      	mov	r5, r1
 8013852:	4616      	mov	r6, r2
 8013854:	9301      	str	r3, [sp, #4]
 8013856:	f8bd 903c 	ldrh.w	r9, [sp, #60]	; 0x3c
 801385a:	f8bd a040 	ldrh.w	sl, [sp, #64]	; 0x40
 801385e:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
 8013862:	f89d b04c 	ldrb.w	fp, [sp, #76]	; 0x4c
 8013866:	f89d 805c 	ldrb.w	r8, [sp, #92]	; 0x5c
    SubgRf.RxContinuous = rxContinuous;
 801386a:	4b6e      	ldr	r3, [pc, #440]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 801386c:	f883 8001 	strb.w	r8, [r3, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8013870:	f000 ffd8 	bl	8014824 <RFW_DeInit>
    if( rxContinuous == true )
 8013874:	f1b8 0f00 	cmp.w	r8, #0
 8013878:	d001      	beq.n	801387e <RadioSetRxConfig+0x36>
        symbTimeout = 0;
 801387a:	f04f 0a00 	mov.w	sl, #0
    if( fixLen == true )
 801387e:	b14f      	cbz	r7, 8013894 <RadioSetRxConfig+0x4c>
        MaxPayloadLength = payloadLen;
 8013880:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 8013884:	4b68      	ldr	r3, [pc, #416]	; (8013a28 <RadioSetRxConfig+0x1e0>)
 8013886:	701a      	strb	r2, [r3, #0]
    switch( modem )
 8013888:	b144      	cbz	r4, 801389c <RadioSetRxConfig+0x54>
 801388a:	2c01      	cmp	r4, #1
 801388c:	d057      	beq.n	801393e <RadioSetRxConfig+0xf6>
}
 801388e:	b005      	add	sp, #20
 8013890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        MaxPayloadLength = 0xFF;
 8013894:	4b64      	ldr	r3, [pc, #400]	; (8013a28 <RadioSetRxConfig+0x1e0>)
 8013896:	22ff      	movs	r2, #255	; 0xff
 8013898:	701a      	strb	r2, [r3, #0]
 801389a:	e7f5      	b.n	8013888 <RadioSetRxConfig+0x40>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801389c:	2000      	movs	r0, #0
 801389e:	f000 fa05 	bl	8013cac <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80138a2:	4c60      	ldr	r4, [pc, #384]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 80138a4:	f04f 0800 	mov.w	r8, #0
 80138a8:	f884 8038 	strb.w	r8, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80138ac:	63e6      	str	r6, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80138ae:	230b      	movs	r3, #11
 80138b0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80138b4:	4628      	mov	r0, r5
 80138b6:	f000 ff53 	bl	8014760 <SUBGRF_GetFskBandwidthRegValue>
 80138ba:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80138be:	f884 800e 	strb.w	r8, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80138c2:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 80138c6:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80138ca:	2304      	movs	r3, #4
 80138cc:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 80138ce:	2318      	movs	r3, #24
 80138d0:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80138d2:	f884 8014 	strb.w	r8, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80138d6:	f087 0701 	eor.w	r7, r7, #1
 80138da:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80138dc:	4b52      	ldr	r3, [pc, #328]	; (8013a28 <RadioSetRxConfig+0x1e0>)
 80138de:	781b      	ldrb	r3, [r3, #0]
 80138e0:	75a3      	strb	r3, [r4, #22]
            if( crcOn == true )
 80138e2:	f1bb 0f00 	cmp.w	fp, #0
 80138e6:	d026      	beq.n	8013936 <RadioSetRxConfig+0xee>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80138e8:	22f2      	movs	r2, #242	; 0xf2
 80138ea:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80138ec:	4c4d      	ldr	r4, [pc, #308]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 80138ee:	2301      	movs	r3, #1
 80138f0:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 80138f2:	f7ff fb75 	bl	8012fe0 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 80138f6:	2000      	movs	r0, #0
 80138f8:	f7ff fe96 	bl	8013628 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80138fc:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8013900:	f000 fb9e 	bl	8014040 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8013904:	f104 000e 	add.w	r0, r4, #14
 8013908:	f000 fda6 	bl	8014458 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801390c:	4a47      	ldr	r2, [pc, #284]	; (8013a2c <RadioSetRxConfig+0x1e4>)
 801390e:	ab02      	add	r3, sp, #8
 8013910:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013914:	e883 0003 	stmia.w	r3, {r0, r1}
 8013918:	4618      	mov	r0, r3
 801391a:	f000 fd6b 	bl	80143f4 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801391e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8013922:	f000 fc8f 	bl	8014244 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8013926:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801392a:	fb02 fa0a 	mul.w	sl, r2, sl
 801392e:	fbba f6f6 	udiv	r6, sl, r6
 8013932:	60a6      	str	r6, [r4, #8]
            break;
 8013934:	e7ab      	b.n	801388e <RadioSetRxConfig+0x46>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8013936:	4b3b      	ldr	r3, [pc, #236]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 8013938:	2201      	movs	r2, #1
 801393a:	75da      	strb	r2, [r3, #23]
 801393c:	e7d6      	b.n	80138ec <RadioSetRxConfig+0xa4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801393e:	2000      	movs	r0, #0
 8013940:	f000 f9b4 	bl	8013cac <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8013944:	4a37      	ldr	r2, [pc, #220]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 8013946:	2301      	movs	r3, #1
 8013948:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801394c:	b2f3      	uxtb	r3, r6
 801394e:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8013952:	4937      	ldr	r1, [pc, #220]	; (8013a30 <RadioSetRxConfig+0x1e8>)
 8013954:	5d49      	ldrb	r1, [r1, r5]
 8013956:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801395a:	9901      	ldr	r1, [sp, #4]
 801395c:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8013960:	b91d      	cbnz	r5, 801396a <RadioSetRxConfig+0x122>
 8013962:	f1a6 020b 	sub.w	r2, r6, #11
 8013966:	2a01      	cmp	r2, #1
 8013968:	d941      	bls.n	80139ee <RadioSetRxConfig+0x1a6>
 801396a:	2d01      	cmp	r5, #1
 801396c:	d03d      	beq.n	80139ea <RadioSetRxConfig+0x1a2>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801396e:	4a2d      	ldr	r2, [pc, #180]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 8013970:	2100      	movs	r1, #0
 8013972:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8013976:	4a2b      	ldr	r2, [pc, #172]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 8013978:	2101      	movs	r1, #1
 801397a:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801397c:	3b05      	subs	r3, #5
 801397e:	b2db      	uxtb	r3, r3
 8013980:	428b      	cmp	r3, r1
 8013982:	d939      	bls.n	80139f8 <RadioSetRxConfig+0x1b0>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8013984:	4b27      	ldr	r3, [pc, #156]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 8013986:	f8a3 901c 	strh.w	r9, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801398a:	4c26      	ldr	r4, [pc, #152]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 801398c:	77a7      	strb	r7, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801398e:	4b26      	ldr	r3, [pc, #152]	; (8013a28 <RadioSetRxConfig+0x1e0>)
 8013990:	781b      	ldrb	r3, [r3, #0]
 8013992:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8013994:	f884 b020 	strb.w	fp, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8013998:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 801399c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 80139a0:	f7ff fb1e 	bl	8012fe0 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80139a4:	2001      	movs	r0, #1
 80139a6:	f7ff fe3f 	bl	8013628 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80139aa:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80139ae:	f000 fb47 	bl	8014040 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80139b2:	f104 000e 	add.w	r0, r4, #14
 80139b6:	f000 fd4f 	bl	8014458 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80139ba:	fa5f f08a 	uxtb.w	r0, sl
 80139be:	f000 fb03 	bl	8013fc8 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80139c2:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80139c6:	2b01      	cmp	r3, #1
 80139c8:	d021      	beq.n	8013a0e <RadioSetRxConfig+0x1c6>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80139ca:	f240 7036 	movw	r0, #1846	; 0x736
 80139ce:	f000 fbbf 	bl	8014150 <SUBGRF_ReadRegister>
 80139d2:	f040 0104 	orr.w	r1, r0, #4
 80139d6:	b2c9      	uxtb	r1, r1
 80139d8:	f240 7036 	movw	r0, #1846	; 0x736
 80139dc:	f000 fac6 	bl	8013f6c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80139e0:	4b10      	ldr	r3, [pc, #64]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 80139e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80139e6:	609a      	str	r2, [r3, #8]
}
 80139e8:	e751      	b.n	801388e <RadioSetRxConfig+0x46>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80139ea:	2e0c      	cmp	r6, #12
 80139ec:	d1bf      	bne.n	801396e <RadioSetRxConfig+0x126>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80139ee:	4a0d      	ldr	r2, [pc, #52]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 80139f0:	2101      	movs	r1, #1
 80139f2:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 80139f6:	e7be      	b.n	8013976 <RadioSetRxConfig+0x12e>
                if( preambleLen < 12 )
 80139f8:	f1b9 0f0b 	cmp.w	r9, #11
 80139fc:	d803      	bhi.n	8013a06 <RadioSetRxConfig+0x1be>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80139fe:	4613      	mov	r3, r2
 8013a00:	220c      	movs	r2, #12
 8013a02:	839a      	strh	r2, [r3, #28]
 8013a04:	e7c1      	b.n	801398a <RadioSetRxConfig+0x142>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8013a06:	4b07      	ldr	r3, [pc, #28]	; (8013a24 <RadioSetRxConfig+0x1dc>)
 8013a08:	f8a3 901c 	strh.w	r9, [r3, #28]
 8013a0c:	e7bd      	b.n	801398a <RadioSetRxConfig+0x142>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8013a0e:	f240 7036 	movw	r0, #1846	; 0x736
 8013a12:	f000 fb9d 	bl	8014150 <SUBGRF_ReadRegister>
 8013a16:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8013a1a:	f240 7036 	movw	r0, #1846	; 0x736
 8013a1e:	f000 faa5 	bl	8013f6c <SUBGRF_WriteRegister>
 8013a22:	e7dd      	b.n	80139e0 <RadioSetRxConfig+0x198>
 8013a24:	20003e78 	.word	0x20003e78
 8013a28:	20000110 	.word	0x20000110
 8013a2c:	0801559c 	.word	0x0801559c
 8013a30:	08016480 	.word	0x08016480

08013a34 <RadioIsChannelFree>:
{
 8013a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013a36:	b08b      	sub	sp, #44	; 0x2c
 8013a38:	4604      	mov	r4, r0
 8013a3a:	460f      	mov	r7, r1
 8013a3c:	4616      	mov	r6, r2
 8013a3e:	461d      	mov	r5, r3
    RadioStandby( );  /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 8013a40:	f7ff face 	bl	8012fe0 <RadioStandby>
    RadioSetModem( MODEM_FSK );
 8013a44:	2000      	movs	r0, #0
 8013a46:	f7ff fdef 	bl	8013628 <RadioSetModem>
    RadioSetChannel( freq );
 8013a4a:	4620      	mov	r0, r4
 8013a4c:	f7ff fcf8 	bl	8013440 <RadioSetChannel>
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8013a50:	2301      	movs	r3, #1
 8013a52:	9309      	str	r3, [sp, #36]	; 0x24
 8013a54:	2400      	movs	r4, #0
 8013a56:	9408      	str	r4, [sp, #32]
 8013a58:	9407      	str	r4, [sp, #28]
 8013a5a:	9406      	str	r4, [sp, #24]
 8013a5c:	9405      	str	r4, [sp, #20]
 8013a5e:	9404      	str	r4, [sp, #16]
 8013a60:	9403      	str	r4, [sp, #12]
 8013a62:	9402      	str	r4, [sp, #8]
 8013a64:	2303      	movs	r3, #3
 8013a66:	9301      	str	r3, [sp, #4]
 8013a68:	9700      	str	r7, [sp, #0]
 8013a6a:	4623      	mov	r3, r4
 8013a6c:	f44f 7216 	mov.w	r2, #600	; 0x258
 8013a70:	4639      	mov	r1, r7
 8013a72:	4620      	mov	r0, r4
 8013a74:	f7ff fee8 	bl	8013848 <RadioSetRxConfig>
    RadioRx( 0 );
 8013a78:	4620      	mov	r0, r4
 8013a7a:	f7ff fcf9 	bl	8013470 <RadioRx>
    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8013a7e:	f7ff fc93 	bl	80133a8 <RadioGetWakeupTime>
 8013a82:	f7ee fa9f 	bl	8001fc4 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 8013a86:	f001 f9ed 	bl	8014e64 <UTIL_TIMER_GetCurrentTime>
 8013a8a:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8013a8c:	4620      	mov	r0, r4
 8013a8e:	f001 f9f3 	bl	8014e78 <UTIL_TIMER_GetElapsedTime>
 8013a92:	42a8      	cmp	r0, r5
 8013a94:	d206      	bcs.n	8013aa4 <RadioIsChannelFree+0x70>
        rssi = RadioRssi( MODEM_FSK );
 8013a96:	2000      	movs	r0, #0
 8013a98:	f7ff fcb0 	bl	80133fc <RadioRssi>
        if( rssi > rssiThresh )
 8013a9c:	42b0      	cmp	r0, r6
 8013a9e:	ddf5      	ble.n	8013a8c <RadioIsChannelFree+0x58>
            status = false;
 8013aa0:	2400      	movs	r4, #0
 8013aa2:	e000      	b.n	8013aa6 <RadioIsChannelFree+0x72>
    bool status = true;
 8013aa4:	2401      	movs	r4, #1
    RadioStandby( ); /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 8013aa6:	f7ff fa9b 	bl	8012fe0 <RadioStandby>
}
 8013aaa:	4620      	mov	r0, r4
 8013aac:	b00b      	add	sp, #44	; 0x2c
 8013aae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013ab0 <RadioInit>:
{
 8013ab0:	b570      	push	{r4, r5, r6, lr}
 8013ab2:	b082      	sub	sp, #8
    RadioEvents = events;
 8013ab4:	4b1d      	ldr	r3, [pc, #116]	; (8013b2c <RadioInit+0x7c>)
 8013ab6:	6018      	str	r0, [r3, #0]
    SubgRf.RxContinuous = false;
 8013ab8:	4d1d      	ldr	r5, [pc, #116]	; (8013b30 <RadioInit+0x80>)
 8013aba:	2400      	movs	r4, #0
 8013abc:	706c      	strb	r4, [r5, #1]
    SubgRf.TxTimeout = 0;
 8013abe:	606c      	str	r4, [r5, #4]
    SubgRf.RxTimeout = 0;
 8013ac0:	60ac      	str	r4, [r5, #8]
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8013ac2:	65ac      	str	r4, [r5, #88]	; 0x58
    SUBGRF_Init( RadioOnDioIrq );
 8013ac4:	481b      	ldr	r0, [pc, #108]	; (8013b34 <RadioInit+0x84>)
 8013ac6:	f000 fb67 	bl	8014198 <SUBGRF_Init>
    SubgRf.PublicNetwork.Current = false;
 8013aca:	736c      	strb	r4, [r5, #13]
    SubgRf.PublicNetwork.Previous = false;
 8013acc:	732c      	strb	r4, [r5, #12]
    SUBGRF_SetRegulatorMode( );
 8013ace:	f000 f8fa 	bl	8013cc6 <SUBGRF_SetRegulatorMode>
    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8013ad2:	4621      	mov	r1, r4
 8013ad4:	4620      	mov	r0, r4
 8013ad6:	f000 f9f1 	bl	8013ebc <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8013ada:	2204      	movs	r2, #4
 8013adc:	4621      	mov	r1, r4
 8013ade:	2001      	movs	r0, #1
 8013ae0:	f000 fbc9 	bl	8014276 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8013ae4:	4623      	mov	r3, r4
 8013ae6:	4622      	mov	r2, r4
 8013ae8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8013aec:	4608      	mov	r0, r1
 8013aee:	f000 f97a 	bl	8013de6 <SUBGRF_SetDioIrqParams>
    RadioSleep();
 8013af2:	f7ff fcf5 	bl	80134e0 <RadioSleep>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8013af6:	4e10      	ldr	r6, [pc, #64]	; (8013b38 <RadioInit+0x88>)
 8013af8:	9400      	str	r4, [sp, #0]
 8013afa:	4b10      	ldr	r3, [pc, #64]	; (8013b3c <RadioInit+0x8c>)
 8013afc:	4622      	mov	r2, r4
 8013afe:	f04f 31ff 	mov.w	r1, #4294967295
 8013b02:	4630      	mov	r0, r6
 8013b04:	f001 f990 	bl	8014e28 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8013b08:	4d0d      	ldr	r5, [pc, #52]	; (8013b40 <RadioInit+0x90>)
 8013b0a:	9400      	str	r4, [sp, #0]
 8013b0c:	4b0d      	ldr	r3, [pc, #52]	; (8013b44 <RadioInit+0x94>)
 8013b0e:	4622      	mov	r2, r4
 8013b10:	f04f 31ff 	mov.w	r1, #4294967295
 8013b14:	4628      	mov	r0, r5
 8013b16:	f001 f987 	bl	8014e28 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8013b1a:	4630      	mov	r0, r6
 8013b1c:	f001 f9e2 	bl	8014ee4 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8013b20:	4628      	mov	r0, r5
 8013b22:	f001 f9df 	bl	8014ee4 <UTIL_TIMER_Stop>
}
 8013b26:	b002      	add	sp, #8
 8013b28:	bd70      	pop	{r4, r5, r6, pc}
 8013b2a:	bf00      	nop
 8013b2c:	20003e5c 	.word	0x20003e5c
 8013b30:	20003e78 	.word	0x20003e78
 8013b34:	08013395 	.word	0x08013395
 8013b38:	20003ed4 	.word	0x20003ed4
 8013b3c:	08012eed 	.word	0x08012eed
 8013b40:	20003e60 	.word	0x20003e60
 8013b44:	08012f15 	.word	0x08012f15

08013b48 <SUBGRF_WriteCommand>:
    CRITICAL_SECTION_END();
}

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8013b48:	b510      	push	{r4, lr}
 8013b4a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013b4c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013b50:	b672      	cpsid	i
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8013b52:	460a      	mov	r2, r1
 8013b54:	4601      	mov	r1, r0
 8013b56:	4803      	ldr	r0, [pc, #12]	; (8013b64 <SUBGRF_WriteCommand+0x1c>)
 8013b58:	f7f2 fd56 	bl	8006608 <HAL_SUBGHZ_ExecSetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013b5c:	f384 8810 	msr	PRIMASK, r4
    CRITICAL_SECTION_END();
}
 8013b60:	bd10      	pop	{r4, pc}
 8013b62:	bf00      	nop
 8013b64:	20000244 	.word	0x20000244

08013b68 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8013b68:	b510      	push	{r4, lr}
 8013b6a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013b6c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8013b70:	b672      	cpsid	i
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8013b72:	460a      	mov	r2, r1
 8013b74:	4601      	mov	r1, r0
 8013b76:	4803      	ldr	r0, [pc, #12]	; (8013b84 <SUBGRF_ReadCommand+0x1c>)
 8013b78:	f7f2 fd9c 	bl	80066b4 <HAL_SUBGHZ_ExecGetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013b7c:	f384 8810 	msr	PRIMASK, r4
    CRITICAL_SECTION_END();
}
 8013b80:	bd10      	pop	{r4, pc}
 8013b82:	bf00      	nop
 8013b84:	20000244 	.word	0x20000244

08013b88 <SUBGRF_GetOperatingMode>:
}
 8013b88:	4b01      	ldr	r3, [pc, #4]	; (8013b90 <SUBGRF_GetOperatingMode+0x8>)
 8013b8a:	7818      	ldrb	r0, [r3, #0]
 8013b8c:	4770      	bx	lr
 8013b8e:	bf00      	nop
 8013b90:	20003ef2 	.word	0x20003ef2

08013b94 <SUBGRF_SetStandby>:
{
 8013b94:	b500      	push	{lr}
 8013b96:	b083      	sub	sp, #12
 8013b98:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8013b9c:	2201      	movs	r2, #1
 8013b9e:	f10d 0107 	add.w	r1, sp, #7
 8013ba2:	2080      	movs	r0, #128	; 0x80
 8013ba4:	f7ff ffd0 	bl	8013b48 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8013ba8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013bac:	b92b      	cbnz	r3, 8013bba <SUBGRF_SetStandby+0x26>
        OperatingMode = MODE_STDBY_RC;
 8013bae:	4b05      	ldr	r3, [pc, #20]	; (8013bc4 <SUBGRF_SetStandby+0x30>)
 8013bb0:	2201      	movs	r2, #1
 8013bb2:	701a      	strb	r2, [r3, #0]
}
 8013bb4:	b003      	add	sp, #12
 8013bb6:	f85d fb04 	ldr.w	pc, [sp], #4
        OperatingMode = MODE_STDBY_XOSC;
 8013bba:	4b02      	ldr	r3, [pc, #8]	; (8013bc4 <SUBGRF_SetStandby+0x30>)
 8013bbc:	2202      	movs	r2, #2
 8013bbe:	701a      	strb	r2, [r3, #0]
}
 8013bc0:	e7f8      	b.n	8013bb4 <SUBGRF_SetStandby+0x20>
 8013bc2:	bf00      	nop
 8013bc4:	20003ef2 	.word	0x20003ef2

08013bc8 <SUBGRF_SetTx>:
{
 8013bc8:	b500      	push	{lr}
 8013bca:	b083      	sub	sp, #12
    OperatingMode = MODE_TX;
 8013bcc:	4b0a      	ldr	r3, [pc, #40]	; (8013bf8 <SUBGRF_SetTx+0x30>)
 8013bce:	2204      	movs	r2, #4
 8013bd0:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8013bd2:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8013bd6:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8013bda:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8013bde:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8013be2:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8013be6:	2203      	movs	r2, #3
 8013be8:	a901      	add	r1, sp, #4
 8013bea:	2083      	movs	r0, #131	; 0x83
 8013bec:	f7ff ffac 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013bf0:	b003      	add	sp, #12
 8013bf2:	f85d fb04 	ldr.w	pc, [sp], #4
 8013bf6:	bf00      	nop
 8013bf8:	20003ef2 	.word	0x20003ef2

08013bfc <SUBGRF_SetRx>:
{
 8013bfc:	b500      	push	{lr}
 8013bfe:	b083      	sub	sp, #12
    OperatingMode = MODE_RX;
 8013c00:	4b0a      	ldr	r3, [pc, #40]	; (8013c2c <SUBGRF_SetRx+0x30>)
 8013c02:	2205      	movs	r2, #5
 8013c04:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8013c06:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8013c0a:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8013c0e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8013c12:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8013c16:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8013c1a:	2203      	movs	r2, #3
 8013c1c:	a901      	add	r1, sp, #4
 8013c1e:	2082      	movs	r0, #130	; 0x82
 8013c20:	f7ff ff92 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013c24:	b003      	add	sp, #12
 8013c26:	f85d fb04 	ldr.w	pc, [sp], #4
 8013c2a:	bf00      	nop
 8013c2c:	20003ef2 	.word	0x20003ef2

08013c30 <SUBGRF_SetRxDutyCycle>:
{
 8013c30:	b500      	push	{lr}
 8013c32:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8013c34:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8013c38:	f88d 3000 	strb.w	r3, [sp]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8013c3c:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8013c40:	f88d 3001 	strb.w	r3, [sp, #1]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8013c44:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8013c48:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8013c4c:	f88d 3003 	strb.w	r3, [sp, #3]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8013c50:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8013c54:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8013c58:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8013c5c:	2206      	movs	r2, #6
 8013c5e:	4669      	mov	r1, sp
 8013c60:	2094      	movs	r0, #148	; 0x94
 8013c62:	f7ff ff71 	bl	8013b48 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8013c66:	4b03      	ldr	r3, [pc, #12]	; (8013c74 <SUBGRF_SetRxDutyCycle+0x44>)
 8013c68:	2206      	movs	r2, #6
 8013c6a:	701a      	strb	r2, [r3, #0]
}
 8013c6c:	b003      	add	sp, #12
 8013c6e:	f85d fb04 	ldr.w	pc, [sp], #4
 8013c72:	bf00      	nop
 8013c74:	20003ef2 	.word	0x20003ef2

08013c78 <SUBGRF_SetCad>:
{
 8013c78:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8013c7a:	2200      	movs	r2, #0
 8013c7c:	4611      	mov	r1, r2
 8013c7e:	20c5      	movs	r0, #197	; 0xc5
 8013c80:	f7ff ff62 	bl	8013b48 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8013c84:	4b01      	ldr	r3, [pc, #4]	; (8013c8c <SUBGRF_SetCad+0x14>)
 8013c86:	2207      	movs	r2, #7
 8013c88:	701a      	strb	r2, [r3, #0]
}
 8013c8a:	bd08      	pop	{r3, pc}
 8013c8c:	20003ef2 	.word	0x20003ef2

08013c90 <SUBGRF_SetTxContinuousWave>:
{
 8013c90:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8013c92:	2200      	movs	r2, #0
 8013c94:	4611      	mov	r1, r2
 8013c96:	20d1      	movs	r0, #209	; 0xd1
 8013c98:	f7ff ff56 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013c9c:	bd08      	pop	{r3, pc}

08013c9e <SUBGRF_SetTxInfinitePreamble>:
{
 8013c9e:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8013ca0:	2200      	movs	r2, #0
 8013ca2:	4611      	mov	r1, r2
 8013ca4:	20d2      	movs	r0, #210	; 0xd2
 8013ca6:	f7ff ff4f 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013caa:	bd08      	pop	{r3, pc}

08013cac <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
 8013cac:	b500      	push	{lr}
 8013cae:	b083      	sub	sp, #12
 8013cb0:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8013cb4:	2201      	movs	r2, #1
 8013cb6:	f10d 0107 	add.w	r1, sp, #7
 8013cba:	209f      	movs	r0, #159	; 0x9f
 8013cbc:	f7ff ff44 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013cc0:	b003      	add	sp, #12
 8013cc2:	f85d fb04 	ldr.w	pc, [sp], #4

08013cc6 <SUBGRF_SetRegulatorMode>:
{
 8013cc6:	b500      	push	{lr}
 8013cc8:	b083      	sub	sp, #12
    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8013cca:	f7ef fa5b 	bl	8003184 <RBI_IsDCDC>
 8013cce:	2801      	cmp	r0, #1
 8013cd0:	d00b      	beq.n	8013cea <SUBGRF_SetRegulatorMode+0x24>
        mode = USE_LDO ;
 8013cd2:	2300      	movs	r3, #0
 8013cd4:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8013cd8:	2201      	movs	r2, #1
 8013cda:	f10d 0107 	add.w	r1, sp, #7
 8013cde:	2096      	movs	r0, #150	; 0x96
 8013ce0:	f7ff ff32 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013ce4:	b003      	add	sp, #12
 8013ce6:	f85d fb04 	ldr.w	pc, [sp], #4
        mode = USE_DCDC ;
 8013cea:	2301      	movs	r3, #1
 8013cec:	f88d 3007 	strb.w	r3, [sp, #7]
 8013cf0:	e7f2      	b.n	8013cd8 <SUBGRF_SetRegulatorMode+0x12>

08013cf2 <SUBGRF_Calibrate>:
{
 8013cf2:	b500      	push	{lr}
 8013cf4:	b083      	sub	sp, #12
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8013cf6:	f000 0340 	and.w	r3, r0, #64	; 0x40
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8013cfa:	f000 0220 	and.w	r2, r0, #32
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8013cfe:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8013d00:	f000 0210 	and.w	r2, r0, #16
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8013d04:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8013d06:	f000 0208 	and.w	r2, r0, #8
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8013d0a:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8013d0c:	f000 0204 	and.w	r2, r0, #4
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8013d10:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8013d12:	f000 0202 	and.w	r2, r0, #2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8013d16:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8013d18:	f000 0001 	and.w	r0, r0, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8013d1c:	4318      	orrs	r0, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8013d1e:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8013d22:	2201      	movs	r2, #1
 8013d24:	f10d 0107 	add.w	r1, sp, #7
 8013d28:	2089      	movs	r0, #137	; 0x89
 8013d2a:	f7ff ff0d 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013d2e:	b003      	add	sp, #12
 8013d30:	f85d fb04 	ldr.w	pc, [sp], #4

08013d34 <SUBGRF_CalibrateImage>:
{
 8013d34:	b500      	push	{lr}
 8013d36:	b083      	sub	sp, #12
    if( freq > 900000000 )
 8013d38:	4b1c      	ldr	r3, [pc, #112]	; (8013dac <SUBGRF_CalibrateImage+0x78>)
 8013d3a:	4298      	cmp	r0, r3
 8013d3c:	d90d      	bls.n	8013d5a <SUBGRF_CalibrateImage+0x26>
        calFreq[0] = 0xE1;
 8013d3e:	23e1      	movs	r3, #225	; 0xe1
 8013d40:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xE9;
 8013d44:	23e9      	movs	r3, #233	; 0xe9
 8013d46:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8013d4a:	2202      	movs	r2, #2
 8013d4c:	a901      	add	r1, sp, #4
 8013d4e:	2098      	movs	r0, #152	; 0x98
 8013d50:	f7ff fefa 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013d54:	b003      	add	sp, #12
 8013d56:	f85d fb04 	ldr.w	pc, [sp], #4
    else if( freq > 850000000 )
 8013d5a:	4b15      	ldr	r3, [pc, #84]	; (8013db0 <SUBGRF_CalibrateImage+0x7c>)
 8013d5c:	4298      	cmp	r0, r3
 8013d5e:	d906      	bls.n	8013d6e <SUBGRF_CalibrateImage+0x3a>
        calFreq[0] = 0xD7;
 8013d60:	23d7      	movs	r3, #215	; 0xd7
 8013d62:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xDB;
 8013d66:	23db      	movs	r3, #219	; 0xdb
 8013d68:	f88d 3005 	strb.w	r3, [sp, #5]
 8013d6c:	e7ed      	b.n	8013d4a <SUBGRF_CalibrateImage+0x16>
    else if( freq > 770000000 )
 8013d6e:	4b11      	ldr	r3, [pc, #68]	; (8013db4 <SUBGRF_CalibrateImage+0x80>)
 8013d70:	4298      	cmp	r0, r3
 8013d72:	d906      	bls.n	8013d82 <SUBGRF_CalibrateImage+0x4e>
        calFreq[0] = 0xC1;
 8013d74:	23c1      	movs	r3, #193	; 0xc1
 8013d76:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xC5;
 8013d7a:	23c5      	movs	r3, #197	; 0xc5
 8013d7c:	f88d 3005 	strb.w	r3, [sp, #5]
 8013d80:	e7e3      	b.n	8013d4a <SUBGRF_CalibrateImage+0x16>
    else if( freq > 460000000 )
 8013d82:	4b0d      	ldr	r3, [pc, #52]	; (8013db8 <SUBGRF_CalibrateImage+0x84>)
 8013d84:	4298      	cmp	r0, r3
 8013d86:	d906      	bls.n	8013d96 <SUBGRF_CalibrateImage+0x62>
        calFreq[0] = 0x75;
 8013d88:	2375      	movs	r3, #117	; 0x75
 8013d8a:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x81;
 8013d8e:	2381      	movs	r3, #129	; 0x81
 8013d90:	f88d 3005 	strb.w	r3, [sp, #5]
 8013d94:	e7d9      	b.n	8013d4a <SUBGRF_CalibrateImage+0x16>
    else if( freq > 425000000 )
 8013d96:	4b09      	ldr	r3, [pc, #36]	; (8013dbc <SUBGRF_CalibrateImage+0x88>)
 8013d98:	4298      	cmp	r0, r3
 8013d9a:	d9d6      	bls.n	8013d4a <SUBGRF_CalibrateImage+0x16>
        calFreq[0] = 0x6B;
 8013d9c:	236b      	movs	r3, #107	; 0x6b
 8013d9e:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x6F;
 8013da2:	236f      	movs	r3, #111	; 0x6f
 8013da4:	f88d 3005 	strb.w	r3, [sp, #5]
 8013da8:	e7cf      	b.n	8013d4a <SUBGRF_CalibrateImage+0x16>
 8013daa:	bf00      	nop
 8013dac:	35a4e900 	.word	0x35a4e900
 8013db0:	32a9f880 	.word	0x32a9f880
 8013db4:	2de54480 	.word	0x2de54480
 8013db8:	1b6b0b00 	.word	0x1b6b0b00
 8013dbc:	1954fc40 	.word	0x1954fc40

08013dc0 <SUBGRF_SetPaConfig>:
{
 8013dc0:	b500      	push	{lr}
 8013dc2:	b083      	sub	sp, #12
    buf[0] = paDutyCycle;
 8013dc4:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = hpMax;
 8013dc8:	f88d 1005 	strb.w	r1, [sp, #5]
    buf[2] = deviceSel;
 8013dcc:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[3] = paLut;
 8013dd0:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8013dd4:	2204      	movs	r2, #4
 8013dd6:	eb0d 0102 	add.w	r1, sp, r2
 8013dda:	2095      	movs	r0, #149	; 0x95
 8013ddc:	f7ff feb4 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013de0:	b003      	add	sp, #12
 8013de2:	f85d fb04 	ldr.w	pc, [sp], #4

08013de6 <SUBGRF_SetDioIrqParams>:
{
 8013de6:	b500      	push	{lr}
 8013de8:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8013dea:	ea4f 2c10 	mov.w	ip, r0, lsr #8
 8013dee:	f88d c000 	strb.w	ip, [sp]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8013df2:	f88d 0001 	strb.w	r0, [sp, #1]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8013df6:	0a08      	lsrs	r0, r1, #8
 8013df8:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8013dfc:	f88d 1003 	strb.w	r1, [sp, #3]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8013e00:	0a11      	lsrs	r1, r2, #8
 8013e02:	f88d 1004 	strb.w	r1, [sp, #4]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8013e06:	f88d 2005 	strb.w	r2, [sp, #5]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8013e0a:	0a1a      	lsrs	r2, r3, #8
 8013e0c:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8013e10:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8013e14:	2208      	movs	r2, #8
 8013e16:	4669      	mov	r1, sp
 8013e18:	4610      	mov	r0, r2
 8013e1a:	f7ff fe95 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013e1e:	b003      	add	sp, #12
 8013e20:	f85d fb04 	ldr.w	pc, [sp], #4

08013e24 <SUBGRF_SetTcxoMode>:
{
 8013e24:	b500      	push	{lr}
 8013e26:	b083      	sub	sp, #12
    buf[0] = tcxoVoltage & 0x07;
 8013e28:	f000 0007 	and.w	r0, r0, #7
 8013e2c:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8013e30:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8013e34:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8013e38:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8013e3c:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8013e40:	f88d 1007 	strb.w	r1, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8013e44:	2204      	movs	r2, #4
 8013e46:	eb0d 0102 	add.w	r1, sp, r2
 8013e4a:	2097      	movs	r0, #151	; 0x97
 8013e4c:	f7ff fe7c 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013e50:	b003      	add	sp, #12
 8013e52:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08013e58 <SUBGRF_SetRfFrequency>:
{
 8013e58:	b510      	push	{r4, lr}
 8013e5a:	b082      	sub	sp, #8
 8013e5c:	4604      	mov	r4, r0
    if( ImageCalibrated == false )
 8013e5e:	4b12      	ldr	r3, [pc, #72]	; (8013ea8 <SUBGRF_SetRfFrequency+0x50>)
 8013e60:	781b      	ldrb	r3, [r3, #0]
 8013e62:	b1d3      	cbz	r3, 8013e9a <SUBGRF_SetRfFrequency+0x42>
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8013e64:	4a11      	ldr	r2, [pc, #68]	; (8013eac <SUBGRF_SetRfFrequency+0x54>)
 8013e66:	2300      	movs	r3, #0
 8013e68:	0660      	lsls	r0, r4, #25
 8013e6a:	09e1      	lsrs	r1, r4, #7
 8013e6c:	f7ec ff2e 	bl	8000ccc <__aeabi_uldivmod>
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8013e70:	0e03      	lsrs	r3, r0, #24
 8013e72:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8013e76:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8013e7a:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8013e7e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8013e82:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8013e86:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8013e8a:	2204      	movs	r2, #4
 8013e8c:	eb0d 0102 	add.w	r1, sp, r2
 8013e90:	2086      	movs	r0, #134	; 0x86
 8013e92:	f7ff fe59 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013e96:	b002      	add	sp, #8
 8013e98:	bd10      	pop	{r4, pc}
        SUBGRF_CalibrateImage( frequency );
 8013e9a:	f7ff ff4b 	bl	8013d34 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8013e9e:	4b02      	ldr	r3, [pc, #8]	; (8013ea8 <SUBGRF_SetRfFrequency+0x50>)
 8013ea0:	2201      	movs	r2, #1
 8013ea2:	701a      	strb	r2, [r3, #0]
 8013ea4:	e7de      	b.n	8013e64 <SUBGRF_SetRfFrequency+0xc>
 8013ea6:	bf00      	nop
 8013ea8:	20003ef0 	.word	0x20003ef0
 8013eac:	01e84800 	.word	0x01e84800

08013eb0 <SUBGRF_GetPacketType>:
}
 8013eb0:	4b01      	ldr	r3, [pc, #4]	; (8013eb8 <SUBGRF_GetPacketType+0x8>)
 8013eb2:	7818      	ldrb	r0, [r3, #0]
 8013eb4:	4770      	bx	lr
 8013eb6:	bf00      	nop
 8013eb8:	20003ef3 	.word	0x20003ef3

08013ebc <SUBGRF_SetBufferBaseAddress>:
{
 8013ebc:	b500      	push	{lr}
 8013ebe:	b083      	sub	sp, #12
    buf[0] = txBaseAddress;
 8013ec0:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = rxBaseAddress;
 8013ec4:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8013ec8:	2202      	movs	r2, #2
 8013eca:	a901      	add	r1, sp, #4
 8013ecc:	208f      	movs	r0, #143	; 0x8f
 8013ece:	f7ff fe3b 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013ed2:	b003      	add	sp, #12
 8013ed4:	f85d fb04 	ldr.w	pc, [sp], #4

08013ed8 <SUBGRF_GetRssiInst>:
{
 8013ed8:	b500      	push	{lr}
 8013eda:	b083      	sub	sp, #12
    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8013edc:	2201      	movs	r2, #1
 8013ede:	a901      	add	r1, sp, #4
 8013ee0:	2015      	movs	r0, #21
 8013ee2:	f7ff fe41 	bl	8013b68 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8013ee6:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8013eea:	4240      	negs	r0, r0
}
 8013eec:	1040      	asrs	r0, r0, #1
 8013eee:	b003      	add	sp, #12
 8013ef0:	f85d fb04 	ldr.w	pc, [sp], #4

08013ef4 <SUBGRF_GetPacketStatus>:
{
 8013ef4:	b510      	push	{r4, lr}
 8013ef6:	b082      	sub	sp, #8
 8013ef8:	4604      	mov	r4, r0
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8013efa:	2203      	movs	r2, #3
 8013efc:	a901      	add	r1, sp, #4
 8013efe:	2014      	movs	r0, #20
 8013f00:	f7ff fe32 	bl	8013b68 <SUBGRF_ReadCommand>
    pktStatus->packetType = SUBGRF_GetPacketType( );
 8013f04:	f7ff ffd4 	bl	8013eb0 <SUBGRF_GetPacketType>
 8013f08:	7020      	strb	r0, [r4, #0]
    switch( pktStatus->packetType )
 8013f0a:	b148      	cbz	r0, 8013f20 <SUBGRF_GetPacketStatus+0x2c>
 8013f0c:	2801      	cmp	r0, #1
 8013f0e:	d018      	beq.n	8013f42 <SUBGRF_GetPacketStatus+0x4e>
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8013f10:	2214      	movs	r2, #20
 8013f12:	2100      	movs	r1, #0
 8013f14:	4620      	mov	r0, r4
 8013f16:	f000 fe8e 	bl	8014c36 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8013f1a:	230f      	movs	r3, #15
 8013f1c:	7023      	strb	r3, [r4, #0]
}
 8013f1e:	e00e      	b.n	8013f3e <SUBGRF_GetPacketStatus+0x4a>
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8013f20:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013f24:	7123      	strb	r3, [r4, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8013f26:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013f2a:	425b      	negs	r3, r3
 8013f2c:	105b      	asrs	r3, r3, #1
 8013f2e:	71a3      	strb	r3, [r4, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8013f30:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013f34:	425b      	negs	r3, r3
 8013f36:	105b      	asrs	r3, r3, #1
 8013f38:	7163      	strb	r3, [r4, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8013f3a:	2300      	movs	r3, #0
 8013f3c:	60a3      	str	r3, [r4, #8]
}
 8013f3e:	b002      	add	sp, #8
 8013f40:	bd10      	pop	{r4, pc}
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8013f42:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013f46:	425b      	negs	r3, r3
 8013f48:	105b      	asrs	r3, r3, #1
 8013f4a:	7323      	strb	r3, [r4, #12]
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8013f4c:	f99d 3005 	ldrsb.w	r3, [sp, #5]
 8013f50:	3302      	adds	r3, #2
 8013f52:	109b      	asrs	r3, r3, #2
 8013f54:	7363      	strb	r3, [r4, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8013f56:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013f5a:	425b      	negs	r3, r3
 8013f5c:	105b      	asrs	r3, r3, #1
 8013f5e:	73a3      	strb	r3, [r4, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8013f60:	4b01      	ldr	r3, [pc, #4]	; (8013f68 <SUBGRF_GetPacketStatus+0x74>)
 8013f62:	681b      	ldr	r3, [r3, #0]
 8013f64:	6123      	str	r3, [r4, #16]
            break;
 8013f66:	e7ea      	b.n	8013f3e <SUBGRF_GetPacketStatus+0x4a>
 8013f68:	20003eec 	.word	0x20003eec

08013f6c <SUBGRF_WriteRegister>:
{
 8013f6c:	b500      	push	{lr}
 8013f6e:	b083      	sub	sp, #12
 8013f70:	f88d 1007 	strb.w	r1, [sp, #7]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8013f74:	2301      	movs	r3, #1
 8013f76:	f10d 0207 	add.w	r2, sp, #7
 8013f7a:	4601      	mov	r1, r0
 8013f7c:	4802      	ldr	r0, [pc, #8]	; (8013f88 <SUBGRF_WriteRegister+0x1c>)
 8013f7e:	f7f2 fa9f 	bl	80064c0 <HAL_SUBGHZ_WriteRegisters>
}
 8013f82:	b003      	add	sp, #12
 8013f84:	f85d fb04 	ldr.w	pc, [sp], #4
 8013f88:	20000244 	.word	0x20000244

08013f8c <SUBGRF_SetRxBoosted>:
{
 8013f8c:	b510      	push	{r4, lr}
 8013f8e:	b082      	sub	sp, #8
 8013f90:	4604      	mov	r4, r0
    OperatingMode = MODE_RX;
 8013f92:	4b0c      	ldr	r3, [pc, #48]	; (8013fc4 <SUBGRF_SetRxBoosted+0x38>)
 8013f94:	2205      	movs	r2, #5
 8013f96:	701a      	strb	r2, [r3, #0]
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8013f98:	2197      	movs	r1, #151	; 0x97
 8013f9a:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8013f9e:	f7ff ffe5 	bl	8013f6c <SUBGRF_WriteRegister>
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8013fa2:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8013fa6:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8013faa:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8013fae:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8013fb2:	f88d 4006 	strb.w	r4, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8013fb6:	2203      	movs	r2, #3
 8013fb8:	a901      	add	r1, sp, #4
 8013fba:	2082      	movs	r0, #130	; 0x82
 8013fbc:	f7ff fdc4 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8013fc0:	b002      	add	sp, #8
 8013fc2:	bd10      	pop	{r4, pc}
 8013fc4:	20003ef2 	.word	0x20003ef2

08013fc8 <SUBGRF_SetLoRaSymbNumTimeout>:
{
 8013fc8:	b500      	push	{lr}
 8013fca:	b083      	sub	sp, #12
 8013fcc:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8013fd0:	2201      	movs	r2, #1
 8013fd2:	f10d 0107 	add.w	r1, sp, #7
 8013fd6:	20a0      	movs	r0, #160	; 0xa0
 8013fd8:	f7ff fdb6 	bl	8013b48 <SUBGRF_WriteCommand>
    if( symbNum >= 64 )
 8013fdc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013fe0:	2b3f      	cmp	r3, #63	; 0x3f
 8013fe2:	d90f      	bls.n	8014004 <SUBGRF_SetLoRaSymbNumTimeout+0x3c>
        uint8_t mant = symbNum >> 1;
 8013fe4:	085b      	lsrs	r3, r3, #1
        uint8_t exp  = 0;
 8013fe6:	2200      	movs	r2, #0
        while( mant > 31 )
 8013fe8:	e002      	b.n	8013ff0 <SUBGRF_SetLoRaSymbNumTimeout+0x28>
            mant >>= 2;
 8013fea:	089b      	lsrs	r3, r3, #2
            exp++;
 8013fec:	1c51      	adds	r1, r2, #1
 8013fee:	b2ca      	uxtb	r2, r1
        while( mant > 31 )
 8013ff0:	2b1f      	cmp	r3, #31
 8013ff2:	d8fa      	bhi.n	8013fea <SUBGRF_SetLoRaSymbNumTimeout+0x22>
        reg = exp + ( mant << 3 );
 8013ff4:	00d9      	lsls	r1, r3, #3
 8013ff6:	b2c9      	uxtb	r1, r1
 8013ff8:	4411      	add	r1, r2
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8013ffa:	b2c9      	uxtb	r1, r1
 8013ffc:	f240 7006 	movw	r0, #1798	; 0x706
 8014000:	f7ff ffb4 	bl	8013f6c <SUBGRF_WriteRegister>
}
 8014004:	b003      	add	sp, #12
 8014006:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0801400c <SUBGRF_SetPacketType>:
{
 801400c:	b500      	push	{lr}
 801400e:	b083      	sub	sp, #12
 8014010:	f88d 0007 	strb.w	r0, [sp, #7]
    PacketType = packetType;
 8014014:	b2c3      	uxtb	r3, r0
 8014016:	4a09      	ldr	r2, [pc, #36]	; (801403c <SUBGRF_SetPacketType+0x30>)
 8014018:	7013      	strb	r3, [r2, #0]
    if( packetType == PACKET_TYPE_GFSK )
 801401a:	b143      	cbz	r3, 801402e <SUBGRF_SetPacketType+0x22>
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801401c:	2201      	movs	r2, #1
 801401e:	f10d 0107 	add.w	r1, sp, #7
 8014022:	208a      	movs	r0, #138	; 0x8a
 8014024:	f7ff fd90 	bl	8013b48 <SUBGRF_WriteCommand>
}
 8014028:	b003      	add	sp, #12
 801402a:	f85d fb04 	ldr.w	pc, [sp], #4
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801402e:	2100      	movs	r1, #0
 8014030:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8014034:	f7ff ff9a 	bl	8013f6c <SUBGRF_WriteRegister>
 8014038:	e7f0      	b.n	801401c <SUBGRF_SetPacketType+0x10>
 801403a:	bf00      	nop
 801403c:	20003ef3 	.word	0x20003ef3

08014040 <SUBGRF_SetModulationParams>:
{
 8014040:	b510      	push	{r4, lr}
 8014042:	b082      	sub	sp, #8
 8014044:	4604      	mov	r4, r0
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8014046:	4b3e      	ldr	r3, [pc, #248]	; (8014140 <SUBGRF_SetModulationParams+0x100>)
 8014048:	e893 0003 	ldmia.w	r3, {r0, r1}
 801404c:	ab02      	add	r3, sp, #8
 801404e:	e903 0003 	stmdb	r3, {r0, r1}
    if( PacketType != modulationParams->PacketType )
 8014052:	7820      	ldrb	r0, [r4, #0]
 8014054:	4b3b      	ldr	r3, [pc, #236]	; (8014144 <SUBGRF_SetModulationParams+0x104>)
 8014056:	781b      	ldrb	r3, [r3, #0]
 8014058:	4298      	cmp	r0, r3
 801405a:	d106      	bne.n	801406a <SUBGRF_SetModulationParams+0x2a>
    switch( modulationParams->PacketType )
 801405c:	7823      	ldrb	r3, [r4, #0]
 801405e:	2b03      	cmp	r3, #3
 8014060:	d82c      	bhi.n	80140bc <SUBGRF_SetModulationParams+0x7c>
 8014062:	e8df f003 	tbb	[pc, r3]
 8014066:	4205      	.short	0x4205
 8014068:	542d      	.short	0x542d
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801406a:	f7ff ffcf 	bl	801400c <SUBGRF_SetPacketType>
 801406e:	e7f5      	b.n	801405c <SUBGRF_SetModulationParams+0x1c>
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8014070:	6862      	ldr	r2, [r4, #4]
 8014072:	4b35      	ldr	r3, [pc, #212]	; (8014148 <SUBGRF_SetModulationParams+0x108>)
 8014074:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8014078:	0c1a      	lsrs	r2, r3, #16
 801407a:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801407e:	0a1a      	lsrs	r2, r3, #8
 8014080:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8014084:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8014088:	7b23      	ldrb	r3, [r4, #12]
 801408a:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801408e:	7b63      	ldrb	r3, [r4, #13]
 8014090:	f88d 3004 	strb.w	r3, [sp, #4]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8014094:	68a1      	ldr	r1, [r4, #8]
 8014096:	4a2d      	ldr	r2, [pc, #180]	; (801414c <SUBGRF_SetModulationParams+0x10c>)
 8014098:	2300      	movs	r3, #0
 801409a:	0648      	lsls	r0, r1, #25
 801409c:	09c9      	lsrs	r1, r1, #7
 801409e:	f7ec fe15 	bl	8000ccc <__aeabi_uldivmod>
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 80140a2:	0c03      	lsrs	r3, r0, #16
 80140a4:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80140a8:	0a03      	lsrs	r3, r0, #8
 80140aa:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[7] = ( tempVal& 0xFF );
 80140ae:	f88d 0007 	strb.w	r0, [sp, #7]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80140b2:	2208      	movs	r2, #8
 80140b4:	4669      	mov	r1, sp
 80140b6:	208b      	movs	r0, #139	; 0x8b
 80140b8:	f7ff fd46 	bl	8013b48 <SUBGRF_WriteCommand>
}
 80140bc:	b002      	add	sp, #8
 80140be:	bd10      	pop	{r4, pc}
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80140c0:	6922      	ldr	r2, [r4, #16]
 80140c2:	4b21      	ldr	r3, [pc, #132]	; (8014148 <SUBGRF_SetModulationParams+0x108>)
 80140c4:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80140c8:	0c1a      	lsrs	r2, r3, #16
 80140ca:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80140ce:	0a1a      	lsrs	r2, r3, #8
 80140d0:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 80140d4:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80140d8:	7d23      	ldrb	r3, [r4, #20]
 80140da:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80140de:	2204      	movs	r2, #4
 80140e0:	4669      	mov	r1, sp
 80140e2:	208b      	movs	r0, #139	; 0x8b
 80140e4:	f7ff fd30 	bl	8013b48 <SUBGRF_WriteCommand>
        break;
 80140e8:	e7e8      	b.n	80140bc <SUBGRF_SetModulationParams+0x7c>
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80140ea:	7e23      	ldrb	r3, [r4, #24]
 80140ec:	f88d 3000 	strb.w	r3, [sp]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80140f0:	7e63      	ldrb	r3, [r4, #25]
 80140f2:	f88d 3001 	strb.w	r3, [sp, #1]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 80140f6:	7ea3      	ldrb	r3, [r4, #26]
 80140f8:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 80140fc:	7ee3      	ldrb	r3, [r4, #27]
 80140fe:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8014102:	2204      	movs	r2, #4
 8014104:	4669      	mov	r1, sp
 8014106:	208b      	movs	r0, #139	; 0x8b
 8014108:	f7ff fd1e 	bl	8013b48 <SUBGRF_WriteCommand>
        break;
 801410c:	e7d6      	b.n	80140bc <SUBGRF_SetModulationParams+0x7c>
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801410e:	6862      	ldr	r2, [r4, #4]
 8014110:	4b0d      	ldr	r3, [pc, #52]	; (8014148 <SUBGRF_SetModulationParams+0x108>)
 8014112:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8014116:	0c1a      	lsrs	r2, r3, #16
 8014118:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801411c:	0a1a      	lsrs	r2, r3, #8
 801411e:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8014122:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8014126:	7b23      	ldrb	r3, [r4, #12]
 8014128:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801412c:	7b63      	ldrb	r3, [r4, #13]
 801412e:	f88d 3004 	strb.w	r3, [sp, #4]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8014132:	2205      	movs	r2, #5
 8014134:	4669      	mov	r1, sp
 8014136:	208b      	movs	r0, #139	; 0x8b
 8014138:	f7ff fd06 	bl	8013b48 <SUBGRF_WriteCommand>
}
 801413c:	e7be      	b.n	80140bc <SUBGRF_SetModulationParams+0x7c>
 801413e:	bf00      	nop
 8014140:	080155a4 	.word	0x080155a4
 8014144:	20003ef3 	.word	0x20003ef3
 8014148:	3d090000 	.word	0x3d090000
 801414c:	01e84800 	.word	0x01e84800

08014150 <SUBGRF_ReadRegister>:
{
 8014150:	b500      	push	{lr}
 8014152:	b083      	sub	sp, #12
 8014154:	4601      	mov	r1, r0
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8014156:	2301      	movs	r3, #1
 8014158:	f10d 0207 	add.w	r2, sp, #7
 801415c:	4803      	ldr	r0, [pc, #12]	; (801416c <SUBGRF_ReadRegister+0x1c>)
 801415e:	f7f2 f9ff 	bl	8006560 <HAL_SUBGHZ_ReadRegisters>
}
 8014162:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8014166:	b003      	add	sp, #12
 8014168:	f85d fb04 	ldr.w	pc, [sp], #4
 801416c:	20000244 	.word	0x20000244

08014170 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
}

static void Radio_SMPS_Set(uint8_t level)
{
 8014170:	b510      	push	{r4, lr}
 8014172:	4604      	mov	r4, r0
  if ( 1U == RBI_IsDCDC() )
 8014174:	f7ef f806 	bl	8003184 <RBI_IsDCDC>
 8014178:	2801      	cmp	r0, #1
 801417a:	d000      	beq.n	801417e <Radio_SMPS_Set+0xe>
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
    modReg&= (~SMPS_DRV_MASK);
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
  }
}
 801417c:	bd10      	pop	{r4, pc}
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801417e:	f640 1023 	movw	r0, #2339	; 0x923
 8014182:	f7ff ffe5 	bl	8014150 <SUBGRF_ReadRegister>
    modReg&= (~SMPS_DRV_MASK);
 8014186:	f000 01f9 	and.w	r1, r0, #249	; 0xf9
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801418a:	4321      	orrs	r1, r4
 801418c:	f640 1023 	movw	r0, #2339	; 0x923
 8014190:	f7ff feec 	bl	8013f6c <SUBGRF_WriteRegister>
}
 8014194:	e7f2      	b.n	801417c <Radio_SMPS_Set+0xc>
	...

08014198 <SUBGRF_Init>:
{
 8014198:	b508      	push	{r3, lr}
    if ( dioIrq != NULL)
 801419a:	b108      	cbz	r0, 80141a0 <SUBGRF_Init+0x8>
        RadioOnDioIrqCb = dioIrq;
 801419c:	4a16      	ldr	r2, [pc, #88]	; (80141f8 <SUBGRF_Init+0x60>)
 801419e:	6010      	str	r0, [r2, #0]
    RADIO_INIT();
 80141a0:	f7ed fe08 	bl	8001db4 <MX_SUBGHZ_Init>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80141a4:	2002      	movs	r0, #2
 80141a6:	f7ff ffe3 	bl	8014170 <Radio_SMPS_Set>
    ImageCalibrated = false;
 80141aa:	2000      	movs	r0, #0
 80141ac:	4b13      	ldr	r3, [pc, #76]	; (80141fc <SUBGRF_Init+0x64>)
 80141ae:	7018      	strb	r0, [r3, #0]
    SUBGRF_SetStandby( STDBY_RC );
 80141b0:	f7ff fcf0 	bl	8013b94 <SUBGRF_SetStandby>
    if (1U == RBI_IsTCXO() )
 80141b4:	f7ee ffe2 	bl	800317c <RBI_IsTCXO>
 80141b8:	2801      	cmp	r0, #1
 80141ba:	d00f      	beq.n	80141dc <SUBGRF_Init+0x44>
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80141bc:	2120      	movs	r1, #32
 80141be:	f640 1011 	movw	r0, #2321	; 0x911
 80141c2:	f7ff fed3 	bl	8013f6c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80141c6:	2120      	movs	r1, #32
 80141c8:	f640 1012 	movw	r0, #2322	; 0x912
 80141cc:	f7ff fece 	bl	8013f6c <SUBGRF_WriteRegister>
    RBI_Init();
 80141d0:	f7ee ffc8 	bl	8003164 <RBI_Init>
    OperatingMode = MODE_STDBY_RC;
 80141d4:	4b0a      	ldr	r3, [pc, #40]	; (8014200 <SUBGRF_Init+0x68>)
 80141d6:	2201      	movs	r2, #1
 80141d8:	701a      	strb	r2, [r3, #0]
}
 80141da:	bd08      	pop	{r3, pc}
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 80141dc:	2140      	movs	r1, #64	; 0x40
 80141de:	f7ff fe21 	bl	8013e24 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 80141e2:	2100      	movs	r1, #0
 80141e4:	f640 1011 	movw	r0, #2321	; 0x911
 80141e8:	f7ff fec0 	bl	8013f6c <SUBGRF_WriteRegister>
        SUBGRF_Calibrate( calibParam );
 80141ec:	f04f 007f 	mov.w	r0, #127	; 0x7f
 80141f0:	f7ff fd7f 	bl	8013cf2 <SUBGRF_Calibrate>
 80141f4:	e7ec      	b.n	80141d0 <SUBGRF_Init+0x38>
 80141f6:	bf00      	nop
 80141f8:	20003ef4 	.word	0x20003ef4
 80141fc:	20003ef0 	.word	0x20003ef0
 8014200:	20003ef2 	.word	0x20003ef2

08014204 <SUBGRF_SetSleep>:
{
 8014204:	b510      	push	{r4, lr}
 8014206:	b082      	sub	sp, #8
 8014208:	4604      	mov	r4, r0
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801420a:	2000      	movs	r0, #0
 801420c:	f7ee ffae 	bl	800316c <RBI_ConfigRFSwitch>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8014210:	2002      	movs	r0, #2
 8014212:	f7ff ffad 	bl	8014170 <Radio_SMPS_Set>
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8014216:	f004 0004 	and.w	r0, r4, #4
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801421a:	f004 0302 	and.w	r3, r4, #2
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801421e:	4318      	orrs	r0, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8014220:	f004 0401 	and.w	r4, r4, #1
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8014224:	4304      	orrs	r4, r0
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8014226:	f88d 4007 	strb.w	r4, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801422a:	2201      	movs	r2, #1
 801422c:	f10d 0107 	add.w	r1, sp, #7
 8014230:	2084      	movs	r0, #132	; 0x84
 8014232:	f7ff fc89 	bl	8013b48 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8014236:	4b02      	ldr	r3, [pc, #8]	; (8014240 <SUBGRF_SetSleep+0x3c>)
 8014238:	2200      	movs	r2, #0
 801423a:	701a      	strb	r2, [r3, #0]
}
 801423c:	b002      	add	sp, #8
 801423e:	bd10      	pop	{r4, pc}
 8014240:	20003ef2 	.word	0x20003ef2

08014244 <SUBGRF_SetWhiteningSeed>:
{
 8014244:	b510      	push	{r4, lr}
 8014246:	4604      	mov	r4, r0
    switch( SUBGRF_GetPacketType( ) )
 8014248:	f7ff fe32 	bl	8013eb0 <SUBGRF_GetPacketType>
 801424c:	b100      	cbz	r0, 8014250 <SUBGRF_SetWhiteningSeed+0xc>
}
 801424e:	bd10      	pop	{r4, pc}
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8014250:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8014254:	f7ff ff7c 	bl	8014150 <SUBGRF_ReadRegister>
 8014258:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801425c:	f3c4 2100 	ubfx	r1, r4, #8, #1
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8014260:	4301      	orrs	r1, r0
 8014262:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8014266:	f7ff fe81 	bl	8013f6c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801426a:	b2e1      	uxtb	r1, r4
 801426c:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8014270:	f7ff fe7c 	bl	8013f6c <SUBGRF_WriteRegister>
}
 8014274:	e7eb      	b.n	801424e <SUBGRF_SetWhiteningSeed+0xa>

08014276 <SUBGRF_SetTxParams>:
{
 8014276:	b570      	push	{r4, r5, r6, lr}
 8014278:	b082      	sub	sp, #8
 801427a:	460c      	mov	r4, r1
 801427c:	4616      	mov	r6, r2
    if (paSelect == RFO_LP)
 801427e:	2801      	cmp	r0, #1
 8014280:	d035      	beq.n	80142ee <SUBGRF_SetTxParams+0x78>
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8014282:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8014286:	f7ff ff63 	bl	8014150 <SUBGRF_ReadRegister>
 801428a:	f040 011e 	orr.w	r1, r0, #30
 801428e:	b2c9      	uxtb	r1, r1
 8014290:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8014294:	f7ff fe6a 	bl	8013f6c <SUBGRF_WriteRegister>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8014298:	2001      	movs	r0, #1
 801429a:	f7ee ff77 	bl	800318c <RBI_GetRFOMaxPowerConfig>
 801429e:	4605      	mov	r5, r0
        if (power > max_power)
 80142a0:	4284      	cmp	r4, r0
 80142a2:	dd00      	ble.n	80142a6 <SUBGRF_SetTxParams+0x30>
            power = max_power;
 80142a4:	b244      	sxtb	r4, r0
        if (max_power == 20)
 80142a6:	2d14      	cmp	r5, #20
 80142a8:	d054      	beq.n	8014354 <SUBGRF_SetTxParams+0xde>
        else if (max_power == 17)
 80142aa:	2d11      	cmp	r5, #17
 80142ac:	d05c      	beq.n	8014368 <SUBGRF_SetTxParams+0xf2>
        else if (max_power == 14)
 80142ae:	2d0e      	cmp	r5, #14
 80142b0:	d064      	beq.n	801437c <SUBGRF_SetTxParams+0x106>
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 80142b2:	2301      	movs	r3, #1
 80142b4:	2200      	movs	r2, #0
 80142b6:	2107      	movs	r1, #7
 80142b8:	2004      	movs	r0, #4
 80142ba:	f7ff fd81 	bl	8013dc0 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 80142be:	1b64      	subs	r4, r4, r5
 80142c0:	3416      	adds	r4, #22
 80142c2:	b264      	sxtb	r4, r4
        if (power < -9)
 80142c4:	f114 0f09 	cmn.w	r4, #9
 80142c8:	da01      	bge.n	80142ce <SUBGRF_SetTxParams+0x58>
            power = -9;
 80142ca:	f06f 0408 	mvn.w	r4, #8
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 80142ce:	2138      	movs	r1, #56	; 0x38
 80142d0:	f640 00e7 	movw	r0, #2279	; 0x8e7
 80142d4:	f7ff fe4a 	bl	8013f6c <SUBGRF_WriteRegister>
    buf[0] = power;
 80142d8:	f88d 4004 	strb.w	r4, [sp, #4]
    buf[1] = (uint8_t)rampTime;
 80142dc:	f88d 6005 	strb.w	r6, [sp, #5]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 80142e0:	2202      	movs	r2, #2
 80142e2:	a901      	add	r1, sp, #4
 80142e4:	208e      	movs	r0, #142	; 0x8e
 80142e6:	f7ff fc2f 	bl	8013b48 <SUBGRF_WriteCommand>
}
 80142ea:	b002      	add	sp, #8
 80142ec:	bd70      	pop	{r4, r5, r6, pc}
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 80142ee:	2000      	movs	r0, #0
 80142f0:	f7ee ff4c 	bl	800318c <RBI_GetRFOMaxPowerConfig>
 80142f4:	4605      	mov	r5, r0
        if (power >  max_power)
 80142f6:	4284      	cmp	r4, r0
 80142f8:	dd00      	ble.n	80142fc <SUBGRF_SetTxParams+0x86>
          power = max_power;
 80142fa:	b244      	sxtb	r4, r0
        if (max_power == 14)
 80142fc:	2d0e      	cmp	r5, #14
 80142fe:	d015      	beq.n	801432c <SUBGRF_SetTxParams+0xb6>
        else if (max_power == 10)
 8014300:	2d0a      	cmp	r5, #10
 8014302:	d01d      	beq.n	8014340 <SUBGRF_SetTxParams+0xca>
            SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 8014304:	2301      	movs	r3, #1
 8014306:	461a      	mov	r2, r3
 8014308:	2100      	movs	r1, #0
 801430a:	2006      	movs	r0, #6
 801430c:	f7ff fd58 	bl	8013dc0 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8014310:	1b64      	subs	r4, r4, r5
 8014312:	340e      	adds	r4, #14
 8014314:	b264      	sxtb	r4, r4
        if (power < -17)
 8014316:	f114 0f11 	cmn.w	r4, #17
 801431a:	da01      	bge.n	8014320 <SUBGRF_SetTxParams+0xaa>
            power = -17;
 801431c:	f06f 0410 	mvn.w	r4, #16
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8014320:	2118      	movs	r1, #24
 8014322:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8014326:	f7ff fe21 	bl	8013f6c <SUBGRF_WriteRegister>
 801432a:	e7d5      	b.n	80142d8 <SUBGRF_SetTxParams+0x62>
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801432c:	2301      	movs	r3, #1
 801432e:	461a      	mov	r2, r3
 8014330:	2100      	movs	r1, #0
 8014332:	2004      	movs	r0, #4
 8014334:	f7ff fd44 	bl	8013dc0 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8014338:	1b64      	subs	r4, r4, r5
 801433a:	340e      	adds	r4, #14
 801433c:	b264      	sxtb	r4, r4
 801433e:	e7ea      	b.n	8014316 <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8014340:	2301      	movs	r3, #1
 8014342:	461a      	mov	r2, r3
 8014344:	2100      	movs	r1, #0
 8014346:	4618      	mov	r0, r3
 8014348:	f7ff fd3a 	bl	8013dc0 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801434c:	1b64      	subs	r4, r4, r5
 801434e:	340d      	adds	r4, #13
 8014350:	b264      	sxtb	r4, r4
 8014352:	e7e0      	b.n	8014316 <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8014354:	2301      	movs	r3, #1
 8014356:	2200      	movs	r2, #0
 8014358:	2105      	movs	r1, #5
 801435a:	2003      	movs	r0, #3
 801435c:	f7ff fd30 	bl	8013dc0 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8014360:	1b64      	subs	r4, r4, r5
 8014362:	3416      	adds	r4, #22
 8014364:	b264      	sxtb	r4, r4
 8014366:	e7ad      	b.n	80142c4 <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8014368:	2301      	movs	r3, #1
 801436a:	2200      	movs	r2, #0
 801436c:	2103      	movs	r1, #3
 801436e:	2002      	movs	r0, #2
 8014370:	f7ff fd26 	bl	8013dc0 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8014374:	1b64      	subs	r4, r4, r5
 8014376:	3416      	adds	r4, #22
 8014378:	b264      	sxtb	r4, r4
 801437a:	e7a3      	b.n	80142c4 <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801437c:	2301      	movs	r3, #1
 801437e:	2200      	movs	r2, #0
 8014380:	2102      	movs	r1, #2
 8014382:	4608      	mov	r0, r1
 8014384:	f7ff fd1c 	bl	8013dc0 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8014388:	1b64      	subs	r4, r4, r5
 801438a:	340e      	adds	r4, #14
 801438c:	b264      	sxtb	r4, r4
 801438e:	e799      	b.n	80142c4 <SUBGRF_SetTxParams+0x4e>

08014390 <SUBGRF_GetRxBufferStatus>:
{
 8014390:	b530      	push	{r4, r5, lr}
 8014392:	b083      	sub	sp, #12
 8014394:	4605      	mov	r5, r0
 8014396:	460c      	mov	r4, r1
    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8014398:	2202      	movs	r2, #2
 801439a:	a901      	add	r1, sp, #4
 801439c:	2013      	movs	r0, #19
 801439e:	f7ff fbe3 	bl	8013b68 <SUBGRF_ReadCommand>
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80143a2:	f7ff fd85 	bl	8013eb0 <SUBGRF_GetPacketType>
 80143a6:	2801      	cmp	r0, #1
 80143a8:	d007      	beq.n	80143ba <SUBGRF_GetRxBufferStatus+0x2a>
        *payloadLength = status[0];
 80143aa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80143ae:	702b      	strb	r3, [r5, #0]
    *rxStartBufferPointer = status[1];
 80143b0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80143b4:	7023      	strb	r3, [r4, #0]
}
 80143b6:	b003      	add	sp, #12
 80143b8:	bd30      	pop	{r4, r5, pc}
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80143ba:	4b05      	ldr	r3, [pc, #20]	; (80143d0 <SUBGRF_GetRxBufferStatus+0x40>)
 80143bc:	781b      	ldrb	r3, [r3, #0]
 80143be:	b2db      	uxtb	r3, r3
 80143c0:	2b01      	cmp	r3, #1
 80143c2:	d1f2      	bne.n	80143aa <SUBGRF_GetRxBufferStatus+0x1a>
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 80143c4:	f240 7002 	movw	r0, #1794	; 0x702
 80143c8:	f7ff fec2 	bl	8014150 <SUBGRF_ReadRegister>
 80143cc:	7028      	strb	r0, [r5, #0]
 80143ce:	e7ef      	b.n	80143b0 <SUBGRF_GetRxBufferStatus+0x20>
 80143d0:	20003ef1 	.word	0x20003ef1

080143d4 <SUBGRF_WriteRegisters>:
{
 80143d4:	b510      	push	{r4, lr}
 80143d6:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80143d8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80143dc:	b672      	cpsid	i
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 80143de:	460a      	mov	r2, r1
 80143e0:	4601      	mov	r1, r0
 80143e2:	4803      	ldr	r0, [pc, #12]	; (80143f0 <SUBGRF_WriteRegisters+0x1c>)
 80143e4:	f7f2 f86c 	bl	80064c0 <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80143e8:	f384 8810 	msr	PRIMASK, r4
}
 80143ec:	bd10      	pop	{r4, pc}
 80143ee:	bf00      	nop
 80143f0:	20000244 	.word	0x20000244

080143f4 <SUBGRF_SetSyncWord>:
{
 80143f4:	b508      	push	{r3, lr}
 80143f6:	4601      	mov	r1, r0
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 80143f8:	2208      	movs	r2, #8
 80143fa:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 80143fe:	f7ff ffe9 	bl	80143d4 <SUBGRF_WriteRegisters>
}
 8014402:	2000      	movs	r0, #0
 8014404:	bd08      	pop	{r3, pc}

08014406 <SUBGRF_SetCrcSeed>:
{
 8014406:	b500      	push	{lr}
 8014408:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801440a:	0a03      	lsrs	r3, r0, #8
 801440c:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8014410:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 8014414:	f7ff fd4c 	bl	8013eb0 <SUBGRF_GetPacketType>
 8014418:	b110      	cbz	r0, 8014420 <SUBGRF_SetCrcSeed+0x1a>
}
 801441a:	b003      	add	sp, #12
 801441c:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8014420:	2202      	movs	r2, #2
 8014422:	a901      	add	r1, sp, #4
 8014424:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8014428:	f7ff ffd4 	bl	80143d4 <SUBGRF_WriteRegisters>
}
 801442c:	e7f5      	b.n	801441a <SUBGRF_SetCrcSeed+0x14>

0801442e <SUBGRF_SetCrcPolynomial>:
{
 801442e:	b500      	push	{lr}
 8014430:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8014432:	0a03      	lsrs	r3, r0, #8
 8014434:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8014438:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 801443c:	f7ff fd38 	bl	8013eb0 <SUBGRF_GetPacketType>
 8014440:	b110      	cbz	r0, 8014448 <SUBGRF_SetCrcPolynomial+0x1a>
}
 8014442:	b003      	add	sp, #12
 8014444:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8014448:	2202      	movs	r2, #2
 801444a:	a901      	add	r1, sp, #4
 801444c:	f240 60be 	movw	r0, #1726	; 0x6be
 8014450:	f7ff ffc0 	bl	80143d4 <SUBGRF_WriteRegisters>
}
 8014454:	e7f5      	b.n	8014442 <SUBGRF_SetCrcPolynomial+0x14>
	...

08014458 <SUBGRF_SetPacketParams>:
{
 8014458:	b510      	push	{r4, lr}
 801445a:	b084      	sub	sp, #16
 801445c:	4604      	mov	r4, r0
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801445e:	ab01      	add	r3, sp, #4
 8014460:	4a33      	ldr	r2, [pc, #204]	; (8014530 <SUBGRF_SetPacketParams+0xd8>)
 8014462:	ca07      	ldmia	r2, {r0, r1, r2}
 8014464:	c303      	stmia	r3!, {r0, r1}
 8014466:	701a      	strb	r2, [r3, #0]
    if( PacketType != packetParams->PacketType )
 8014468:	7820      	ldrb	r0, [r4, #0]
 801446a:	4b32      	ldr	r3, [pc, #200]	; (8014534 <SUBGRF_SetPacketParams+0xdc>)
 801446c:	781b      	ldrb	r3, [r3, #0]
 801446e:	4298      	cmp	r0, r3
 8014470:	d106      	bne.n	8014480 <SUBGRF_SetPacketParams+0x28>
    switch( packetParams->PacketType )
 8014472:	7823      	ldrb	r3, [r4, #0]
 8014474:	2b03      	cmp	r3, #3
 8014476:	d82a      	bhi.n	80144ce <SUBGRF_SetPacketParams+0x76>
 8014478:	e8df f003 	tbb	[pc, r3]
 801447c:	053f4405 	.word	0x053f4405
        SUBGRF_SetPacketType( packetParams->PacketType );
 8014480:	f7ff fdc4 	bl	801400c <SUBGRF_SetPacketType>
 8014484:	e7f5      	b.n	8014472 <SUBGRF_SetPacketParams+0x1a>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8014486:	7a63      	ldrb	r3, [r4, #9]
 8014488:	2bf1      	cmp	r3, #241	; 0xf1
 801448a:	d022      	beq.n	80144d2 <SUBGRF_SetPacketParams+0x7a>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801448c:	2bf2      	cmp	r3, #242	; 0xf2
 801448e:	d02a      	beq.n	80144e6 <SUBGRF_SetPacketParams+0x8e>
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8014490:	8862      	ldrh	r2, [r4, #2]
 8014492:	0a11      	lsrs	r1, r2, #8
 8014494:	f88d 1004 	strb.w	r1, [sp, #4]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8014498:	f88d 2005 	strb.w	r2, [sp, #5]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801449c:	7922      	ldrb	r2, [r4, #4]
 801449e:	f88d 2006 	strb.w	r2, [sp, #6]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 80144a2:	7962      	ldrb	r2, [r4, #5]
 80144a4:	f88d 2007 	strb.w	r2, [sp, #7]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 80144a8:	79a2      	ldrb	r2, [r4, #6]
 80144aa:	f88d 2008 	strb.w	r2, [sp, #8]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80144ae:	79e2      	ldrb	r2, [r4, #7]
 80144b0:	f88d 2009 	strb.w	r2, [sp, #9]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80144b4:	7a22      	ldrb	r2, [r4, #8]
 80144b6:	f88d 200a 	strb.w	r2, [sp, #10]
        buf[7] = crcVal;
 80144ba:	f88d 300b 	strb.w	r3, [sp, #11]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 80144be:	7aa3      	ldrb	r3, [r4, #10]
 80144c0:	f88d 300c 	strb.w	r3, [sp, #12]
        n = 9;
 80144c4:	2209      	movs	r2, #9
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80144c6:	a901      	add	r1, sp, #4
 80144c8:	208c      	movs	r0, #140	; 0x8c
 80144ca:	f7ff fb3d 	bl	8013b48 <SUBGRF_WriteCommand>
}
 80144ce:	b004      	add	sp, #16
 80144d0:	bd10      	pop	{r4, pc}
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 80144d2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80144d6:	f7ff ff96 	bl	8014406 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 80144da:	f248 0005 	movw	r0, #32773	; 0x8005
 80144de:	f7ff ffa6 	bl	801442e <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80144e2:	2302      	movs	r3, #2
 80144e4:	e7d4      	b.n	8014490 <SUBGRF_SetPacketParams+0x38>
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80144e6:	f641 500f 	movw	r0, #7439	; 0x1d0f
 80144ea:	f7ff ff8c 	bl	8014406 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80144ee:	f241 0021 	movw	r0, #4129	; 0x1021
 80144f2:	f7ff ff9c 	bl	801442e <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80144f6:	2306      	movs	r3, #6
 80144f8:	e7ca      	b.n	8014490 <SUBGRF_SetPacketParams+0x38>
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80144fa:	7b23      	ldrb	r3, [r4, #12]
 80144fc:	f88d 3004 	strb.w	r3, [sp, #4]
        n = 1;
 8014500:	2201      	movs	r2, #1
        break;
 8014502:	e7e0      	b.n	80144c6 <SUBGRF_SetPacketParams+0x6e>
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8014504:	89e3      	ldrh	r3, [r4, #14]
 8014506:	0a1a      	lsrs	r2, r3, #8
 8014508:	f88d 2004 	strb.w	r2, [sp, #4]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801450c:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8014510:	7c23      	ldrb	r3, [r4, #16]
 8014512:	4a09      	ldr	r2, [pc, #36]	; (8014538 <SUBGRF_SetPacketParams+0xe0>)
 8014514:	7013      	strb	r3, [r2, #0]
 8014516:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801451a:	7c63      	ldrb	r3, [r4, #17]
 801451c:	f88d 3007 	strb.w	r3, [sp, #7]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8014520:	7ca3      	ldrb	r3, [r4, #18]
 8014522:	f88d 3008 	strb.w	r3, [sp, #8]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8014526:	7ce3      	ldrb	r3, [r4, #19]
 8014528:	f88d 3009 	strb.w	r3, [sp, #9]
        n = 6;
 801452c:	2206      	movs	r2, #6
        break;
 801452e:	e7ca      	b.n	80144c6 <SUBGRF_SetPacketParams+0x6e>
 8014530:	080155ac 	.word	0x080155ac
 8014534:	20003ef3 	.word	0x20003ef3
 8014538:	20003ef1 	.word	0x20003ef1

0801453c <SUBGRF_ReadRegisters>:
{
 801453c:	b510      	push	{r4, lr}
 801453e:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014540:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014544:	b672      	cpsid	i
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8014546:	460a      	mov	r2, r1
 8014548:	4601      	mov	r1, r0
 801454a:	4803      	ldr	r0, [pc, #12]	; (8014558 <SUBGRF_ReadRegisters+0x1c>)
 801454c:	f7f2 f808 	bl	8006560 <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014550:	f384 8810 	msr	PRIMASK, r4
}
 8014554:	bd10      	pop	{r4, pc}
 8014556:	bf00      	nop
 8014558:	20000244 	.word	0x20000244

0801455c <SUBGRF_GetRandom>:
{
 801455c:	b570      	push	{r4, r5, r6, lr}
 801455e:	b082      	sub	sp, #8
    uint32_t number = 0;
 8014560:	2600      	movs	r6, #0
 8014562:	9601      	str	r6, [sp, #4]
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8014564:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8014568:	f7ff fdf2 	bl	8014150 <SUBGRF_ReadRegister>
 801456c:	4605      	mov	r5, r0
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801456e:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
 8014572:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8014576:	f7ff fcf9 	bl	8013f6c <SUBGRF_WriteRegister>
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801457a:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801457e:	f7ff fde7 	bl	8014150 <SUBGRF_ReadRegister>
 8014582:	4604      	mov	r4, r0
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8014584:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8014588:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801458c:	f7ff fcee 	bl	8013f6c <SUBGRF_WriteRegister>
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8014590:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8014594:	f7ff fb32 	bl	8013bfc <SUBGRF_SetRx>
    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8014598:	2204      	movs	r2, #4
 801459a:	eb0d 0102 	add.w	r1, sp, r2
 801459e:	f640 0019 	movw	r0, #2073	; 0x819
 80145a2:	f7ff ffcb 	bl	801453c <SUBGRF_ReadRegisters>
    SUBGRF_SetStandby( STDBY_RC );
 80145a6:	4630      	mov	r0, r6
 80145a8:	f7ff faf4 	bl	8013b94 <SUBGRF_SetStandby>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 80145ac:	4629      	mov	r1, r5
 80145ae:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80145b2:	f7ff fcdb 	bl	8013f6c <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 80145b6:	4621      	mov	r1, r4
 80145b8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80145bc:	f7ff fcd6 	bl	8013f6c <SUBGRF_WriteRegister>
}
 80145c0:	9801      	ldr	r0, [sp, #4]
 80145c2:	b002      	add	sp, #8
 80145c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080145c8 <SUBGRF_WriteBuffer>:
{
 80145c8:	b510      	push	{r4, lr}
 80145ca:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80145cc:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80145d0:	b672      	cpsid	i
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 80145d2:	460a      	mov	r2, r1
 80145d4:	4601      	mov	r1, r0
 80145d6:	4803      	ldr	r0, [pc, #12]	; (80145e4 <SUBGRF_WriteBuffer+0x1c>)
 80145d8:	f7f2 f918 	bl	800680c <HAL_SUBGHZ_WriteBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80145dc:	f384 8810 	msr	PRIMASK, r4
}
 80145e0:	bd10      	pop	{r4, pc}
 80145e2:	bf00      	nop
 80145e4:	20000244 	.word	0x20000244

080145e8 <SUBGRF_SetPayload>:
{
 80145e8:	b508      	push	{r3, lr}
 80145ea:	460a      	mov	r2, r1
    SUBGRF_WriteBuffer( 0x00, payload, size );
 80145ec:	4601      	mov	r1, r0
 80145ee:	2000      	movs	r0, #0
 80145f0:	f7ff ffea 	bl	80145c8 <SUBGRF_WriteBuffer>
}
 80145f4:	bd08      	pop	{r3, pc}

080145f6 <SUBGRF_SendPayload>:
{
 80145f6:	b510      	push	{r4, lr}
 80145f8:	4614      	mov	r4, r2
    SUBGRF_SetPayload( payload, size );
 80145fa:	f7ff fff5 	bl	80145e8 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80145fe:	4620      	mov	r0, r4
 8014600:	f7ff fae2 	bl	8013bc8 <SUBGRF_SetTx>
}
 8014604:	bd10      	pop	{r4, pc}
	...

08014608 <SUBGRF_ReadBuffer>:
{
 8014608:	b510      	push	{r4, lr}
 801460a:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801460c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014610:	b672      	cpsid	i
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8014612:	460a      	mov	r2, r1
 8014614:	4601      	mov	r1, r0
 8014616:	4803      	ldr	r0, [pc, #12]	; (8014624 <SUBGRF_ReadBuffer+0x1c>)
 8014618:	f7f2 f942 	bl	80068a0 <HAL_SUBGHZ_ReadBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801461c:	f384 8810 	msr	PRIMASK, r4
}
 8014620:	bd10      	pop	{r4, pc}
 8014622:	bf00      	nop
 8014624:	20000244 	.word	0x20000244

08014628 <SUBGRF_GetPayload>:
{
 8014628:	b570      	push	{r4, r5, r6, lr}
 801462a:	b082      	sub	sp, #8
 801462c:	4606      	mov	r6, r0
 801462e:	460c      	mov	r4, r1
 8014630:	4615      	mov	r5, r2
    uint8_t offset = 0;
 8014632:	2300      	movs	r3, #0
 8014634:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_GetRxBufferStatus( size, &offset );
 8014638:	f10d 0107 	add.w	r1, sp, #7
 801463c:	4620      	mov	r0, r4
 801463e:	f7ff fea7 	bl	8014390 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8014642:	7822      	ldrb	r2, [r4, #0]
 8014644:	42aa      	cmp	r2, r5
 8014646:	d902      	bls.n	801464e <SUBGRF_GetPayload+0x26>
        return 1;
 8014648:	2001      	movs	r0, #1
}
 801464a:	b002      	add	sp, #8
 801464c:	bd70      	pop	{r4, r5, r6, pc}
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801464e:	4631      	mov	r1, r6
 8014650:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8014654:	f7ff ffd8 	bl	8014608 <SUBGRF_ReadBuffer>
    return 0;
 8014658:	2000      	movs	r0, #0
 801465a:	e7f6      	b.n	801464a <SUBGRF_GetPayload+0x22>

0801465c <SUBGRF_SetSwitch>:
{
 801465c:	b510      	push	{r4, lr}
    if (rxtx == RFSWITCH_TX)
 801465e:	2901      	cmp	r1, #1
 8014660:	d003      	beq.n	801466a <SUBGRF_SetSwitch+0xe>
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8014662:	2001      	movs	r0, #1
    RBI_ConfigRFSwitch(state);
 8014664:	f7ee fd82 	bl	800316c <RBI_ConfigRFSwitch>
}
 8014668:	bd10      	pop	{r4, pc}
 801466a:	4604      	mov	r4, r0
 801466c:	4608      	mov	r0, r1
        if (paSelect == RFO_LP)
 801466e:	2c01      	cmp	r4, #1
 8014670:	d003      	beq.n	801467a <SUBGRF_SetSwitch+0x1e>
        if (paSelect == RFO_HP)
 8014672:	2c02      	cmp	r4, #2
 8014674:	d1f6      	bne.n	8014664 <SUBGRF_SetSwitch+0x8>
            state = RBI_SWITCH_RFO_HP;
 8014676:	2003      	movs	r0, #3
 8014678:	e7f4      	b.n	8014664 <SUBGRF_SetSwitch+0x8>
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801467a:	2004      	movs	r0, #4
 801467c:	f7ff fd78 	bl	8014170 <Radio_SMPS_Set>
            state = RBI_SWITCH_RFO_LP;
 8014680:	2002      	movs	r0, #2
 8014682:	e7f6      	b.n	8014672 <SUBGRF_SetSwitch+0x16>

08014684 <SUBGRF_SetRfTxPower>:
{
 8014684:	b538      	push	{r3, r4, r5, lr}
 8014686:	4604      	mov	r4, r0
    int32_t TxConfig = RBI_GetTxConfig();
 8014688:	f7ee fd74 	bl	8003174 <RBI_GetTxConfig>
    switch (TxConfig)
 801468c:	b148      	cbz	r0, 80146a2 <SUBGRF_SetRfTxPower+0x1e>
 801468e:	2802      	cmp	r0, #2
 8014690:	d10d      	bne.n	80146ae <SUBGRF_SetRfTxPower+0x2a>
            paSelect = RFO_HP;
 8014692:	2502      	movs	r5, #2
    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8014694:	2202      	movs	r2, #2
 8014696:	4621      	mov	r1, r4
 8014698:	4628      	mov	r0, r5
 801469a:	f7ff fdec 	bl	8014276 <SUBGRF_SetTxParams>
}
 801469e:	4628      	mov	r0, r5
 80146a0:	bd38      	pop	{r3, r4, r5, pc}
            if (power > 15)
 80146a2:	2c0f      	cmp	r4, #15
 80146a4:	dc01      	bgt.n	80146aa <SUBGRF_SetRfTxPower+0x26>
                paSelect = RFO_LP;
 80146a6:	2501      	movs	r5, #1
 80146a8:	e7f4      	b.n	8014694 <SUBGRF_SetRfTxPower+0x10>
                paSelect = RFO_HP;
 80146aa:	2502      	movs	r5, #2
 80146ac:	e7f2      	b.n	8014694 <SUBGRF_SetRfTxPower+0x10>
    switch (TxConfig)
 80146ae:	2501      	movs	r5, #1
 80146b0:	e7f0      	b.n	8014694 <SUBGRF_SetRfTxPower+0x10>

080146b2 <SUBGRF_GetRadioWakeUpTime>:
}
 80146b2:	2001      	movs	r0, #1
 80146b4:	4770      	bx	lr
	...

080146b8 <HAL_SUBGHZ_TxCpltCallback>:
{
 80146b8:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_TX_DONE );
 80146ba:	4b02      	ldr	r3, [pc, #8]	; (80146c4 <HAL_SUBGHZ_TxCpltCallback+0xc>)
 80146bc:	681b      	ldr	r3, [r3, #0]
 80146be:	2001      	movs	r0, #1
 80146c0:	4798      	blx	r3
}
 80146c2:	bd08      	pop	{r3, pc}
 80146c4:	20003ef4 	.word	0x20003ef4

080146c8 <HAL_SUBGHZ_RxCpltCallback>:
{
 80146c8:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_DONE );
 80146ca:	4b02      	ldr	r3, [pc, #8]	; (80146d4 <HAL_SUBGHZ_RxCpltCallback+0xc>)
 80146cc:	681b      	ldr	r3, [r3, #0]
 80146ce:	2002      	movs	r0, #2
 80146d0:	4798      	blx	r3
}
 80146d2:	bd08      	pop	{r3, pc}
 80146d4:	20003ef4 	.word	0x20003ef4

080146d8 <HAL_SUBGHZ_CRCErrorCallback>:
{
 80146d8:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 80146da:	4b02      	ldr	r3, [pc, #8]	; (80146e4 <HAL_SUBGHZ_CRCErrorCallback+0xc>)
 80146dc:	681b      	ldr	r3, [r3, #0]
 80146de:	2040      	movs	r0, #64	; 0x40
 80146e0:	4798      	blx	r3
}
 80146e2:	bd08      	pop	{r3, pc}
 80146e4:	20003ef4 	.word	0x20003ef4

080146e8 <HAL_SUBGHZ_CADStatusCallback>:
{
 80146e8:	b508      	push	{r3, lr}
    switch (cadstatus)
 80146ea:	b111      	cbz	r1, 80146f2 <HAL_SUBGHZ_CADStatusCallback+0xa>
 80146ec:	2901      	cmp	r1, #1
 80146ee:	d005      	beq.n	80146fc <HAL_SUBGHZ_CADStatusCallback+0x14>
}
 80146f0:	bd08      	pop	{r3, pc}
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 80146f2:	4b05      	ldr	r3, [pc, #20]	; (8014708 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	2080      	movs	r0, #128	; 0x80
 80146f8:	4798      	blx	r3
            break;
 80146fa:	e7f9      	b.n	80146f0 <HAL_SUBGHZ_CADStatusCallback+0x8>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 80146fc:	4b02      	ldr	r3, [pc, #8]	; (8014708 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 80146fe:	681b      	ldr	r3, [r3, #0]
 8014700:	f44f 7080 	mov.w	r0, #256	; 0x100
 8014704:	4798      	blx	r3
}
 8014706:	e7f3      	b.n	80146f0 <HAL_SUBGHZ_CADStatusCallback+0x8>
 8014708:	20003ef4 	.word	0x20003ef4

0801470c <HAL_SUBGHZ_RxTxTimeoutCallback>:
{
 801470c:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801470e:	4b03      	ldr	r3, [pc, #12]	; (801471c <HAL_SUBGHZ_RxTxTimeoutCallback+0x10>)
 8014710:	681b      	ldr	r3, [r3, #0]
 8014712:	f44f 7000 	mov.w	r0, #512	; 0x200
 8014716:	4798      	blx	r3
}
 8014718:	bd08      	pop	{r3, pc}
 801471a:	bf00      	nop
 801471c:	20003ef4 	.word	0x20003ef4

08014720 <HAL_SUBGHZ_HeaderErrorCallback>:
{
 8014720:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8014722:	4b02      	ldr	r3, [pc, #8]	; (801472c <HAL_SUBGHZ_HeaderErrorCallback+0xc>)
 8014724:	681b      	ldr	r3, [r3, #0]
 8014726:	2020      	movs	r0, #32
 8014728:	4798      	blx	r3
}
 801472a:	bd08      	pop	{r3, pc}
 801472c:	20003ef4 	.word	0x20003ef4

08014730 <HAL_SUBGHZ_PreambleDetectedCallback>:
{
 8014730:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8014732:	4b02      	ldr	r3, [pc, #8]	; (801473c <HAL_SUBGHZ_PreambleDetectedCallback+0xc>)
 8014734:	681b      	ldr	r3, [r3, #0]
 8014736:	2004      	movs	r0, #4
 8014738:	4798      	blx	r3
}
 801473a:	bd08      	pop	{r3, pc}
 801473c:	20003ef4 	.word	0x20003ef4

08014740 <HAL_SUBGHZ_SyncWordValidCallback>:
{
 8014740:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8014742:	4b02      	ldr	r3, [pc, #8]	; (801474c <HAL_SUBGHZ_SyncWordValidCallback+0xc>)
 8014744:	681b      	ldr	r3, [r3, #0]
 8014746:	2008      	movs	r0, #8
 8014748:	4798      	blx	r3
}
 801474a:	bd08      	pop	{r3, pc}
 801474c:	20003ef4 	.word	0x20003ef4

08014750 <HAL_SUBGHZ_HeaderValidCallback>:
{
 8014750:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8014752:	4b02      	ldr	r3, [pc, #8]	; (801475c <HAL_SUBGHZ_HeaderValidCallback+0xc>)
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	2010      	movs	r0, #16
 8014758:	4798      	blx	r3
}
 801475a:	bd08      	pop	{r3, pc}
 801475c:	20003ef4 	.word	0x20003ef4

08014760 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
    uint8_t i;

    if( bandwidth == 0 )
 8014760:	4601      	mov	r1, r0
 8014762:	b188      	cbz	r0, 8014788 <SUBGRF_GetFskBandwidthRegValue+0x28>
    {
        return( 0x1F );
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8014764:	2300      	movs	r3, #0
 8014766:	2b15      	cmp	r3, #21
 8014768:	d80d      	bhi.n	8014786 <SUBGRF_GetFskBandwidthRegValue+0x26>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801476a:	4618      	mov	r0, r3
 801476c:	4a07      	ldr	r2, [pc, #28]	; (801478c <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 801476e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8014772:	428a      	cmp	r2, r1
 8014774:	d802      	bhi.n	801477c <SUBGRF_GetFskBandwidthRegValue+0x1c>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8014776:	3301      	adds	r3, #1
 8014778:	b2db      	uxtb	r3, r3
 801477a:	e7f4      	b.n	8014766 <SUBGRF_GetFskBandwidthRegValue+0x6>
        {
            return FskBandwidths[i].RegValue;
 801477c:	4b03      	ldr	r3, [pc, #12]	; (801478c <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 801477e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8014782:	7900      	ldrb	r0, [r0, #4]
 8014784:	4770      	bx	lr
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8014786:	e7fe      	b.n	8014786 <SUBGRF_GetFskBandwidthRegValue+0x26>
        return( 0x1F );
 8014788:	201f      	movs	r0, #31
}
 801478a:	4770      	bx	lr
 801478c:	08016508 	.word	0x08016508

08014790 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 8014790:	b570      	push	{r4, r5, r6, lr}
 8014792:	b082      	sub	sp, #8
 8014794:	4606      	mov	r6, r0
 8014796:	460c      	mov	r4, r1
  uint8_t BwMant[] = {4, 8, 10, 12};
 8014798:	4b1d      	ldr	r3, [pc, #116]	; (8014810 <SUBGRF_GetCFO+0x80>)
 801479a:	9301      	str	r3, [sp, #4]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801479c:	f640 0007 	movw	r0, #2055	; 0x807
 80147a0:	f7ff fcd6 	bl	8014150 <SUBGRF_ReadRegister>
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 80147a4:	f3c0 03c1 	ubfx	r3, r0, #3, #2
 80147a8:	3308      	adds	r3, #8
 80147aa:	446b      	add	r3, sp
 80147ac:	f813 5c04 	ldrb.w	r5, [r3, #-4]
  uint8_t bandwidth_exp = reg & 0x7;
 80147b0:	f000 0307 	and.w	r3, r0, #7
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 80147b4:	3b01      	subs	r3, #1
 80147b6:	fa05 f303 	lsl.w	r3, r5, r3
 80147ba:	4d16      	ldr	r5, [pc, #88]	; (8014814 <SUBGRF_GetCFO+0x84>)
 80147bc:	fbb5 f5f3 	udiv	r5, r5, r3
  uint32_t cf_osr = cf_fs / bitRate;
 80147c0:	fbb5 f2f6 	udiv	r2, r5, r6
  uint8_t interp = 1;
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 80147c4:	2a07      	cmp	r2, #7
 80147c6:	d921      	bls.n	801480c <SUBGRF_GetCFO+0x7c>
  uint8_t interp = 1;
 80147c8:	2001      	movs	r0, #1
  {
    interp = 2;
  }
  if (cf_osr * interp < 4)
 80147ca:	fb00 f202 	mul.w	r2, r0, r2
 80147ce:	2a03      	cmp	r2, #3
 80147d0:	d800      	bhi.n	80147d4 <SUBGRF_GetCFO+0x44>
  {
    interp = 4;
 80147d2:	2004      	movs	r0, #4
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 80147d4:	fb00 f505 	mul.w	r5, r0, r5
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 80147d8:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 80147dc:	f7ff fcb8 	bl	8014150 <SUBGRF_ReadRegister>
 80147e0:	0200      	lsls	r0, r0, #8
 80147e2:	f400 6670 	and.w	r6, r0, #3840	; 0xf00
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 80147e6:	f240 60b1 	movw	r0, #1713	; 0x6b1
 80147ea:	f7ff fcb1 	bl	8014150 <SUBGRF_ReadRegister>
 80147ee:	4330      	orrs	r0, r6
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 80147f0:	f410 6f00 	tst.w	r0, #2048	; 0x800
 80147f4:	d003      	beq.n	80147fe <SUBGRF_GetCFO+0x6e>
  {
    cfo_bin |= 0xFFFFF000;
 80147f6:	ea6f 5000 	mvn.w	r0, r0, lsl #20
 80147fa:	ea6f 5010 	mvn.w	r0, r0, lsr #20
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 80147fe:	096d      	lsrs	r5, r5, #5
 8014800:	fb05 f000 	mul.w	r0, r5, r0
 8014804:	11c0      	asrs	r0, r0, #7
 8014806:	6020      	str	r0, [r4, #0]
}
 8014808:	b002      	add	sp, #8
 801480a:	bd70      	pop	{r4, r5, r6, pc}
    interp = 2;
 801480c:	2002      	movs	r0, #2
 801480e:	e7dc      	b.n	80147ca <SUBGRF_GetCFO+0x3a>
 8014810:	0c0a0804 	.word	0x0c0a0804
 8014814:	01e84800 	.word	0x01e84800

08014818 <RFW_TransmitLongPacket>:
  }
#else
  status= -1;
#endif
  return status;
}
 8014818:	f04f 30ff 	mov.w	r0, #4294967295
 801481c:	4770      	bx	lr

0801481e <RFW_ReceiveLongPacket>:
  }
#else
  status= -1;
#endif
  return status;
}
 801481e:	f04f 30ff 	mov.w	r0, #4294967295
 8014822:	4770      	bx	lr

08014824 <RFW_DeInit>:
void RFW_DeInit( void)
{
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 8014824:	4770      	bx	lr

08014826 <RFW_Is_Init>:
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
#endif
}
 8014826:	2000      	movs	r0, #0
 8014828:	4770      	bx	lr

0801482a <RFW_Is_LongPacketModeEnabled>:
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
#endif
}
 801482a:	2000      	movs	r0, #0
 801482c:	4770      	bx	lr

0801482e <RFW_SetAntSwitch>:
void RFW_SetAntSwitch( uint8_t AntSwitch)
{
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 801482e:	4770      	bx	lr

08014830 <RFW_TransmitInit>:

    status= 0;
  }
#endif
  return status;
}
 8014830:	f04f 30ff 	mov.w	r0, #4294967295
 8014834:	4770      	bx	lr

08014836 <RFW_ReceiveInit>:
  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
#endif
}
 8014836:	f04f 30ff 	mov.w	r0, #4294967295
 801483a:	4770      	bx	lr

0801483c <RFW_DeInit_TxLongPacket>:
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_GPKTCTL1AR);
  SUBGRF_WriteRegister(SUBGHZ_GPKTCTL1AR, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_GRTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 801483c:	4770      	bx	lr

0801483e <RFW_ReceivePayload>:
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 801483e:	4770      	bx	lr

08014840 <RFW_SetRadioModem>:
void RFW_SetRadioModem(RadioModems_t Modem)
{
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 8014840:	4770      	bx	lr
	...

08014844 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8014844:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014846:	f3ef 8e10 	mrs	lr, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 801484a:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801484c:	4b1e      	ldr	r3, [pc, #120]	; (80148c8 <TRACE_AllocateBufer+0x84>)
 801484e:	f8b3 c012 	ldrh.w	ip, [r3, #18]
 8014852:	8a1a      	ldrh	r2, [r3, #16]
 8014854:	4594      	cmp	ip, r2
 8014856:	d011      	beq.n	801487c <TRACE_AllocateBufer+0x38>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8014858:	4594      	cmp	ip, r2
 801485a:	d921      	bls.n	80148a0 <TRACE_AllocateBufer+0x5c>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801485c:	f5cc 6380 	rsb	r3, ip, #1024	; 0x400
 8014860:	b29b      	uxth	r3, r3
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8014862:	4283      	cmp	r3, r0
 8014864:	d81f      	bhi.n	80148a6 <TRACE_AllocateBufer+0x62>
 8014866:	4282      	cmp	r2, r0
 8014868:	d91d      	bls.n	80148a6 <TRACE_AllocateBufer+0x62>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801486a:	4b17      	ldr	r3, [pc, #92]	; (80148c8 <TRACE_AllocateBufer+0x84>)
 801486c:	2401      	movs	r4, #1
 801486e:	709c      	strb	r4, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8014870:	f8a3 c000 	strh.w	ip, [r3]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8014874:	2400      	movs	r4, #0
 8014876:	825c      	strh	r4, [r3, #18]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8014878:	4613      	mov	r3, r2
 801487a:	e014      	b.n	80148a6 <TRACE_AllocateBufer+0x62>
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801487c:	f5cc 6380 	rsb	r3, ip, #1024	; 0x400
 8014880:	b29b      	uxth	r3, r3
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8014882:	4298      	cmp	r0, r3
 8014884:	d30f      	bcc.n	80148a6 <TRACE_AllocateBufer+0x62>
 8014886:	4282      	cmp	r2, r0
 8014888:	d90d      	bls.n	80148a6 <TRACE_AllocateBufer+0x62>
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801488a:	4b0f      	ldr	r3, [pc, #60]	; (80148c8 <TRACE_AllocateBufer+0x84>)
 801488c:	2401      	movs	r4, #1
 801488e:	709c      	strb	r4, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8014890:	f8a3 c000 	strh.w	ip, [r3]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8014894:	f04f 0c00 	mov.w	ip, #0
 8014898:	f8a3 c012 	strh.w	ip, [r3, #18]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801489c:	4613      	mov	r3, r2
 801489e:	e002      	b.n	80148a6 <TRACE_AllocateBufer+0x62>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 80148a0:	eba2 030c 	sub.w	r3, r2, ip
 80148a4:	b29b      	uxth	r3, r3
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 80148a6:	4283      	cmp	r3, r0
 80148a8:	d90a      	bls.n	80148c0 <TRACE_AllocateBufer+0x7c>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 80148aa:	4a07      	ldr	r2, [pc, #28]	; (80148c8 <TRACE_AllocateBufer+0x84>)
 80148ac:	8a53      	ldrh	r3, [r2, #18]
 80148ae:	800b      	strh	r3, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 80148b0:	4403      	add	r3, r0
 80148b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80148b6:	8253      	strh	r3, [r2, #18]
    ret = 0;
 80148b8:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80148ba:	f38e 8810 	msr	PRIMASK, lr
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 80148be:	bd10      	pop	{r4, pc}
  int16_t ret = -1;
 80148c0:	f04f 30ff 	mov.w	r0, #4294967295
 80148c4:	e7f9      	b.n	80148ba <TRACE_AllocateBufer+0x76>
 80148c6:	bf00      	nop
 80148c8:	200042f8 	.word	0x200042f8

080148cc <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80148cc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80148d0:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 80148d2:	4a03      	ldr	r2, [pc, #12]	; (80148e0 <TRACE_Lock+0x14>)
 80148d4:	8ad3      	ldrh	r3, [r2, #22]
 80148d6:	3301      	adds	r3, #1
 80148d8:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80148da:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80148de:	4770      	bx	lr
 80148e0:	200042f8 	.word	0x200042f8

080148e4 <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80148e4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80148e8:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 80148ea:	4a03      	ldr	r2, [pc, #12]	; (80148f8 <TRACE_UnLock+0x14>)
 80148ec:	8ad3      	ldrh	r3, [r2, #22]
 80148ee:	3b01      	subs	r3, #1
 80148f0:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80148f2:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80148f6:	4770      	bx	lr
 80148f8:	200042f8 	.word	0x200042f8

080148fc <TRACE_IsLocked>:
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 80148fc:	4b02      	ldr	r3, [pc, #8]	; (8014908 <TRACE_IsLocked+0xc>)
 80148fe:	8ad8      	ldrh	r0, [r3, #22]
}
 8014900:	3800      	subs	r0, #0
 8014902:	bf18      	it	ne
 8014904:	2001      	movne	r0, #1
 8014906:	4770      	bx	lr
 8014908:	200042f8 	.word	0x200042f8

0801490c <UTIL_ADV_TRACE_Init>:
{
 801490c:	b508      	push	{r3, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801490e:	2218      	movs	r2, #24
 8014910:	2100      	movs	r1, #0
 8014912:	4807      	ldr	r0, [pc, #28]	; (8014930 <UTIL_ADV_TRACE_Init+0x24>)
 8014914:	f000 f98f 	bl	8014c36 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8014918:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801491c:	2100      	movs	r1, #0
 801491e:	4805      	ldr	r0, [pc, #20]	; (8014934 <UTIL_ADV_TRACE_Init+0x28>)
 8014920:	f000 f989 	bl	8014c36 <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8014924:	4b04      	ldr	r3, [pc, #16]	; (8014938 <UTIL_ADV_TRACE_Init+0x2c>)
 8014926:	681b      	ldr	r3, [r3, #0]
 8014928:	4804      	ldr	r0, [pc, #16]	; (801493c <UTIL_ADV_TRACE_Init+0x30>)
 801492a:	4798      	blx	r3
}
 801492c:	bd08      	pop	{r3, pc}
 801492e:	bf00      	nop
 8014930:	200042f8 	.word	0x200042f8
 8014934:	20003ef8 	.word	0x20003ef8
 8014938:	08015720 	.word	0x08015720
 801493c:	08014ac1 	.word	0x08014ac1

08014940 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 8014940:	4b01      	ldr	r3, [pc, #4]	; (8014948 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 8014942:	6058      	str	r0, [r3, #4]
}
 8014944:	4770      	bx	lr
 8014946:	bf00      	nop
 8014948:	200042f8 	.word	0x200042f8

0801494c <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801494c:	4b01      	ldr	r3, [pc, #4]	; (8014954 <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 801494e:	7218      	strb	r0, [r3, #8]
}
 8014950:	4770      	bx	lr
 8014952:	bf00      	nop
 8014954:	200042f8 	.word	0x200042f8

08014958 <TRACE_Send>:
{
 8014958:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801495a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 801495e:	b672      	cpsid	i
  if(TRACE_IsLocked() == 0u)
 8014960:	f7ff ffcc 	bl	80148fc <TRACE_IsLocked>
 8014964:	b118      	cbz	r0, 801496e <TRACE_Send+0x16>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014966:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801496a:	2000      	movs	r0, #0
}
 801496c:	bd70      	pop	{r4, r5, r6, pc}
    TRACE_Lock();
 801496e:	f7ff ffad 	bl	80148cc <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8014972:	4b1d      	ldr	r3, [pc, #116]	; (80149e8 <TRACE_Send+0x90>)
 8014974:	8a1a      	ldrh	r2, [r3, #16]
 8014976:	8a5b      	ldrh	r3, [r3, #18]
 8014978:	429a      	cmp	r2, r3
 801497a:	d02e      	beq.n	80149da <TRACE_Send+0x82>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801497c:	491a      	ldr	r1, [pc, #104]	; (80149e8 <TRACE_Send+0x90>)
 801497e:	7889      	ldrb	r1, [r1, #2]
 8014980:	2901      	cmp	r1, #1
 8014982:	d017      	beq.n	80149b4 <TRACE_Send+0x5c>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8014984:	4a18      	ldr	r2, [pc, #96]	; (80149e8 <TRACE_Send+0x90>)
 8014986:	7892      	ldrb	r2, [r2, #2]
 8014988:	b932      	cbnz	r2, 8014998 <TRACE_Send+0x40>
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801498a:	4a17      	ldr	r2, [pc, #92]	; (80149e8 <TRACE_Send+0x90>)
 801498c:	8a12      	ldrh	r2, [r2, #16]
 801498e:	4293      	cmp	r3, r2
 8014990:	d91e      	bls.n	80149d0 <TRACE_Send+0x78>
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8014992:	1a9b      	subs	r3, r3, r2
 8014994:	4a14      	ldr	r2, [pc, #80]	; (80149e8 <TRACE_Send+0x90>)
 8014996:	8293      	strh	r3, [r2, #20]
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8014998:	4e13      	ldr	r6, [pc, #76]	; (80149e8 <TRACE_Send+0x90>)
 801499a:	8a33      	ldrh	r3, [r6, #16]
 801499c:	4d13      	ldr	r5, [pc, #76]	; (80149ec <TRACE_Send+0x94>)
 801499e:	441d      	add	r5, r3
 80149a0:	f384 8810 	msr	PRIMASK, r4
      UTIL_ADV_TRACE_PreSendHook();
 80149a4:	f7ed faf4 	bl	8001f90 <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 80149a8:	4b11      	ldr	r3, [pc, #68]	; (80149f0 <TRACE_Send+0x98>)
 80149aa:	68db      	ldr	r3, [r3, #12]
 80149ac:	8ab1      	ldrh	r1, [r6, #20]
 80149ae:	4628      	mov	r0, r5
 80149b0:	4798      	blx	r3
 80149b2:	e7db      	b.n	801496c <TRACE_Send+0x14>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 80149b4:	480c      	ldr	r0, [pc, #48]	; (80149e8 <TRACE_Send+0x90>)
 80149b6:	8801      	ldrh	r1, [r0, #0]
 80149b8:	1a8a      	subs	r2, r1, r2
 80149ba:	b292      	uxth	r2, r2
 80149bc:	8282      	strh	r2, [r0, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80149be:	2102      	movs	r1, #2
 80149c0:	7081      	strb	r1, [r0, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 80149c2:	2100      	movs	r1, #0
 80149c4:	8001      	strh	r1, [r0, #0]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 80149c6:	2a00      	cmp	r2, #0
 80149c8:	d1dc      	bne.n	8014984 <TRACE_Send+0x2c>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80149ca:	7081      	strb	r1, [r0, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 80149cc:	8201      	strh	r1, [r0, #16]
 80149ce:	e7d9      	b.n	8014984 <TRACE_Send+0x2c>
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 80149d0:	f5c2 6380 	rsb	r3, r2, #1024	; 0x400
 80149d4:	4a04      	ldr	r2, [pc, #16]	; (80149e8 <TRACE_Send+0x90>)
 80149d6:	8293      	strh	r3, [r2, #20]
 80149d8:	e7de      	b.n	8014998 <TRACE_Send+0x40>
      TRACE_UnLock();
 80149da:	f7ff ff83 	bl	80148e4 <TRACE_UnLock>
 80149de:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 80149e2:	2000      	movs	r0, #0
}
 80149e4:	e7c2      	b.n	801496c <TRACE_Send+0x14>
 80149e6:	bf00      	nop
 80149e8:	200042f8 	.word	0x200042f8
 80149ec:	20003ef8 	.word	0x20003ef8
 80149f0:	08015720 	.word	0x08015720

080149f4 <UTIL_ADV_TRACE_COND_FSend>:
{
 80149f4:	b408      	push	{r3}
 80149f6:	b530      	push	{r4, r5, lr}
 80149f8:	b086      	sub	sp, #24
 80149fa:	9c09      	ldr	r4, [sp, #36]	; 0x24
  uint16_t timestamp_size = 0u;
 80149fc:	2300      	movs	r3, #0
 80149fe:	f8ad 3002 	strh.w	r3, [sp, #2]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8014a02:	4b2c      	ldr	r3, [pc, #176]	; (8014ab4 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 8014a04:	7a1b      	ldrb	r3, [r3, #8]
 8014a06:	4283      	cmp	r3, r0
 8014a08:	d34d      	bcc.n	8014aa6 <UTIL_ADV_TRACE_COND_FSend+0xb2>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8014a0a:	4b2a      	ldr	r3, [pc, #168]	; (8014ab4 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 8014a0c:	68db      	ldr	r3, [r3, #12]
 8014a0e:	ea31 0303 	bics.w	r3, r1, r3
 8014a12:	d14b      	bne.n	8014aac <UTIL_ADV_TRACE_COND_FSend+0xb8>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8014a14:	4b27      	ldr	r3, [pc, #156]	; (8014ab4 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 8014a16:	685b      	ldr	r3, [r3, #4]
 8014a18:	b123      	cbz	r3, 8014a24 <UTIL_ADV_TRACE_COND_FSend+0x30>
 8014a1a:	b11a      	cbz	r2, 8014a24 <UTIL_ADV_TRACE_COND_FSend+0x30>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8014a1c:	f10d 0102 	add.w	r1, sp, #2
 8014a20:	a801      	add	r0, sp, #4
 8014a22:	4798      	blx	r3
  va_start( vaArgs, strFormat);
 8014a24:	ab0a      	add	r3, sp, #40	; 0x28
 8014a26:	9305      	str	r3, [sp, #20]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8014a28:	4622      	mov	r2, r4
 8014a2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8014a2e:	4822      	ldr	r0, [pc, #136]	; (8014ab8 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 8014a30:	f000 fbf4 	bl	801521c <tiny_vsnprintf_like>
 8014a34:	b285      	uxth	r5, r0
  TRACE_Lock();
 8014a36:	f7ff ff49 	bl	80148cc <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8014a3a:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8014a3e:	4428      	add	r0, r5
 8014a40:	4669      	mov	r1, sp
 8014a42:	b280      	uxth	r0, r0
 8014a44:	f7ff fefe 	bl	8014844 <TRACE_AllocateBufer>
 8014a48:	f1b0 3fff 	cmp.w	r0, #4294967295
 8014a4c:	d026      	beq.n	8014a9c <UTIL_ADV_TRACE_COND_FSend+0xa8>
    for (idx = 0u; idx < timestamp_size; idx++)
 8014a4e:	2300      	movs	r3, #0
 8014a50:	e00d      	b.n	8014a6e <UTIL_ADV_TRACE_COND_FSend+0x7a>
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8014a52:	f8bd 2000 	ldrh.w	r2, [sp]
 8014a56:	f103 0118 	add.w	r1, r3, #24
 8014a5a:	4469      	add	r1, sp
 8014a5c:	f811 0c14 	ldrb.w	r0, [r1, #-20]
 8014a60:	4916      	ldr	r1, [pc, #88]	; (8014abc <UTIL_ADV_TRACE_COND_FSend+0xc8>)
 8014a62:	5488      	strb	r0, [r1, r2]
      writepos = writepos + 1u;
 8014a64:	3201      	adds	r2, #1
 8014a66:	f8ad 2000 	strh.w	r2, [sp]
    for (idx = 0u; idx < timestamp_size; idx++)
 8014a6a:	3301      	adds	r3, #1
 8014a6c:	b29b      	uxth	r3, r3
 8014a6e:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8014a72:	429a      	cmp	r2, r3
 8014a74:	d8ed      	bhi.n	8014a52 <UTIL_ADV_TRACE_COND_FSend+0x5e>
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8014a76:	f8bd 0000 	ldrh.w	r0, [sp]
 8014a7a:	9b05      	ldr	r3, [sp, #20]
 8014a7c:	4622      	mov	r2, r4
 8014a7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8014a82:	4c0e      	ldr	r4, [pc, #56]	; (8014abc <UTIL_ADV_TRACE_COND_FSend+0xc8>)
 8014a84:	4420      	add	r0, r4
 8014a86:	f000 fbc9 	bl	801521c <tiny_vsnprintf_like>
    TRACE_UnLock();
 8014a8a:	f7ff ff2b 	bl	80148e4 <TRACE_UnLock>
    return TRACE_Send();
 8014a8e:	f7ff ff63 	bl	8014958 <TRACE_Send>
}
 8014a92:	b006      	add	sp, #24
 8014a94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014a98:	b001      	add	sp, #4
 8014a9a:	4770      	bx	lr
  TRACE_UnLock();
 8014a9c:	f7ff ff22 	bl	80148e4 <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 8014aa0:	f06f 0002 	mvn.w	r0, #2
 8014aa4:	e7f5      	b.n	8014a92 <UTIL_ADV_TRACE_COND_FSend+0x9e>
    return UTIL_ADV_TRACE_GIVEUP;
 8014aa6:	f06f 0004 	mvn.w	r0, #4
 8014aaa:	e7f2      	b.n	8014a92 <UTIL_ADV_TRACE_COND_FSend+0x9e>
    return UTIL_ADV_TRACE_REGIONMASKED;
 8014aac:	f06f 0005 	mvn.w	r0, #5
 8014ab0:	e7ef      	b.n	8014a92 <UTIL_ADV_TRACE_COND_FSend+0x9e>
 8014ab2:	bf00      	nop
 8014ab4:	200042f8 	.word	0x200042f8
 8014ab8:	20004310 	.word	0x20004310
 8014abc:	20003ef8 	.word	0x20003ef8

08014ac0 <TRACE_TxCpltCallback>:
{
 8014ac0:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014ac2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014ac6:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8014ac8:	4b25      	ldr	r3, [pc, #148]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014aca:	789b      	ldrb	r3, [r3, #2]
 8014acc:	2b02      	cmp	r3, #2
 8014ace:	d016      	beq.n	8014afe <TRACE_TxCpltCallback+0x3e>
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8014ad0:	4a23      	ldr	r2, [pc, #140]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014ad2:	8a13      	ldrh	r3, [r2, #16]
 8014ad4:	8a90      	ldrh	r0, [r2, #20]
 8014ad6:	4403      	add	r3, r0
 8014ad8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8014adc:	8213      	strh	r3, [r2, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8014ade:	4b20      	ldr	r3, [pc, #128]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014ae0:	8a1a      	ldrh	r2, [r3, #16]
 8014ae2:	8a5b      	ldrh	r3, [r3, #18]
 8014ae4:	429a      	cmp	r2, r3
 8014ae6:	d003      	beq.n	8014af0 <TRACE_TxCpltCallback+0x30>
 8014ae8:	481d      	ldr	r0, [pc, #116]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014aea:	8ac0      	ldrh	r0, [r0, #22]
 8014aec:	2801      	cmp	r0, #1
 8014aee:	d00b      	beq.n	8014b08 <TRACE_TxCpltCallback+0x48>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014af0:	f381 8810 	msr	PRIMASK, r1
    UTIL_ADV_TRACE_PostSendHook();
 8014af4:	f7ed fa52 	bl	8001f9c <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 8014af8:	f7ff fef4 	bl	80148e4 <TRACE_UnLock>
}
 8014afc:	bd10      	pop	{r4, pc}
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8014afe:	4b18      	ldr	r3, [pc, #96]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014b00:	2200      	movs	r2, #0
 8014b02:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 8014b04:	821a      	strh	r2, [r3, #16]
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
 8014b06:	e7ea      	b.n	8014ade <TRACE_TxCpltCallback+0x1e>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8014b08:	4815      	ldr	r0, [pc, #84]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014b0a:	7880      	ldrb	r0, [r0, #2]
 8014b0c:	2801      	cmp	r0, #1
 8014b0e:	d014      	beq.n	8014b3a <TRACE_TxCpltCallback+0x7a>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8014b10:	4a13      	ldr	r2, [pc, #76]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014b12:	7892      	ldrb	r2, [r2, #2]
 8014b14:	b932      	cbnz	r2, 8014b24 <TRACE_TxCpltCallback+0x64>
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8014b16:	4a12      	ldr	r2, [pc, #72]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014b18:	8a12      	ldrh	r2, [r2, #16]
 8014b1a:	4293      	cmp	r3, r2
 8014b1c:	d91b      	bls.n	8014b56 <TRACE_TxCpltCallback+0x96>
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8014b1e:	1a9b      	subs	r3, r3, r2
 8014b20:	4a0f      	ldr	r2, [pc, #60]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014b22:	8293      	strh	r3, [r2, #20]
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8014b24:	4b0e      	ldr	r3, [pc, #56]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014b26:	8a1a      	ldrh	r2, [r3, #16]
 8014b28:	480e      	ldr	r0, [pc, #56]	; (8014b64 <TRACE_TxCpltCallback+0xa4>)
 8014b2a:	4410      	add	r0, r2
 8014b2c:	f381 8810 	msr	PRIMASK, r1
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8014b30:	4a0d      	ldr	r2, [pc, #52]	; (8014b68 <TRACE_TxCpltCallback+0xa8>)
 8014b32:	68d2      	ldr	r2, [r2, #12]
 8014b34:	8a99      	ldrh	r1, [r3, #20]
 8014b36:	4790      	blx	r2
 8014b38:	e7e0      	b.n	8014afc <TRACE_TxCpltCallback+0x3c>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8014b3a:	4c09      	ldr	r4, [pc, #36]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014b3c:	8820      	ldrh	r0, [r4, #0]
 8014b3e:	1a82      	subs	r2, r0, r2
 8014b40:	b292      	uxth	r2, r2
 8014b42:	82a2      	strh	r2, [r4, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8014b44:	2002      	movs	r0, #2
 8014b46:	70a0      	strb	r0, [r4, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8014b48:	2000      	movs	r0, #0
 8014b4a:	8020      	strh	r0, [r4, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8014b4c:	2a00      	cmp	r2, #0
 8014b4e:	d1df      	bne.n	8014b10 <TRACE_TxCpltCallback+0x50>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8014b50:	70a0      	strb	r0, [r4, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8014b52:	8220      	strh	r0, [r4, #16]
 8014b54:	e7dc      	b.n	8014b10 <TRACE_TxCpltCallback+0x50>
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8014b56:	f5c2 6380 	rsb	r3, r2, #1024	; 0x400
 8014b5a:	4a01      	ldr	r2, [pc, #4]	; (8014b60 <TRACE_TxCpltCallback+0xa0>)
 8014b5c:	8293      	strh	r3, [r2, #20]
 8014b5e:	e7e1      	b.n	8014b24 <TRACE_TxCpltCallback+0x64>
 8014b60:	200042f8 	.word	0x200042f8
 8014b64:	20003ef8 	.word	0x20003ef8
 8014b68:	08015720 	.word	0x08015720

08014b6c <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8014b6c:	2300      	movs	r3, #0
 8014b6e:	4a02      	ldr	r2, [pc, #8]	; (8014b78 <UTIL_LPM_Init+0xc>)
 8014b70:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8014b72:	4a02      	ldr	r2, [pc, #8]	; (8014b7c <UTIL_LPM_Init+0x10>)
 8014b74:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8014b76:	4770      	bx	lr
 8014b78:	20004514 	.word	0x20004514
 8014b7c:	20004510 	.word	0x20004510

08014b80 <UTIL_LPM_SetStopMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014b80:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014b84:	b672      	cpsid	i

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 8014b86:	b141      	cbz	r1, 8014b9a <UTIL_LPM_SetStopMode+0x1a>
 8014b88:	2901      	cmp	r1, #1
 8014b8a:	d103      	bne.n	8014b94 <UTIL_LPM_SetStopMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8014b8c:	4906      	ldr	r1, [pc, #24]	; (8014ba8 <UTIL_LPM_SetStopMode+0x28>)
 8014b8e:	680a      	ldr	r2, [r1, #0]
 8014b90:	4310      	orrs	r0, r2
 8014b92:	6008      	str	r0, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014b94:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8014b98:	4770      	bx	lr
      StopModeDisable &= ( ~lpm_id_bm );
 8014b9a:	4903      	ldr	r1, [pc, #12]	; (8014ba8 <UTIL_LPM_SetStopMode+0x28>)
 8014b9c:	680a      	ldr	r2, [r1, #0]
 8014b9e:	ea22 0000 	bic.w	r0, r2, r0
 8014ba2:	6008      	str	r0, [r1, #0]
      break;
 8014ba4:	e7f6      	b.n	8014b94 <UTIL_LPM_SetStopMode+0x14>
 8014ba6:	bf00      	nop
 8014ba8:	20004514 	.word	0x20004514

08014bac <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014bac:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014bb0:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 8014bb2:	b141      	cbz	r1, 8014bc6 <UTIL_LPM_SetOffMode+0x1a>
 8014bb4:	2901      	cmp	r1, #1
 8014bb6:	d103      	bne.n	8014bc0 <UTIL_LPM_SetOffMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8014bb8:	4906      	ldr	r1, [pc, #24]	; (8014bd4 <UTIL_LPM_SetOffMode+0x28>)
 8014bba:	680a      	ldr	r2, [r1, #0]
 8014bbc:	4310      	orrs	r0, r2
 8014bbe:	6008      	str	r0, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014bc0:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8014bc4:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 8014bc6:	4903      	ldr	r1, [pc, #12]	; (8014bd4 <UTIL_LPM_SetOffMode+0x28>)
 8014bc8:	680a      	ldr	r2, [r1, #0]
 8014bca:	ea22 0000 	bic.w	r0, r2, r0
 8014bce:	6008      	str	r0, [r1, #0]
      break;
 8014bd0:	e7f6      	b.n	8014bc0 <UTIL_LPM_SetOffMode+0x14>
 8014bd2:	bf00      	nop
 8014bd4:	20004510 	.word	0x20004510

08014bd8 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8014bd8:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014bda:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014bde:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8014be0:	4b0c      	ldr	r3, [pc, #48]	; (8014c14 <UTIL_LPM_EnterLowPower+0x3c>)
 8014be2:	681b      	ldr	r3, [r3, #0]
 8014be4:	b13b      	cbz	r3, 8014bf6 <UTIL_LPM_EnterLowPower+0x1e>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 8014be6:	4d0c      	ldr	r5, [pc, #48]	; (8014c18 <UTIL_LPM_EnterLowPower+0x40>)
 8014be8:	682b      	ldr	r3, [r5, #0]
 8014bea:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8014bec:	686b      	ldr	r3, [r5, #4]
 8014bee:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014bf0:	f384 8810 	msr	PRIMASK, r4
      UTIL_PowerDriver.ExitOffMode( );
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8014bf4:	bd38      	pop	{r3, r4, r5, pc}
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8014bf6:	4b09      	ldr	r3, [pc, #36]	; (8014c1c <UTIL_LPM_EnterLowPower+0x44>)
 8014bf8:	681b      	ldr	r3, [r3, #0]
 8014bfa:	b12b      	cbz	r3, 8014c08 <UTIL_LPM_EnterLowPower+0x30>
        UTIL_PowerDriver.EnterStopMode( );
 8014bfc:	4d06      	ldr	r5, [pc, #24]	; (8014c18 <UTIL_LPM_EnterLowPower+0x40>)
 8014bfe:	68ab      	ldr	r3, [r5, #8]
 8014c00:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8014c02:	68eb      	ldr	r3, [r5, #12]
 8014c04:	4798      	blx	r3
 8014c06:	e7f3      	b.n	8014bf0 <UTIL_LPM_EnterLowPower+0x18>
      UTIL_PowerDriver.EnterOffMode( );
 8014c08:	4d03      	ldr	r5, [pc, #12]	; (8014c18 <UTIL_LPM_EnterLowPower+0x40>)
 8014c0a:	692b      	ldr	r3, [r5, #16]
 8014c0c:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8014c0e:	696b      	ldr	r3, [r5, #20]
 8014c10:	4798      	blx	r3
 8014c12:	e7ed      	b.n	8014bf0 <UTIL_LPM_EnterLowPower+0x18>
 8014c14:	20004514 	.word	0x20004514
 8014c18:	080156bc 	.word	0x080156bc
 8014c1c:	20004510 	.word	0x20004510

08014c20 <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 8014c20:	e004      	b.n	8014c2c <UTIL_MEM_cpy_8+0xc>
    {
        *dst8++ = *src8++;
 8014c22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014c26:	f800 2b01 	strb.w	r2, [r0], #1
  while( size-- )
 8014c2a:	461a      	mov	r2, r3
 8014c2c:	1e53      	subs	r3, r2, #1
 8014c2e:	b29b      	uxth	r3, r3
 8014c30:	2a00      	cmp	r2, #0
 8014c32:	d1f6      	bne.n	8014c22 <UTIL_MEM_cpy_8+0x2>
    }
}
 8014c34:	4770      	bx	lr

08014c36 <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 8014c36:	e002      	b.n	8014c3e <UTIL_MEM_set_8+0x8>
  {
    *dst8++ = value;
 8014c38:	f800 1b01 	strb.w	r1, [r0], #1
  while( size-- )
 8014c3c:	461a      	mov	r2, r3
 8014c3e:	1e53      	subs	r3, r2, #1
 8014c40:	b29b      	uxth	r3, r3
 8014c42:	2a00      	cmp	r2, #0
 8014c44:	d1f8      	bne.n	8014c38 <UTIL_MEM_set_8+0x2>
  }
}
 8014c46:	4770      	bx	lr

08014c48 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8014c48:	b082      	sub	sp, #8
 8014c4a:	b082      	sub	sp, #8
 8014c4c:	f10d 0c08 	add.w	ip, sp, #8
 8014c50:	e90c 0006 	stmdb	ip, {r1, r2}
 8014c54:	9303      	str	r3, [sp, #12]
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8014c56:	2200      	movs	r2, #0
 8014c58:	6002      	str	r2, [r0, #0]
 8014c5a:	8082      	strh	r2, [r0, #4]

  c.Seconds = a.Seconds + b.Seconds;
 8014c5c:	440b      	add	r3, r1
 8014c5e:	6003      	str	r3, [r0, #0]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8014c60:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8014c64:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 8014c68:	440a      	add	r2, r1
 8014c6a:	b291      	uxth	r1, r2
 8014c6c:	b212      	sxth	r2, r2
 8014c6e:	8082      	strh	r2, [r0, #4]
  if( c.SubSeconds >= 1000 )
 8014c70:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8014c74:	db04      	blt.n	8014c80 <SysTimeAdd+0x38>
  {
    c.Seconds++;
 8014c76:	3301      	adds	r3, #1
 8014c78:	6003      	str	r3, [r0, #0]
    c.SubSeconds -= 1000;
 8014c7a:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8014c7e:	8081      	strh	r1, [r0, #4]
  }
  return c;
}
 8014c80:	b002      	add	sp, #8
 8014c82:	b002      	add	sp, #8
 8014c84:	4770      	bx	lr

08014c86 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 8014c86:	b082      	sub	sp, #8
 8014c88:	b082      	sub	sp, #8
 8014c8a:	f10d 0c08 	add.w	ip, sp, #8
 8014c8e:	e90c 0006 	stmdb	ip, {r1, r2}
 8014c92:	9303      	str	r3, [sp, #12]
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 8014c94:	2200      	movs	r2, #0
 8014c96:	6002      	str	r2, [r0, #0]
 8014c98:	8082      	strh	r2, [r0, #4]

  c.Seconds = a.Seconds - b.Seconds;
 8014c9a:	1acb      	subs	r3, r1, r3
 8014c9c:	6003      	str	r3, [r0, #0]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 8014c9e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8014ca2:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 8014ca6:	1a52      	subs	r2, r2, r1
 8014ca8:	b291      	uxth	r1, r2
 8014caa:	b212      	sxth	r2, r2
 8014cac:	8082      	strh	r2, [r0, #4]
  if( c.SubSeconds < 0 )
 8014cae:	2a00      	cmp	r2, #0
 8014cb0:	db02      	blt.n	8014cb8 <SysTimeSub+0x32>
  {
    c.Seconds--;
    c.SubSeconds += 1000;
  }
  return c;
}
 8014cb2:	b002      	add	sp, #8
 8014cb4:	b002      	add	sp, #8
 8014cb6:	4770      	bx	lr
    c.Seconds--;
 8014cb8:	3b01      	subs	r3, #1
 8014cba:	6003      	str	r3, [r0, #0]
    c.SubSeconds += 1000;
 8014cbc:	f501 717a 	add.w	r1, r1, #1000	; 0x3e8
 8014cc0:	8081      	strh	r1, [r0, #4]
  return c;
 8014cc2:	e7f6      	b.n	8014cb2 <SysTimeSub+0x2c>

08014cc4 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 8014cc4:	b530      	push	{r4, r5, lr}
 8014cc6:	b089      	sub	sp, #36	; 0x24
 8014cc8:	ac02      	add	r4, sp, #8
 8014cca:	e884 0003 	stmia.w	r4, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8014cce:	2300      	movs	r3, #0
 8014cd0:	9304      	str	r3, [sp, #16]
 8014cd2:	f8ad 3014 	strh.w	r3, [sp, #20]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8014cd6:	4d0b      	ldr	r5, [pc, #44]	; (8014d04 <SysTimeSet+0x40>)
 8014cd8:	692b      	ldr	r3, [r5, #16]
 8014cda:	a805      	add	r0, sp, #20
 8014cdc:	4798      	blx	r3
 8014cde:	4603      	mov	r3, r0
 8014ce0:	9004      	str	r0, [sp, #16]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 8014ce2:	9a05      	ldr	r2, [sp, #20]
 8014ce4:	9200      	str	r2, [sp, #0]
 8014ce6:	e894 0006 	ldmia.w	r4, {r1, r2}
 8014cea:	a806      	add	r0, sp, #24
 8014cec:	f7ff ffcb 	bl	8014c86 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 8014cf0:	682b      	ldr	r3, [r5, #0]
 8014cf2:	9806      	ldr	r0, [sp, #24]
 8014cf4:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 8014cf6:	68ab      	ldr	r3, [r5, #8]
 8014cf8:	f9bd 001c 	ldrsh.w	r0, [sp, #28]
 8014cfc:	4798      	blx	r3
}
 8014cfe:	b009      	add	sp, #36	; 0x24
 8014d00:	bd30      	pop	{r4, r5, pc}
 8014d02:	bf00      	nop
 8014d04:	080156e0 	.word	0x080156e0

08014d08 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8014d08:	b530      	push	{r4, r5, lr}
 8014d0a:	b087      	sub	sp, #28
 8014d0c:	4604      	mov	r4, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8014d0e:	2300      	movs	r3, #0
 8014d10:	9304      	str	r3, [sp, #16]
 8014d12:	f8ad 3014 	strh.w	r3, [sp, #20]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8014d16:	6003      	str	r3, [r0, #0]
 8014d18:	8083      	strh	r3, [r0, #4]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8014d1a:	4d0b      	ldr	r5, [pc, #44]	; (8014d48 <SysTimeGet+0x40>)
 8014d1c:	692b      	ldr	r3, [r5, #16]
 8014d1e:	a805      	add	r0, sp, #20
 8014d20:	4798      	blx	r3
 8014d22:	9004      	str	r0, [sp, #16]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8014d24:	68eb      	ldr	r3, [r5, #12]
 8014d26:	4798      	blx	r3
 8014d28:	f8ad 000c 	strh.w	r0, [sp, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8014d2c:	686b      	ldr	r3, [r5, #4]
 8014d2e:	4798      	blx	r3
 8014d30:	9002      	str	r0, [sp, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8014d32:	9b05      	ldr	r3, [sp, #20]
 8014d34:	9300      	str	r3, [sp, #0]
 8014d36:	9b04      	ldr	r3, [sp, #16]
 8014d38:	aa02      	add	r2, sp, #8
 8014d3a:	ca06      	ldmia	r2, {r1, r2}
 8014d3c:	4620      	mov	r0, r4
 8014d3e:	f7ff ff83 	bl	8014c48 <SysTimeAdd>

  return sysTime;
}
 8014d42:	4620      	mov	r0, r4
 8014d44:	b007      	add	sp, #28
 8014d46:	bd30      	pop	{r4, r5, pc}
 8014d48:	080156e0 	.word	0x080156e0

08014d4c <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8014d4c:	b530      	push	{r4, r5, lr}
 8014d4e:	b083      	sub	sp, #12
 8014d50:	4604      	mov	r4, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8014d52:	2300      	movs	r3, #0
 8014d54:	9300      	str	r3, [sp, #0]
 8014d56:	f8ad 3004 	strh.w	r3, [sp, #4]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8014d5a:	4b06      	ldr	r3, [pc, #24]	; (8014d74 <SysTimeGetMcuTime+0x28>)
 8014d5c:	691b      	ldr	r3, [r3, #16]
 8014d5e:	466d      	mov	r5, sp
 8014d60:	a801      	add	r0, sp, #4
 8014d62:	4798      	blx	r3
 8014d64:	9000      	str	r0, [sp, #0]

  return calendarTime;
 8014d66:	e895 0003 	ldmia.w	r5, {r0, r1}
 8014d6a:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8014d6e:	4620      	mov	r0, r4
 8014d70:	b003      	add	sp, #12
 8014d72:	bd30      	pop	{r4, r5, pc}
 8014d74:	080156e0 	.word	0x080156e0

08014d78 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 8014d78:	b530      	push	{r4, r5, lr}
 8014d7a:	b089      	sub	sp, #36	; 0x24
 8014d7c:	ac02      	add	r4, sp, #8
 8014d7e:	e884 0003 	stmia.w	r4, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8014d82:	4d0c      	ldr	r5, [pc, #48]	; (8014db4 <SysTimeToMs+0x3c>)
 8014d84:	68eb      	ldr	r3, [r5, #12]
 8014d86:	4798      	blx	r3
 8014d88:	f8ad 001c 	strh.w	r0, [sp, #28]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8014d8c:	686b      	ldr	r3, [r5, #4]
 8014d8e:	4798      	blx	r3
 8014d90:	4603      	mov	r3, r0
 8014d92:	9006      	str	r0, [sp, #24]

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 8014d94:	9a07      	ldr	r2, [sp, #28]
 8014d96:	9200      	str	r2, [sp, #0]
 8014d98:	e894 0006 	ldmia.w	r4, {r1, r2}
 8014d9c:	a804      	add	r0, sp, #16
 8014d9e:	f7ff ff72 	bl	8014c86 <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 8014da2:	f9bd 3014 	ldrsh.w	r3, [sp, #20]
}
 8014da6:	9a04      	ldr	r2, [sp, #16]
 8014da8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8014dac:	fb00 3002 	mla	r0, r0, r2, r3
 8014db0:	b009      	add	sp, #36	; 0x24
 8014db2:	bd30      	pop	{r4, r5, pc}
 8014db4:	080156e0 	.word	0x080156e0

08014db8 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 8014db8:	b530      	push	{r4, r5, lr}
 8014dba:	b087      	sub	sp, #28
 8014dbc:	4604      	mov	r4, r0
  uint32_t seconds = timeMs / 1000;
 8014dbe:	4b12      	ldr	r3, [pc, #72]	; (8014e08 <SysTimeFromMs+0x50>)
 8014dc0:	fba3 2301 	umull	r2, r3, r3, r1
 8014dc4:	099b      	lsrs	r3, r3, #6
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 8014dc6:	9304      	str	r3, [sp, #16]
 8014dc8:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 8014dcc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8014dd0:	eba1 03c3 	sub.w	r3, r1, r3, lsl #3
 8014dd4:	f8ad 3014 	strh.w	r3, [sp, #20]
  SysTime_t DeltaTime = { 0 };
 8014dd8:	2300      	movs	r3, #0
 8014dda:	9302      	str	r3, [sp, #8]
 8014ddc:	9303      	str	r3, [sp, #12]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8014dde:	4d0b      	ldr	r5, [pc, #44]	; (8014e0c <SysTimeFromMs+0x54>)
 8014de0:	68eb      	ldr	r3, [r5, #12]
 8014de2:	4798      	blx	r3
 8014de4:	f8ad 000c 	strh.w	r0, [sp, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8014de8:	686b      	ldr	r3, [r5, #4]
 8014dea:	4798      	blx	r3
 8014dec:	4603      	mov	r3, r0
 8014dee:	9002      	str	r0, [sp, #8]
  return SysTimeAdd( sysTime, DeltaTime );
 8014df0:	9a03      	ldr	r2, [sp, #12]
 8014df2:	9200      	str	r2, [sp, #0]
 8014df4:	aa06      	add	r2, sp, #24
 8014df6:	e912 0006 	ldmdb	r2, {r1, r2}
 8014dfa:	4620      	mov	r0, r4
 8014dfc:	f7ff ff24 	bl	8014c48 <SysTimeAdd>
}
 8014e00:	4620      	mov	r0, r4
 8014e02:	b007      	add	sp, #28
 8014e04:	bd30      	pop	{r4, r5, pc}
 8014e06:	bf00      	nop
 8014e08:	10624dd3 	.word	0x10624dd3
 8014e0c:	080156e0 	.word	0x080156e0

08014e10 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8014e10:	b508      	push	{r3, lr}
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8014e12:	4b03      	ldr	r3, [pc, #12]	; (8014e20 <UTIL_TIMER_Init+0x10>)
 8014e14:	2200      	movs	r2, #0
 8014e16:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8014e18:	4b02      	ldr	r3, [pc, #8]	; (8014e24 <UTIL_TIMER_Init+0x14>)
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	4798      	blx	r3
}
 8014e1e:	bd08      	pop	{r3, pc}
 8014e20:	20004518 	.word	0x20004518
 8014e24:	080156f4 	.word	0x080156f4

08014e28 <UTIL_TIMER_Create>:
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
  if((TimerObject != NULL) && (Callback != NULL))
 8014e28:	b1a8      	cbz	r0, 8014e56 <UTIL_TIMER_Create+0x2e>
{
 8014e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e2c:	4617      	mov	r7, r2
 8014e2e:	461e      	mov	r6, r3
 8014e30:	4604      	mov	r4, r0
  if((TimerObject != NULL) && (Callback != NULL))
 8014e32:	b193      	cbz	r3, 8014e5a <UTIL_TIMER_Create+0x32>
  {
    TimerObject->Timestamp = 0U;
 8014e34:	2500      	movs	r5, #0
 8014e36:	6005      	str	r5, [r0, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8014e38:	4b09      	ldr	r3, [pc, #36]	; (8014e60 <UTIL_TIMER_Create+0x38>)
 8014e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014e3c:	4608      	mov	r0, r1
 8014e3e:	4798      	blx	r3
 8014e40:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 8014e42:	7225      	strb	r5, [r4, #8]
    TimerObject->IsRunning = 0U;
 8014e44:	7265      	strb	r5, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8014e46:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 8014e48:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 8014e4a:	9b06      	ldr	r3, [sp, #24]
 8014e4c:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 8014e4e:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 8014e50:	6165      	str	r5, [r4, #20]
    return UTIL_TIMER_OK;
 8014e52:	4628      	mov	r0, r5
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
  }
}
 8014e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return UTIL_TIMER_INVALID_PARAM;
 8014e56:	2001      	movs	r0, #1
}
 8014e58:	4770      	bx	lr
    return UTIL_TIMER_INVALID_PARAM;
 8014e5a:	2001      	movs	r0, #1
 8014e5c:	e7fa      	b.n	8014e54 <UTIL_TIMER_Create+0x2c>
 8014e5e:	bf00      	nop
 8014e60:	080156f4 	.word	0x080156f4

08014e64 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8014e64:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8014e66:	4c03      	ldr	r4, [pc, #12]	; (8014e74 <UTIL_TIMER_GetCurrentTime+0x10>)
 8014e68:	69e3      	ldr	r3, [r4, #28]
 8014e6a:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 8014e6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8014e6e:	4798      	blx	r3
}
 8014e70:	bd10      	pop	{r4, pc}
 8014e72:	bf00      	nop
 8014e74:	080156f4 	.word	0x080156f4

08014e78 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8014e78:	b570      	push	{r4, r5, r6, lr}
 8014e7a:	4606      	mov	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8014e7c:	4d05      	ldr	r5, [pc, #20]	; (8014e94 <UTIL_TIMER_GetElapsedTime+0x1c>)
 8014e7e:	69eb      	ldr	r3, [r5, #28]
 8014e80:	4798      	blx	r3
 8014e82:	4604      	mov	r4, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8014e84:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8014e86:	4630      	mov	r0, r6
 8014e88:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8014e8a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8014e8c:	1a20      	subs	r0, r4, r0
 8014e8e:	4798      	blx	r3
}
 8014e90:	bd70      	pop	{r4, r5, r6, pc}
 8014e92:	bf00      	nop
 8014e94:	080156f4 	.word	0x080156f4

08014e98 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8014e98:	4b05      	ldr	r3, [pc, #20]	; (8014eb0 <TimerExists+0x18>)
 8014e9a:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 8014e9c:	e000      	b.n	8014ea0 <TimerExists+0x8>
  {
    if( cur == TimerObject )
    {
      return true;
    }
    cur = cur->Next;
 8014e9e:	695b      	ldr	r3, [r3, #20]
  while( cur != NULL )
 8014ea0:	b11b      	cbz	r3, 8014eaa <TimerExists+0x12>
    if( cur == TimerObject )
 8014ea2:	4283      	cmp	r3, r0
 8014ea4:	d1fb      	bne.n	8014e9e <TimerExists+0x6>
      return true;
 8014ea6:	2001      	movs	r0, #1
  }
  return false;
}
 8014ea8:	4770      	bx	lr
  return false;
 8014eaa:	2000      	movs	r0, #0
 8014eac:	4770      	bx	lr
 8014eae:	bf00      	nop
 8014eb0:	20004518 	.word	0x20004518

08014eb4 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8014eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014eb6:	4604      	mov	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8014eb8:	4e09      	ldr	r6, [pc, #36]	; (8014ee0 <TimerSetTimeout+0x2c>)
 8014eba:	6a33      	ldr	r3, [r6, #32]
 8014ebc:	4798      	blx	r3
 8014ebe:	4605      	mov	r5, r0
  TimerObject->IsPending = 1;
 8014ec0:	2301      	movs	r3, #1
 8014ec2:	7223      	strb	r3, [r4, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8014ec4:	6827      	ldr	r7, [r4, #0]
 8014ec6:	69b6      	ldr	r6, [r6, #24]
 8014ec8:	47b0      	blx	r6
 8014eca:	4428      	add	r0, r5
 8014ecc:	4287      	cmp	r7, r0
 8014ece:	d202      	bcs.n	8014ed6 <TimerSetTimeout+0x22>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8014ed0:	47b0      	blx	r6
 8014ed2:	4405      	add	r5, r0
 8014ed4:	6025      	str	r5, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8014ed6:	4b02      	ldr	r3, [pc, #8]	; (8014ee0 <TimerSetTimeout+0x2c>)
 8014ed8:	689b      	ldr	r3, [r3, #8]
 8014eda:	6820      	ldr	r0, [r4, #0]
 8014edc:	4798      	blx	r3
}
 8014ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014ee0:	080156f4 	.word	0x080156f4

08014ee4 <UTIL_TIMER_Stop>:
  if (NULL != TimerObject)
 8014ee4:	b368      	cbz	r0, 8014f42 <UTIL_TIMER_Stop+0x5e>
{
 8014ee6:	b510      	push	{r4, lr}
 8014ee8:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014eea:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014eee:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8014ef0:	4b15      	ldr	r3, [pc, #84]	; (8014f48 <UTIL_TIMER_Stop+0x64>)
 8014ef2:	6819      	ldr	r1, [r3, #0]
    TimerObject->IsReloadStopped = 1U;
 8014ef4:	2301      	movs	r3, #1
 8014ef6:	7283      	strb	r3, [r0, #10]
    if(NULL != TimerListHead)
 8014ef8:	b1e1      	cbz	r1, 8014f34 <UTIL_TIMER_Stop+0x50>
      TimerObject->IsRunning = 0U;
 8014efa:	2300      	movs	r3, #0
 8014efc:	7243      	strb	r3, [r0, #9]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8014efe:	4288      	cmp	r0, r1
 8014f00:	d006      	beq.n	8014f10 <UTIL_TIMER_Stop+0x2c>
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8014f02:	460b      	mov	r3, r1
        while( cur != NULL )
 8014f04:	b1b3      	cbz	r3, 8014f34 <UTIL_TIMER_Stop+0x50>
          if( cur == TimerObject )
 8014f06:	4293      	cmp	r3, r2
 8014f08:	d011      	beq.n	8014f2e <UTIL_TIMER_Stop+0x4a>
            prev = cur;
 8014f0a:	4619      	mov	r1, r3
            cur = cur->Next;
 8014f0c:	695b      	ldr	r3, [r3, #20]
 8014f0e:	e7f9      	b.n	8014f04 <UTIL_TIMER_Stop+0x20>
          TimerListHead->IsPending = 0;
 8014f10:	720b      	strb	r3, [r1, #8]
          if( TimerListHead->Next != NULL )
 8014f12:	6948      	ldr	r0, [r1, #20]
 8014f14:	b120      	cbz	r0, 8014f20 <UTIL_TIMER_Stop+0x3c>
            TimerListHead = TimerListHead->Next;
 8014f16:	4b0c      	ldr	r3, [pc, #48]	; (8014f48 <UTIL_TIMER_Stop+0x64>)
 8014f18:	6018      	str	r0, [r3, #0]
            TimerSetTimeout( TimerListHead );
 8014f1a:	f7ff ffcb 	bl	8014eb4 <TimerSetTimeout>
 8014f1e:	e009      	b.n	8014f34 <UTIL_TIMER_Stop+0x50>
            UTIL_TimerDriver.StopTimerEvt( );
 8014f20:	4b0a      	ldr	r3, [pc, #40]	; (8014f4c <UTIL_TIMER_Stop+0x68>)
 8014f22:	68db      	ldr	r3, [r3, #12]
 8014f24:	4798      	blx	r3
            TimerListHead = NULL;
 8014f26:	4b08      	ldr	r3, [pc, #32]	; (8014f48 <UTIL_TIMER_Stop+0x64>)
 8014f28:	2200      	movs	r2, #0
 8014f2a:	601a      	str	r2, [r3, #0]
 8014f2c:	e002      	b.n	8014f34 <UTIL_TIMER_Stop+0x50>
            if( cur->Next != NULL )
 8014f2e:	695b      	ldr	r3, [r3, #20]
 8014f30:	b123      	cbz	r3, 8014f3c <UTIL_TIMER_Stop+0x58>
              prev->Next = cur;
 8014f32:	614b      	str	r3, [r1, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014f34:	f384 8810 	msr	PRIMASK, r4
}
 8014f38:	2000      	movs	r0, #0
}
 8014f3a:	bd10      	pop	{r4, pc}
              prev->Next = cur;
 8014f3c:	2300      	movs	r3, #0
 8014f3e:	614b      	str	r3, [r1, #20]
 8014f40:	e7f8      	b.n	8014f34 <UTIL_TIMER_Stop+0x50>
    ret = UTIL_TIMER_INVALID_PARAM;
 8014f42:	2001      	movs	r0, #1
}
 8014f44:	4770      	bx	lr
 8014f46:	bf00      	nop
 8014f48:	20004518 	.word	0x20004518
 8014f4c:	080156f4 	.word	0x080156f4

08014f50 <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8014f50:	4b09      	ldr	r3, [pc, #36]	; (8014f78 <TimerInsertTimer+0x28>)
 8014f52:	681a      	ldr	r2, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8014f54:	6953      	ldr	r3, [r2, #20]

  while (cur->Next != NULL )
 8014f56:	e001      	b.n	8014f5c <TimerInsertTimer+0xc>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
    {
        cur = next;
 8014f58:	461a      	mov	r2, r3
        next = next->Next;
 8014f5a:	695b      	ldr	r3, [r3, #20]
  while (cur->Next != NULL )
 8014f5c:	6951      	ldr	r1, [r2, #20]
 8014f5e:	b139      	cbz	r1, 8014f70 <TimerInsertTimer+0x20>
    if( TimerObject->Timestamp  > next->Timestamp )
 8014f60:	6819      	ldr	r1, [r3, #0]
 8014f62:	f8d0 c000 	ldr.w	ip, [r0]
 8014f66:	458c      	cmp	ip, r1
 8014f68:	d8f6      	bhi.n	8014f58 <TimerInsertTimer+0x8>
    }
    else
    {
        cur->Next = TimerObject;
 8014f6a:	6150      	str	r0, [r2, #20]
        TimerObject->Next = next;
 8014f6c:	6143      	str	r3, [r0, #20]
        return;
 8014f6e:	4770      	bx	lr

    }
  }
  cur->Next = TimerObject;
 8014f70:	6150      	str	r0, [r2, #20]
  TimerObject->Next = NULL;
 8014f72:	2300      	movs	r3, #0
 8014f74:	6143      	str	r3, [r0, #20]
}
 8014f76:	4770      	bx	lr
 8014f78:	20004518 	.word	0x20004518

08014f7c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8014f7c:	b508      	push	{r3, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8014f7e:	4b05      	ldr	r3, [pc, #20]	; (8014f94 <TimerInsertNewHeadTimer+0x18>)
 8014f80:	681b      	ldr	r3, [r3, #0]

  if( cur != NULL )
 8014f82:	b10b      	cbz	r3, 8014f88 <TimerInsertNewHeadTimer+0xc>
  {
    cur->IsPending = 0;
 8014f84:	2200      	movs	r2, #0
 8014f86:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8014f88:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 8014f8a:	4b02      	ldr	r3, [pc, #8]	; (8014f94 <TimerInsertNewHeadTimer+0x18>)
 8014f8c:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 8014f8e:	f7ff ff91 	bl	8014eb4 <TimerSetTimeout>
}
 8014f92:	bd08      	pop	{r3, pc}
 8014f94:	20004518 	.word	0x20004518

08014f98 <UTIL_TIMER_Start>:
{
 8014f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8014f9a:	2800      	cmp	r0, #0
 8014f9c:	d036      	beq.n	801500c <UTIL_TIMER_Start+0x74>
 8014f9e:	4604      	mov	r4, r0
 8014fa0:	f7ff ff7a 	bl	8014e98 <TimerExists>
 8014fa4:	2800      	cmp	r0, #0
 8014fa6:	d134      	bne.n	8015012 <UTIL_TIMER_Start+0x7a>
 8014fa8:	7a65      	ldrb	r5, [r4, #9]
 8014faa:	2d00      	cmp	r5, #0
 8014fac:	d133      	bne.n	8015016 <UTIL_TIMER_Start+0x7e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014fae:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8014fb2:	b672      	cpsid	i
    ticks = TimerObject->ReloadValue;
 8014fb4:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8014fb6:	4b19      	ldr	r3, [pc, #100]	; (801501c <UTIL_TIMER_Start+0x84>)
 8014fb8:	6a1b      	ldr	r3, [r3, #32]
 8014fba:	4798      	blx	r3
    if( ticks < minValue )
 8014fbc:	4287      	cmp	r7, r0
 8014fbe:	d300      	bcc.n	8014fc2 <UTIL_TIMER_Start+0x2a>
    ticks = TimerObject->ReloadValue;
 8014fc0:	4638      	mov	r0, r7
    TimerObject->Timestamp = ticks;
 8014fc2:	6020      	str	r0, [r4, #0]
    TimerObject->IsPending = 0U;
 8014fc4:	2300      	movs	r3, #0
 8014fc6:	7223      	strb	r3, [r4, #8]
    TimerObject->IsRunning = 1U;
 8014fc8:	2201      	movs	r2, #1
 8014fca:	7262      	strb	r2, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8014fcc:	72a3      	strb	r3, [r4, #10]
    if( TimerListHead == NULL )
 8014fce:	4b14      	ldr	r3, [pc, #80]	; (8015020 <UTIL_TIMER_Start+0x88>)
 8014fd0:	681b      	ldr	r3, [r3, #0]
 8014fd2:	b183      	cbz	r3, 8014ff6 <UTIL_TIMER_Start+0x5e>
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8014fd4:	4b11      	ldr	r3, [pc, #68]	; (801501c <UTIL_TIMER_Start+0x84>)
 8014fd6:	699b      	ldr	r3, [r3, #24]
 8014fd8:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 8014fda:	6823      	ldr	r3, [r4, #0]
 8014fdc:	4418      	add	r0, r3
 8014fde:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8014fe0:	4b0f      	ldr	r3, [pc, #60]	; (8015020 <UTIL_TIMER_Start+0x88>)
 8014fe2:	681b      	ldr	r3, [r3, #0]
 8014fe4:	681b      	ldr	r3, [r3, #0]
 8014fe6:	4298      	cmp	r0, r3
 8014fe8:	d20c      	bcs.n	8015004 <UTIL_TIMER_Start+0x6c>
        TimerInsertNewHeadTimer( TimerObject);
 8014fea:	4620      	mov	r0, r4
 8014fec:	f7ff ffc6 	bl	8014f7c <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014ff0:	f386 8810 	msr	PRIMASK, r6
}
 8014ff4:	e00b      	b.n	801500e <UTIL_TIMER_Start+0x76>
      UTIL_TimerDriver.SetTimerContext();
 8014ff6:	4b09      	ldr	r3, [pc, #36]	; (801501c <UTIL_TIMER_Start+0x84>)
 8014ff8:	691b      	ldr	r3, [r3, #16]
 8014ffa:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8014ffc:	4620      	mov	r0, r4
 8014ffe:	f7ff ffbd 	bl	8014f7c <TimerInsertNewHeadTimer>
 8015002:	e7f5      	b.n	8014ff0 <UTIL_TIMER_Start+0x58>
        TimerInsertTimer( TimerObject);
 8015004:	4620      	mov	r0, r4
 8015006:	f7ff ffa3 	bl	8014f50 <TimerInsertTimer>
 801500a:	e7f1      	b.n	8014ff0 <UTIL_TIMER_Start+0x58>
    ret =  UTIL_TIMER_INVALID_PARAM;
 801500c:	2501      	movs	r5, #1
}
 801500e:	4628      	mov	r0, r5
 8015010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret =  UTIL_TIMER_INVALID_PARAM;
 8015012:	2501      	movs	r5, #1
 8015014:	e7fb      	b.n	801500e <UTIL_TIMER_Start+0x76>
 8015016:	2501      	movs	r5, #1
 8015018:	e7f9      	b.n	801500e <UTIL_TIMER_Start+0x76>
 801501a:	bf00      	nop
 801501c:	080156f4 	.word	0x080156f4
 8015020:	20004518 	.word	0x20004518

08015024 <UTIL_TIMER_SetPeriod>:
  if(NULL == TimerObject)
 8015024:	b198      	cbz	r0, 801504e <UTIL_TIMER_SetPeriod+0x2a>
{
 8015026:	b510      	push	{r4, lr}
 8015028:	4604      	mov	r4, r0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801502a:	4b0a      	ldr	r3, [pc, #40]	; (8015054 <UTIL_TIMER_SetPeriod+0x30>)
 801502c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801502e:	4608      	mov	r0, r1
 8015030:	4798      	blx	r3
 8015032:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 8015034:	4620      	mov	r0, r4
 8015036:	f7ff ff2f 	bl	8014e98 <TimerExists>
 801503a:	b908      	cbnz	r0, 8015040 <UTIL_TIMER_SetPeriod+0x1c>
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801503c:	2000      	movs	r0, #0
}
 801503e:	bd10      	pop	{r4, pc}
      (void)UTIL_TIMER_Stop(TimerObject);
 8015040:	4620      	mov	r0, r4
 8015042:	f7ff ff4f 	bl	8014ee4 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8015046:	4620      	mov	r0, r4
 8015048:	f7ff ffa6 	bl	8014f98 <UTIL_TIMER_Start>
 801504c:	e7f7      	b.n	801503e <UTIL_TIMER_SetPeriod+0x1a>
	  ret = UTIL_TIMER_INVALID_PARAM;
 801504e:	2001      	movs	r0, #1
}
 8015050:	4770      	bx	lr
 8015052:	bf00      	nop
 8015054:	080156f4 	.word	0x080156f4

08015058 <UTIL_TIMER_IRQ_Handler>:
{
 8015058:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801505a:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 801505e:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 8015060:	4c1e      	ldr	r4, [pc, #120]	; (80150dc <UTIL_TIMER_IRQ_Handler+0x84>)
 8015062:	6963      	ldr	r3, [r4, #20]
 8015064:	4798      	blx	r3
 8015066:	4606      	mov	r6, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8015068:	6923      	ldr	r3, [r4, #16]
 801506a:	4798      	blx	r3
  DeltaContext = now  - old; /*intentional wrap around */
 801506c:	1b84      	subs	r4, r0, r6
  if ( TimerListHead != NULL )
 801506e:	4b1c      	ldr	r3, [pc, #112]	; (80150e0 <UTIL_TIMER_IRQ_Handler+0x88>)
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	b923      	cbnz	r3, 801507e <UTIL_TIMER_IRQ_Handler+0x26>
 8015074:	e018      	b.n	80150a8 <UTIL_TIMER_IRQ_Handler+0x50>
        cur->Timestamp = 0;
 8015076:	2200      	movs	r2, #0
 8015078:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 801507a:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 801507c:	b1a3      	cbz	r3, 80150a8 <UTIL_TIMER_IRQ_Handler+0x50>
      if (cur->Timestamp > DeltaContext)
 801507e:	681a      	ldr	r2, [r3, #0]
 8015080:	42a2      	cmp	r2, r4
 8015082:	d9f8      	bls.n	8015076 <UTIL_TIMER_IRQ_Handler+0x1e>
        cur->Timestamp -= DeltaContext;
 8015084:	1a31      	subs	r1, r6, r0
 8015086:	440a      	add	r2, r1
 8015088:	601a      	str	r2, [r3, #0]
 801508a:	e7f6      	b.n	801507a <UTIL_TIMER_IRQ_Handler+0x22>
      cur = TimerListHead;
 801508c:	4b14      	ldr	r3, [pc, #80]	; (80150e0 <UTIL_TIMER_IRQ_Handler+0x88>)
 801508e:	681c      	ldr	r4, [r3, #0]
      TimerListHead = TimerListHead->Next;
 8015090:	6962      	ldr	r2, [r4, #20]
 8015092:	601a      	str	r2, [r3, #0]
      cur->IsPending = 0;
 8015094:	2300      	movs	r3, #0
 8015096:	7223      	strb	r3, [r4, #8]
      cur->IsRunning = 0;
 8015098:	7263      	strb	r3, [r4, #9]
      cur->Callback(cur->argument);
 801509a:	68e3      	ldr	r3, [r4, #12]
 801509c:	6920      	ldr	r0, [r4, #16]
 801509e:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 80150a0:	8963      	ldrh	r3, [r4, #10]
 80150a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80150a6:	d012      	beq.n	80150ce <UTIL_TIMER_IRQ_Handler+0x76>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80150a8:	4b0d      	ldr	r3, [pc, #52]	; (80150e0 <UTIL_TIMER_IRQ_Handler+0x88>)
 80150aa:	681b      	ldr	r3, [r3, #0]
 80150ac:	b13b      	cbz	r3, 80150be <UTIL_TIMER_IRQ_Handler+0x66>
 80150ae:	681c      	ldr	r4, [r3, #0]
 80150b0:	2c00      	cmp	r4, #0
 80150b2:	d0eb      	beq.n	801508c <UTIL_TIMER_IRQ_Handler+0x34>
 80150b4:	4b09      	ldr	r3, [pc, #36]	; (80150dc <UTIL_TIMER_IRQ_Handler+0x84>)
 80150b6:	699b      	ldr	r3, [r3, #24]
 80150b8:	4798      	blx	r3
 80150ba:	4284      	cmp	r4, r0
 80150bc:	d3e6      	bcc.n	801508c <UTIL_TIMER_IRQ_Handler+0x34>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 80150be:	4b08      	ldr	r3, [pc, #32]	; (80150e0 <UTIL_TIMER_IRQ_Handler+0x88>)
 80150c0:	6818      	ldr	r0, [r3, #0]
 80150c2:	b108      	cbz	r0, 80150c8 <UTIL_TIMER_IRQ_Handler+0x70>
 80150c4:	7a03      	ldrb	r3, [r0, #8]
 80150c6:	b133      	cbz	r3, 80150d6 <UTIL_TIMER_IRQ_Handler+0x7e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80150c8:	f385 8810 	msr	PRIMASK, r5
}
 80150cc:	bd70      	pop	{r4, r5, r6, pc}
        (void)UTIL_TIMER_Start(cur);
 80150ce:	4620      	mov	r0, r4
 80150d0:	f7ff ff62 	bl	8014f98 <UTIL_TIMER_Start>
 80150d4:	e7e8      	b.n	80150a8 <UTIL_TIMER_IRQ_Handler+0x50>
    TimerSetTimeout( TimerListHead );
 80150d6:	f7ff feed 	bl	8014eb4 <TimerSetTimeout>
 80150da:	e7f5      	b.n	80150c8 <UTIL_TIMER_IRQ_Handler+0x70>
 80150dc:	080156f4 	.word	0x080156f4
 80150e0:	20004518 	.word	0x20004518

080150e4 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 80150e4:	4601      	mov	r1, r0
  int i = 0;
 80150e6:	2000      	movs	r0, #0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 80150e8:	e007      	b.n	80150fa <ee_skip_atoi+0x16>
 80150ea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80150ee:	1c53      	adds	r3, r2, #1
 80150f0:	600b      	str	r3, [r1, #0]
 80150f2:	7813      	ldrb	r3, [r2, #0]
 80150f4:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80150f8:	3830      	subs	r0, #48	; 0x30
 80150fa:	680a      	ldr	r2, [r1, #0]
 80150fc:	7813      	ldrb	r3, [r2, #0]
 80150fe:	3b30      	subs	r3, #48	; 0x30
 8015100:	b2db      	uxtb	r3, r3
 8015102:	2b09      	cmp	r3, #9
 8015104:	d9f1      	bls.n	80150ea <ee_skip_atoi+0x6>
  return i;
}
 8015106:	4770      	bx	lr

08015108 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 8015108:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 801510c:	b093      	sub	sp, #76	; 0x4c
 801510e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8015110:	9e1c      	ldr	r6, [sp, #112]	; 0x70
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8015112:	f016 0f40 	tst.w	r6, #64	; 0x40
 8015116:	d110      	bne.n	801513a <ee_number+0x32>
  char *dig = lower_digits;
 8015118:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 8015214 <ee_number+0x10c>
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801511c:	1e9f      	subs	r7, r3, #2
 801511e:	2f22      	cmp	r7, #34	; 0x22
 8015120:	d875      	bhi.n	801520e <ee_number+0x106>

  c = (type & ZEROPAD) ? '0' : ' ';
 8015122:	f016 0401 	ands.w	r4, r6, #1
 8015126:	d00b      	beq.n	8015140 <ee_number+0x38>
 8015128:	f04f 0e30 	mov.w	lr, #48	; 0x30
  sign = 0;
  if (type & SIGN)
 801512c:	f016 0f02 	tst.w	r6, #2
 8015130:	d00f      	beq.n	8015152 <ee_number+0x4a>
  {
    if (num < 0)
 8015132:	2a00      	cmp	r2, #0
 8015134:	db07      	blt.n	8015146 <ee_number+0x3e>
  sign = 0;
 8015136:	2700      	movs	r7, #0
 8015138:	e00c      	b.n	8015154 <ee_number+0x4c>
  if (type & UPPERCASE)  dig = upper_digits;
 801513a:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8015218 <ee_number+0x110>
 801513e:	e7ed      	b.n	801511c <ee_number+0x14>
  c = (type & ZEROPAD) ? '0' : ' ';
 8015140:	f04f 0e20 	mov.w	lr, #32
 8015144:	e7f2      	b.n	801512c <ee_number+0x24>
    {
      sign = '-';
      num = -num;
 8015146:	4252      	negs	r2, r2
      size--;
 8015148:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801514a:	3e01      	subs	r6, #1
 801514c:	961a      	str	r6, [sp, #104]	; 0x68
      sign = '-';
 801514e:	272d      	movs	r7, #45	; 0x2d
 8015150:	e000      	b.n	8015154 <ee_number+0x4c>
  sign = 0;
 8015152:	2700      	movs	r7, #0
  }
#endif

  i = 0;

  if (num == 0)
 8015154:	bb5a      	cbnz	r2, 80151ae <ee_number+0xa6>
    tmp[i++] = '0';
 8015156:	2330      	movs	r3, #48	; 0x30
 8015158:	f88d 3004 	strb.w	r3, [sp, #4]
 801515c:	f04f 0c01 	mov.w	ip, #1
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
      num = ((unsigned long) num) / (unsigned) base;
    }
  }

  if (i > precision) precision = i;
 8015160:	45ac      	cmp	ip, r5
 8015162:	dd00      	ble.n	8015166 <ee_number+0x5e>
 8015164:	4665      	mov	r5, ip
  size -= precision;
 8015166:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8015168:	1b5b      	subs	r3, r3, r5
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801516a:	b31c      	cbz	r4, 80151b4 <ee_number+0xac>
  if (sign) ASSIGN_STR(sign);
 801516c:	b11f      	cbz	r7, 8015176 <ee_number+0x6e>
 801516e:	f800 7b01 	strb.w	r7, [r0], #1
 8015172:	3901      	subs	r1, #1
 8015174:	d007      	beq.n	8015186 <ee_number+0x7e>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8015176:	2b00      	cmp	r3, #0
 8015178:	f103 33ff 	add.w	r3, r3, #4294967295
 801517c:	dd24      	ble.n	80151c8 <ee_number+0xc0>
 801517e:	f800 eb01 	strb.w	lr, [r0], #1
 8015182:	3901      	subs	r1, #1
 8015184:	d1f7      	bne.n	8015176 <ee_number+0x6e>
  while (i < precision--) ASSIGN_STR('0');
  while (i-- > 0) ASSIGN_STR(tmp[i]);
  while (size-- > 0) ASSIGN_STR(' ');

  return str;
}
 8015186:	b013      	add	sp, #76	; 0x4c
 8015188:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801518c:	fbb2 f6f3 	udiv	r6, r2, r3
 8015190:	fb03 2216 	mls	r2, r3, r6, r2
 8015194:	f81a 8002 	ldrb.w	r8, [sl, r2]
 8015198:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 801519c:	446a      	add	r2, sp
 801519e:	f802 8c44 	strb.w	r8, [r2, #-68]
      num = ((unsigned long) num) / (unsigned) base;
 80151a2:	4632      	mov	r2, r6
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 80151a4:	f10c 0c01 	add.w	ip, ip, #1
    while (num != 0)
 80151a8:	2a00      	cmp	r2, #0
 80151aa:	d1ef      	bne.n	801518c <ee_number+0x84>
 80151ac:	e7d8      	b.n	8015160 <ee_number+0x58>
  i = 0;
 80151ae:	f04f 0c00 	mov.w	ip, #0
 80151b2:	e7f9      	b.n	80151a8 <ee_number+0xa0>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80151ba:	ddd7      	ble.n	801516c <ee_number+0x64>
 80151bc:	2220      	movs	r2, #32
 80151be:	f800 2b01 	strb.w	r2, [r0], #1
 80151c2:	3901      	subs	r1, #1
 80151c4:	d1f6      	bne.n	80151b4 <ee_number+0xac>
 80151c6:	e7de      	b.n	8015186 <ee_number+0x7e>
  while (i < precision--) ASSIGN_STR('0');
 80151c8:	4565      	cmp	r5, ip
 80151ca:	f105 35ff 	add.w	r5, r5, #4294967295
 80151ce:	dd05      	ble.n	80151dc <ee_number+0xd4>
 80151d0:	2230      	movs	r2, #48	; 0x30
 80151d2:	f800 2b01 	strb.w	r2, [r0], #1
 80151d6:	3901      	subs	r1, #1
 80151d8:	d1f6      	bne.n	80151c8 <ee_number+0xc0>
 80151da:	e7d4      	b.n	8015186 <ee_number+0x7e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 80151dc:	4662      	mov	r2, ip
 80151de:	2a00      	cmp	r2, #0
 80151e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80151e4:	dd09      	ble.n	80151fa <ee_number+0xf2>
 80151e6:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 80151ea:	446a      	add	r2, sp
 80151ec:	f812 2c44 	ldrb.w	r2, [r2, #-68]
 80151f0:	f800 2b01 	strb.w	r2, [r0], #1
 80151f4:	3901      	subs	r1, #1
 80151f6:	d1f1      	bne.n	80151dc <ee_number+0xd4>
 80151f8:	e7c5      	b.n	8015186 <ee_number+0x7e>
  while (size-- > 0) ASSIGN_STR(' ');
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	f103 33ff 	add.w	r3, r3, #4294967295
 8015200:	ddc1      	ble.n	8015186 <ee_number+0x7e>
 8015202:	2220      	movs	r2, #32
 8015204:	f800 2b01 	strb.w	r2, [r0], #1
 8015208:	3901      	subs	r1, #1
 801520a:	d1f6      	bne.n	80151fa <ee_number+0xf2>
 801520c:	e7bb      	b.n	8015186 <ee_number+0x7e>
  if (base < 2 || base > 36) return 0;
 801520e:	2000      	movs	r0, #0
 8015210:	e7b9      	b.n	8015186 <ee_number+0x7e>
 8015212:	bf00      	nop
 8015214:	080165e0 	.word	0x080165e0
 8015218:	080165b8 	.word	0x080165b8

0801521c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801521c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015220:	b087      	sub	sp, #28
 8015222:	9205      	str	r2, [sp, #20]
 8015224:	9304      	str	r3, [sp, #16]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8015226:	1e0f      	subs	r7, r1, #0
 8015228:	f340 80b8 	ble.w	801539c <tiny_vsnprintf_like+0x180>
 801522c:	4606      	mov	r6, r0
  {
    return 0;
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801522e:	4604      	mov	r4, r0
 8015230:	e004      	b.n	801523c <tiny_vsnprintf_like+0x20>
  {
    CHECK_STR_SIZE(buf, str, size);

    if (*fmt != '%')
    {
      *str++ = *fmt;
 8015232:	f804 2b01 	strb.w	r2, [r4], #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8015236:	9b05      	ldr	r3, [sp, #20]
 8015238:	3301      	adds	r3, #1
 801523a:	9305      	str	r3, [sp, #20]
 801523c:	9905      	ldr	r1, [sp, #20]
 801523e:	780a      	ldrb	r2, [r1, #0]
 8015240:	b922      	cbnz	r2, 801524c <tiny_vsnprintf_like+0x30>
 8015242:	1ba3      	subs	r3, r4, r6
 8015244:	1e78      	subs	r0, r7, #1
 8015246:	4283      	cmp	r3, r0
 8015248:	f2c0 80a2 	blt.w	8015390 <tiny_vsnprintf_like+0x174>
    CHECK_STR_SIZE(buf, str, size);
 801524c:	1ba3      	subs	r3, r4, r6
 801524e:	f107 38ff 	add.w	r8, r7, #4294967295
 8015252:	4543      	cmp	r3, r8
 8015254:	f280 809c 	bge.w	8015390 <tiny_vsnprintf_like+0x174>
    if (*fmt != '%')
 8015258:	2a25      	cmp	r2, #37	; 0x25
 801525a:	d1ea      	bne.n	8015232 <tiny_vsnprintf_like+0x16>

    // Process flags
    flags = 0;
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801525c:	1c4b      	adds	r3, r1, #1
 801525e:	9305      	str	r3, [sp, #20]
    if (*fmt == '0')
 8015260:	784b      	ldrb	r3, [r1, #1]
 8015262:	2b30      	cmp	r3, #48	; 0x30
 8015264:	d020      	beq.n	80152a8 <tiny_vsnprintf_like+0x8c>
    flags = 0;
 8015266:	f04f 0900 	mov.w	r9, #0
    }
#endif

    // Get field width
    field_width = -1;
    if (is_digit(*fmt))
 801526a:	3b30      	subs	r3, #48	; 0x30
 801526c:	b2db      	uxtb	r3, r3
 801526e:	2b09      	cmp	r3, #9
 8015270:	d91d      	bls.n	80152ae <tiny_vsnprintf_like+0x92>
    field_width = -1;
 8015272:	f04f 35ff 	mov.w	r5, #4294967295
#endif

    // Default base
    base = 10;

    switch (*fmt)
 8015276:	9b05      	ldr	r3, [sp, #20]
 8015278:	781a      	ldrb	r2, [r3, #0]
 801527a:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
 801527e:	2b20      	cmp	r3, #32
 8015280:	d867      	bhi.n	8015352 <tiny_vsnprintf_like+0x136>
 8015282:	e8df f003 	tbb	[pc, r3]
 8015286:	664a      	.short	0x664a
 8015288:	66666666 	.word	0x66666666
 801528c:	66666666 	.word	0x66666666
 8015290:	66621e66 	.word	0x66621e66
 8015294:	62666666 	.word	0x62666666
 8015298:	66666666 	.word	0x66666666
 801529c:	66666666 	.word	0x66666666
 80152a0:	19662866 	.word	0x19662866
 80152a4:	6666      	.short	0x6666
 80152a6:	7c          	.byte	0x7c
 80152a7:	00          	.byte	0x00
      flags |= ZEROPAD;
 80152a8:	f04f 0901 	mov.w	r9, #1
 80152ac:	e7dd      	b.n	801526a <tiny_vsnprintf_like+0x4e>
      field_width = ee_skip_atoi(&fmt);
 80152ae:	a805      	add	r0, sp, #20
 80152b0:	f7ff ff18 	bl	80150e4 <ee_skip_atoi>
 80152b4:	4605      	mov	r5, r0
 80152b6:	e7de      	b.n	8015276 <tiny_vsnprintf_like+0x5a>
    switch (*fmt)
 80152b8:	230a      	movs	r3, #10
 80152ba:	e031      	b.n	8015320 <tiny_vsnprintf_like+0x104>
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 80152bc:	2320      	movs	r3, #32
 80152be:	f804 3b01 	strb.w	r3, [r4], #1
 80152c2:	3d01      	subs	r5, #1
 80152c4:	2d00      	cmp	r5, #0
 80152c6:	dcf9      	bgt.n	80152bc <tiny_vsnprintf_like+0xa0>
        *str++ = (unsigned char) va_arg(args, int);
 80152c8:	9b04      	ldr	r3, [sp, #16]
 80152ca:	1d1a      	adds	r2, r3, #4
 80152cc:	9204      	str	r2, [sp, #16]
 80152ce:	781b      	ldrb	r3, [r3, #0]
 80152d0:	f804 3b01 	strb.w	r3, [r4], #1
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 80152d4:	e7af      	b.n	8015236 <tiny_vsnprintf_like+0x1a>

      case 's':
        s = va_arg(args, char *);
 80152d6:	9b04      	ldr	r3, [sp, #16]
 80152d8:	1d1a      	adds	r2, r3, #4
 80152da:	9204      	str	r2, [sp, #16]
 80152dc:	f8d3 8000 	ldr.w	r8, [r3]
        if (!s) s = "<NULL>";
 80152e0:	f1b8 0f00 	cmp.w	r8, #0
 80152e4:	d003      	beq.n	80152ee <tiny_vsnprintf_like+0xd2>
#ifdef TINY_PRINTF
        len = strlen(s);
 80152e6:	4640      	mov	r0, r8
 80152e8:	f7ea ff4a 	bl	8000180 <strlen>
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 80152ec:	e006      	b.n	80152fc <tiny_vsnprintf_like+0xe0>
        if (!s) s = "<NULL>";
 80152ee:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80153a0 <tiny_vsnprintf_like+0x184>
 80152f2:	e7f8      	b.n	80152e6 <tiny_vsnprintf_like+0xca>
          while (len < field_width--) *str++ = ' ';
 80152f4:	2220      	movs	r2, #32
 80152f6:	f804 2b01 	strb.w	r2, [r4], #1
 80152fa:	461d      	mov	r5, r3
 80152fc:	1e6b      	subs	r3, r5, #1
 80152fe:	4285      	cmp	r5, r0
 8015300:	dcf8      	bgt.n	80152f4 <tiny_vsnprintf_like+0xd8>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8015302:	2200      	movs	r2, #0
 8015304:	e006      	b.n	8015314 <tiny_vsnprintf_like+0xf8>
 8015306:	4643      	mov	r3, r8
 8015308:	f813 1b01 	ldrb.w	r1, [r3], #1
 801530c:	f804 1b01 	strb.w	r1, [r4], #1
 8015310:	3201      	adds	r2, #1
 8015312:	4698      	mov	r8, r3
 8015314:	4282      	cmp	r2, r0
 8015316:	dbf6      	blt.n	8015306 <tiny_vsnprintf_like+0xea>
 8015318:	e78d      	b.n	8015236 <tiny_vsnprintf_like+0x1a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801531a:	f049 0940 	orr.w	r9, r9, #64	; 0x40

      case 'x':
        base = 16;
 801531e:	2310      	movs	r3, #16
        continue;
    }

    if (qualifier == 'l')
      num = va_arg(args, unsigned long);
    else if (flags & SIGN)
 8015320:	f019 0f02 	tst.w	r9, #2
 8015324:	d02f      	beq.n	8015386 <tiny_vsnprintf_like+0x16a>
      num = va_arg(args, int);
 8015326:	9a04      	ldr	r2, [sp, #16]
 8015328:	1d11      	adds	r1, r2, #4
 801532a:	9104      	str	r1, [sp, #16]
 801532c:	6812      	ldr	r2, [r2, #0]
    else
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801532e:	1ba1      	subs	r1, r4, r6
 8015330:	f8cd 9008 	str.w	r9, [sp, #8]
 8015334:	f04f 30ff 	mov.w	r0, #4294967295
 8015338:	9001      	str	r0, [sp, #4]
 801533a:	9500      	str	r5, [sp, #0]
 801533c:	eba8 0101 	sub.w	r1, r8, r1
 8015340:	4620      	mov	r0, r4
 8015342:	f7ff fee1 	bl	8015108 <ee_number>
 8015346:	4604      	mov	r4, r0
 8015348:	e775      	b.n	8015236 <tiny_vsnprintf_like+0x1a>
        flags |= SIGN;
 801534a:	f049 0902 	orr.w	r9, r9, #2
    base = 10;
 801534e:	230a      	movs	r3, #10
 8015350:	e7e6      	b.n	8015320 <tiny_vsnprintf_like+0x104>
        if (*fmt != '%') *str++ = '%';
 8015352:	2a25      	cmp	r2, #37	; 0x25
 8015354:	d002      	beq.n	801535c <tiny_vsnprintf_like+0x140>
 8015356:	2325      	movs	r3, #37	; 0x25
 8015358:	f804 3b01 	strb.w	r3, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 801535c:	1ba3      	subs	r3, r4, r6
 801535e:	4598      	cmp	r8, r3
 8015360:	dd0f      	ble.n	8015382 <tiny_vsnprintf_like+0x166>
        if (*fmt)
 8015362:	9b05      	ldr	r3, [sp, #20]
 8015364:	781a      	ldrb	r2, [r3, #0]
 8015366:	b13a      	cbz	r2, 8015378 <tiny_vsnprintf_like+0x15c>
          *str++ = *fmt;
 8015368:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 801536c:	1ba3      	subs	r3, r4, r6
 801536e:	4598      	cmp	r8, r3
 8015370:	f73f af61 	bgt.w	8015236 <tiny_vsnprintf_like+0x1a>
    base = 10;
 8015374:	230a      	movs	r3, #10
    if (qualifier == 'l')
 8015376:	e7d3      	b.n	8015320 <tiny_vsnprintf_like+0x104>
          --fmt;
 8015378:	3b01      	subs	r3, #1
 801537a:	9305      	str	r3, [sp, #20]
 801537c:	e7f6      	b.n	801536c <tiny_vsnprintf_like+0x150>
        base = 16;
 801537e:	2310      	movs	r3, #16
 8015380:	e7ce      	b.n	8015320 <tiny_vsnprintf_like+0x104>
    base = 10;
 8015382:	230a      	movs	r3, #10
 8015384:	e7cc      	b.n	8015320 <tiny_vsnprintf_like+0x104>
      num = va_arg(args, unsigned int);
 8015386:	9a04      	ldr	r2, [sp, #16]
 8015388:	1d11      	adds	r1, r2, #4
 801538a:	9104      	str	r1, [sp, #16]
 801538c:	6812      	ldr	r2, [r2, #0]
 801538e:	e7ce      	b.n	801532e <tiny_vsnprintf_like+0x112>
  }

  *str = '\0';
 8015390:	2300      	movs	r3, #0
 8015392:	7023      	strb	r3, [r4, #0]
  return str - buf;
 8015394:	1ba0      	subs	r0, r4, r6
}
 8015396:	b007      	add	sp, #28
 8015398:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return 0;
 801539c:	2000      	movs	r0, #0
 801539e:	e7fa      	b.n	8015396 <tiny_vsnprintf_like+0x17a>
 80153a0:	08016608 	.word	0x08016608

080153a4 <__libc_init_array>:
 80153a4:	b570      	push	{r4, r5, r6, lr}
 80153a6:	4d0d      	ldr	r5, [pc, #52]	; (80153dc <__libc_init_array+0x38>)
 80153a8:	4c0d      	ldr	r4, [pc, #52]	; (80153e0 <__libc_init_array+0x3c>)
 80153aa:	1b64      	subs	r4, r4, r5
 80153ac:	10a4      	asrs	r4, r4, #2
 80153ae:	2600      	movs	r6, #0
 80153b0:	42a6      	cmp	r6, r4
 80153b2:	d109      	bne.n	80153c8 <__libc_init_array+0x24>
 80153b4:	4d0b      	ldr	r5, [pc, #44]	; (80153e4 <__libc_init_array+0x40>)
 80153b6:	4c0c      	ldr	r4, [pc, #48]	; (80153e8 <__libc_init_array+0x44>)
 80153b8:	f000 f8ae 	bl	8015518 <_init>
 80153bc:	1b64      	subs	r4, r4, r5
 80153be:	10a4      	asrs	r4, r4, #2
 80153c0:	2600      	movs	r6, #0
 80153c2:	42a6      	cmp	r6, r4
 80153c4:	d105      	bne.n	80153d2 <__libc_init_array+0x2e>
 80153c6:	bd70      	pop	{r4, r5, r6, pc}
 80153c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80153cc:	4798      	blx	r3
 80153ce:	3601      	adds	r6, #1
 80153d0:	e7ee      	b.n	80153b0 <__libc_init_array+0xc>
 80153d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80153d6:	4798      	blx	r3
 80153d8:	3601      	adds	r6, #1
 80153da:	e7f2      	b.n	80153c2 <__libc_init_array+0x1e>
 80153dc:	08016618 	.word	0x08016618
 80153e0:	08016618 	.word	0x08016618
 80153e4:	08016618 	.word	0x08016618
 80153e8:	0801661c 	.word	0x0801661c

080153ec <memcpy>:
 80153ec:	440a      	add	r2, r1
 80153ee:	4291      	cmp	r1, r2
 80153f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80153f4:	d100      	bne.n	80153f8 <memcpy+0xc>
 80153f6:	4770      	bx	lr
 80153f8:	b510      	push	{r4, lr}
 80153fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80153fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015402:	4291      	cmp	r1, r2
 8015404:	d1f9      	bne.n	80153fa <memcpy+0xe>
 8015406:	bd10      	pop	{r4, pc}

08015408 <memset>:
 8015408:	4402      	add	r2, r0
 801540a:	4603      	mov	r3, r0
 801540c:	4293      	cmp	r3, r2
 801540e:	d100      	bne.n	8015412 <memset+0xa>
 8015410:	4770      	bx	lr
 8015412:	f803 1b01 	strb.w	r1, [r3], #1
 8015416:	e7f9      	b.n	801540c <memset+0x4>

08015418 <floor>:
 8015418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801541c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8015420:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8015424:	2e13      	cmp	r6, #19
 8015426:	4602      	mov	r2, r0
 8015428:	460b      	mov	r3, r1
 801542a:	4607      	mov	r7, r0
 801542c:	460c      	mov	r4, r1
 801542e:	4605      	mov	r5, r0
 8015430:	dc33      	bgt.n	801549a <floor+0x82>
 8015432:	2e00      	cmp	r6, #0
 8015434:	da14      	bge.n	8015460 <floor+0x48>
 8015436:	a334      	add	r3, pc, #208	; (adr r3, 8015508 <floor+0xf0>)
 8015438:	e9d3 2300 	ldrd	r2, r3, [r3]
 801543c:	f7eb f88c 	bl	8000558 <__adddf3>
 8015440:	2200      	movs	r2, #0
 8015442:	2300      	movs	r3, #0
 8015444:	f7eb fabc 	bl	80009c0 <__aeabi_dcmpgt>
 8015448:	b138      	cbz	r0, 801545a <floor+0x42>
 801544a:	2c00      	cmp	r4, #0
 801544c:	da58      	bge.n	8015500 <floor+0xe8>
 801544e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8015452:	431d      	orrs	r5, r3
 8015454:	d001      	beq.n	801545a <floor+0x42>
 8015456:	4c2e      	ldr	r4, [pc, #184]	; (8015510 <floor+0xf8>)
 8015458:	2500      	movs	r5, #0
 801545a:	4623      	mov	r3, r4
 801545c:	462f      	mov	r7, r5
 801545e:	e025      	b.n	80154ac <floor+0x94>
 8015460:	4a2c      	ldr	r2, [pc, #176]	; (8015514 <floor+0xfc>)
 8015462:	fa42 f806 	asr.w	r8, r2, r6
 8015466:	ea01 0208 	and.w	r2, r1, r8
 801546a:	4302      	orrs	r2, r0
 801546c:	d01e      	beq.n	80154ac <floor+0x94>
 801546e:	a326      	add	r3, pc, #152	; (adr r3, 8015508 <floor+0xf0>)
 8015470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015474:	f7eb f870 	bl	8000558 <__adddf3>
 8015478:	2200      	movs	r2, #0
 801547a:	2300      	movs	r3, #0
 801547c:	f7eb faa0 	bl	80009c0 <__aeabi_dcmpgt>
 8015480:	2800      	cmp	r0, #0
 8015482:	d0ea      	beq.n	801545a <floor+0x42>
 8015484:	2c00      	cmp	r4, #0
 8015486:	bfbe      	ittt	lt
 8015488:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801548c:	fa43 f606 	asrlt.w	r6, r3, r6
 8015490:	19a4      	addlt	r4, r4, r6
 8015492:	ea24 0408 	bic.w	r4, r4, r8
 8015496:	2500      	movs	r5, #0
 8015498:	e7df      	b.n	801545a <floor+0x42>
 801549a:	2e33      	cmp	r6, #51	; 0x33
 801549c:	dd0a      	ble.n	80154b4 <floor+0x9c>
 801549e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80154a2:	d103      	bne.n	80154ac <floor+0x94>
 80154a4:	f7eb f858 	bl	8000558 <__adddf3>
 80154a8:	4607      	mov	r7, r0
 80154aa:	460b      	mov	r3, r1
 80154ac:	4638      	mov	r0, r7
 80154ae:	4619      	mov	r1, r3
 80154b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80154b4:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80154b8:	f04f 32ff 	mov.w	r2, #4294967295
 80154bc:	fa22 f808 	lsr.w	r8, r2, r8
 80154c0:	ea18 0f00 	tst.w	r8, r0
 80154c4:	d0f2      	beq.n	80154ac <floor+0x94>
 80154c6:	a310      	add	r3, pc, #64	; (adr r3, 8015508 <floor+0xf0>)
 80154c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154cc:	f7eb f844 	bl	8000558 <__adddf3>
 80154d0:	2200      	movs	r2, #0
 80154d2:	2300      	movs	r3, #0
 80154d4:	f7eb fa74 	bl	80009c0 <__aeabi_dcmpgt>
 80154d8:	2800      	cmp	r0, #0
 80154da:	d0be      	beq.n	801545a <floor+0x42>
 80154dc:	2c00      	cmp	r4, #0
 80154de:	da02      	bge.n	80154e6 <floor+0xce>
 80154e0:	2e14      	cmp	r6, #20
 80154e2:	d103      	bne.n	80154ec <floor+0xd4>
 80154e4:	3401      	adds	r4, #1
 80154e6:	ea25 0508 	bic.w	r5, r5, r8
 80154ea:	e7b6      	b.n	801545a <floor+0x42>
 80154ec:	2301      	movs	r3, #1
 80154ee:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80154f2:	fa03 f606 	lsl.w	r6, r3, r6
 80154f6:	4435      	add	r5, r6
 80154f8:	42bd      	cmp	r5, r7
 80154fa:	bf38      	it	cc
 80154fc:	18e4      	addcc	r4, r4, r3
 80154fe:	e7f2      	b.n	80154e6 <floor+0xce>
 8015500:	2500      	movs	r5, #0
 8015502:	462c      	mov	r4, r5
 8015504:	e7a9      	b.n	801545a <floor+0x42>
 8015506:	bf00      	nop
 8015508:	8800759c 	.word	0x8800759c
 801550c:	7e37e43c 	.word	0x7e37e43c
 8015510:	bff00000 	.word	0xbff00000
 8015514:	000fffff 	.word	0x000fffff

08015518 <_init>:
 8015518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801551a:	bf00      	nop
 801551c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801551e:	bc08      	pop	{r3}
 8015520:	469e      	mov	lr, r3
 8015522:	4770      	bx	lr

08015524 <_fini>:
 8015524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015526:	bf00      	nop
 8015528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801552a:	bc08      	pop	{r3}
 801552c:	469e      	mov	lr, r3
 801552e:	4770      	bx	lr
