Simulator report for memory
Mon Oct 24 22:56:38 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ALTSYNCRAM
  6. |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 475 nodes    ;
; Simulation Coverage         ;      49.49 % ;
; Total Number of Transitions ; 8664         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Functional         ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; End time                                                                                   ; 2 us               ;               ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; memory.vwf         ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Waveform comparison begin time performed in simulation                                     ; 0 ns               ;               ;
; Waveform comparison end time performed in simulation                                       ; 1000 ns            ;               ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                 ;               ;
; Waveform Comparison Rule for 0                                                             ; 0,L,DC             ;               ;
; Waveform Comparison Rule for 1                                                             ; 1,H,DC             ;               ;
; Waveform Comparison Rule for X                                                             ; X,W,Z,U,DC         ;               ;
; Waveform Comparison Rule for L                                                             ; 0,L,DC             ;               ;
; Waveform Comparison Rule for H                                                             ; 1,H,DC             ;               ;
; Waveform Comparison Rule for W                                                             ; X,W,Z,U,DC         ;               ;
; Waveform Comparison Rule for Z                                                             ; Z,U,DC             ;               ;
; Waveform Comparison Rule for U                                                             ; X,W,Z,U,DC         ;               ;
; Waveform Comparison Rule for DC                                                            ; 0,1,X,L,H,W,Z,U,DC ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------+
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+----------------------------------------------------------------------------------------------------------------+
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      49.49 % ;
; Total nodes checked                                 ; 475          ;
; Total output ports checked                          ; 493          ;
; Total output ports with complete 1/0-value coverage ; 244          ;
; Total output ports with no 1/0-value coverage       ; 175          ;
; Total output ports with no 1-value coverage         ; 232          ;
; Total output ports with no 0-value coverage         ; 192          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                         ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|reg_wr                                                                                                          ; |main|reg_wr                                                                                                             ; pin_out          ;
; |main|main_clock                                                                                                      ; |main|main_clock                                                                                                         ; out              ;
; |main|gdfx_temp0[3]                                                                                                   ; |main|gdfx_temp0[3]                                                                                                      ; out0             ;
; |main|gdfx_temp0[2]                                                                                                   ; |main|gdfx_temp0[2]                                                                                                      ; out0             ;
; |main|gdfx_temp0[1]                                                                                                   ; |main|gdfx_temp0[1]                                                                                                      ; out0             ;
; |main|gdfx_temp0[0]                                                                                                   ; |main|gdfx_temp0[0]                                                                                                      ; out0             ;
; |main|eq4                                                                                                             ; |main|eq4                                                                                                                ; pin_out          ;
; |main|eq5                                                                                                             ; |main|eq5                                                                                                                ; pin_out          ;
; |main|eq6                                                                                                             ; |main|eq6                                                                                                                ; pin_out          ;
; |main|adress_bus[3]                                                                                                   ; |main|adress_bus[3]                                                                                                      ; pin_out          ;
; |main|adress_bus[1]                                                                                                   ; |main|adress_bus[1]                                                                                                      ; pin_out          ;
; |main|adress_bus[0]                                                                                                   ; |main|adress_bus[0]                                                                                                      ; pin_out          ;
; |main|adress_selector[1]                                                                                              ; |main|adress_selector[1]                                                                                                 ; pin_out          ;
; |main|adress_selector[0]                                                                                              ; |main|adress_selector[0]                                                                                                 ; pin_out          ;
; |main|command_register[3]                                                                                             ; |main|command_register[3]                                                                                                ; pin_out          ;
; |main|command_register[1]                                                                                             ; |main|command_register[1]                                                                                                ; pin_out          ;
; |main|command_register[0]                                                                                             ; |main|command_register[0]                                                                                                ; pin_out          ;
; |main|data_bus[3]                                                                                                     ; |main|data_bus[3]                                                                                                        ; pin_out          ;
; |main|data_bus[2]                                                                                                     ; |main|data_bus[2]                                                                                                        ; pin_out          ;
; |main|data_bus[1]                                                                                                     ; |main|data_bus[1]                                                                                                        ; pin_out          ;
; |main|data_bus[0]                                                                                                     ; |main|data_bus[0]                                                                                                        ; pin_out          ;
; |main|dca_out[15]                                                                                                     ; |main|dca_out[15]                                                                                                        ; pin_out          ;
; |main|dca_out[14]                                                                                                     ; |main|dca_out[14]                                                                                                        ; pin_out          ;
; |main|dca_out[13]                                                                                                     ; |main|dca_out[13]                                                                                                        ; pin_out          ;
; |main|dca_out[12]                                                                                                     ; |main|dca_out[12]                                                                                                        ; pin_out          ;
; |main|dca_out[11]                                                                                                     ; |main|dca_out[11]                                                                                                        ; pin_out          ;
; |main|dca_out[10]                                                                                                     ; |main|dca_out[10]                                                                                                        ; pin_out          ;
; |main|dca_out[9]                                                                                                      ; |main|dca_out[9]                                                                                                         ; pin_out          ;
; |main|dca_out[8]                                                                                                      ; |main|dca_out[8]                                                                                                         ; pin_out          ;
; |main|dca_out[7]                                                                                                      ; |main|dca_out[7]                                                                                                         ; pin_out          ;
; |main|dca_out[6]                                                                                                      ; |main|dca_out[6]                                                                                                         ; pin_out          ;
; |main|dca_out[5]                                                                                                      ; |main|dca_out[5]                                                                                                         ; pin_out          ;
; |main|dca_out[4]                                                                                                      ; |main|dca_out[4]                                                                                                         ; pin_out          ;
; |main|dca_out[3]                                                                                                      ; |main|dca_out[3]                                                                                                         ; pin_out          ;
; |main|dca_out[2]                                                                                                      ; |main|dca_out[2]                                                                                                         ; pin_out          ;
; |main|dca_out[1]                                                                                                      ; |main|dca_out[1]                                                                                                         ; pin_out          ;
; |main|dca_out[0]                                                                                                      ; |main|dca_out[0]                                                                                                         ; pin_out          ;
; |main|instruction_pointer[3]                                                                                          ; |main|instruction_pointer[3]                                                                                             ; pin_out          ;
; |main|instruction_pointer[1]                                                                                          ; |main|instruction_pointer[1]                                                                                             ; pin_out          ;
; |main|instruction_pointer[0]                                                                                          ; |main|instruction_pointer[0]                                                                                             ; pin_out          ;
; |main|low_high_cr_adress[5]                                                                                           ; |main|low_high_cr_adress[5]                                                                                              ; pin_out          ;
; |main|low_high_cr_adress[4]                                                                                           ; |main|low_high_cr_adress[4]                                                                                              ; pin_out          ;
; |main|low_high_cr_adress[3]                                                                                           ; |main|low_high_cr_adress[3]                                                                                              ; pin_out          ;
; |main|low_high_cr_adress[1]                                                                                           ; |main|low_high_cr_adress[1]                                                                                              ; pin_out          ;
; |main|low_high_cr_adress[0]                                                                                           ; |main|low_high_cr_adress[0]                                                                                              ; pin_out          ;
; |main|memory:inst1|gdfx_temp1[3]                                                                                      ; |main|memory:inst1|gdfx_temp1[3]                                                                                         ; out0             ;
; |main|memory:inst1|gdfx_temp1[2]                                                                                      ; |main|memory:inst1|gdfx_temp1[2]                                                                                         ; out0             ;
; |main|memory:inst1|gdfx_temp1[1]                                                                                      ; |main|memory:inst1|gdfx_temp1[1]                                                                                         ; out0             ;
; |main|memory:inst1|gdfx_temp1[0]                                                                                      ; |main|memory:inst1|gdfx_temp1[0]                                                                                         ; out0             ;
; |main|memory:inst1|inst8                                                                                              ; |main|memory:inst1|inst8                                                                                                 ; out0             ;
; |main|memory:inst1|inst21                                                                                             ; |main|memory:inst1|inst21                                                                                                ; out0             ;
; |main|memory:inst1|inst14                                                                                             ; |main|memory:inst1|inst14                                                                                                ; out0             ;
; |main|memory:inst1|inst15                                                                                             ; |main|memory:inst1|inst15                                                                                                ; out0             ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[0]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a1        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a3        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[3]                 ; portadataout0    ;
; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |main|memory:inst1|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]  ; |main|memory:inst1|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]     ; out0             ;
; |main|memory:inst1|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]         ; |main|memory:inst1|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]            ; out0             ;
; |main|memory:inst1|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]         ; |main|memory:inst1|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]            ; out0             ;
; |main|memory:inst1|lpm_compare9:inst9|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]   ; |main|memory:inst1|lpm_compare9:inst9|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |main|memory:inst1|lpm_compare9:inst9|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]          ; |main|memory:inst1|lpm_compare9:inst9|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]             ; out0             ;
; |main|memory:inst1|lpm_compare9:inst9|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]          ; |main|memory:inst1|lpm_compare9:inst9|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]             ; out0             ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita0   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita0   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita1   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita1   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[3] ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]               ; regout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[2] ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]               ; regout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[1] ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]               ; regout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[0] ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]               ; regout           ;
; |main|memory:inst1|lpm_compare1:inst18|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]  ; |main|memory:inst1|lpm_compare1:inst18|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]     ; out0             ;
; |main|memory:inst1|lpm_compare1:inst18|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]         ; |main|memory:inst1|lpm_compare1:inst18|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]            ; out0             ;
; |main|memory:inst1|lpm_compare1:inst18|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]         ; |main|memory:inst1|lpm_compare1:inst18|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]            ; out0             ;
; |main|memory:inst1|lpm_compare8:inst7|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]   ; |main|memory:inst1|lpm_compare8:inst7|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |main|memory:inst1|lpm_compare8:inst7|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]          ; |main|memory:inst1|lpm_compare8:inst7|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]             ; out0             ;
; |main|memory:inst1|lpm_compare8:inst7|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]          ; |main|memory:inst1|lpm_compare8:inst7|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]             ; out0             ;
; |main|memory:inst1|lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]  ; |main|memory:inst1|lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]     ; out0             ;
; |main|memory:inst1|lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]         ; |main|memory:inst1|lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]            ; out0             ;
; |main|memory:inst1|lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]         ; |main|memory:inst1|lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]            ; out0             ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1] ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]               ; regout           ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0] ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]               ; regout           ;
; |main|memory:inst1|lpm_compare2:inst19|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]  ; |main|memory:inst1|lpm_compare2:inst19|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]     ; out0             ;
; |main|memory:inst1|lpm_compare2:inst19|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]         ; |main|memory:inst1|lpm_compare2:inst19|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]            ; out0             ;
; |main|memory:inst1|lpm_compare2:inst19|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]         ; |main|memory:inst1|lpm_compare2:inst19|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]            ; out0             ;
; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|datatri[3]                                                                        ; |main|memory:inst1|lpm_ram_io:inst2|datatri[3]                                                                           ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|datatri[2]                                                                        ; |main|memory:inst1|lpm_ram_io:inst2|datatri[2]                                                                           ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|datatri[1]                                                                        ; |main|memory:inst1|lpm_ram_io:inst2|datatri[1]                                                                           ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|datatri[0]                                                                        ; |main|memory:inst1|lpm_ram_io:inst2|datatri[0]                                                                           ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[0]               ; portadataout0    ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a1      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[1]               ; portadataout0    ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a2      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[2]               ; portadataout0    ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a3      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[3]               ; portadataout0    ;
; |main|reg_array:inst2|gdfx_temp0[1]                                                                                   ; |main|reg_array:inst2|gdfx_temp0[1]                                                                                      ; out0             ;
; |main|reg_array:inst2|gdfx_temp0[0]                                                                                   ; |main|reg_array:inst2|gdfx_temp0[0]                                                                                      ; out0             ;
; |main|reg_array:inst2|inst28                                                                                          ; |main|reg_array:inst2|inst28                                                                                             ; out0             ;
; |main|reg_array:inst2|inst26                                                                                          ; |main|reg_array:inst2|inst26                                                                                             ; out0             ;
; |main|reg_array:inst2|lpm_latch4:inst30|lpm_latch:lpm_latch_component|latches[1]                                      ; |main|reg_array:inst2|lpm_latch4:inst30|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |main|reg_array:inst2|16dmux:inst17|30                                                                                ; |main|reg_array:inst2|16dmux:inst17|30                                                                                   ; out0             ;
; |main|reg_array:inst2|16dmux:inst17|32                                                                                ; |main|reg_array:inst2|16dmux:inst17|32                                                                                   ; out0             ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[3]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[2]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[1]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[0]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[0]                                          ; out              ;
; |main|control:inst|inst74                                                                                             ; |main|control:inst|inst74                                                                                                ; out0             ;
; |main|control:inst|inst38                                                                                             ; |main|control:inst|inst38                                                                                                ; out0             ;
; |main|control:inst|inst31                                                                                             ; |main|control:inst|inst31                                                                                                ; out0             ;
; |main|control:inst|inst63                                                                                             ; |main|control:inst|inst63                                                                                                ; out0             ;
; |main|control:inst|inst64~0                                                                                           ; |main|control:inst|inst64~0                                                                                              ; out0             ;
; |main|control:inst|inst67                                                                                             ; |main|control:inst|inst67                                                                                                ; out0             ;
; |main|control:inst|inst62                                                                                             ; |main|control:inst|inst62                                                                                                ; out0             ;
; |main|control:inst|inst76                                                                                             ; |main|control:inst|inst76                                                                                                ; out0             ;
; |main|control:inst|inst79                                                                                             ; |main|control:inst|inst79                                                                                                ; out0             ;
; |main|control:inst|inst40                                                                                             ; |main|control:inst|inst40                                                                                                ; out0             ;
; |main|control:inst|inst8                                                                                              ; |main|control:inst|inst8                                                                                                 ; out0             ;
; |main|control:inst|inst78                                                                                             ; |main|control:inst|inst78                                                                                                ; out0             ;
; |main|control:inst|inst27                                                                                             ; |main|control:inst|inst27                                                                                                ; out0             ;
; |main|control:inst|inst30                                                                                             ; |main|control:inst|inst30                                                                                                ; out0             ;
; |main|control:inst|inst77                                                                                             ; |main|control:inst|inst77                                                                                                ; out0             ;
; |main|control:inst|inst60                                                                                             ; |main|control:inst|inst60                                                                                                ; out0             ;
; |main|control:inst|inst54                                                                                             ; |main|control:inst|inst54                                                                                                ; out0             ;
; |main|control:inst|inst32                                                                                             ; |main|control:inst|inst32                                                                                                ; out0             ;
; |main|control:inst|74148:inst71|80                                                                                    ; |main|control:inst|74148:inst71|80                                                                                       ; out0             ;
; |main|control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                          ; |main|control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                          ; |main|control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                                          ; |main|control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                                          ; |main|control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                                          ; |main|control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                                             ; out              ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[3]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[3]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[1]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[1]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[0]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[0]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data1_wire[1]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data1_wire[1]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data1_wire[0]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data1_wire[0]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[3]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[3]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[1]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[1]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[0]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[0]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|_~4                                ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|_~4                                   ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|_~5                                ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|_~5                                   ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2                   ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2                      ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4                   ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4                      ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[0]~5                   ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[0]~5                      ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]                     ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]                        ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]                     ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]                        ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[0]                     ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[0]                        ; out0             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita0     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita0        ; sumout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita0     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita1     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita1        ; sumout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita1     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2        ; sumout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3        ; sumout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[3]   ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                 ; regout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[1]   ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                 ; regout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[0]   ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                 ; regout           ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1] ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]               ; regout           ;
; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0] ; |main|control:inst|lpm_counter2:inst36|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]               ; regout           ;
; |main|control:inst|rs_trigger:inst59|inst                                                                             ; |main|control:inst|rs_trigger:inst59|inst                                                                                ; out0             ;
; |main|control:inst|rs_trigger:inst59|inst1                                                                            ; |main|control:inst|rs_trigger:inst59|inst1                                                                               ; out0             ;
; |main|control:inst|lpm_decode0:inst37|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]          ; |main|control:inst|lpm_decode0:inst37|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]             ; out0             ;
; |main|control:inst|lpm_decode0:inst37|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]         ; |main|control:inst|lpm_decode0:inst37|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]            ; out0             ;
; |main|control:inst|lpm_decode0:inst37|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]         ; |main|control:inst|lpm_decode0:inst37|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]            ; out0             ;
; |main|control:inst|lpm_decode0:inst37|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]         ; |main|control:inst|lpm_decode0:inst37|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]            ; out0             ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1] ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]               ; regout           ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0] ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]               ; regout           ;
; |main|control:inst|DCaGen:inst19|inst                                                                                 ; |main|control:inst|DCaGen:inst19|inst                                                                                    ; out0             ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                           ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                              ; regout           ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|131                                                           ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|131                                                              ; out0             ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|117                                                           ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|117                                                              ; out0             ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                           ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                              ; regout           ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|120                                                           ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|120                                                              ; out0             ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|106                                                           ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|106                                                              ; out0             ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                           ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                              ; regout           ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|109                                                           ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|109                                                              ; out0             ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|74                                                            ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|74                                                               ; out0             ;
; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                            ; |main|control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                               ; regout           ;
; |main|control:inst|DCaGen:inst19|74154:inst6|32                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|32                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|31                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|31                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|30                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|30                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|29                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|29                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|28                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|28                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|27                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|27                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|26                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|26                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|25                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|25                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|24                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|24                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|23                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|23                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|22                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|22                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|21                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|21                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|20                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|20                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|19                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|19                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|18                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|18                                                                          ; out0             ;
; |main|control:inst|DCaGen:inst19|74154:inst6|17                                                                       ; |main|control:inst|DCaGen:inst19|74154:inst6|17                                                                          ; out0             ;
; |main|control:inst|rs_trigger:inst57|inst                                                                             ; |main|control:inst|rs_trigger:inst57|inst                                                                                ; out0             ;
; |main|control:inst|rs_trigger:inst57|inst1                                                                            ; |main|control:inst|rs_trigger:inst57|inst1                                                                               ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]          ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]             ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]         ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]            ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]         ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]            ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]         ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]            ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]         ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]            ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]         ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]            ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]         ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]            ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]         ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]            ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[2]         ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[2]            ; out0             ;
; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[1]         ; |main|control:inst|lpm_decode0:inst23|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[1]            ; out0             ;
; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                          ; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                          ; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                          ; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                             ; out              ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                         ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|gdfx_temp0[7]                                                                                                   ; |main|gdfx_temp0[7]                                                                                                      ; out0             ;
; |main|gdfx_temp0[6]                                                                                                   ; |main|gdfx_temp0[6]                                                                                                      ; out0             ;
; |main|gdfx_temp0[5]                                                                                                   ; |main|gdfx_temp0[5]                                                                                                      ; out0             ;
; |main|gdfx_temp0[4]                                                                                                   ; |main|gdfx_temp0[4]                                                                                                      ; out0             ;
; |main|adress_bus[5]                                                                                                   ; |main|adress_bus[5]                                                                                                      ; pin_out          ;
; |main|adress_bus[4]                                                                                                   ; |main|adress_bus[4]                                                                                                      ; pin_out          ;
; |main|adress_bus[2]                                                                                                   ; |main|adress_bus[2]                                                                                                      ; pin_out          ;
; |main|command_register[7]                                                                                             ; |main|command_register[7]                                                                                                ; pin_out          ;
; |main|command_register[6]                                                                                             ; |main|command_register[6]                                                                                                ; pin_out          ;
; |main|command_register[5]                                                                                             ; |main|command_register[5]                                                                                                ; pin_out          ;
; |main|command_register[4]                                                                                             ; |main|command_register[4]                                                                                                ; pin_out          ;
; |main|command_register[2]                                                                                             ; |main|command_register[2]                                                                                                ; pin_out          ;
; |main|data_bus[7]                                                                                                     ; |main|data_bus[7]                                                                                                        ; pin_out          ;
; |main|data_bus[6]                                                                                                     ; |main|data_bus[6]                                                                                                        ; pin_out          ;
; |main|data_bus[5]                                                                                                     ; |main|data_bus[5]                                                                                                        ; pin_out          ;
; |main|data_bus[4]                                                                                                     ; |main|data_bus[4]                                                                                                        ; pin_out          ;
; |main|instruction_pointer[5]                                                                                          ; |main|instruction_pointer[5]                                                                                             ; pin_out          ;
; |main|instruction_pointer[4]                                                                                          ; |main|instruction_pointer[4]                                                                                             ; pin_out          ;
; |main|instruction_pointer[2]                                                                                          ; |main|instruction_pointer[2]                                                                                             ; pin_out          ;
; |main|low_high_cr_adress[2]                                                                                           ; |main|low_high_cr_adress[2]                                                                                              ; pin_out          ;
; |main|memory:inst1|gdfx_temp1[5]                                                                                      ; |main|memory:inst1|gdfx_temp1[5]                                                                                         ; out0             ;
; |main|memory:inst1|gdfx_temp1[4]                                                                                      ; |main|memory:inst1|gdfx_temp1[4]                                                                                         ; out0             ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a2        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a4        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[4]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a5        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[5]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a6        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[6]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a7        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[7]                 ; portadataout0    ;
; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                         ; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                            ; out              ;
; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                            ; out              ;
; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |main|memory:inst1|lpm_bustri2:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |main|memory:inst1|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita5   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[5] ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]               ; regout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[4] ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]               ; regout           ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |main|memory:inst1|lpm_bustri3:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|datatri[7]                                                                        ; |main|memory:inst1|lpm_ram_io:inst2|datatri[7]                                                                           ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|datatri[6]                                                                        ; |main|memory:inst1|lpm_ram_io:inst2|datatri[6]                                                                           ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|datatri[5]                                                                        ; |main|memory:inst1|lpm_ram_io:inst2|datatri[5]                                                                           ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|datatri[4]                                                                        ; |main|memory:inst1|lpm_ram_io:inst2|datatri[4]                                                                           ; out              ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a4      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[4]               ; portadataout0    ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a5      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[5]               ; portadataout0    ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a6      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[6]               ; portadataout0    ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a7      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[7]               ; portadataout0    ;
; |main|reg_array:inst2|gdfx_temp0[7]                                                                                   ; |main|reg_array:inst2|gdfx_temp0[7]                                                                                      ; out0             ;
; |main|reg_array:inst2|gdfx_temp0[6]                                                                                   ; |main|reg_array:inst2|gdfx_temp0[6]                                                                                      ; out0             ;
; |main|reg_array:inst2|gdfx_temp0[5]                                                                                   ; |main|reg_array:inst2|gdfx_temp0[5]                                                                                      ; out0             ;
; |main|reg_array:inst2|gdfx_temp0[4]                                                                                   ; |main|reg_array:inst2|gdfx_temp0[4]                                                                                      ; out0             ;
; |main|reg_array:inst2|inst29                                                                                          ; |main|reg_array:inst2|inst29                                                                                             ; out0             ;
; |main|reg_array:inst2|inst27                                                                                          ; |main|reg_array:inst2|inst27                                                                                             ; out0             ;
; |main|reg_array:inst2|inst25                                                                                          ; |main|reg_array:inst2|inst25                                                                                             ; out0             ;
; |main|reg_array:inst2|inst24                                                                                          ; |main|reg_array:inst2|inst24                                                                                             ; out0             ;
; |main|reg_array:inst2|inst23                                                                                          ; |main|reg_array:inst2|inst23                                                                                             ; out0             ;
; |main|reg_array:inst2|inst22                                                                                          ; |main|reg_array:inst2|inst22                                                                                             ; out0             ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[7]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[6]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[5]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[4]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[3]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[2]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[1]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[0]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[7]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[6]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[5]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[4]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[3]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[2]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[1]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[0]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[7]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[6]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[5]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[4]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[3]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[2]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[1]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[0]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[7]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[6]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[5]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[4]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[3]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[2]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[1]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[0]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[7]                                       ; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[6]                                       ; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[5]                                       ; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[4]                                       ; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[0]                                       ; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[7]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[6]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[5]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[4]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[3]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[2]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[1]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[0]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[7]                                       ; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[6]                                       ; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[5]                                       ; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[4]                                       ; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[1]                                       ; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[7]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[6]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[5]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[4]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[3]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[2]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[2]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[1]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[1]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[0]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[0]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch4:inst30|lpm_latch:lpm_latch_component|latches[2]                                      ; |main|reg_array:inst2|lpm_latch4:inst30|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |main|reg_array:inst2|16dmux:inst17|26                                                                                ; |main|reg_array:inst2|16dmux:inst17|26                                                                                   ; out0             ;
; |main|reg_array:inst2|16dmux:inst17|27                                                                                ; |main|reg_array:inst2|16dmux:inst17|27                                                                                   ; out0             ;
; |main|reg_array:inst2|16dmux:inst17|28                                                                                ; |main|reg_array:inst2|16dmux:inst17|28                                                                                   ; out0             ;
; |main|reg_array:inst2|16dmux:inst17|29                                                                                ; |main|reg_array:inst2|16dmux:inst17|29                                                                                   ; out0             ;
; |main|reg_array:inst2|16dmux:inst17|31                                                                                ; |main|reg_array:inst2|16dmux:inst17|31                                                                                   ; out0             ;
; |main|reg_array:inst2|16dmux:inst17|33                                                                                ; |main|reg_array:inst2|16dmux:inst17|33                                                                                   ; out0             ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[7]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[6]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[5]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[4]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                          ; |main|control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                             ; out              ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[5]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[5]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[4]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[4]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[2]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[2]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data1_wire[2]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data1_wire[2]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[5]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[5]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[4]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[4]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[2]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[2]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|_~3                                ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|_~3                                   ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0                   ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0                      ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1                   ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1                      ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[2]~3                   ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[2]~3                      ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]                     ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]                        ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]                     ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]                        ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[2]                     ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[2]                        ; out0             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4        ; sumout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4~COUT   ; cout             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita5     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita5        ; sumout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[5]   ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                 ; regout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[4]   ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                 ; regout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[2]   ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                 ; regout           ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                          ; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                          ; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                          ; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                          ; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                             ; out              ;
; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                          ; |main|control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                             ; out              ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                         ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|gdfx_temp0[7]                                                                                                   ; |main|gdfx_temp0[7]                                                                                                      ; out0             ;
; |main|gdfx_temp0[6]                                                                                                   ; |main|gdfx_temp0[6]                                                                                                      ; out0             ;
; |main|gdfx_temp0[5]                                                                                                   ; |main|gdfx_temp0[5]                                                                                                      ; out0             ;
; |main|gdfx_temp0[4]                                                                                                   ; |main|gdfx_temp0[4]                                                                                                      ; out0             ;
; |main|adress_bus[5]                                                                                                   ; |main|adress_bus[5]                                                                                                      ; pin_out          ;
; |main|adress_bus[4]                                                                                                   ; |main|adress_bus[4]                                                                                                      ; pin_out          ;
; |main|adress_bus[2]                                                                                                   ; |main|adress_bus[2]                                                                                                      ; pin_out          ;
; |main|data_bus[7]                                                                                                     ; |main|data_bus[7]                                                                                                        ; pin_out          ;
; |main|data_bus[6]                                                                                                     ; |main|data_bus[6]                                                                                                        ; pin_out          ;
; |main|data_bus[5]                                                                                                     ; |main|data_bus[5]                                                                                                        ; pin_out          ;
; |main|data_bus[4]                                                                                                     ; |main|data_bus[4]                                                                                                        ; pin_out          ;
; |main|instruction_pointer[5]                                                                                          ; |main|instruction_pointer[5]                                                                                             ; pin_out          ;
; |main|instruction_pointer[4]                                                                                          ; |main|instruction_pointer[4]                                                                                             ; pin_out          ;
; |main|instruction_pointer[2]                                                                                          ; |main|instruction_pointer[2]                                                                                             ; pin_out          ;
; |main|memory:inst1|gdfx_temp1[5]                                                                                      ; |main|memory:inst1|gdfx_temp1[5]                                                                                         ; out0             ;
; |main|memory:inst1|gdfx_temp1[4]                                                                                      ; |main|memory:inst1|gdfx_temp1[4]                                                                                         ; out0             ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a2        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a4        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[4]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a5        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[5]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a6        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[6]                 ; portadataout0    ;
; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a7        ; |main|memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[7]                 ; portadataout0    ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita5   ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[5] ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]               ; regout           ;
; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[4] ; |main|memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]               ; regout           ;
; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |main|memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a4      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[4]               ; portadataout0    ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a5      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[5]               ; portadataout0    ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a6      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[6]               ; portadataout0    ;
; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a7      ; |main|memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|q_a[7]               ; portadataout0    ;
; |main|reg_array:inst2|gdfx_temp0[3]                                                                                   ; |main|reg_array:inst2|gdfx_temp0[3]                                                                                      ; out0             ;
; |main|reg_array:inst2|gdfx_temp0[2]                                                                                   ; |main|reg_array:inst2|gdfx_temp0[2]                                                                                      ; out0             ;
; |main|reg_array:inst2|inst29                                                                                          ; |main|reg_array:inst2|inst29                                                                                             ; out0             ;
; |main|reg_array:inst2|inst27                                                                                          ; |main|reg_array:inst2|inst27                                                                                             ; out0             ;
; |main|reg_array:inst2|inst25                                                                                          ; |main|reg_array:inst2|inst25                                                                                             ; out0             ;
; |main|reg_array:inst2|inst24                                                                                          ; |main|reg_array:inst2|inst24                                                                                             ; out0             ;
; |main|reg_array:inst2|inst23                                                                                          ; |main|reg_array:inst2|inst23                                                                                             ; out0             ;
; |main|reg_array:inst2|inst22                                                                                          ; |main|reg_array:inst2|inst22                                                                                             ; out0             ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[7]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[6]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[5]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[4]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[3]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[2]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[1]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[0]                                      ; |main|reg_array:inst2|lpm_latch3:inst14|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri8:inst15|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[7]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[6]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[5]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[4]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[3]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[2]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[1]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[0]                                      ; |main|reg_array:inst2|lpm_latch3:inst12|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri8:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[7]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[6]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[5]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[4]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[3]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[2]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[1]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[0]                                      ; |main|reg_array:inst2|lpm_latch3:inst10|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri8:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[7]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[6]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[5]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[4]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[3]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[2]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[1]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[0]                                       ; |main|reg_array:inst2|lpm_latch3:inst9|lpm_latch:lpm_latch_component|latches[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|reg_array:inst2|lpm_bustri8:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[3]                                       ; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[2]                                       ; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[1]                                       ; |main|reg_array:inst2|lpm_latch3:inst6|lpm_latch:lpm_latch_component|latches[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|reg_array:inst2|lpm_bustri8:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[7]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[6]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[5]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[4]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[3]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[2]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[1]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[0]                                       ; |main|reg_array:inst2|lpm_latch3:inst4|lpm_latch:lpm_latch_component|latches[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|reg_array:inst2|lpm_bustri8:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[3]                                       ; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[2]                                       ; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[0]                                       ; |main|reg_array:inst2|lpm_latch3:inst2|lpm_latch:lpm_latch_component|latches[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|reg_array:inst2|lpm_bustri8:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[7]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[6]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[5]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[4]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[3]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[2]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[2]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[1]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[1]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[0]                                        ; |main|reg_array:inst2|lpm_latch3:inst|lpm_latch:lpm_latch_component|latches[0]                                           ; out              ;
; |main|reg_array:inst2|lpm_latch4:inst30|lpm_latch:lpm_latch_component|latches[0]                                      ; |main|reg_array:inst2|lpm_latch4:inst30|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|reg_array:inst2|lpm_bustri8:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[7]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[7]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[6]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[6]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[5]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[5]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[4]                                       ; |main|reg_array:inst2|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|din[4]                                          ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                         ; out              ;
; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|reg_array:inst2|lpm_bustri7:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                         ; out              ;
; |main|control:inst|inst64                                                                                             ; |main|control:inst|inst64                                                                                                ; regout           ;
; |main|control:inst|inst64~2                                                                                           ; |main|control:inst|inst64~2                                                                                              ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[5]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[5]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[4]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[4]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[2]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data0_wire[2]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data1_wire[2]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data1_wire[2]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[5]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[5]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[4]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[4]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[2]                      ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|data2_wire[2]                         ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|_~3                                ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|_~3                                   ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0                   ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0                      ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1                   ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1                      ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[2]~3                   ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[2]~3                      ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]                     ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]                        ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]                     ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]                        ; out0             ;
; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[2]                     ; |main|control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[2]                        ; out0             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita3~COUT   ; cout             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4        ; sumout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita4~COUT   ; cout             ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita5     ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_comb_bita5        ; sumout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[5]   ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                 ; regout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[4]   ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                 ; regout           ;
; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|counter_reg_bit1a[2]   ; |main|control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                 ; regout           ;
; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |main|control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Oct 24 22:56:36 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off memory -c memory
Warning: Tcl Script File ../../../Users/admin/Documents/lpm_latch0.qip not found
    Info: set_global_assignment -name QIP_FILE ../../../Users/admin/Documents/lpm_latch0.qip
Info: Using vector source file "C:/Users/Aleksey/Downloads/memory/memory/memory.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of memory.vwf called memory.sim_ori.vwf has been created in the db folder
Warning: Signal DCa does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[10] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[11] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[12] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[13] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[14] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[15] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[3] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[4] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[5] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[6] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[7] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[8] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal DCa[9] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal clk does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal divider 1099 does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal divider 1405 does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal divider 2068 does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_data does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_data[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_data[0]~result does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_data[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_data[1]~result does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_data[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_data[2]~result does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_data[3] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_data[3]~result does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_dataresult does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_read does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_select does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_select[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_select[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_select[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_select_latch does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reg_write does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal regn does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal regnn does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal reset does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_in does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_in[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_in[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_in[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_in[3] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out[3] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out_test does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out_test[0] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out_test[1] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out_test[2] does not exist in waveform. Ignore comparison settings on this signal.
Warning: Signal rg_out_test[3] does not exist in waveform. Ignore comparison settings on this signal.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 5.0 ns on register "|main|control:inst|inst64"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      49.49 %
Info: Number of transitions in simulation is 8664
Info: Vector file memory.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 137 megabytes
    Info: Processing ended: Mon Oct 24 22:56:38 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


