// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2024 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6899-clk.h>
#include <dt-bindings/power/mt6899-power.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/gce/mt6899-gce.h>
#include <dt-bindings/mml/mml-mt6899.h>
#include <dt-bindings/clock/mmdvfs-clk.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/memory/mt6899-larb-port.h>
#include <dt-bindings/memory/mtk-smi-user.h>
#include <dt-bindings/pinctrl/mt6899-pinfunc.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_auxadc.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_adc.h>
#include <dt-bindings/mfd/mt6375.h>
#include <dt-bindings/power/mt6375-gauge.h>
#include <dt-bindings/power/mtk-charger.h>
#include <dt-bindings/interconnect/mtk,emi.h>


/ {
	model = "MT6899";
	compatible = "mediatek,MT6899";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
			i2c0 = &i2c0;
			i2c1 = &i2c1;
			i2c2 = &i2c2;
			i2c3 = &i2c3;
			i2c4 = &i2c4;
			i2c5 = &i2c5;
			i2c6 = &i2c6;
			i2c7 = &i2c7;
			i2c8 = &i2c8;
			i2c9 = &i2c9;
			i2c10 = &i2c10;
			i2c11 = &i2c11;
			i2c12 = &i2c12;
			i2c13 = &i2c13;
			ovl3 = &disp_ovl0_2l;
			ovl4 = &disp_ovl1_2l;
			ovl5 = &disp_ovl2_2l;
			ovl6 = &disp_ovl3_2l;
			mdp-rsz0 = &ovl_mdp_rsz0;
//			wdma0 = &disp_wdma0;
			wdma1 = &disp_wdma1;
//			wdma2 = &disp_wdma2;
//			wdma3 = &disp_wdma3;
			wdma10 = &ovl_wdma0;
			wdma11 = &ovl_wdma1;
			wdma14 = &ovl0_ufbc_wdma0;
			tdshp0 = &disp_tdshp0;
			tdshp1 = &disp_tdshp1;
			color0 = &disp_color0;
			color1 = &disp_color1;
			ccorr0 = &disp_ccorr0;
			ccorr1 = &disp_ccorr1;
			ccorr2 = &disp_ccorr2;
			ccorr3 = &disp_ccorr3;
			c3d0 = &disp_c3d0;
			c3d1 = &disp_c3d1;
			aal0 = &disp_aal0;
			aal1 = &disp_aal1;
			maal0 = &disp_mdp_aal0;
			maal1 = &disp_mdp_aal1;
			gamma0 = &disp_gamma0;
			gamma1 = &disp_gamma1;
			dither0 = &disp_dither0;
			dither1 = &disp_dither1;
			dither2 = &disp_dither2;
			chist0 = &disp_chist0;
			chist1 = &disp_chist1;
//			mdp_rdma0 = &disp_mdp_rdma0;
			rsz0 = &disp_rsz0;
			rsz1 = &disp_rsz1;
			rsz4 = &ovl0_rsz0;
			postmask0 = &disp_postmask0;
			postmask1 = &disp_postmask1;

			spr0 = &disp_spr0;
			postalign0 = &disp_postalign0;
			dsc0 = &disp_dsc_wrap0;
			dsc1 = &disp_dsc_wrap1;
			dsc2 = &disp_dsc_wrap2;
//			vdcm0 = &disp1_vdcm0;
//			merge0 = &disp_merge0;
			oddmr0 = &disp_oddmr0;
			dsi0 = &dsi0;
//			dsi1 = &dsi1;
//			dsi2 = &dsi2;
//			intf0 = &disp1_dp_intf0;
			mutex0 = &disp1_mutex0;
			mtksmmu0 = &disp_iommu;
			mtksmmu1 = &mdp_iommu;
			mtksmmu2 = &apu_iommu0;
			mtksmmu3 = &apu_iommu1;
			mml-wrot0 = &mml1_wrot0;
			mml-wrot1 = &mml1_wrot2;
			mml-wrot2 = &mml0_wrot0;
			inlinerotate0 = &inlinerot0;
			dlo-async8 = &ovl_dlo_async0;
			dli-async12 = &ovl_dli_async0;
			y2r0 = &disp_y2r0;
			y2r4 = &ovl_y2r0;
			mmlsys-cfg = &mmlsys1_config;
			mml-mutex = &mml1_mutex0;
	};

	clkbuf_ctrl: clkbuf-ctrl {
			pmic-supply = <&mt6685_clkbuf>;

			compatible = "mediatek,mt6899-clkbuf";
			pmic = <&mt6685_clkbuf>;
			srclken-rc = <&srclken_rc>;
			pmif = <&spmi 0 2>;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram \
			    nosoftlockup \
			    8250.nr_uarts=4 \
			    androidboot.hardware=mt6899 \
			    vmalloc=400M swiotlb=noforce \
			    firmware_class.path=/vendor/firmware \
			    cgroup.memory=nosocket,nokmem \
			    disable_dma32=on \
			    rcu_nocbs=all \
			    transparent_hugepage=never";
			    mkp_panic="on";
		kaslr-seed = <0 0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			reg = <0x0000>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_vcore &s2idle>;
			capacity-dmips-mhz = <1024>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			reg = <0x0100>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <1024>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			reg = <0x0200>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <1024>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			reg = <0x0300>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <1024>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			reg = <0x0400>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_m &clusteroff_m &mcusysoff_m
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <955>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			reg = <0x0500>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_m &clusteroff_m &mcusysoff_m
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <955>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			reg = <0x0600>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_m &clusteroff_m &mcusysoff_m
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <955>;
		};

		cpu7: cpu@200 {
			device_type = "cpu";
			reg = <0x0700>;
			performance-domains = <&performance 2>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff_b
					&system_vcore &s2idle>;
			capacity-dmips-mhz = <971>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu4>;
				};
				core1 {
					cpu = <&cpu5>;
				};
				core2 {
					cpu = <&cpu6>;
				};
			};

			cluster2 {
				core0 {
					cpu = <&cpu7>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <97>;
				exit-latency-us = <252>;
				min-residency-us = <6710>;
			};
			cpuoff_m: cpuoff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <53>;
				exit-latency-us = <143>;
				min-residency-us = <2120>;
			};
			cpuoff_b: cpuoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <40>;
				exit-latency-us = <107>;
				min-residency-us = <2580>;
			};
			clusteroff_l: clusteroff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <109>;
				exit-latency-us = <325>;
				min-residency-us = <6710>;
			};
			clusteroff_m: clusteroff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <59>;
				exit-latency-us = <188>;
				min-residency-us = <2120>;
			};
			clusteroff_b: clusteroff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <43>;
				exit-latency-us = <138>;
				min-residency-us = <2580>;
			};
			mcusysoff_l: mcusysoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <1357>;
				exit-latency-us = <835>;
				min-residency-us = <6710>;
			};
			mcusysoff_m: mcusysoff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <1202>;
				exit-latency-us = <679>;
				min-residency-us = <2120>;
			};
			mcusysoff_b: mcusysoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <1143>;
				exit-latency-us = <611>;
				min-residency-us = <2580>;
			};
			system_vcore: system-vcore {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020100ff>;
				local-timer-stop;
				entry-latency-us = <940>;
				exit-latency-us = <3500>;
				min-residency-us = <35200>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020180ff>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};

	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	fdvfs: fdvfs@c068200 {
		compatible = "mediatek,fdvfs";
		reg = <0 0x0c068200 0 0x20>,
			  <0 0x0c068220 0 0x4>,
			  <0 0x0c0de474 0 0x4>;
	};

	mcupm: mcupm@c070000 {
		compatible = "mediatek,mcupm";
		mbox-extend = <16>;
		reg = <0 0x0c070000 0 0x50000>,
			  <0 0x0c0df600 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>;
		reg-names = "mcupm_base",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_send",
				"mbox0_recv";
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7",
				  "mbox8",
				  "mbox9",
				  "mbox10",
				  "mbox11",
				  "mbox12",
				  "mbox13",
				  "mbox14",
				  "mbox15";
	};

	gic: interrupt-controller@c400000 {
		/*TODO: please check interrupt controller again*/
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c400000 0 0x40000>, /* distributor */
		      <0 0x0c440000 0 0x200000>; /* redistributor */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
		ppi-partitions {
			ppi_cluster0: interrupt-partition-0 {
						affinity = <&cpu0 &cpu1 &cpu2 &cpu3 &cpu4 &cpu5 &cpu6 &cpu7>;
			};
		};
	};

	timer: timer {
			compatible = "arm,armv8-timer";
			interrupt-parent = <&gic>;
			interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
							<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
							<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
							<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-frequency = <13000000>;
	};

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
	};

	security_ao: security-ao@1040d000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1040d000 0 0x1000>;
	};

	masp: masp@1040e000 {
		compatible = "mediatek,masp";
		reg = <0 0x1040e000 0 0x1000>;
		interrupts = <GIC_SPI 780 IRQ_TYPE_LEVEL_HIGH 0>;
		/* GIC_IRQ ID(sej_axgpt_irq) - 32 = 812 - 32 = 780 */
	};

	pmu_chaberton: pmu-chaberton{
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster0>;
	};

	dsu_pmu_0: dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH 0>;
		cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
			<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
	};

	connscp: connscp {
		compatible = "mediatek,mt6899-conn_scp";

		scp-shm-size = <0x20000>; /* size for allocation */

		scp-remap-offset = <0x2100000>; /* oft from consys pa */
		scp-remap-size = <0x20000>; /* size for remap from oft */
		scp-remap-addr = <0>;

		ipi-mbox-size = <64>;
	};

	memory: memory@40000000 {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
		nr-port = <1>;
		//en-wd0-port0;
	};

	pd_adapter: pd-adapter {
		compatible = "mediatek,pd_adapter";
		nr-port = <1>;
		force-cv;
		adapter-name = "pd_adapter";
	};

	flashlight_core: flashlight-core {
		compatible = "mediatek,flashlight_core";
		low-battery-level = <2>;
		battery-percent-level = <1>;
		battery-oc-level = <2>;
	};

	mtk_composite_v4l2_1: mtk-composite-v4l2-1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
	};

	mtk_composite_v4l2_2: mtk-composite-v4l2-2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
	};

	mtk_ctd: mtk-ctd {
		compatible = "mediatek,mtk_ctd";
		nr-port = <1>;
		chg-name-port0 = "primary_chg";
		bc12-sel-port0 = <MTK_CTD_BY_SUBPMIC>;
		bc12-psy-port0 = <&mt6375_chg>;
	};

	subpmic_pmu_eint: subpmic-pmu-eint {

	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	mbraink_v6899: mbraink-plat {
		compatible = "mediatek,mbraink-v6899";
		gauge = <&mtk_gauge>;
		ufsnotify = <&ufshci>;
	};

	met {
		met_emi: met-emi {
			compatible = "mediatek,met_emi";
			emi-num = <2>;
			dram-num = <2>;
			dramc-ver = <2>;
			slc-ver = <3>;
			/* 0: dram ebg, 1:emi_freq, 2: DRAMC_DCM_CTRL 3:chn_emi_low_effi */
			/* 4: SLC, 5: DRAMC BUS MON trigger, 6: SSPM register write */
			/* 7: EMI_RESUME_DISABLE 8: Disable SLC DCM for BMEN*/
			met-emi-support-list = <0xf3>;
			cen-emi-reg-base = <0x10219000 0x1021d000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn-emi-reg-size = <0xa90>;
			dramc-nao-reg-base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc-nao-reg-size = <0xf08>;
			dramc-ao-reg-base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc-ao-reg-size = <0x2000>;
			dramc-ao-bus-mon1 = <0x118>;
			ddrphy-ao-reg-base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy-ao-reg-size = <0x1650>;
			ddrphy-ao-misc-cg-ctrl0 = <0x0>;
			ddrphy-ao-misc-cg-ctrl2 = <0xad4>;
			dram-freq-default = <6400>;
			ddr-ratio-default = <8>;
			dram-type-default = <8>;
			apmixedsys-reg-base = <0x1000c000>;
			apmixedsys-reg-size = <0x410>;
			slc-pmu-reg-base = <0x10342000 0x10343000>;
			slc-pmu-reg-size = <0x1000>;
			slc-pmu-2nd-reg-base = <0x10359000 0x1035c000>;
			slc-pmu-2nd-reg-size = <0x1000>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";
			met-res-ram-sspm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-mcupm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-gpueb {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
		};

		met-config {
			compatible = "mediatek,met_config";
			/* 0: resource ctrl */
			met-config-list = <0x1>;
		};

		mcupm_rts_header:mcupm-rts-header {
			node-0 = "MCUPM_MET_UNIT_TEST", "test";

			node-1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\
cpuqos_mode,dnth0,dnth1,upth0,upth1,\
hit0,hit1,hit2,hit3,mis0,mis1,mis2,mis3,\
l3_hit,l3_mis,pmu_cyc_cnt";

			node-2 = "__MCUPM_MET_TEST__", "taskId,isrId,dvfs";

			node-3 = "MCUPM_DSU_DVFS_ACTIVE",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-4 = "MCUPM_DSU_DVFS_L3_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-5 = "MCUPM_DSU_DVFS_EMI_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-6 = "MCUPM_DSU_DVFS_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-7 = "MCUPM_DSU_DVFS_OPP",
					"CPU_L_opp,CPU_M_opp,CPU_B_opp,DSU_opp";

			node-8 = "MCUPM_PMU_MGR_L3_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-9 = "MCUPM_PMU_MGR_EMI_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-10 = "MCUPM_PMU_MGR_CPU_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-11 = "MCUPM_PMU_MGR_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-12 = "MCUPM_WLC_TYPE",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,sys_type\
					,uc0,uc1,uc2,uc3,uc4,uc5,uc6,uc7";
			node-13 = "MCUPM_WLC_PMU0",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-14 = "MCUPM_WLC_PMU1",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-15 = "MCUPM_WLC_PMU2",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "MCUPM_WLC_PMU3",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-17 = "MCUPM_WLC_PMU4",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-18 = "MCUPM_WLC_PMU5",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "MCUPM_WLC_PMU6",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-20 = "MCUPM_WLC_PMU7",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-21 = "MCUPM_WLC_PMU8",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-22 = "MCUPM_WLC_PMU9",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-23 = "MCUPM_WLC_PMU10",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "MCUPM_CPUCOOLER_LDRO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-25 = "MCUPM_CPUCOOLER_FREQ_IN",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-26 = "MCUPM_CPUCOOLER_TARGET_SCALE_OUT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-27 = "MCUPM_CPUCOOLER_FREQ_OUT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-28 = "MCUPM_CPUCOOLER_CTT_ENABLE",
					"L,M,B";
			node-29 = "MCUPM_CPUCOOLER_DSU_MAX_FREQ",
					"max_freq";
			node-30 = "MCUPM_PMU_MGR_CPU_STALL_COUNT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-31 = "MCUPM_PMU_MGR_LATBW",
					"mon0_lat_CT_r_inst_tlb,mon0_bw_CT_r_inst_tlb\
					,mon1_lat_CT_r_pre,mon1_bw_CT_r_pre\
					,mon2_lat_CT_r_demand,mon2_bw_CT_r_demand\
					,mon3_lat_CT_r_all,mon3_bw_CT_r_all\
					,mon4_lat_all_w_all,mon4_bw_all_w_all\
					,mon5_lat_Other_r_inst_tlb,mon5_bw_Other_r_inst_tlb\
					,mon6_lat_Other_r_pre,mon6_bw_Other_r_pre\
					,mon7_lat_Other_r_demand,mon7_bw_Other_r_demand\
					,mon8_lat_Other_r_all,mon8_bw_Other_r_all\
					,mon9_lat_all_r_all,mon9_bw_all_r_all";
			node-32 = "MCUPM_PREFETCH_THR_INFO",
					"emi_cnt_diff,emi_bw,dram_cost,cpul_freq,cpu_cost\
					,prefetch_enable,pass_throttle,timer_diff_ms";
			node-33 = "MCUPM_CPUCOOLER_limiter",
					"L_limiter,M_limiter,B_limiter";
		};

		sspm_rts_header: sspm-rts-header {
			node-0 = "SSPM_PTPOD",
			"_id,voltage";

			node-1 = "SSPM_MET_UNIT_TEST",
				"test";

			node-2 = "SSPM_QOS_BOUND_STATE",
				"ver,apu_num,idx,state,num,event,emibw_mon_total,",
				"emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,",
				"emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,",
				"apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,",
				"apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,",
				"apubw_mon_edma0,apubw_mon_edma1,",
				"apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,",
				"apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,",
				"apulat_mon_edma0,apulat_mon_edma1,",
				"ddr_lv,",
				"PMQOS_BW0,PMQOS_BW1,PMQOS_BW2,PMQOS_BW3,PMQOS_BW4,PMQOS_BW_TOTAL,",
				"EMI_Occupy_TOTAL,",
				"EMI_data_CPU,EMI_data_GPU,EMI_data_MM,EMI_data_MD,EMI_data_TOTAL";

			node-3 = "SSPM_CM_MGR_NON_WFX",
				"non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,",
				"non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";

			node-4 = "SSPM_CM_MGR_LOADING",
				"ratio,cps";

			node-5 = "SSPM_CM_MGR_POWER",
				"c0_pwr,c1_pwr,c2_pwr,v0_prd,v1_prd,",
				"v2_prd,v0_real,v1_real,v2_real,mem_pwr,",
				"cap_max,cap_util,cap_prd,cap_emi,c0_ratio,c1_ratio,c2_ratio";

			node-6 = "SSPM_CM_MGR_OPP",
				"v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,c_opp_cur_2,",
				"pmu_status,valid0";

			node-7 = "SSPM_CM_MGR_RATIO",
				"total_stall_0,total_stall_1,total_stall_2,total_stall_3,total_stall_4,",
				"total_stall_5,total_stall_6,total_stall_7,",
				"emi_stall_0,emi_stall_1,emi_stall_2,emi_stall_3,emi_stall_4,",
				"emi_stall_5,emi_stall_6,emi_stall_7,",
				"active_0,active_1,active_2,active_3,active_4,",
				"active_5,active_6,active_7";

			node-8 = "SSPM_CM_MGR_BW",
				"dram_bw,emi_bw";

			node-9 = "SSPM_CM_MGR_CP_RATIO",
				"env_lat,slm_lat,usr_dm,perf_dm,pwr_dm,slm_mode,",
				"mode,valid1,valid2,valid3,valid4,valid5";

			node-10 = "SSPM_CM_MGR_VP_RATIO",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5";

			node-11 = "SSPM_CM_MGR_DE_TIMES",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5,reset";

			node-12 = "SSPM_CM_MGR_DSU_DVFS_PWR",
				"up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,",
				"down_BB,down_DSU,total_up,total_cur,total_down";

			node-13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR",
				"up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,",
				"cur_BB_a,down_L_a,down_B_a,down_BB_a,",
				"up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,",
				"cur_BB_s,down_L_s,down_B_s,down_BB_s";

			node-14 = "SSPM_CM_MGR_DSU_DVFS_STALL",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";

			node-15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-16 = "SSPM_CM_MGR_DSU_DVFS_OPP",
				"map_opp_50,map_opp_70,final,",
				"orig,L3_vote_opp,debounce_up,debounce_down";

			node-17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG",
				"up_L,up_B,up_BB,down_L,down_B,down_BB,",
				"up_L_flag,up_B_flag,up_BB_flag,",
				"down_L_flag,down_B_flag,down_BB_flag";

			node-18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO",
				"active,idle,dormant,off";

			node-27 = "SSPM_SWPM_CPU__DSU_L3_BW",
				"L3_BW";

			node-28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO",
				"active,idle,off";

			node-29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW",
				"cpu_emi_bw";

			node-30 = "SSPM_SWPM_CPU__DVFS",
				"vproc3,vproc2,vproc1,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,",
				"cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";

			node-31 = "SSPM_SWPM_CPU__LKG_POWER",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";

			node-32 = "SSPM_SWPM_CPU__POWER",
				"cpu_L,cpu_B,cpu_BB,dsu,mcusys";

			node-33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO",
				"active,idle,off";

			node-34 = "SSPM_SWPM_GPU__LOADING",
				"top_loading,stack_loading,iterator_loading";

			node-35 = "SSPM_SWPM_GPU__DVFS",
				"top_freq,stack_freq,vgpu,vstack,core_num";

			node-36 = "SSPM_SWPM_GPU__URATE",
				"alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";

			node-37 = "SSPM_SWPM_GPU__THERMAL",
				"thermal,top_lkg,stack_lkg";

			node-38 = "SSPM_SWPM_GPU__COUNTER",
				"GPU_ACTIVE,EXEC_CORE_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,",
				"TEX,VARY_SLOT,L20,L21,ITER_TILER_ACTIVE,ITER_COMPUTE_ACTIVE,",
				"ITER_FRAG_ACTIVE,VARY16_SLOT,ITERATOR_ACTIVE";

			node-39 = "SSPM_SWPM_GPU__POWER",
				"gpu";
			node-40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO",
				"RAW_A_active,RAW_B_active,RAW_C_active,idle,off";

			node-41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO",
				"P2_active,P2_idle,MFB_active,WPE_active,off";

			node-42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO",
				"FDVT_active,DVP_active,DVS_active,DV_idle,off";

			node-43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO",
				"active,off";

			node-44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO",
				"active,off";

			node-45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO",
				"active,off";

			node-46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO",
				"active,idle,off";

			node-47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO",
				"active,idle,off";

			node-48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO",
				"dact,cact,idle,dcm";

			node-49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE",
				"venc,vdec";

			node-50 = "SSPM_SWPM_CORE__DVFS",
				"vcore,ddr_freq,vcore_opp,ddr_opp";

			node-51 = "SSPM_SWPM_CORE__POWER",
				"dramc,infra_top,aphy_vcore";

			node-52 = "SSPM_SWPM_CORE__LKG_POWER",
				 "infra_top,dramc,thermal";

			node-53 = "SSPM_SWPM_DRAM__MEM_IDX",
				"read_bw_0,read_bw_1,write_bw_0,write_bw_1,",
				"dramc_read_bw_0,dramc_read_bw_1,dramc_write_bw_0,dramc_write_bw_1,",
				"srr_pct,ssr_pct,pdir_pct_0,pdir_pct_1,",
				"phr_pct_0,phr_pct_1,util_0,util_1,",
				"trans_0,trans_1,mr4,ddr_freq,ddr_opp,",
				"predir_pct_0,predir_pct_1";

			node-54 = "SSPM_SWPM_DRAM__DVFS",
				"ddr_freq";

			node-55 = "SSPM_SWPM_DRAM__POWER",
				"aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,",
				"dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";

			node-56 = "SSPM_SWPM_ME__POWER",
				"disp,mdp,venc,vdec";

			node-57 = "SSPM_SWPM_ME__IDX",
				"vdec_fps,venc_fps,disp_fps,disp_resolution";

			node-58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO",
				"active,idle,off";

			node-59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO",
				"active,idle,off";

			node-60 = "__SSPM_GPU_APU_SSC_CNT__",
				"N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,",
				"N_APU_1_R,N_APU_1_W,N_GPU_1_R,",
				"N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,",
				"S_GPU_0_W,S_APU_1_R,S_APU_1_W,",
				"S_GPU_1_R,S_GPU_1_W";
			node-61 = "SSPM_SLBC_SLOT",
				"buffer_used,cached_used";
			node-62 = "SSPM_SLBC_REF",
				"mml,disp,venc,ainr,apu";
			node-63 = "SSPM_SLBC_BW",
				"mm,apu,mm_est";
			node-64 = "SSPM_SLBC_PMU",
				"hit,miss,apu_r,apu_w,mm_r,mm_w";
			node-65 = "SSPM_SLBC_WAY",
				"mml,disp,venc,ainr,apu,",
				"slb,slc,left";
			node-66 = "SSPM_SWPM_CPU__DSU_PMU",
				 "dsu_cycles";
			node-67 = "SSPM_SWPM_CPU__CORE_TEMP",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,DSU";
			node-68 = "SSPM_SWPM_SOC__SMAP",
				 "i2max,imax";
			node-69 = "SSPM_SWPM_CPU__PMU_TIMES",
				 "idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
			node-70 = "SSPM_SWPM_CORE__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bcnt_0,bcnt_1,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"pd_0_0,pd_0_1,pd_1_0,pd_1_1,",
				"pd_2_0,pd_2_1,pd_3_0,pd_3_1";
			node-71 = "SSPM_SPM_RES__DDREN_REQ",
				"md,conn,sspm,scp,audio_dsp,apu,mcupm,gpueb,ufs,",
				"disp0,disp1,mm_proc,gce,ccu,cam,img,vdec,venc,pcie0,",
				"dpmaif,perisys,infrasys,emisys,dpm,ssrsys,spu_ise,spu_hwrot,mcu,",
				"hwccf,vlpcfg_rsv0,vlpcfg_rsv1,cg_check";
			node-72 = "SSPM_SPM_RES__APSRC_REQ",
				"md,conn,sspm,scp,audio_dsp,apu,mcupm,gpueb,ufs,",
				"disp0,disp1,mm_proc,gce,ccu,cam,img,vdec,venc,pcie0,",
				"dpmaif,perisys,infrasys,emisys,ccif_merge,dpm_merge,ssrsys,mcu,",
				"hwccf,vlpcfg_rsv0,vlpcfg_rsv1,cg_check";
			node-73 = "SSPM_SPM_DBG__PWR_OFF",
				"mcusys_plus_mpsys,dramc_dpm_vcore,dramc_s0,dramc_s0_plus,",
				"dramc_s1,dis0_vdisp,dis1_vdisp,venc0_vcore,venc1_vcore,isp_vcore,",
				"cam_vcore,mml0_vdisp,mml1_vdisp,ovl0_vdisp,peri,peri_audio,ufs,",
				"mminfra_vcore,mm_proc,scp,sspm,adsp_infra,",
				"north_emi,south_emi,pextp_mac0_vcore,peri_usb,ufs_phy_vlp,infra,",
				"isp_traw,isp_dip1,isp_main,",
				"cam_mraw,cam_suba,cam_subb,cam_subc,cam_main,cam_ccu,cam_ccu_ao";
			node-74 = "SSPM_SPM_DBG__PWR_ACT",
				"scp,adsp,venc0,venc1,audio,cam,img,mminfra,",
				"sspm,disp0,disp1,ovl0,ovl1,md0,md1,conn";
			node-75 = "SSPM_SPM_DBG__SYS_STA",
				"26m,pmic,infra,emi,apsrc,vrf18,ddren,vcore";
			node-76 = "SSPM_SWPM_DRAM__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bact_0,bact_1,bcnt_0,bcnt_1,tact_0,tact_1,",
				"pgh_0,pgh_1,pgh_2,pgh_3,",
				"pgm_0,pgm_1,pgm_2,pgm_3,",
				"intb_0,intb_1,intb_2,intb_3,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"mr4_idx_0_0,mr4_idx_0_1,mr4_idx_1_0,mr4_idx_1_1,",
				"mr4_idx_2_0,mr4_idx_2_1,mr4_idx_3_0,mr4_idx_3_1,",
				"dpm_status";
			node-77 = "SSPM_SWPM_CORE__SLC_IDX",
				"pmu_15,pmu_16,pmu_17,pmu_18,pmu_19,pmu_20,pmu_21,pmu_22,",
				"pmu_23,pmu_24,pmu_25,pmu_26,pmu_27,pmu_28,pmu_29,pmu_30,",
				"pmu_31";
			node-78 = "SSPM_GPU_BM",
				"bw,bw_max,predict,ctx,freq,frame,job_id";
			node-79 = "SSPM_SPM_RES__EMI_REQ",
				"md,conn,sspm,scp,audio_dsp,apu,mcupm,gpueb,ufs,",
				"disp0,disp1,mm_proc,gce,ccu,cam,img,vdec,venc,pcie0,",
				"dpmaif,perisys,infrasys,emisys,ccif,dpm,ssrsys,mcu,",
				"hwccf,vlpcfg_rsv0,vlpcfg_rsv1,cg_check";
			node-80 = "SSPM_SPM_RES__MAINPLL_REQ",
				"md,conn,sspm,scp,audio_dsp,apu,mcupm,gpueb,ufs,",
				"disp0,disp1,mm_proc,gce,ccu,pcie0,",
				"dpmaif,perisys,infrasys,ipic,ccif_merge,dpm_merge,uart_hub,ssrsys,mcu,",
				"hwccf,vlpcfg_rsv0,vlpcfg_rsv1,cg_check";
			node-81 = "SSPM_SPM_RES__INFRA_REQ",
				"md,conn,sspm,scp,audio_dsp,apu,mcupm,gpueb,ufs,",
				"disp0,disp1,mm_proc,gce,ccu,pcie0,",
				"dpmaif,perisys,infrasys,ipic,ccif_merge,dpm_merge,uart_hub,ssrsys,mcu,",
				"hwccf,vlpcfg_rsv0,vlpcfg_rsv1,cg_check,srcclkeni_merge";
			node-82 = "SSPM_SPM_RES__26M_REQ",
				"md_a,md_a1,md_a2,conna,connb,sspma,scpa,audio_dspa,apua,mcupma,gpueba,ufs,",
				"disp0a,disp1a,mm_proca,gcea,pcie0,",
				"dpmaif,perisys,ccif_merge,dpm_merge,uart_hub,ssrsys,mcu,",
				"hwccf,vlpcfg_rsv0,vlpcfg_rsv1,cg_check,srcclkeni_srcclkena_merge";
			node-83 = "SSPM_SPM_RES__VCORE_REQ",
				"md,conn,scp,audio_dsp,ufs,",
				"gce,pcie0,",
				"perisys,dpm_merge,uart_hub,",
				"hwccf,vlpcfg_rsv0,vlpcfg_rsv1,cg_check";
			node-84 = "SSPM_SPM_RES__PMIC_REQ",
				"md,conn,sspm,scp,audio_dsp,apu,mcupm,gpueb,ufs,",
				"disp0,disp1,mm_proc,gce,pcie0,",
				"dpmaif,perisys,ccif_merge,dpm_merge,uart_hub,ssrsys,mcu,",
				"hwccf,vlpcfg_rsv0,vlpcfg_rsv1,cg_check,srcclkeni_merge";
			node-85 = "WLA_NTH_IDLE_CNT",
				"wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,",
				"wla11,wla12,wla13,wla14,wla15";
			node-86 = "WLA_STH_IDLE_CNT",
				"wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,",
				"wla11,wla12,wla13,wla14,wla15";
			node-87 = "SSPM_SWPM_APU__MDLA",
				"mdla_pdx0,mdla_pdx1,mdla_pdx2,mdla_pdx3,",
				"mdla_freq0,mdla_freq1,mdla_freq2,mdla_freq3,",
				"mdla_on_ratio0,mdla_on_ratio1,mdla_on_ratio2,mdla_on_ratio3";
			node-88 = "SSPM_SWPM_APU__MVPU",
				"mvpu_pdx0,mvpu_pdx1,",
				"mvpu_freq0,mvpu_freq1,",
				"mvpu_on_ratio0,mvpu_on_ratio1";
			node-89 = "SSPM_SWPM_APU__TOP_FRQ_AND_RATIO",
				"top_freq,top_on_ratio,idle_ratio_noc,wfi_ratio,",
				"top_on_ratio_acx0,top_on_ratio_acx1,top_on_ratio_acx2";
			node-90 = "SSPM_SWPM_APU__TOP_BW",
				"top_bw,eDPAbw,tcmbw,rcxbw,acx0bw,acx1bw,acx2bw";
			node-91 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP0",
				"0x04_c0,0x04_c1,0x04_c2,0x04_c3,0x04_c4,0x04_c5,0x04_c6,0x04_c7,",
				"0x10_c0,0x10_c1,0x10_c2,0x10_c3,0x10_c4,0x10_c5,0x10_c6,0x10_c7,",
				"0x14_c0,0x14_c1,0x14_c2,0x14_c3,0x14_c4,0x14_c5,0x14_c6,0x14_c7,",
				"0x16_c0,0x16_c1,0x16_c2,0x16_c3,0x16_c4,0x16_c5,0x16_c6,0x16_c7,";
			node-92 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP1",
				"0x17_c0,0x17_c1,0x17_c2,0x17_c3,0x17_c4,0x17_c5,0x17_c6,0x17_c7,",
				"0x18_c0,0x18_c1,0x18_c2,0x18_c3,0x18_c4,0x18_c5,0x18_c6,0x18_c7,",
				"0x21_c0,0x21_c1,0x21_c2,0x21_c3,0x21_c4,0x21_c5,0x21_c6,0x21_c7,",
				"0x3B_c0,0x3B_c1,0x3B_c2,0x3B_c3,0x3B_c4,0x3B_c5,0x3B_c6,0x3B_c7,";
			node-93 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP2",
				"0x3D_c0,0x3D_c1,0x3D_c2,0x3D_c3,0x3D_c4,0x3D_c5,0x3D_c6,0x3D_c7,",
				"80C1_c0,80C1_c1,80C1_c2,80C1_c3,80C1_c4,80C1_c5,80C1_c6,80C1_c7,",
				"80EF_c0,80EF_c1,80EF_c2,80EF_c3,80EF_c4,80EF_c5,80EF_c6,80EF_c7,";
			/* SLBC */
			node-94 = "SSPM_SLBC_GID_USED",
				"gid_00_to_03,gid_04_to_07,gid_08_to_11,gid_12_to_15,",
				"gid_16_to_19,gid_20_to_23,gid_24_to_27,gid_28_to_31,",
				"gid_32_to_35,gid_36_to_39,gid_40_to_43,gid_44_to_47,",
				"gid_48_to_51,gid_52_to_55,gid_56_to_59,gid_60_to_63,";
			node-95 = "SSPM_SLBC_GID_VALID",
				"gid_00_to_03,gid_04_to_07,gid_08_to_11,gid_12_to_15,",
				"gid_16_to_19,gid_20_to_23,gid_24_to_27,gid_28_to_31,",
				"gid_32_to_35,gid_36_to_39,gid_40_to_43,gid_44_to_47,",
				"gid_48_to_51,gid_52_to_55,gid_56_to_59,gid_60_to_63,";
			node-96 = "SSPM_SLBC_CACHE_QUOTA",
				"gid0,md,cpu,gpu,vdec_frame,vdec_ube,img,cam,mae,";
			node-97 = "SSPM_SLBC_CACHE_HIT",
				"gid0,md,cpu,gpu,vdec_frame,vdec_ube,img,cam,mae,";
			node-98 = "SSPM_SLBC_CACHE_TOTAL",
				"gid0,md,cpu,gpu,vdec_frame,vdec_ube,img,cam,mae,";
			node-99 = "SSPM_SLBC_CACHE_STATUS",
				"pd,md,cpu,gpu,vdec_frame,vdec_ube,img,cam,mae,";
			node-100 = "SSPM_SLBC_CACHE_SIZE",
				"pd,md,cpu,gpu,vdec_frame,vdec_ube,img,cam,mae,",
				"total,valid";
			node-101 = "SSPM_SLBC_CACHE_WAY",
				"pd,md,cpu,gpu,vdec_frame,vdec_ube,img,cam,mae,",
				"total,buf_unused";
			node-102 = "SSPM_VCORE_DVFS__DDR_DETAIL",
				"EMI_MON,QOS_B,HR_BW,SW_R1,SW_R2,",
				"SW_R3,MD,MD2,ADSP,MAXBW_RECORD";
			node-103 = "SSPM_VCORE_DVFS__VCORE_DETAIL",
				"SW_R3,SW_R4,SW_R5,SW_R7,E_QOS";
			node-104 = "SSPM_VCORE_DVFS__MISC_DETAIL",
				"PS_B0,PS_B1,PS_B2,PS_B3,",
				"PS_B4,PS_B5,PS_DPC,PS_B6,",
				"PS_TOTAL,MD_SCE,MD_STA,EMI_LEVEL,",
				"HR_DPC,HR_IB,HR_MB,HR_BASE,",
				"CEIL_MISC,RSV_1,RSV_2,",
				"PSE_B0,PSE_B1,PSE_B2,PSE_B3,",
				"PSE_B4,PSE_B5,PSE_TOTAL";
			node-105 = "SSPM_SWPM_GPU__STATE_RATIO",
				"gpueb_active,gpueb_idle,gpueb_off,",
				"top_active,top_idle_1,top_idle_2,top_off,",
				"smmu_active,smmu_idle,smmu_off,",
				"stack_active,stack_idle,stack_off,",
				"other_exec_core_active,other_gpu_active_2,other_gpu_active_3,",
				"dcm,clock_gating,",
				"vcore_req,vcore_req_and_no_other";
			node-106 = "SSPM_VCORE_DVFS__DDR",
				"EMI_MON,QOS_B,HR_BW";
			node-107 = "SSPM_VCORE_DVFS__VCORE",
				"SW_R3";
			node-108 = "SSPM_VCORE_DVFS__OPP",
				"FREQ,VOLT";
			node-109 = "SSPM_VCORE_DVFS__MISC",
				"PS_B0,PS_B1,PS_B2,PS_B3,",
				"PS_B4,PS_B5,PS_MMPC,PS_B6,",
				"PS_TOTAL";
			node-110 = "SSPM_SWPM_AUDIO__SCENARIO_IDX",
				"afe_on,user_case,output_device,input_device,adda_mode,sample_rate,",
				"channel_num,freq_clock,D0_ratio";
			node-111 = "SSPM_SWPM_ADSP__CORE_STATE_RATIO",
				"active_0,wfi_0,off_0,active_1,wfi_1,off_1,",
				"active_ao_infra,off_ao_infra,core_freq";
			node-112 = "SSPM_SWPM_ISP__ISP",
				"p1_V,p1_freq,p1_fps,",
				"p1_data,p1_exp,p1_raw,",
				"p2_V,p2_freq,p2_data,",
				"p2_fps,p2_ds,p2_eis_type,p2_vr_data,",
				"p2_disp_fps,p2_disp_ds,p2_disp_eis_type,p2_disp_data";
			node-113 = "SSPM_SWPM_DISP__PWR_STA",
				"off,act,disp_clk,dsi_off,dsi_lp_pll_on,dsi_act,dsi_lane_num,",
				"dsi_phy_type,dsi_clk,DISP_AAL,DISP_CCORR,DISP_C3D,DISP_GAMMA,",
				"DISP_COLOR,DISP_TDSHP,DISP_DITHER";
			node-114 = "SSPM_SWPM_CSI__CSI",
				"vcore_V,csi_clk,fps,ulps_mode,c_d_phy,",
				"phy_data_lane_num,bit_data_rate,frm_W,frm_H,",
				"data_bit,HB,VB";
			node-115 = "SSPM_SWPM_INFRA",
				"socsys_freq,socsys_bw,socsys_d0_ratio,socsys_d1_ratio,socsys_d2_ratio,",
				"peri_freq,peri_m0_busy_ratio,peri_m1_busy_ratio,peri_d1_ratio,peri_d2_ratio";
			node-116 = "SSPM_SWPM_VCP__POWER_STATE", "hfrp_active,hfrp_sleep,hfrp_wfi,",
				"hfrp_pwr,hfrp_frequency";
			node-117 = "SSPM_SWPM_MML__ENG_ACTIVE",
				"MML_ACTIVE,MML_FREQ,MML_PQ,",
				"WROT0_ACTIVE,WROT1_ACTIVE,WROT2_ACTIVE,WROT3_ACTIVE,",
				"RROT0,RROT0_2ND,RDMA0,RDMA1,RDMA2,RDMA3,FG0,HDR0,HDR1,AAL0,AAL1,C3D0,",
				"RSZ0,RSZ1,RSZ2,RSZ3,BIRSZ0,BIRSZ1,THSHP0,TDSHP1,COLOR0,COLOR1,",
				"WROT0,WROT1,WROT2,WROT3";
			node-118 = "SSPM_SWPM_PCIE__SCENARIO_IDX",
				"p0_G4_L0_BUSY,p0_IDLE,p0_G1_L0_BUSY,p0_L0S_TX,",
				"p0_L0S_RX,p0_L0S_TRX,p0_L1,p0_L1_1,",
				"p0_L1_2,p0_L1_2_DEEP,p0_L2,p0_L1_2_EXIT,",
				"p0_RECOVER_A_1,p0_RECOVER_A_2,p0_RECOVER_B,p0_RECOVER_C,",
				"p1_G4_L0_BUSY,p1_IDLE,p1_G1_L0_BUSY,p1_L0S_TX,",
				"p1_L0S_RX,p1_L0S_TRX,p1_L1,p1_L1_1,",
				"p1_L1_2,p1_L1_2_DEEP,p1_L2,p1_L1_2_EXIT,",
				"p1_RECOVER_A_1,p1_RECOVER_A_2,p1_RECOVER_B,p1_RECOVER_C,",
				"pcie_ck_freq";
			node-119 = "SSPM_SWPM_VDEC__STATE_RATIO",
				"vdec_core_active,vdec_core_idle,vdec_core_off,",
				"vdec_frequency";
			node-120 = "SSPM_SWPM_MMINFRA__INDEX",
				"vcore,freq,emi_read_bw,emi_write_bw,slb_read_bw,slb_write_bw,active";
			node-121 = "SSPM_SWPM_UFS__STATE_RATIO",
				"g4_txrx,g4_tx,g4_rx,g4_idle,g5_txrx,g5_tx,g5_rx,g5_idle,",
				"h8_ckoff,h8_ckon,off,frequency";
			node-122 = "SSPM_SWPM_SOCPLL__ACTIVE_RATIO",
				"VLP_APLL2_EN,VLP_APLL1_EN,EMIPLL2_EN,EMIPLL_EN,ADSPPLL_EN,MSDCPLL_EN,UNIVPLL_EN,MAINPLL_EN,",
				"TVDPLL3_EN,TVDPLL2_EN,TVDPLL1_EN,IMGPLL_EN,MMPLL2_EN,",
				"UNIVPLL2_EN,MAINPLL2_EN,",
				"VLP_APLL2_PD,VLP_APLL1_PD,EMIPLL2_PD,EMIPLL_PD,ADSPPLL_PD,MSDCPLL_PD,UNIVPLL_PD,MAINPLL_PD,",
				"TVDPLL3_PD,TVDPLL2_PD,TVDPLL1_PD,IMGPLL_PD,MMPLL2_PD,",
				"UNIVPLL2_PD,MAINPLL2_PD,",
				"VLP_APLL2_PCW,VLP_APLL1_PCW,EMIPLL2_PCW,EMIPLL_PCW,ADSPPLL_PCW,MSDCPLL_PCW,UNIVPLL_PCW,",
				"MAINPLL_PCW,TVDPLL3_PCW,TVDPLL2_PCW,TVDPLL1_PCW,",
				"IMGPLL_PCW,MMPLL2_PCW,UNIVPLL2_PCW,",
				"MAINPLL2_PCW,freq,dvdd_sys_voltage";
			node-123 = "SSPM_SWPM_VENC__INFO",
				"venc0_hevc_active,venc0_h264_active,venc0_off,",
				"venc1_hevc_active,venc1_h264_active,venc1_off,",
				"venc2_hevc_active,venc2_h264_active,venc2_off,",
				"spec,resolution,fps,frequency,",
				"vcore_voltage,venc_frequency";
			node-124 = "EMI_NTH_IN_ORDER_MODE_MON",
				"IN_CH0_0,IN_CH0_1,IN_CH1_0,IN_CH1_1,",
				"RX0_M0_0,RX0_M1_0,RX0_M2_0,RX0_M3_0,",
				"RX0_M0_1,RX0_M1_1,RX0_M2_1,RX0_M3_1,",
				"RX0_M4_0,RX0_M5_0,RX0_M6_0,RX0_M7_0,",
				"RX0_M4_1,RX0_M5_1,RX0_M6_1,RX0_M7_1,",
				"RX1_M0_0,RX1_M1_0,RX1_M2_0,RX1_M3_0,",
				"RX1_M0_1,RX1_M1_1,RX1_M2_1,RX1_M3_1,",
				"RX1_M4_0,RX1_M5_0,RX1_M6_0,RX1_M7_0,",
				"RX1_M4_1,RX1_M5_1,RX1_M6_1,RX1_M7_1,",
				"RT0_M0_0,RT0_M0_1,RT0_M1_0,",
				"RT0_M1_1,RT0_M2_0,RT0_M2_1,",
				"RT0_M3_0,RT0_M3_1,RT0_M4_0,",
				"RT0_M4_1,RT0_M5_0,RT0_M5_1,",
				"RT0_M6_0,RT0_M6_1,RT0_M7_0,",
				"RT0_M7_1,RT1_M0_0,RT1_M0_1,",
				"RT1_M1_0,RT1_M1_1,RT1_M2_0,",
				"RT1_M2_1,RT1_M3_0,RT1_M3_1,",
				"RT1_M4_0,RT1_M4_1,RT1_M5_0,",
				"RT1_M5_1,RT1_M6_0,RT1_M6_1,",
				"RT1_M7_0,RT1_M7_1,",
				"RC0_M0_0,RC0_M0_1,RC0_M1_0,RC0_M1_1,",
				"RC0_M2_0,RC0_M2_1,RC0_M3_0,RC0_M3_1,",
				"RC0_M4_0,RC0_M4_1,RC0_M5_0,RC0_M5_1,",
				"RC0_M6_0,RC0_M6_1,RC0_M7_0,RC0_M7_1,",
				"RC1_M0_0,RC1_M0_1,RC1_M1_0,RC1_M1_1,",
				"RC1_M2_0,RC1_M2_1,RC1_M3_0,RC1_M3_1,",
				"RC1_M4_0,RC1_M4_1,RC1_M5_0,RC1_M5_1,",
				"RC1_M6_0,RC1_M6_1,RC1_M7_0,RC1_M7_1,",
				"WD_CH0_0,WD_CH0_1,WD_CH1_0,WD_CH1_1";
			node-125 = "EMI_STH_IN_ORDER_MODE_MON",
				"IN_CH0_0,IN_CH0_1,IN_CH1_0,IN_CH1_1,",
				"RX0_M0_0,RX0_M1_0,RX0_M2_0,RX0_M3_0,",
				"RX0_M0_1,RX0_M1_1,RX0_M2_1,RX0_M3_1,",
				"RX0_M4_0,RX0_M5_0,RX0_M6_0,RX0_M7_0,",
				"RX0_M4_1,RX0_M5_1,RX0_M6_1,RX0_M7_1,",
				"RX1_M0_0,RX1_M1_0,RX1_M2_0,RX1_M3_0,",
				"RX1_M0_1,RX1_M1_1,RX1_M2_1,RX1_M3_1,",
				"RX1_M4_0,RX1_M5_0,RX1_M6_0,RX1_M7_0,",
				"RX1_M4_1,RX1_M5_1,RX1_M6_1,RX1_M7_1,",
				"RT0_M0_0,RT0_M0_1,RT0_M1_0,",
				"RT0_M1_1,RT0_M2_0,RT0_M2_1,",
				"RT0_M3_0,RT0_M3_1,RT0_M4_0,",
				"RT0_M4_1,RT0_M5_0,RT0_M5_1,",
				"RT0_M6_0,RT0_M6_1,RT0_M7_0,",
				"RT0_M7_1,RT1_M0_0,RT1_M0_1,",
				"RT1_M1_0,RT1_M1_1,RT1_M2_0,",
				"RT1_M2_1,RT1_M3_0,RT1_M3_1,",
				"RT1_M4_0,RT1_M4_1,RT1_M5_0,",
				"RT1_M5_1,RT1_M6_0,RT1_M6_1,",
				"RT1_M7_0,RT1_M7_1,",
				"RC0_M0_0,RC0_M0_1,RC0_M1_0,RC0_M1_1,",
				"RC0_M2_0,RC0_M2_1,RC0_M3_0,RC0_M3_1,",
				"RC0_M4_0,RC0_M4_1,RC0_M5_0,RC0_M5_1,",
				"RC0_M6_0,RC0_M6_1,RC0_M7_0,RC0_M7_1,",
				"RC1_M0_0,RC1_M0_1,RC1_M1_0,RC1_M1_1,",
				"RC1_M2_0,RC1_M2_1,RC1_M3_0,RC1_M3_1,",
				"RC1_M4_0,RC1_M4_1,RC1_M5_0,RC1_M5_1,",
				"RC1_M6_0,RC1_M6_1,RC1_M7_0,RC1_M7_1,",
				"WD_CH0_0,WD_CH0_1,WD_CH1_0,WD_CH1_1";
			node-126 = "SSPM_SPM_DBG__RC_REQ",
				"xoufs_req,srclken_fpm_2,nfc_srcclkeni_0_dbc,srclken_bblpm_10,",
				"srclken_fpm_9,srclken_fpm_8,srclken_fpm_7,srclken_fpm_6,",
				"srclken_fpm_5,srclken_fpm_4,srclken_fpm_3,srclken_fpm_2,",
				"srclken_fpm_1,spm_srclken_fpm_0,dcxo_bblpm,dcxo_lpm,dcxo_fpm,",
				"mainpll_en,univpll_en,adsppll,mmpll_en,apll1,apll2_en,msdcpll_en,",
				"emipll_en,emipll2_en,tvdpll_en,imgpll_en,cg_en_axi,cg_en_peri_faxi,",
				"cg_en_ufs_faxi,cg_en_pextp_faxi,cg_en_bus_aximem,cg_en_mem_sub,",
				"cg_en_peri_fmem,cg_en_ufs_fmem,cg_en_pexpt_fmem,cg_en_mcu_infra,",
				"cg_en_mcu_acp,cg_en_mminfra,cg_en_mmup";
			node-127 = "SSPM_SWPM_SCP__POWER_IDX",
				"active_0,active_rv33_0,cpu_off_0,wfi_0,sleep_0,off_0,freq";
		};

		gpueb_rts_header:gpueb-rts-header {
			node-0 = "GPUEB_MET_UNIT_TEST", "test";
			node-1 = "GPUEB_PTP3_CC_FC_PING", "NOUSED";
			node-2 = "GPUEB_PTP3_CC_FC_SW", "NOUSED";
			node-3 = "GPUEB_PTP3_FSM", "NOUSED";
			node-4 = "GPUEB_PTP3_FLL_ENABLE", "NOUSED";
			node-5 = "GPUEB_PTP3_FREQ", "gpu_cur_freq,stack_cur_freq";
			node-6 = "GPUEB_PTP3_VOLT", "gpu_work_volt,gpu_cur_volt,stack_work_volt,stack_cur_volt";
			node-7 = "GPUEB_PTP3_INVALID_FMETER", "NOUSED";
			node-8 = "GPUEB_PTP3_FREQ_MONITOR", "ST0_in,ST2_in,ST4_in,ST6_in,TOP_in,\
ST0_out,ST2_out,ST4_out,ST6_out,TOP_out";
			node-9 = "GPUEB_PTP3_VOLT_MONITOR", "inVolt,outVolt";
			node-10 = "GPUEB_MET_LOADING", "taskId,isrId";
			node-11 = "GPUFREQ_CMD", "cmdId";
			node-12 = "GPUEB__GPUFREQ_enter", "cmdId";
			node-13 = "GPUEB__GPUFREQ_leave", "cmdId";
			node-14 = "GPUEB__TASK_enter", "taskId";
			node-15 = "GPUEB__TASK_leave", "taskId";
			node-16 = "GPUEB__ISR_enter", "isrId";
			node-17 = "GPUEB__ISR_leave", "isrId";
			node-18 = "GPUEB__BUSY_enter", "isBusy";
			node-19 = "GPUEB__BUSY_leave", "isBusy";
			node-20 = "GPUEB__GPUON_enter", "isGpuOn";
			node-21 = "GPUEB__GPUON_leave", "isGpuOn";
			node-22 = "GPUEB__GPUON_busy_enter", "isGpuOnBusy";
			node-23 = "GPUEB__GPUON_busy_leave", "isGpuOnBusy";
			node-24 = "GPUEB_PTP3_CPMETER", "ST0_POWER,ST2_POWER,ST4_POWER,ST6_POWER,TOP_POWER,\
ST0_CURRENT,ST2_CURRENT,ST4_CURRENT,ST6_CURRENT,TOP_CURRENT";
			node-25 = "GPUEB_PTP3_VOLTMETER", "ST0,ST2,ST4,ST6,TOP";
			node-26 = "GPUEB_PTP3_TEMPMETER", "ST0_MAX,ST2_MAX,ST4_MAX,ST6_MAX,TOP_MAX,\
ST0_MIN,ST2_MIN,ST4_MIN,ST6_MIN,TOP_MIN";
			node-27 = "GPUEB_PTP3_CC_FC_PS", "ST0_CC,ST2_CC,ST4_CC,ST6_CC,TOP_CC,\
ST0_FC,ST2_FC,ST4_FC,ST6_FC,TOP_FC,ST0_PS,ST2_PS,ST4_PS,ST6_PS,TOP_PS";
			node-28 = "GPUEB_PTP3_AUTOMINFC", "ST0,ST2,ST4,ST6,TOP";
			node-29 = "GPUEB_PTP3_MINFC", "NOUSED";
			node-30 = "GPUEB_GPU_FREQ", "real_top,real_stack,virtual_stack";
			node-31 = "GPUEB_LOADING",
				"gpu_loading,mcu_loading,iter_loading,avg_loading,iter_u_mcu_loading";
			node-32 = "GPUEB_COUNTER", "gpu_active,mcu_active,iter_active,iter_u_mcu_active";
			node-33 = "GPUEB_COMMIT_TYPE", "commit_type,policy_state";
			node-34 = "GPUEB_DCS_INFO", "max_core_num,core_num";
			node-35 = "GPUEB_MARGIN_INFO", "ceil,current,floor";
			node-36 = "GPUEB_BOUND_INFO", "high,low,ultra_high,ultra_low";
			node-37 = "GPUEB_GPU_TIME", "complete,cur,target,target_hd,uncomplete";
			node-38 = "GPUEB_PTP3_TMAX", "ST0,ST2,ST4,ST6,TOP";
			node-39 = "GPUEB_PTP3_IMAX", "ST0,ST2,ST4,ST6,TOP";
			node-40 = "GPUEB_PTP3_TARGET_SCALE", "ST0,ST2,ST4,ST6,TOP";
			node-41 = "GPUEB_PTP3_INC_DEC_SIGNAL", "ST0,ST2,ST4,ST6,TOP";
			node-42 = "GPUEB_PTP3_TEMPMETER__detail", "ST0_LDRO0,ST0_LDRO1,ST0_LDRO2,ST0_LDRO3,\
ST0_LDRO4,ST0_LDRO5,ST0_LDRO6,ST0_LDRO7,ST0_LDRO8,ST0_LDRO9,ST0_LDRO10,ST0_LDRO11,ST0_LDRO12,\
ST0_LDRO13,ST0_LDRO14,ST0_LDRO15,ST2_LDRO0,ST2_LDRO1,ST2_LDRO2,ST2_LDRO3,ST2_LDRO4,ST2_LDRO5,\
ST2_LDRO6,ST2_LDRO7,ST2_LDRO8,ST2_LDRO9,ST2_LDRO10,ST2_LDRO11,ST2_LDRO12,ST2_LDRO13,ST2_LDRO14,\
ST2_LDRO15,ST4_LDRO0,ST4_LDRO1,ST4_LDRO2,ST4_LDRO3,ST4_LDRO4,ST4_LDRO5,ST4_LDRO6,ST4_LDRO7,ST4_LDRO8,\
ST4_LDRO9,ST4_LDRO10,ST4_LDRO11,ST4_LDRO12,ST4_LDRO13,ST4_LDRO14,ST4_LDRO15,ST6_LDRO0,ST6_LDRO1,\
ST6_LDRO2,ST6_LDRO3,ST6_LDRO4,ST6_LDRO5,ST6_LDRO6,ST6_LDRO7,ST6_LDRO8,ST6_LDRO9,ST6_LDRO10,ST6_LDRO11,\
ST6_LDRO12,ST6_LDRO13,ST6_LDRO14,ST6_LDRO15,TOP_LDRO0,TOP_LDRO1,TOP_LDRO2,TOP_LDRO3,TOP_LDRO4,TOP_LDRO5,\
TOP_LDRO6,TOP_LDRO7,TOP_LDRO8,TOP_LDRO9,TOP_LDRO10,TOP_LDRO11,TOP_LDRO12,TOP_LDRO13,TOP_LDRO14,TOP_LDRO15";
			node-43 = "GPUEB_PTP3_Cerr", "ST0,ST2,ST4,ST6,TOP";
			node-44 = "GPUEB_PTP3_Ferr", "ST0,ST2,ST4,ST6,TOP";
			node-45 = "GPUEB_PTP3_HBVC_VOLT", "gpu_Vc,stack_Vc,gpu_Vt,stack_Vt";
			node-46 = "GPUEB_PTP3_HBVC_VOLT__detail", "ST0_Vt,ST2_Vt,ST4_Vt,ST6_Vt,TOP_Vt";
			node-47 = "GPUEB_POWER_STATE", "power_state";
			node-48 = "GPUEB_OPP", "pow_restore,desire_sys,desire_opp,virtual_min,cur";
			node-49 = "GPUEB_SLCV2_ITER_TRACE", "source,event,context_id,\
sw_info,frame_id,custom,pipeline_stage,RPID,UID";
			node-50 = "GPUEB_SLCV2_CCMD_PMU_CNT", "TLS,r_LSC_non_TLS,r_TEX";
		};
	};

	rt5133_eint: rt5133-eint {
	};

	rt5133_gpio1: rt5133-gpio1 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio1";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 0 0x0>;
	};

	rt5133_gpio2: rt5133-gpio2 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio2";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 1 0x0>;
	};

	rt5133_gpio3: rt5133-gpio3 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio3";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 2 0x0>;
	};

	reserved_memory: reserved-memory {
		/*TODO: add reserved memory node here*/
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		mkp_mem: mkp-kernel-code-protection-memory {
			compatible = "mkp-kernel-protection";
			size = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x10000>;
		};

		dpmaif_resv_cache_mem: ccci-dpmaif-cache-memory {
			compatible = "mediatek,dpmaif-resv-cache-mem";
			size = <0 0x00190000>; /* 1638400 Bytes for 1rxq */
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};

		dpmaif_resv_nocache_mem: ccci-dpmaif-nocache-memory {
			compatible = "mediatek,dpmaif-resv-nocache-mem";
			no-map;
			size = <0 0x0050000>; /* 327680 Bytes */
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};

		ssmr_cma_mem: ssmr-reserved-cma-memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
		};
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x6000000>;
		tui-size = <0 0x4000000>;
		wfd-region-based-size = <0 0x2000000>;
		prot-region-based-size = <0 0x2000000>;
		sapu-data-shm-size = <0 0x0>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	ffa: memory-ffa-enabled {
		compatible = "mediatek,memory-ffa-enabled";
	};

	page_based_v2: page-based-v2-enabled {
		compatible = "mediatek,page-based-v2-enabled";
	};

	drm_wv: drm-wv {
		compatible = "mediatek,drm-wv";
		status = "okay";
	};

	mtee_svp: mtee-svp {
		compatible = "mediatek,svp";
	};

	teeperf {
		compatible = "mediatek,teeperf";
		cpu-type = <2>; /* 1: CPU_V9_TYPE, 2: CPU_V8_TYPE */
		cpu-map = <2>; /* 1: CPU_4_3_1_MAP, 2: CPU_6_2_MAP */
	};

	mgm: mgm {
		compatible = "arm,physical-memory-group-manager";
	};

	gpu_protected_memory_allocator: protected-memory-allocator {
		compatible = "arm,protected-memory-allocator";
		pma-version = <2>;
		gpr-id = <6>;
		gmpu-table-size = <0x400000>;
		protected-reserve-size = <0x200000>;
	};

	ged: ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <&gpufreq>;
	};

	ghpm: ghpm {
		compatible = "mediatek,ghpm";
		reg =
			<0 0x13f91070 0 0x4>,
			<0 0x13f910a0 0 0x4>;
		reg-names =
			"mfg1_pwr_con",
			"mfg2_pwr_con";
		gpueb-supply = <&gpueb>;
	};

	gpufreq_wrapper: gpufreq-wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <2>;
		dual-buck = <1>;
		gpueb-support = <1>;
		gpufreq-bringup = <0>;
		ghpm-supply = <&ghpm>;
	};

	logstore: logstore {
		enabled = <1>;
		pmic-register = <0xa0d>;
		/* if not, means default(2M); v2.0 (4M) */
		version = "v2.0";
	};

	efuse: efuse@11f10000 {
		compatible = "mediatek,devinfo";
		#address-cells = <1>;
		#size-cells = <1>;

		efuse_segment: segment@78 {
			reg = <0x78 0x4>;
		};

		u2_phy_data: u2-phy-data@1cc {
			reg = <0x1cc 0x4>;
		};

		csi_efuse0: csi-data0@1d4 {
			reg = <0x1d4 0x4>;
		};
		csi_efuse1: csi-data1@1d8 {
			reg = <0x1d8 0x4>;
		};
		csi_efuse2: csi-data2@1dc {
			reg = <0x1dc 0x4>;
		};
		csi_efuse3: csi-data3@140 {
			reg = <0x140 0x4>;
		};
		csi_efuse4: csi-data4@144 {
			reg = <0x144 0x4>;
		};
		csi_efuse5: csi-data5@148 {
			reg = <0x148 0x4>;
		};

		lvts_e_data1: data1@310 {
			reg = <0x310 0x34>;
		};

		lvts_e_data2: data2@2e0 {
			reg = <0x2e0 0x8>;
		};

		lvts_e_data3: data3@344 {
			reg = <0x344 0x4>;
		};

		lvts_e_data4: data4@2d4 {
			reg = <0x2d4 0xc>;
		};

		lvts_e_data5: data5@2e8 {
			reg = <0x2e8 0x14>;
		};
		lvts_e_data6: data6@35c {
			reg = <0x35c 0x4>;
		};
		lvts_e_data7: data7@2fc {
			reg = <0x2fc 0x4>;
		};
		lvts_e_data8: data8@304 {
			reg = <0x304 0x8>;
		};
		lvts_e_data9: data9@300 {
			reg = <0x300 0x4>;
		};
	};

	bus-parity@c000900 {
		compatible = "mediatek,bus-parity";
		reg = <0 0x0c000900 0 0x20>,       /* MST_EMI0_CH0 */
			  <0 0x0c000920 0 0x20>,   /* MST_EMI0_CH1 */
			  <0 0x0c000940 0 0x20>,   /* MST_EMI1_CH0 */
			  <0 0x0c000960 0 0x20>,   /* MST_EMI1_CH1 */
			  <0 0x0c000980 0 0x20>,   /* MST_INFRA */
			  <0 0x0c0009a0 0 0x30>,   /* SLV_L3GIC */
			  <0 0x10270600 0 0x20>,   /* MCU2EMI_M0 */
			  <0 0x10270620 0 0x20>,   /* MCU2EMI_M1 */
			  <0 0x1030e600 0 0x20>,   /* MCU2SUBEMI_M0 */
			  <0 0x1030e620 0 0x20>,   /* MCU2SUBEMI_M1 */
			  <0 0x100017a8 0 0x14>,   /* MCU2IFR_REG */
			  <0 0x100017bc 0 0x8>,    /* INF_L3C2MCU */
			  <0 0x0c0009dc 0 0x4>;    /* BUS_PARITY_FAIL */

		interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH 0>,	/* MCU */
				<GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH 0>;	/* Infra */
		interrupt-names = "mcu-bus-parity", "infra-bus-parity";

		mcu-names = "MST_EMI0_CH0", "MST_EMI0_CH1", "MST_EMI1_CH0", "MST_EMI1_CH1",
				"MST_INFRA", "SLV_L3GIC";
		infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2SUBEMI_M0", "MCU2SUBEMI_M1",
				  "MCU2IFR", "INF_L3C2MCU";
		/* 0:master, 1:slave, 2:emi */
		mcu-types = <0 0 0 0 0 1>;
		infra-types = <2 2 2 2 1 0>;

		/* offset of MST_XXX_LOG_RD0/SLV_XXX_LOG_WD0 for mcu bpm */
		mcu-rd0wd0-offset = <0x0c 0x0c 0x0c 0x0c 0x0c 0x24>;

		/* shift of parity fail bit in BUS_PARITY_FAIL for mcu bpm */
		mcu-fail-bit-shift = <0 1 2 3 4 5>;
		mcu-data-len = <4 4 4 4 4 2>;
	};

	cpuhvfs: cpuhvfs@c0de750 {
		compatible = "mediatek,cpufreq-hybrid";
		reg = <0 0x0c0de750 0 0xc00>,
			<0 0x0c0dd350 0 0x1400>,
			<0 0x0c0d3800 0 0x3b0>,
			<0 0x0c0df290 0 0xc0>;
		reg-names = "USRAM", "CSRAM", "ESRAM";
		cslog-range = <0x03d0>, <0x0fa0>;
		tbl-off = <4>, <76>, <148>, <220>;

		/* pll mcucfg */
		mcucfg-ver = <0>;
		apmixedsys = <&cpu_pll>;
		clk-div-base = <&cpu_mcucfg>;
		pll-con = <0x40c>, <0x80c>, <0xc0c>, <0x00c>;
		clk-div = <0x10c>, <0x118>, <0x124>, <0x100>;

		/* regulator */
		proc1-supply = <&mt6319_7_vbuck1>; //L
		proc2-supply = <&mt6319_8_vbuck1>; //M
		proc3-supply = <&mt6319_6_vbuck3>; //B
		proc4-supply = <&mt6319_7_vbuck1>; //DSU

		/* csram sysram base */
		csram-sys-base = <&csram_sys>;

		/* curve adjustment */
		curve-adj-base = <&curve_adj>;
	};

	eas_info: eas-info {
		compatible = "mediatek,eas-info";
		csram-base = <0x0c0dd350>;
		share-buck = <0>;
		/* EAS_5_5 : 550, EAS_5_5_1 : 551, EAS_6_1 : 600, EAS_6_5 : 650 */
		version = <650>;
	};

	flt: flt@c0d4270 {
		compatible = "mediatek,flt";
		reg = <0 0xc0d4270 0 0x91c>;
		mode = <2>;
	};

	cache-parity {
		compatible = "mediatek,mt6985-cache-parity";
		arm-dsu-ecc-hwirq = <48>;
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 0 Fault IRQ */
				<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 1 Fault IRQ */
				<GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 2 Fault IRQ */
				<GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 3 Fault IRQ */
				<GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 4 Fault IRQ */
				<GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 5 Fault IRQ */
				<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 6 Fault IRQ */
				<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 7 Fault IRQ */
				<GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH 0>; /* DSU Fault IRQ */
	};

	dbg-error-flag {
		compatible = "mediatek,dbg-error-flag";
		mediatek,error-flag = <&soc_dbg_error_flag>;
	};

	clk_ao: clk-ao {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	clkitg: clkitg {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	disable_unused: disable-unused {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	hw-semaphore {
		compatible = "mediatek,hw-semaphore";
		base = <0x1c001000		/* spm */
			0x1ec24000>;		/* vcp */
		/* <type offset bit> */
		master = <0 0x69c 5>,
			<1 0x18 1>,
			<1 0x18 3>,
			<0 0x6a8 5>,	/* for smmu */
			<1 0x18 0>;		/* for ut */
	};

	clkchk {
		compatible = "mediatek,mt6899-clkchk";
		mm-hwv-regmap = <&mm_hw_ccf>;
		interrupts = <GIC_SPI 907 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 539 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "hwv_irq", "hfrp_hwv_irq";
	};

	pdchk {
		compatible = "mediatek,mt6899-pdchk";
		interrupts = <GIC_SPI 907 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 539 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "hwv_irq", "hfrp_hwv_irq";
	};

	clocks {
		compatible = "clk-ftrace";
		clk_null: clk-null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};
		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <520000000>;
		};
	};

	hw_ccf: syscon@10320000 {
		compatible = "mediatek,mt6899-hw_ccf", "syscon";
		reg = <0 0x10320000 0 0x2000>;
	};

	mm_hw_ccf: syscon@1163a000 {
		compatible = "mediatek,mt6899-mm_hw_ccf", "syscon";
		reg = <0 0x1163a000 0 0x2000>;
	};

	mminfra_hwv: syscon@1c000000 {
		compatible = "mediatek,mt6899-mminfra_hwv", "syscon";
		reg = <0 0x1c000000 0 0x1000>;
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6899-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		hw-voter-regmap = <&hw_ccf>;
		mm-hw-ccf-regmap = <&mm_hw_ccf>;
		#clock-cells = <1>;
	};

	infra_infracfg_ao_reg_clk: syscon@10001000 {
		compatible = "mediatek,mt6899-infra_infracfg_ao_reg", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	apmixedsys_clk: syscon@1000c000 {
		compatible = "mediatek,mt6899-apmixedsys", "syscon";
		reg = <0 0x1000c000 0 0x1000>;
		hw-voter-regmap = <&hw_ccf>;
		#clock-cells = <1>;
	};

	infra_ifrbus_ao_reg_bus: syscon@1002c000 {
		compatible = "mediatek,mt6899-infra_ifrbus_ao_reg_bus", "syscon";
		reg = <0 0x1002c000 0 0x1000>;
	};

	emi_nemicfg_ao_mem_prot_reg_bus: syscon@10270000 {
		compatible = "mediatek,mt6899-emi_nemicfg_ao_mem_prot_reg_bus", "syscon";
		reg = <0 0x10270000 0 0x1000>;
	};

	emi_semicfg_ao_mem_prot_reg_bus: syscon@1030e000 {
		compatible = "mediatek,mt6899-emi_semicfg_ao_mem_prot_reg_bus", "syscon";
		reg = <0 0x1030e000 0 0x1000>;
	};

	pericfg_ao_clk: syscon@11036000 {
		compatible = "mediatek,mt6899-pericfg_ao", "syscon";
		reg = <0 0x11036000 0 0x1000>;
		hw-voter-regmap = <&hw_ccf>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@11050000 {
		compatible = "mediatek,mt6899-audiosys", "syscon";
		reg = <0 0x11050000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_c_clk: syscon@11284000 {
		compatible = "mediatek,mt6899-imp_iic_wrap_c", "syscon";
		reg = <0 0x11284000 0 0x1000>;
		#clock-cells = <1>;
	};

	ufscfg_ao_clk: syscon@112b8000 {
		compatible = "mediatek,mt6899-ufscfg_ao", "syscon", "simple-mfd";
		reg = <0 0x112b8000 0 0x1000>;
		#clock-cells = <1>;

		ufscfgao_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* ufs mphy reset */
				/* 0: mphy */
				0x48   9 0x4c   9 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	ufscfg_pdn_clk: syscon@112bb000 {
		compatible = "mediatek,mt6899-ufscfg_pdn", "syscon", "simple-mfd";
		reg = <0 0x112bb000 0 0x1000>;
		#clock-cells = <1>;

		ufscfgpdn_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* ufs hci / crypto / unipro reset */
				/* 0: unipro */
				0x48  0 0x4c  0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 1: ufs-crypto */
				0x48  1 0x4c  1 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 2: ufshci */
				0x48  2 0x4c  2 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	imp_iic_wrap_en_clk: syscon@11b71000 {
		compatible = "mediatek,mt6899-imp_iic_wrap_en", "syscon";
		reg = <0 0x11b71000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_e_clk: syscon@11cb2000 {
		compatible = "mediatek,mt6899-imp_iic_wrap_e", "syscon";
		reg = <0 0x11cb2000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_s_clk: syscon@11d03000 {
		compatible = "mediatek,mt6899-imp_iic_wrap_s", "syscon";
		reg = <0 0x11d03000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_es_clk: syscon@11d11000 {
		compatible = "mediatek,mt6899-imp_iic_wrap_es", "syscon";
		reg = <0 0x11d11000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_w_clk: syscon@11e01000 {
		compatible = "mediatek,mt6899-imp_iic_wrap_w", "syscon";
		reg = <0 0x11e01000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_n_clk: syscon@11f02000 {
		compatible = "mediatek,mt6899-imp_iic_wrap_n", "syscon";
		reg = <0 0x11f02000 0 0x1000>;
		#clock-cells = <1>;
	};

	mfgpll_pll_ctrl_clk: syscon@13fa0000 {
		compatible = "mediatek,mt6899-mfgpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0000 0 0x0400>;
		#clock-cells = <1>;
	};

	mfgscpll_pll_ctrl_clk: syscon@13fa0400 {
		compatible = "mediatek,mt6899-mfgscpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0400 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys_config_clk: syscon@14000000 {
		compatible = "mediatek,mt6899-mmsys0", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys1_config_clk: syscon@14200000 {
		compatible = "mediatek,mt6899-mmsys1", "syscon";
		reg = <0 0x14200000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hw_ccf>;
		#clock-cells = <1>;
	};

	ovlsys_config_clk: syscon@14400000 {
		compatible = "mediatek,mt6899-ovlsys_config", "syscon";
		reg = <0 0x14400000 0 0x1000>;
		#clock-cells = <1>;
	};

	imgsys_main_clk: syscon@15000000 {
		compatible = "mediatek,mt6899-imgsys_main", "syscon";
		reg = <0 0x15000000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_top_dip1_clk: syscon@15110000 {
		compatible = "mediatek,mt6899-dip_top_dip1", "syscon";
		reg = <0 0x15110000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_nr1_dip1_clk: syscon@15130000 {
		compatible = "mediatek,mt6899-dip_nr1_dip1", "syscon";
		reg = <0 0x15130000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_nr2_dip1_clk: syscon@15170000 {
		compatible = "mediatek,mt6899-dip_nr2_dip1", "syscon";
		reg = <0 0x15170000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe1_dip1_clk: syscon@15220000 {
		compatible = "mediatek,mt6899-wpe1_dip1", "syscon";
		reg = <0 0x15220000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe2_dip1_clk: syscon@15520000 {
		compatible = "mediatek,mt6899-wpe2_dip1", "syscon";
		reg = <0 0x15520000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe3_dip1_clk: syscon@15620000 {
		compatible = "mediatek,mt6899-wpe3_dip1", "syscon";
		reg = <0 0x15620000 0 0x1000>;
		#clock-cells = <1>;
	};

	traw_dip1_clk: syscon@15710000 {
		compatible = "mediatek,mt6899-traw_dip1", "syscon";
		reg = <0 0x15710000 0 0x1000>;
		#clock-cells = <1>;
	};

	traw_cap_dip1_clk: syscon@15740000 {
		compatible = "mediatek,mt6899-traw_cap_dip1", "syscon";
		reg = <0 0x15740000 0 0x1000>;
		#clock-cells = <1>;
	};

	img_vcore_d1a_clk: syscon@15780000 {
		compatible = "mediatek,mt6899-img_vcore_d1a", "syscon";
		reg = <0 0x15780000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_soc_gcon_base_clk: syscon@1600f000 {
		compatible = "mediatek,mt6899-vdecsys_soc", "syscon";
		reg = <0 0x1600f000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hw_ccf>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@1602f000 {
		compatible = "mediatek,mt6899-vdecsys", "syscon";
		reg = <0 0x1602f000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hw_ccf>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@17000000 {
		compatible = "mediatek,mt6899-vencsys", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hw_ccf>;
		#clock-cells = <1>;
	};

	venc_gcon_core1_clk: syscon@17800000 {
		compatible = "mediatek,mt6899-vencsys_c1", "syscon";
		reg = <0 0x17800000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hw_ccf>;
		#clock-cells = <1>;
	};

	scpsys: power-controller@1c001000 {
		compatible = "mediatek,mt6899-scpsys", "syscon";
		reg = <0 0x1c001000 0 0x1000>;
		#power-domain-cells = <1>;
		clocks =
			/* PERI_AUDIO */
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			/* ADSP_AO */
			<&topckgen_clk CLK_TOP_ADSP_SEL>;
		clock-names = "peri_audio", "adsp_ao";
		infra-ifrbus-ao-reg-bus = <&infra_ifrbus_ao_reg_bus>;
		emi-nemicfg-ao-mem-prot-reg-bus = <&emi_nemicfg_ao_mem_prot_reg_bus>;
		emi-semicfg-ao-mem-prot-reg-bus = <&emi_semicfg_ao_mem_prot_reg_bus>;
		vlpcfg = <&vlpcfg_bus>;
	};

	hfrpsys: power-controller@1ec3e000 {
		compatible = "mediatek,mt6899-hfrpsys", "syscon";
		reg = <0 0x1163e000 0 0x1000>;
		#power-domain-cells = <1>;
		clocks =
			/* VDE */
			<&topckgen_clk CLK_TOP_VDEC_SEL>,
			/* VEN */
			<&topckgen_clk CLK_TOP_VENC_SEL>,
			/* CAM_VCORE */
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
			/* ISP_MAIN */
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_IPE_SEL>,
			/* CAM */
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			/* CAM_CCU */
			<&topckgen_clk CLK_TOP_CCUSYS_SEL>,
			<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
			/* DISP */
			<&topckgen_clk CLK_TOP_DISP_SEL>,
			/* CAM_MRAW */
			<&topckgen_clk CLK_TOP_DPE_SEL>,
			/* MML */
			<&topckgen_clk CLK_TOP_MDP_SEL>,
			/* cam_main */
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_GENPD>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_GENPD>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB27_GENPD>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_GENPD>,
			/* cam_ccu */
			<&ccu_main_clk CLK_CCU_LARB19_CON_GENPD>,
			/* dis1 */
			<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0_GENPD>,
			/* cam_mraw */
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_GENPD>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX_GENPD>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE_GENPD>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_GENPD>,
			/* cam_suba */
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA_GENPD>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX_GENPD>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX_GENPD>,
			/* cam_subb */
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB_GENPD>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX_GENPD>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX_GENPD>,
			/* cam_subc */
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC_GENPD>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX_GENPD>,
			<&camsys_yuvc_clk CLK_CAM_YC_LARBX_GENPD>,
			/* mml0 */
			<&mdpsys_config_clk CLK_MDP_SMI0_GENPD>,
			/* mml1 */
			<&mdpsys1_config_clk CLK_MDP1_SMI0_GENPD>,
			/* dis0 */
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0_GENPD>,
			/* ovl0 */
			<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0_GENPD>;
		clock-names = "vde",
			"ven", "cam_vcore_0", "cam_vcore_1",
			"isp_main_0", "isp_main_1", "cam",
			"cam_ccu_0", "cam_ccu_1", "disp", "cam_mraw",
			"mml", "cam_main-0", "cam_main-1",
			"cam_main-2", "cam_main-3", "cam_ccu-0",
			"dis1-0", "cam_mraw-0", "cam_mraw-1",
			"cam_mraw-2", "cam_mraw-3", "cam_suba-0",
			"cam_suba-1", "cam_suba-2", "cam_subb-0",
			"cam_subb-1", "cam_subb-2", "cam_subc-0",
			"cam_subc-1", "cam_subc-2", "mml0-0",
			"mml1-0", "dis0-0", "ovl0-0";
		infra-ifrbus-ao-reg-bus = <&infra_ifrbus_ao_reg_bus>;
		emi-nemicfg-ao-mem-prot-reg-bus = <&emi_nemicfg_ao_mem_prot_reg_bus>;
		emi-semicfg-ao-mem-prot-reg-bus = <&emi_semicfg_ao_mem_prot_reg_bus>;
		vlpcfg = <&vlpcfg_bus>;
		mm-hw-ccf-regmap = <&mm_hw_ccf>;
		mminfra-hwv-regmap = <&mminfra_hwv>;
	};

	vlpcfg_bus: syscon@1c00c000 {
		compatible = "mediatek,mt6899-vlpcfg_bus", "syscon";
		reg = <0 0x1c00c000 0 0x1000>;
	};

	vlp_cksys_clk: syscon@1c013000 {
		compatible = "mediatek,mt6899-vlp_cksys", "syscon";
		reg = <0 0x1c013000 0 0x1000>;
		#clock-cells = <1>;
	};

	cam_main_r1a_clk: syscon@1a000000 {
		compatible = "mediatek,mt6899-cam_main_r1a", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_mraw_clk: syscon@1a740000 {
		compatible = "mediatek,mt6899-camsys_mraw", "syscon";
		reg = <0 0x1a740000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_ipe_clk: syscon@1a7a0000 {
		compatible = "mediatek,mt6899-camsys_ipe", "syscon";
		reg = <0 0x1a7a0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@1a8c0000 {
		compatible = "mediatek,mt6899-camsys_rawa", "syscon";
		reg = <0 0x1a8c0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rmsa_clk: syscon@1a8d0000 {
		compatible = "mediatek,mt6899-camsys_rmsa", "syscon";
		reg = <0 0x1a8d0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuva_clk: syscon@1a8e0000 {
		compatible = "mediatek,mt6899-camsys_yuva", "syscon";
		reg = <0 0x1a8e0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@1a9c0000 {
		compatible = "mediatek,mt6899-camsys_rawb", "syscon";
		reg = <0 0x1a9c0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rmsb_clk: syscon@1a9d0000 {
		compatible = "mediatek,mt6899-camsys_rmsb", "syscon";
		reg = <0 0x1a9d0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvb_clk: syscon@1a9e0000 {
		compatible = "mediatek,mt6899-camsys_yuvb", "syscon";
		reg = <0 0x1a9e0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawc_clk: syscon@1aac0000 {
		compatible = "mediatek,mt6899-camsys_rawc", "syscon";
		reg = <0 0x1aac0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rmsc_clk: syscon@1aad0000 {
		compatible = "mediatek,mt6899-camsys_rmsc", "syscon";
		reg = <0 0x1aad0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvc_clk: syscon@1aae0000 {
		compatible = "mediatek,mt6899-camsys_yuvc", "syscon";
		reg = <0 0x1aae0000 0 0x1000>;
		#clock-cells = <1>;
	};

	ccu_main_clk: syscon@1b800000 {
		compatible = "mediatek,mt6899-ccu", "syscon";
		reg = <0 0x1b800000 0 0x1000>;
		#clock-cells = <1>;
	};

	cam_vcore_r1a_clk: syscon@1b805000 {
		compatible = "mediatek,mt6899-cam_vcore_r1a", "syscon";
		reg = <0 0x1b805000 0 0x1000>;
		#clock-cells = <1>;
	};

	mminfra_ao_config_clk: syscon@1e8ff000 {
		compatible = "mediatek,mt6899-mminfra_ao_config", "syscon";
		reg = <0 0x1e8ff000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys_config_clk: syscon@1f000000 {
		compatible = "mediatek,mt6899-mdpsys", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys1_config_clk: syscon@1f800000 {
		compatible = "mediatek,mt6899-mdpsys1", "syscon";
		reg = <0 0x1f800000 0 0x1000>;
		#clock-cells = <1>;
	};

	ccipll_pll_ctrl_clk: syscon@c030000 {
		compatible = "mediatek,mt6899-ccipll_pll_ctrl", "syscon";
		reg = <0 0xc030000 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_ll_pll_ctrl_clk: syscon@c030400 {
		compatible = "mediatek,mt6899-armpll_ll_pll_ctrl", "syscon";
		reg = <0 0xc030400 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_bl_pll_ctrl_clk: syscon@c030800 {
		compatible = "mediatek,mt6899-armpll_bl_pll_ctrl", "syscon";
		reg = <0 0xc030800 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_b_pll_ctrl_clk: syscon@c030c00 {
		compatible = "mediatek,mt6899-armpll_b_pll_ctrl", "syscon";
		reg = <0 0xc030c00 0 0x1000>;
		#clock-cells = <1>;
	};


	qos:qos@11bb00 {
		compatible = "mediatek,mt6893-qos";
		reg = <0 0x0011bb00 0 0x100>,
			<0 0x0011b9c0 0 0x140>,
			<0 0x0011b920 0 0xa0>;
		reg-names = "sram", "share_sram", "share_sram_ext";
		mediatek,enable = <1>;
	};

	cm_mgr: cm-mgr@c100000 {
		compatible = "mediatek,mt6899-cm_mgr";
		reg = <0 0xc100000 0 0x9000>;
		reg-names = "cm_mgr_base";
		interconnects = <&dvfsrc MT6873_MASTER_MCU_1 &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "cm-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>,
				<&dvfsrc_freq_opp2>,
				<&dvfsrc_freq_opp3>,
				<&dvfsrc_freq_opp4>,
				<&dvfsrc_freq_opp5>,
				<&dvfsrc_freq_opp6>,
				<&dvfsrc_freq_opp7>,
				<&dvfsrc_freq_opp8>,
				<&dvfsrc_freq_opp9>;
		cm-mgr-enable = <1>;
		cm-mgr-arch = "v1p";

		cm-mgr-num-array = <7>;
		cm-mgr,cp-down  = <100 100 100 100 100 100 100>;
		cm-mgr,cp-up = <100 100 100 100 100 100 100>;
		cm-mgr,dt-down = <0 0 0 0 0 0 0>;
		cm-mgr,dt-up = <0 0 0 0 0 0 0>;
		cm-mgr,vp-down = <100 100 100 100 100 100 100>;
		cm-mgr,vp-up = <100 100 100 100 100 100 100>;

		use-cpu-to-dram-map = "disable";
		use-cpu-to-dram-map-new = "disable";
		cm-mgr-cpu-opp-to-dram = <3 3 9 9 9 9 9 9
					9 9 9 9 9 9 9 9
					9 9 9 9 9 9 9 9
					9 9 9 9 9 9 9 9>;

		cm-perf-mode-enable = <1>;
		cm-perf-mode-ceiling-opp = <0>;
		cm-perf-mode-thd = <5>;
	};

	fpsgo: fpsgo {
		compatible = "mediatek,fpsgo";
		fbt-cpu-mask = <255 128 15 127 240 112>;
		sbe-resceue-enable = <1>;
		ux-scroll-general-policy = <0>;
		ux-smart-launch-enable = <1>;
	};

	ptppll_pll_ctrl_clk: syscon@c034000 {
		compatible = "mediatek,mt6899-ptppll_pll_ctrl", "syscon";
		reg = <0 0xc034000 0 0x1000>;
		#clock-cells = <1>;
	};

	opp_table_mminfra: opp-table-mminfra {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <728000000>;
			opp-microvolt = <825000>;
		};
	};

	opp_table_venc: opp-table-venc {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <250000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <880000000>;
			opp-microvolt = <825000>;
		};
	};

	opp_table_vdec: opp-table-vdec {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <436000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <880000000>;
			opp-microvolt = <825000>;
		};
	};

	opp_table_cam: opp-table-cam {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <550000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <660000000>;
			opp-microvolt = <700000>;
		};
	};

	opp_table_img: opp-table-img {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <550000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <660000000>;
			opp-microvolt = <700000>;
		};
	};

	opp_table_disp: opp-table-disp {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <459000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <700000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <728000000>;
			opp-microvolt = <750000>;
		};
	};

	opp_table_vote: opp-table-vote {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <1>;
			opp-microvolt = <1>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <2>;
			opp-microvolt = <2>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <3>;
			opp-microvolt = <3>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <4>;
			opp-microvolt = <4>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <5>;
			opp-microvolt = <5>;
		};
	};

	disp_ssc0_smi_2x1_sub_comm: disp-ssc0-smi-2x1-sub-comm@1e804000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e804000 0 0x1000>;
		mediatek,common-id = <3>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	disp_ssc1_smi_2x1_sub_comm: disp-ssc1-smi-2x1-sub-comm@1e805000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e805000 0 0x1000>;
		mediatek,common-id = <4>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	mdp_ssc4_smi_2x1_sub_comm: mdp-ssc4-smi-2x1-sub-comm@1e80c000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e80c000 0 0x1000>;
		mediatek,common-id = <5>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	mdp_ssc5_smi_2x1_sub_comm: mdp-ssc5-smi-2x1-sub-comm@1e80d000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e80d000 0 0x1000>;
		mediatek,common-id = <6>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	mmsram_smi_2x1_sub_comm3: mmsram-smi-2x1-sub-comm3@1e807000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e807000 0 0x1000>;
		mediatek,common-id = <7>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	mmsram_smi_2x1_sub_comm4: mmsram-smi-2x1-sub-comm4@1e808000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e808000 0 0x1000>;
		mediatek,common-id = <8>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	smi_disp_common: smi-disp-comm@1e801000 {
		compatible = "mediatek,mt6899-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e801000 0 0x1000>;
		mediatek,smi-supply = <&disp_ssc0_smi_2x1_sub_comm 0 &disp_ssc1_smi_2x1_sub_comm 0>;
		mediatek,common-id = <0>;
		// mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		// operating-points-v2 = <&opp_table_mminfra>;
		smi-common;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	smi_mdp_common: smi-mdp-comm@1e809000 {
		compatible = "mediatek,mt6899-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e809000 0 0x1000>;
		mediatek,smi-supply = <&mdp_ssc4_smi_2x1_sub_comm 0 &mdp_ssc5_smi_2x1_sub_comm 0>;
		mediatek,common-id = <1>;
		// mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		// operating-points-v2 = <&opp_table_mminfra>;
		smi-common;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	smi_sysram_common: smi-sysram-comm@1e806000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e806000 0 0x1000>;
		mediatek,smi-supply = <&mmsram_smi_2x1_sub_comm3 0 &mmsram_smi_2x1_sub_comm4 0>;
		mediatek,common-id = <2>;
		smi-common;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		skip-rpm-cb;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	smi_disp_dram_sub_comm0: smi-disp-dram-sub-comm0@14210000 {
		compatible = "mediatek,mt6899-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14210000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 1>;
		mediatek,common-id = <9>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk  CLK_MM1_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML0>;
	};

	smi_disp_dram_sub_comm1: smi-disp-dram-sub-comm1@14211000 {
		compatible = "mediatek,mt6899-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14211000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 1>;
		mediatek,common-id = <10>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk  CLK_MM1_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_disp_dram_sub_comm2: smi-disp-dram-sub-comm2@14212000 {
		compatible = "mediatek,mt6899-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14212000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 1>;
		mediatek,common-id = <11>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk  CLK_MM1_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_disp_dram_sub_comm3: smi-disp-dram-sub-comm3@14213000 {
		compatible = "mediatek,mt6899-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14213000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 1>;
		mediatek,common-id = <12>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk  CLK_MM1_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML1>;
	};

	smi_sram_disp_sub_comm0: smi-sram-disp-sub-comm0@14214000 {
		compatible = "mediatek,mt6899-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14214000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 1>;
		mediatek,common-id = <13>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk  CLK_MM1_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML0>;
	};

	smi_sram_disp_sub_comm1: smi-sram-disp-sub-comm1@14215000 {
		compatible = "mediatek,mt6899-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x14215000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 1>;
		mediatek,common-id = <14>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk  CLK_MM1_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML1>;
	};

	smi_larb0: smi-larb0@1440c000 {
		compatible = "mediatek,smi_larb0",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1440c000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <0>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb1: smi-larb1@1440d000 {
		compatible = "mediatek,smi_larb1",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1440d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm1 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <1>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb20: smi-larb20@14410000 {
		compatible = "mediatek,smi_larb20",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x14410000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm2 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <20>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0 0>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb21: smi-larb21@14411000 {
		compatible = "mediatek,smi_larb21",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x14411000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm3 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <21>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_OVL0_SHUTDOWN>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb32: smi-larb32@14020000 {
		compatible = "mediatek,smi_larb32",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x14020000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm2 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <32>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS0_SHUTDOWN>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0 0 0 0 0>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb33: smi-larb33@1420f000 {
		compatible = "mediatek,smi_larb33",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1420f000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm1 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <33>;
		init-power-on;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
		clocks = <&dispsys1_config_clk  CLK_MM1_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0 0 0 0>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi-test {
		compatible = "mediatek,smi-testcase";
		mediatek,larbs = <&smi_larb2>;
		skip-set-common-bw;
	};

	smi_larb2: smi-larb2@1f002000 {
		compatible = "mediatek,smi_larb2",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1f002000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <2>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MML0_SHUTDOWN>;
		clocks = <&mdpsys_config_clk CLK_MDP_SMI0_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 0 0 1 1 1 1>;
		smi-user-id = <MTK_SMI_MML0>;
	};

	smi_larb3: smi-larb3@1f802000 {
		compatible = "mediatek,smi_larb3",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1f802000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm3 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <3>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MML1_SHUTDOWN>;
		clocks = <&mdpsys1_config_clk CLK_MDP1_SMI0_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <2 2 0 0 1 1 1 1>;
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML1>;
	};

	smi_img_vcore_sub_comm0: smi-img-vcore-sub-comm0@15781000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15781000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <19>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_SMI>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_P2>;
		clock-names = "apb", "smi";
	};

	smi_img_vcore_sub_comm1: smi-img-vcore-sub-comm1@15782000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15782000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <20>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_SMI>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_P2>;
		clock-names = "apb", "smi";
	};

	smi_img_sub_comm0: smi-img-sub-comm0@15002000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15002000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm0 0>;
		mediatek,common-id = <21>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON0_SMI>;
		clock-names = "apb";
	};

	smi_img_sub_comm3: smi-img-sub-comm3@15009000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15009000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm0 0>;
		mediatek,common-id = <22>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON3_SMI>;
		clock-names = "apb";
	};

	smi_img_sub_comm1: smi-img-sub-comm1@15003000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15003000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm1 0>;
		mediatek,common-id = <23>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON1_SMI>;
		clock-names = "apb";
	};

	smi_img_sub_comm4: smi-img-sub-comm4@1500a000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1500a000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm1 0>;
		mediatek,common-id = <24>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON4_SMI>;
		clock-names = "apb";
	};

	smi_img_sub_comm2: smi-img-sub-comm2@15008000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15008000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 0>;
		mediatek,common-id = <25>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON2_SMI>;
		clock-names = "apb";
	};

	smi_larb9: smi-larb9@15001000 {
		compatible = "mediatek,smi_larb9",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15001000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4 0>;
		mediatek,larb-id = <9>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_LARB9_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 >;
	};

	smi_larb11: smi-larb11@15230000 {
		compatible = "mediatek,smi_larb11",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15230000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0 0>;
		mediatek,larb-id = <11>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE0_CAMERA_P2>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11_SMI>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE_CAMERA_P2>;
		clock-names = "apb", "smi", "gals0";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
	};

	smi_larb12: smi-larb12@15320000 {
		compatible = "mediatek,smi_larb12",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15320000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm3 0 &smi_img_sub_comm2 0>;
		mediatek,larb-id = <12>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_IPE_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_LARB12_SMI>;
		clock-names = "apb", "smi";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1>;
	};

	smi_larb15: smi-larb15@15140000 {
		compatible = "mediatek,smi_larb15",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15140000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 0>;
		mediatek,larb-id = <15>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_DIP0_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15_SMI>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15_CAMERA_P2>;
		clock-names = "apb", "smi", "gals", "gals1";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
						1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
	};

	smi_larb18: smi-larb18@15006000 {
		compatible = "mediatek,smi_larb18",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15006000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 0 &smi_img_sub_comm2 0>;
		mediatek,larb-id = <18>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
		clocks =  <&imgsys_main_clk CLK_IMG_ADL_LARB_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1 1>;
	};

	smi_larb22: smi-larb22@15530000 {
		compatible = "mediatek,smi_larb22",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15530000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 0>;
		mediatek,larb-id = <22>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE1_CAMERA_P2>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11_SMI>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE_CAMERA_P2>;
		clock-names = "apb", "smi", "gals0";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
	};

	smi_larb23: smi-larb23@15630000 {
		compatible = "mediatek,smi_larb23",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15630000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4 0>;
		mediatek,larb-id = <23>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE2_CAMERA_P2>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11_SMI>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE_CAMERA_P2>;
		clock-names = "apb", "smi", "gals0";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
	};

	smi_larb28: smi-larb28@15720000 {
		compatible = "mediatek,smi_larb28",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15720000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0 0>;
		mediatek,larb-id = <28>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_TRAW>;
		clocks = <&imgsys_main_clk CLK_IMG_TRAW0_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_LARB28_SMI>,
			<&traw_dip1_clk CLK_TRAW_DIP1_TRAW_CAMERA_P2>;
		clock-names = "apb", "smi", "gals0";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
						1 1 1 1 1 1 1 1 1 1 1>;
	};

	smi_larb38: smi-larb38@15190000 {
		compatible = "mediatek,smi_larb38",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15190000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm3 0>;
		mediatek,larb-id = <38>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
						1 1 1 1 1 1 1 1 1 >;
	};

	smi_cam_vcore_sub_comm: smi-cam-vcore-sub-comm@1b804000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1b804000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <28>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_VCORE>;
		clocks = <&cam_vcore_r1a_clk CLK_CAMV_CV_MM0_SC_DCM_DIS_SMI>;
		clock-names = "apb";
	};

	smi_cam_sub_comm0: smi-cam-sub-comm0@1a005000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1a005000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <26>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_SMI>;
		clock-names = "apb";
	};

	smi_cam_sub_comm2: smi-cam-sub-comm2@1a006000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1a006000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <27>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_SMI>;
		clock-names = "apb";
	};

	smi_ccu_sub_comm0: smi-ccu-sub-comm0@1b802000 {
		compatible = "mediatek,mt6899-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1b802000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_vcore_sub_comm 0>;
		mediatek,common-id = <29>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_CCU>;
		clocks =  <&ccu_main_clk CLK_CCU_LARB19_CON_SMI>;
		clock-names = "apb";
	};

	smi_larb13: smi-larb13@1a001000 {
		compatible = "mediatek,smi_larb13",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a001000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0 &smi_cam_sub_comm2 0>;
		mediatek,larb-id = <13>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_SMI>;
		clock-names = "apb";
		is-two-dram-path-ostdl;
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0 0 0>;
	};

	smi_larb14: smi-larb14@1a002000 {
		compatible = "mediatek,smi_larb14",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a002000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0 &smi_cam_vcore_sub_comm 0>;
		mediatek,larb-id = <14>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_SMI>;
		clock-names = "apb";
		is-two-dram-path-ostdl;
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0 0>;
	};

	smi_larb27: smi-larb27@1a003000 {
		compatible = "mediatek,smi_larb27",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a003000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0 &smi_sysram_common 0>;
		mediatek,larb-id = <27>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB27_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <2 0 2 2 2>;
	};

	smi_larb29: smi-larb29@1a004000 {
		compatible = "mediatek,smi_larb29",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a004000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0 &smi_cam_sub_comm2 0>;
		mediatek,larb-id = <29>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_SMI>;
		clock-names = "apb";
		is-two-dram-path-ostdl;
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
	};

	smi_larb16: smi-larb16@1a010000 {
		compatible = "mediatek,smi_larb16",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a010000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <16>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBA>;
		clocks =  <&camsys_rawa_clk CLK_CAM_RA_LARBX_SMI>,
				<&camsys_rawa_clk CLK_CAM_RA_CAM_CAMRAWA>;
		clock-names = "apb", "smi";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2>;
	};

	smi_larb17: smi-larb17@1a011000 {
		compatible = "mediatek,smi_larb17",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a011000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <17>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBA>;
		clocks = <&camsys_rawa_clk CLK_CAM_RA_CAM_CAMRAWA>,
				<&camsys_yuva_clk CLK_CAM_YA_LARBX_SMI>,
				<&camsys_yuva_clk CLK_CAM_YA_CAM_CAMRAWA>;
		clock-names = "apb", "smi", "gals";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <2 2 2 2 2 2 2>;
	};

	smi_larb36: smi-larb36@1a012000 {
		compatible = "mediatek,smi_larb36",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a012000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <36>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys_rawb_clk CLK_CAM_RB_LARBX_SMI>,
				<&camsys_rawb_clk CLK_CAM_RB_CAM_CAMRAWB>;
		clock-names = "apb", "smi";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2>;
	};

	smi_larb34: smi-larb34@1a013000 {
		compatible = "mediatek,smi_larb34",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a013000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <34>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys_rawb_clk CLK_CAM_RB_CAM_CAMRAWB>,
				<&camsys_yuvb_clk CLK_CAM_YB_LARBX_SMI>,
				<&camsys_yuvb_clk CLK_CAM_YB_CAM_CAMRAWB>;
		clock-names = "apb", "smi", "gals";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2>;
	};

	smi_larb37: smi-larb37@1a014000 {
		compatible = "mediatek,smi_larb37",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a014000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <37>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBC>;
		clocks = <&camsys_rawc_clk CLK_CAM_RC_LARBX_SMI>,
				<&camsys_rawc_clk CLK_CAM_RC_CAM_CAMRAWC>;
		clock-names = "apb", "smi";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <2 2 2 2 2 2 2>;
	};

	smi_larb35: smi-larb35@1a015000 {
		compatible = "mediatek,smi_larb35",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a015000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <35>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBC>;
		clocks = <&camsys_rawc_clk CLK_CAM_RC_CAM_CAMRAWC>,
				<&camsys_yuvc_clk CLK_CAM_YC_LARBX_SMI>,
				<&camsys_yuvc_clk CLK_CAM_YC_CAM_CAMRAWC>;
		clock-names = "apb", "smi", "gals";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <2 2 2 2 2 2 2>;
	};

	smi_larb25: smi-larb25@1a016000 {
		compatible = "mediatek,smi_larb25",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a016000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <25>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_PDAF>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX_SMI>;
		clock-names = "apb", "smi";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
	};

	smi_larb26: smi-larb26@1a017000 {
		compatible = "mediatek,smi_larb26",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a017000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <26>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_PDAF>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX_SMI>;
		clock-names = "apb", "smi";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
	};

	smi_larb19: smi-larb19@1a018000 {
		compatible = "mediatek,smi_larb19",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a018000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <19>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE_CAMERA_P2>,
				<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_SMI>;
		clock-names = "apb", "smi";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
	};

	smi_larb30: smi-larb30@1b801000 {
		compatible = "mediatek,smi_larb30",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1b801000 0 0x1000>;
		mediatek,smi-supply = <&smi_ccu_sub_comm0 0>;
		mediatek,larb-id = <30>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_CCU>;
		clocks = <&ccu_main_clk CLK_CCU_LARB19_CON_SMI>;
		clock-names = "apb";
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <1 1 1 1>;
	};

	smi_larb4: smi-larb4@1602e000 {
		compatible = "mediatek,smi_larb4",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1602e000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,larb-id = <4>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VDE1>;
		skip-busy-check;
		skip-rpm-cb;
		skip-tcms-check;
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <3 3 3 3 3 3 3>;
		smi-user-id = <MTK_SMI_VDEC_CORE>;
	};

	smi_larb5: smi-larb5@1600d000 {
		compatible = "mediatek,smi_larb5",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1600d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,larb-id = <5>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VDE0>;
		skip-busy-check;
		skip-rpm-cb;
		skip-tcms-check;
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <3 3 3 3 3 3 3 3 3>;
		smi-user-id = <MTK_SMI_VDEC_CORE MTK_SMI_VDEC_LAT>;
	};

	smi_larb7: smi-larb7@17010000 {
		compatible = "mediatek,smi_larb7",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17010000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0 &smi_sysram_common 0>;
		mediatek,larb-id = <7>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN0>;
		clocks = <&venc_gcon_clk CLK_VEN1_CKE0_LARB_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE6_GALS_SRAM_SMI>;
		clock-names = "apb", "smi", "gals0";
		skip-busy-check;
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <3 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 3 3 1 1 1 1 3>;
		smi-user-id = <MTK_SMI_VENC0 MTK_SMI_JPEGDEC0 MTK_SMI_JPEGENC0>;
	};

	smi_larb8: smi-larb8@17810000 {
		compatible = "mediatek,smi_larb8",
			"mediatek,mt6899-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17810000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0 &smi_sysram_common 0>;
		mediatek,larb-id = <8>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN1>;
		clocks = <&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE6_GALS_SRAM_SMI>;
		clock-names = "apb", "smi", "gals0";
		skip-busy-check;
		is-default-ostdl;
		is-real-time-perm;
		larb-port-real-time-type = <3 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 3 3 1 1 1 1 3>;
		smi-user-id = <MTK_SMI_VENC1 MTK_SMI_JPEGDEC1 MTK_SMI_JEPGENC1>;
	};

	mm_m0_rsi_regs: smi-mm-m0-rsi-regs@1e802000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e802000 0 0x1000>;
		mediatek,rsi-id = <0>;
		mediatek,dump-with-comm = <0>;
	};

	mm_m1_rsi_regs: smi-mm-m1-rsi-regs@1e803000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e803000 0 0x1000>;
		mediatek,rsi-id = <1>;
		mediatek,dump-with-comm = <0>;
	};

	mdp_m0_rsi_regs: smi-mdp-m0-rsi-regs@1e80a000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e80a000 0 0x1000>;
		mediatek,rsi-id = <2>;
		mediatek,dump-with-comm = <1>;
	};

	mdp_m1_rsi_regs: smi-mdp-m1-rsi-regs@1e80b000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x1e80b000 0 0x1000>;
		mediatek,rsi-id = <3>;
		mediatek,dump-with-comm = <1>;
	};

	smi_dbg: smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		mediatek-larb-supply = <&smi_larb0 &smi_larb1 &smi_larb2 &smi_larb3 &smi_larb20
					&smi_larb21 &smi_larb32 &smi_larb33 &smi_larb9 &smi_larb11
					&smi_larb12 &smi_larb15 &smi_larb18 &smi_larb22 &smi_larb23
					&smi_larb28 &smi_larb38 &smi_larb13 &smi_larb14 &smi_larb27
					&smi_larb29 &smi_larb16 &smi_larb17 &smi_larb36 &smi_larb37
					&smi_larb34 &smi_larb35 &smi_larb25 &smi_larb26 &smi_larb19
					&smi_larb30 &smi_larb7 &smi_larb8 &smi_larb4 &smi_larb5>;
		mediatek-common-supply = <&disp_ssc0_smi_2x1_sub_comm &disp_ssc1_smi_2x1_sub_comm
					&mdp_ssc4_smi_2x1_sub_comm &mdp_ssc5_smi_2x1_sub_comm
					&mmsram_smi_2x1_sub_comm3 &mmsram_smi_2x1_sub_comm4
					&smi_disp_common &smi_mdp_common &smi_sysram_common
					&smi_disp_dram_sub_comm0 &smi_disp_dram_sub_comm1
					&smi_disp_dram_sub_comm2 &smi_disp_dram_sub_comm3
					&smi_sram_disp_sub_comm0 &smi_sram_disp_sub_comm1
					&smi_img_vcore_sub_comm0 &smi_img_vcore_sub_comm1
					&smi_img_sub_comm0 &smi_img_sub_comm3 &smi_img_sub_comm1
					&smi_img_sub_comm4 &smi_img_sub_comm2
					&smi_cam_vcore_sub_comm &smi_cam_sub_comm0
					&smi_cam_sub_comm2 &smi_ccu_sub_comm0>;
		dbg-version = <2>;
		hwccf-support;
	};

	mmdvfs_mux: mmdvfs-mux {
		compatible = "mediatek,mtk-mmdvfs-mux";
		clocks = <&topckgen_clk CLK_TOP_DISP_SEL>, <&topckgen_clk CLK_TOP_MDP_SEL>,
		<&topckgen_clk CLK_TOP_MDP_SEL>, <&topckgen_clk CLK_TOP_MMINFRA_SEL>,
		<&topckgen_clk CLK_TOP_VENC_SEL>, <&topckgen_clk CLK_TOP_VDEC_SEL>,
		<&topckgen_clk CLK_TOP_IMG1_SEL>, <&topckgen_clk CLK_TOP_CAM_SEL>;
		clock-names = "mux-dis", "mux-mdp", "mux-mml", "mux-smi", "mux-ven",
				"mux-vde", "mux-img", "mux-cam";
		mediatek,mmdvfs-opp-table =
			<&opp_table_disp>, <&opp_table_disp>, <&opp_table_disp>,
			<&opp_table_mminfra>, <&opp_table_venc>, <&opp_table_vdec>,
			<&opp_table_img>, <&opp_table_cam>;
		mediatek,mmdvfs-vcp-mux-id = <7>, <8>, <8>, <0>, <1>, <2>, <4>, <3>;
		#clock-cells = <1>;
		mediatek,mmdvfs-user-target =
			<MMDVFS_MUX_DIS>, <MMDVFS_MUX_MDP>, <MMDVFS_MUX_MML>,
			<MMDVFS_MUX_SMI>,
			<MMDVFS_MUX_VEN>, <MMDVFS_MUX_VEN>, <MMDVFS_MUX_VEN>,
			<MMDVFS_MUX_VDE>, <MMDVFS_MUX_IMG>, <MMDVFS_MUX_CAM>,
			<MMDVFS_MUX_VEN>, <MMDVFS_MUX_CAM>, <MMDVFS_MUX_MDP>,
			<MMDVFS_MUX_VDE>,
			<MMDVFS_MUX_DIS>, <MMDVFS_MUX_MDP>, <MMDVFS_MUX_MML>, <MMDVFS_MUX_SMI>,
			<MMDVFS_MUX_VEN>, <MMDVFS_MUX_VDE>, <MMDVFS_MUX_IMG>, <MMDVFS_MUX_CAM>,
			<MMDVFS_MUX_SMI>, <MMDVFS_MUX_SMI>;
		mediatek,mmdvfs-user-names = "user-disp", "user-mdp", "user-mml",
			"user-smi", "user-jpegdec", "user-jpegenc", "user-venc",
			"user-vfmt", "user-img", "user-cam",
			"user-vcore", "user-vmm", "user-vdisp", "user-vdec",
			"dummy-dis", "dummy-mdp", "dummy-mml", "dummy-smi",
			"dummy-ven", "dummy-vde", "dummy-img", "dummy-cam",
			"user-img-smi", "user-vcp-smi";
		mediatek,free-run;
		mediatek,restore-step;
		mediatek,vcore-check-rg = <0x1c00f2b0>;
		mediatek,vcore-check-offset = <6>;
		mediatek,vcore-level =	/bits/ 8 <0 1 2 3 4 4>;
	};

	mmdvfs-user {
		compatible = "mediatek,mtk-mmdvfs-user";
		clocks = <&mmdvfs_mux MMDVFS_USER_VCORE>, <&mmdvfs_mux MMDVFS_USER_VMM>,
			 <&mmdvfs_mux MMDVFS_USER_VDISP>, <&mmdvfs_mux MMDVFS_USER_VDEC>,
			 <&mmdvfs_mux DUMMY_USER_DIS>, <&mmdvfs_mux DUMMY_USER_MDP>,
			 <&mmdvfs_mux DUMMY_USER_MML>, <&mmdvfs_mux DUMMY_USER_SMI>,
			 <&mmdvfs_mux DUMMY_USER_VEN>, <&mmdvfs_mux DUMMY_USER_VDE>,
			 <&mmdvfs_mux DUMMY_USER_IMG>, <&mmdvfs_mux DUMMY_USER_CAM>;
		clock-names = "user-vcore", "user-vmm", "user-vdisp", "user-vdec",
			"dummy-dis", "dummy-mdp", "dummy-mml", "dummy-smi",
			"dummy-ven", "dummy-vde", "dummy-img", "dummy-cam";
	};

	mmdvfs_debug: mmdvfs-debug {
		compatible = "mediatek,mmdvfs-debug";
		debug-version = <2>; /* OR operation of (1 << MMDVFS_DBG_VERx) */
		fmeter-id =	/bits/ 8 <8 9 10 12 13 16 19 20 21>;
		fmeter-type =	/bits/ 8 < 5  5  5  5  5  5  5  5  5>;
		clk-base = <0x10000000>;
		clk-offsets = <0x820>, <0x830>, <0x840>, <0x850>, <0x860>;
		vcore-supply = <&mt6363_vbuck2>;
		vmm-pmic-supply = <&mt6319_6_vbuck1>;
		vdisp-pmic-supply = <&mt6319_8_vbuck3>;
		mediatek,met-freerun;
	};

	mmdebug-vcp {
		compatible = "mediatek,mmdebug-vcp";
	};

	mmdvfs-v3-start {
		compatible = "mediatek,mmdvfs-v3-start";
	};

	ktf-mmdvfs-test {
		//compatible = "mediatek,ktf-mmdvfs-test";
		clocks = <&mmdvfs_mux DUMMY_USER_CAM>;
		clock-names = "clk_name";
	};

	mminfra_debug: mminfra-debug@1e837000 {
		compatible = "mediatek,mminfra-debug";
		reg = <0 0x1e837000 0 0x90>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
		interrupts = <GIC_SPI 662 IRQ_TYPE_LEVEL_HIGH 0>;
		mminfra-bkrs = <0>;
		mminfra-gals-sel = <5 14 15 16 17 18 19 33>;
		bkrs-reg = <0x1e800250>;
		vlp-base = <0x1c000000>;
		spm-base = <0x1c001000>;
		hwccf-base = <0x10320000>;
		mm-voter-base = <0x11645130>;
		mm-mtcmos-base = <0x1c001e90>;
		mm-mtcmos-mask = <0xc0000000>;
		mminfra-ao-base;
		get-if-in-use-ena;
		hw-voter-set-ofs = <0x404>;
		hw-voter-clr-ofs = <0x408>;
		hw-voter-en-ofs = <0x400>;
		hw-voter-done-bit-ofs = <0x91c>;
		hw-voter-en-shift-ofs = <0x19>;
		init-clk-on;
		mediatek,vcp-supply = <&vcp>;
		vcp-gipc;
		no-sleep-pd-cb;
		skip-apsrc;
		has-infra-hfrp;
		mm-pwr-ver = <1>;
	};

	mtk_leds: mtk-leds {
		compatible = "mediatek,i2c-leds";
		backlight {
			label = "lcd-backlight";
			max-brightness = <2047>;
			min-brightness = <4>;
			max-hw-brightness = <2047>;
			led-mode = <6>;
			gate-enable = <1>;
			pwm-config = <0 1 0 0 0>;
		};
	};

	/* Microtrust SW IRQ number 141(173 - 32) ~ 142(174 - 32) */
	utos: utos {
		compatible = "microtrust,utos";
		interrupts = <GIC_SPI 141 IRQ_TYPE_EDGE_RISING 0>;
	};

	spmi: spmi@1cc04000 {
		compatible = "mediatek,mt6899-spmi";
		reg = <0 0x1cc04000 0 0x0008ff>,
		      <0 0x1cc01000 0 0x000100>,
		      <0 0x1c020000 0 0x0008ff>,
		      <0 0x1cc01800 0 0x000100>;
		reg-names = "pmif", "spmimst","pmif-p","spmimst-p";
		interrupts-extended = <&pio 253 IRQ_TYPE_LEVEL_HIGH>,
				<&pio 255 IRQ_TYPE_LEVEL_HIGH>,
				<&gic GIC_SPI 833 IRQ_TYPE_LEVEL_HIGH 0>,
				<&gic GIC_SPI 832 IRQ_TYPE_LEVEL_HIGH 0>,
				<&gic GIC_SPI 957 IRQ_TYPE_LEVEL_HIGH 0>,
				<&gic GIC_SPI 958 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "rcs_irq","rcs_irq_p","pmif_irq","spmi_nack_irq","pmif_p_irq","spmi_p_nack_irq";
		interrupt-controller;
		#interrupt-cells = <1>;
		irq-event-en = <0x40000000 0x0 0x0 0x0 0x0>;
		irq-event-en-p = <0x40000000 0x0 0x0 0x0 0x0>;
		spmi-dev-mask = <0x1000>;
		spmi-nack-monitor-list = <0x4 0x24e>,
				<0x4 0x250>,
				<0x4 0x252>,
				<0x5 0x240>,
				<0x5 0x24d>,
				<0x5 0x257>,
				<0x6 0x1440>,
				<0x6 0x1449>,
				<0x6 0x144d>,
				<0x7 0x1440>,
				<0x7 0x1449>,
				<0x7 0x144d>,
				<0x8 0x1440>,
				<0x8 0x1449>,
				<0x8 0x144d>,
				<0x9 0x7bd>,
				<0x9 0x7be>,
				<0x9 0x7bf>,
				<0xc 0x1440>,
				<0xc 0x1448>,
				<0xc 0x144e>;
		#address-cells = <2>;
		#size-cells = <0>;
		hwinf-err-irq-idx = <0x20 0x2c>;
		swinf-err-irq-idx = <0x61 0x66>;
	};

	firmware: firmware {
		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&tinysys_mbox 0>, <&tinysys_mbox 1>;
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			mbox-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;

			scmi_tinysys: protocol@80 {
				reg = <0x80>;
				scmi-qos = <1>;
				scmi-dispplatdbg = <2>;
				scmi-met = <3>;
				scmi-apmcupm = <4>;
				scmi-mminfra = <5>;
				scmi-gpupm = <6>;
				scmi-plt = <7>;
				scmi-smi = <8>;
				scmi-cm = <9>;
				scmi-slbc = <10>;
				scmi-ssc = <11>;
				scmi-ise = <12>;
			};
		};
	};

	swpm: swpm {
		compatible = "mediatek,mtk-swpm";
		pmu-boundary-num = <0>;
		pmu-dsu-support = <1>;
		pmu-dsu-type = <11>;
		pmu-ai-support = <0>;
	};

	sleep@1c001000 {
		compatible = "mediatek,sleep";
		reg = <0 0x1c001000 0 0x1000>;
		interrupts = <GIC_SPI 802 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	wla: wla@1035d000 {
		compatible = "mediatek,wla";
		reg = <0 0x1035d000 0 0x1000>, <0 0x1035e000 0 0x1000>;
		wla-enable = <1>;
		init-setting-ver = "bypass_mode";
		group-hw-max = <0x8>;
		group-ctrl = <&group_0>;
		monitor-hw-ch-max = <16>;
		monitor-hw-sta-max = <3>;
		dbg-latch-hw-max = <6>;
		dbg-latch-sta-hw-max = <3>;
		monitor-channel = <&ch_0 &ch_1 &ch_2>,
						<&ch_3 &ch_4 &ch_5 &ch_6>;
		monitor-status = <&mon_sta_1 &mon_sta_2 &mon_sta_3>;
		dbg-latch = <&latch_0 &latch_1 &latch_2>,
					<&latch_3 &latch_4 &latch_5>;
		dbg-latch-status = <&lat_sta_1 &lat_sta_2 &lat_sta_3>;
		group-ctrl-list {
			group_0: group-0 {
				master-sel = <0x80000067 0x0a7fff07>;
				debounce = <0xd>;
				strategy = <0x0>;
				ignore-urgent = <0x0>;
			};
		};
		monitor-channel-list {
			ch_0: ch-0 {
				sig-sel = <0>;
				bit-sel = <24>;
				trig-type = <3>;
			};
			ch_1: ch-1 {
				sig-sel = <3>;
				bit-sel = <16>;
				trig-type = <2>;
			};
			ch_2: ch-2 {
				sig-sel = <3>;
				bit-sel = <17>;
				trig-type = <2>;
			};
			ch_3: ch-3 {
				sig-sel = <3>;
				bit-sel = <12>;
				trig-type = <3>;
			};
			ch_4: ch-4 {
				sig-sel = <3>;
				bit-sel = <13>;
				trig-type = <3>;
			};
			ch_5: ch-5 {
				sig-sel = <3>;
				bit-sel = <4>;
				trig-type = <2>;
			};
			ch_6: ch-6 {
				sig-sel = <3>;
				bit-sel = <5>;
				trig-type = <2>;
			};
		};
		monitor-status-list {
			mon_sta_1: mon-sta-1 {
				mux = <0x5>;
			};
			mon_sta_2: mon-sta-2 {
				mux = <0x4>;
			};
			mon_sta_3: mon-sta-3 {
				mux = <0x2>;
			};
		};
		dbg-latch-list {
			latch_0: latch-0 {
				sel = <0x0>;
			};
			latch_1: latch-1 {
				sel = <0x1>;
			};
			latch_2: latch-2 {
				sel = <0x4>;
			};
			latch_3: latch-3 {
				sel = <0x5>;
			};
			latch_4: latch-4 {
				sel = <0x6>;
			};
			latch_5: latch-5 {
				sel = <0x7>;
			};
		};
		dbg-latch-status-list {
			lat_sta_1: lat-sta-1 {
				mux = <0x0>;
			};
			lat_sta_2: lat-sta-2 {
				mux = <0x1>;
			};
			lat_sta_3: lat-sta-3 {
				mux = <0x6>;
			};
		};
	};

	mtk_lpm: mtk-lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		lpm-kernel-suspend = <0>;
		suspend-method = "enable";
		common-sodi = <1>;

		logger-enable-states = "mcusysoff_l", "mcusysoff_m", "mcusysoff_b", "system_vcore";

		irq-remain = <&edge_keypad>,
				<&level_spi0>,
				<&level_spi1>,
				<&level_spi2>,
				<&level_spi3>,
				<&level_spi4>,
				<&level_spi5>,
				<&level_spi6>,
				<&level_spi7>,
				<&level_dsi0>,
				<&level_dpc>,
				<&level_apusys_rv_apu_wdt>,
				<&level_apusys_rv_mbox0 &level_apusys_rv_mbox1>,
				<&level_apusys_rv_ce_exp>,
				<&level_apusys_hw_apu_logtop>;

		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1 &spm_emi>,
				<&spm_pmic &spm_vcore>;
		constraints = <&rc_vcore &rc_bus26m &rc_syspll>;
		lpm-gov-enable = <1>;
		cpu-gov-info = <&cpul &cpum &cpub>;
		cg-shift = <0>; /* cg blocking index */
		pll-shift = <0>; /* pll blocking index */

		mcusys-cnt-chk = <0>;

		hwreq = "hw_cg", "peri_req";

		cpupm_sysram: cpupm-sysram@11b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@c040000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c040000 0 0x1000>;
		};

		lpm_sysram: lpm-sysram@11b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			edge_keypad: edge-keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
			level_spi0: level-spi0 {
				target = <&spi0>;
				value = <0 0 0 0>;
			};
			level_spi1: level-spi1 {
				target = <&spi1>;
				value = <0 0 0 0>;
			};
			level_spi2: level-spi2 {
				target = <&spi2>;
				value = <0 0 0 0>;
			};
			level_spi3: level-spi3 {
				target = <&spi3>;
				value = <0 0 0 0>;
			};
			level_spi4: level-spi4 {
				target = <&spi4>;
				value = <0 0 0 0>;
			};
			level_spi5: level-spi5 {
				target = <&spi5>;
				value = <0 0 0 0>;
			};
			level_spi6: level-spi6 {
				target = <&spi6>;
				value = <0 0 0 0>;
			};
			level_spi7: level-spi7 {
				target = <&spi7>;
				value = <0 0 0 0>;
			};
			level_dsi0: level-dsi0 {
				target = <&dsi0>;
				value = <0 0 0 0>;
			};
			level_dpc: level-dpc {
				target = <&disp_dpc>;
				value = <0 0 0 0>;
			};
			level_apusys_rv_apu_wdt: level-apusys-rv-apu-wdt {
				target = <&apusys_rv>;
				value = <0 0 0 0>;
			};
			level_apusys_rv_mbox0: level-apusys-rv-mbox0 {
				target = <&apusys_rv>;
				value = <0 1 0 0>;
			};
			level_apusys_rv_mbox1: level-apusys-rv-mbox1 {
				target = <&apusys_rv>;
				value = <0 2 0 0>;
			};
			level_apusys_rv_ce_exp: level-apusys-rv-ce-exp {
				target = <&apusys_rv>;
				value = <0 3 0 0>;
			};
			level_apusys_hw_apu_logtop: level-apusys-hw-apu-logtop {
				target = <&apusys_hw_logger>;
				value = <0 0 0 0>;
			};
		};

		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <0>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <0>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <0>;
			};
			dram_s0: dram-s0 {
				id = <0x00000003>;
				value = <0>;
			};
			dram_s1: dram-s1 {
				id = <0x00000004>;
				value = <0>;
			};
			spm_vcore: spm-vcore {
				id = <0x00000005>;
				value = <0>;
			};
			spm_emi: spm-emi {
				id = <0x00000006>;
				value = <0>;
			};
			spm_pmic: spm-pmic {
				id = <0x00000007>;
				value = <0>;
			};
		};
		constraint-list {
			rc_syspll: rc-syspll {
				rc-name = "syspll";
				id = <0x00000002>;
				value = <1>;
				cond-info = <1>;
			};
			rc_bus26m: rc-bus26m {
				rc-name = "bus26m";
				id = <0x00000001>;
				value = <1>;
				cond-info = <1>;
			};
			rc_vcore: rc-vcore {
				rc-name = "vcore";
				id = <0x00000000>;
				value = <1>;
				cond-info = <1>;
			};
		};

		cpu-gov-info-list {
			cpul: cpul {
				last-idle-state = "system-vcore";
				hidden-state = "wfi", "cpuoff-l";
			};
			cpum: cpum {
				last-idle-state = "system-vcore";
				hidden-state = "wfi", "cpuoff-m";
			};
			cpub: cpub {
				last-idle-state = "system-vcore";
				hidden-state = "wfi", "cpuoff-b";
			};
		};

		spm_resource_setting: spm-resource-setting {
			compatible = "mediatek,spm-resource-setting";
			setting-size = <11>;
			setting-value-table =
					<0x53504d00>,
					<0x000004e2>,
					<0x0000007d>,
					<0x000010cc>,
					<0x0000007d>,
					<0x000010cc>,
					<0x0000007d>,
					<0x00000320>,
					<0x00000000>,
					<0x000007d0>,
					<0x0000003c>;
		};
	};
	mmqos-wrapper {
			compatible = "mediatek,mt6899-mmqos-wrapper";
	};

	mmqos: interconnect {
		compatible = "mediatek,mt6899-mmqos";
		#mtk-interconnect-cells = <1>;
		mediatek,larbs-supply = <&smi_larb0 &smi_larb1 &smi_larb2
					&smi_larb3 &smi_larb4 &smi_larb5
					&smi_larb7 &smi_larb8 &smi_larb9
					&smi_larb11 &smi_larb12 &smi_larb13
					&smi_larb14 &smi_larb15 &smi_larb16
					&smi_larb17 &smi_larb18 &smi_larb19
					&smi_larb20 &smi_larb21 &smi_larb22
					&smi_larb23 &smi_larb25 &smi_larb26
					&smi_larb27 &smi_larb28 &smi_larb29
					&smi_larb30 &smi_larb32 &smi_larb33
					&smi_larb34 &smi_larb35 &smi_larb36
					&smi_larb37 &smi_larb38>;
		mediatek,commons-supply = <&smi_disp_common>, <&smi_mdp_common>;
		mmqos-state = <0x175ed>;
		mmqos-log-level = <0>;
		clocks = <&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>;
		clock-names = "mm", "mdp";
		interconnects = <&dvfsrc MT6873_MASTER_MMSYS &dvfsrc MT6873_SLAVE_DDR_EMI>,
				<&dvfsrc MT6873_MASTER_HRT_MMSYS
				&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
		interconnect-names = "icc-bw", "icc-hrt-bw";
		vmmrc-base = <0x1ec00000>;
		vmmrc-mask = <0x2e814>;
		vmmrc-mask-bit = <8>;
		vmmrc-on-table = <0x2e788>;
		vmmrc-off-table = <0x2e7a8>;
		mminfra-base = <0x1e800000>;
		r-hrt-ostdl = <1>;
		w-hrt-ostdl = <1>;
	};

	apusys-apummu {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,rv-apummu-mt6899";
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu1 M4U_PORT_L42_APU_CODE>;
	};

	mtk_apu_mem_data: mtk-apu-mem-data {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, apu_mem_data";
		status = "okay";
		type = <2>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&apu_iommu1 M4U_PORT_L42_APU_DATA>;
	};

	mtk_apu_mem_code: mtk-apu-mem-code {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, apu_mem_code";
		status = "okay";
		type = <1>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_PORT_L42_APU_CODE>;
	};

	mdla {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, mdla-rv";
		core-num = <2>;
		version = <0x68990505>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu1 M4U_PORT_L42_APU_CODE>;
	};

	mvpu {
		compatible = "mediatek, mt6899-mvpu";
		core-num = <1>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu1 M4U_PORT_L42_APU_CODE>;
	};

	camisp-l13-1 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <13>;
		iommus = <&disp_iommu M4U_L13_P0_CAMSV_B_CQI_E1>,
			<&disp_iommu M4U_L13_P1_CAMSV_B0_WDMA>,
			<&disp_iommu M4U_L13_P2_CAMSV_B1_WDMA>;
	};

	camisp-l14-1 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <14>;
		iommus = <&disp_iommu M4U_L14_P0_CAMSV_A_CQI_E1>,
			<&disp_iommu M4U_L14_P1_CAMSV_A0_WDMA>,
			<&disp_iommu M4U_L14_P2_CAMSV_A1_WDMA>;
	};

		lvts: lvts@10315000 {
		compatible = "mediatek,mt6899-lvts";
		#thermal-sensor-cells = <1>;
		reg = <0 0x10315000 0 0x1000>,
				<0 0x10316000 0 0x1000>,
				<0 0x19004000 0 0x1000>,
				<0 0x13ff0000 0 0x1000>;
		interrupts = <GIC_SPI 892 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 893 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 656 IRQ_TYPE_LEVEL_HIGH 0>;

		nvmem-cells = <&lvts_e_data1 &lvts_e_data2 &lvts_e_data3
				&lvts_e_data4 &lvts_e_data5 &lvts_e_data6
				&lvts_e_data7 &lvts_e_data8 &lvts_e_data9>;
		nvmem-cell-names = "e_data1","e_data2","e_data3","e_data4","e_data5",
				"e_data6","e_data7","e_data8","e_data9";
	};

	tboard_thermistor1: thermal-ntc1@1cc00554 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc00554 0 0x4>; /* TIA DATA T0 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor2: thermal-ntc2@1cc00558 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc00558 0 0x4>; /* TIA DATA T1 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor3: thermal-ntc3@1cc0055c {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1cc0055c 0 0x4>; /* TIA DATA T2 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor4: thermal-ntc4 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K | AUXADC_VIN2)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};

	tboard_thermistor5: thermal-ntc5 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K | AUXADC_VIN3)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};

	mt6363_temp: mt6363-temp {
		compatible = "mediatek,mt6363-pmic-temp";
		io-channels =
			<&pmic_adc AUXADC_CHIP_TEMP>,
			<&pmic_adc AUXADC_VCORE_TEMP>,
			<&pmic_adc AUXADC_VPROC_TEMP>,
			<&pmic_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6363_ts1",
			"pmic6363_ts2",
			"pmic6363_ts3",
			"pmic6363_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6363_thermal_efuse>;
		nvmem-cell-names = "mt6363_e_data";
	};

	mt6368_temp: mt6368-temp {
		compatible = "mediatek,mt6368-pmic-temp";
		io-channels =
			<&mt6368_adc AUXADC_CHIP_TEMP>,
			<&mt6368_adc AUXADC_VCORE_TEMP>,
			<&mt6368_adc AUXADC_VPROC_TEMP>,
			<&mt6368_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6368_ts1",
			"pmic6368_ts2",
			"pmic6368_ts3",
			"pmic6368_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6368_thermal_efuse>;
		nvmem-cell-names = "mt6368_e_data";
	};

	wifi_cooler: wifi-cooler {
		compatible = "mediatek,wifi-level-cooler";
		#cooling-cells = <2>;
	};

	charger_cooler: charger-cooler {
		compatible = "mediatek,mt6375-charger-cooler";
		#cooling-cells = <2>;
	};

	backlight_cooler: backlight-cooler {
		compatible = "mediatek,backlight-cooler";
		backlight-names = "lcd-backlight";
		#cooling-cells = <2>;
	};

	therm_intf: therm-intf@114000 {
		compatible = "mediatek,therm_intf";
		reg = <0 0x00114000 0 0x400>,
			<0 0x0c0dcf50 0 0x400>;
		reg-names = "therm_sram",
			"therm_cputcm";
	};

	thermal_zones: thermal-zones {
		soc_max: soc_max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 0>;
			trips {
				soc_max_crit: so-max-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		cpu-little-core0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 1>;
			trips {
				cpu_little_core0_crit: cpu-little-core0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 2>;
			trips {
				cpu_little_core1_crit: cpu-little-core1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 3>;
			trips {
				cpu_little_core2_crit: cpu-little-core2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 4>;
			trips {
				cpu_little_core3_crit: cpu-little-core3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core4-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 5>;
			trips {
				cpu_medium_core4_0_crit: cpu-medium-core4-0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core4-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 6>;
			trips {
				cpu_medium_core4_1_crit: cpu-medium-core4-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core5-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 7>;
			trips {
				cpu_medium_core5_0_crit: cpu-medium-core5-0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-medium-core5-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 8>;
			trips {
				cpu_medium_core5_1_crit: cpu-medium-core5-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core6-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 9>;
			trips {
				cpu_big_core6_0_crit: cpu-big-core6-0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core6-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 10>;
			trips {
				cpu_big_core6_1_crit: cpu-big-core6-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core7-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 11>;
			trips {
				cpu_big_core7_0_crit: cpu-big-core7-0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core7-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 12>;
			trips {
				cpu_big_core7_1_crit: cpu-big-core7-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 13>;
			trips {
				cpu_dsu0_crit: cpu-dsu0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 14>;
			trips {
				cpu_dsu1_crit: cpu-dsu1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 15>;
			trips {
				cpu_dsu2_crit: cpu-dsu2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 16>;
			trips {
				cpu_dsu3_crit: cpu-dsu3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 17>;
			trips {
				soc_top0_crit: soc-top0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 18>;
			trips {
				soc_top1_crit: soc-top1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 19>;
			trips {
				soc_top2_crit: soc-top2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top3{
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 20>;
			trips {
				soc_top3_crit: soc-top3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 21>;
			trips {
				soc_bot0_crit: soc-bot0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 22>;
			trips {
				soc_bot1_crit: soc-bot1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 23>;
			trips {
				soc_bot2_crit: soc-bot2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 24>;
			trips {
				soc_bot3_crit: soc-bot3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		apu-a0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 25>;
			trips {
					apu_a0_crit: apu-a0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		gpu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 28>;
			trips {
					gpu2_crit: gpu2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		gpu0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 26>;
			trips {
					gpu0_crit: gpu0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		gpu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 27>;
			trips {
					gpu1_crit: gpu1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};

		ap_ntc: ap_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor1>;

			trips {
				ap_ntc_crit: ap-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		nrpa_ntc: nrpa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor2>;

			trips {
				nrpa_ntc_crit: nrpa-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		ltepa_ntc: ltepa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor3>;

			trips {
				ltepa_ntc_crit: ltepa-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		quiet_ntc: quiet_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor4>;

			trips {
				quiet_ntc_crit: quiet-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		wifi_ntc: wifi-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor5>;

			trips {
				wifi_ntc_crit: wifi-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		consys {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&consys>;

			trips {
				consys_crit: consys-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};

		pmic6363-vio18 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 0>;

			trips {
				pmic6363_vio18_crit: pmic6363-vio18-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs1-vs3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 1>;

			trips {
				pmic6363_vs1_vs3_crit: pmic6363-vs1-vs3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-bk3-bk7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 2>;

			trips {
				pmic6363_bk3_bk7_crit: pmic6363-bk3-bk7-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 3>;

			trips {
				pmic6363_vs2_crit: pmic6363-vs2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};

		pmic6368-buck1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 0>;

			trips {
				pmic6368_buck1_crit: pmic6368-buck1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6368-vpa {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 1>;

			trips {
				pmic6368_vpa_crit: pmic6368-vpa-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6368-vcn33-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 2>;

			trips {
				pmic6368_vcn33_1_crit: pmic6368-vcn33-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6368-vrf18-aif {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 3>;

			trips {
				pmic6368_vrf18_aif_crit: pmic6368-vrf18-aif-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin-max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 0>;
			trips {
				vtskin_max_crit: vtskin-max-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 1>;
			trips {
				vtskin1_crit: vtskin1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 2>;
			trips {
				vtskin2_crit: vtskin2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 3>;
			trips {
				vtskin3_crit: vtskin3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 4>;
			trips {
				vtskin4_crit: vtskin4-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin5 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 5>;
			trips {
				vtskin5_crit: vtskin5-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin6 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 6>;
			trips {
				vtskin6_crit: vtskin6-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 7>;
			trips {
				vtskin7_crit: vtskin7-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin8 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 8>;
			trips {
				vtskin8_crit: vtskin8-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin9 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 9>;
			trips {
				vtskin9_crit: vtskin9-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin10 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 10>;
			trips {
				vtskin10_crit: vtskin10-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
	};
	vtskin: vtskin {
		compatible = "mediatek,mt6899-virtual-tskin";
		#thermal-sensor-cells = <1>;
	};

	disp-vcore-vdisp-ctrl@0 {
		compatible = "mediatek,mt6899-vdisp-ctrl-v1";
		power-domains = <&hfrpsys  MT6899_POWER_DOMAIN_DISP_VCORE>;
		disp-pd-id = <0>;
	};

	disp1-vdisp-ctrl@1 {
		compatible = "mediatek,mt6899-vdisp-ctrl-v1";
		power-domains = <&hfrpsys  MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
		disp-pd-id = <1>;
	};

	disp0-vdisp-ctrl@2 {
		compatible = "mediatek,mt6899-vdisp-ctrl-v1";
		power-domains = <&hfrpsys  MT6899_POWER_DOMAIN_DIS0_SHUTDOWN>;
		disp-pd-id = <2>;
	};

	ovl0-vdisp-ctrl@4 {
		compatible = "mediatek,mt6899-vdisp-ctrl-v1";
		power-domains = <&hfrpsys  MT6899_POWER_DOMAIN_OVL0_SHUTDOWN>;
		disp-pd-id = <4>;
	};

	mml1-vdisp-ctrl@5 {
		compatible = "mediatek,mt6899-vdisp-ctrl-v1";
		power-domains = <&hfrpsys  MT6899_POWER_DOMAIN_MML1_SHUTDOWN>;
		disp-pd-id = <5>;
	};

	mml0-vdisp-ctrl@6 {
		compatible = "mediatek,mt6899-vdisp-ctrl-v1";
		power-domains = <&hfrpsys  MT6899_POWER_DOMAIN_MML0_SHUTDOWN>;
		disp-pd-id = <6>;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;

		lkg: lkg@c2c2310 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x0c2c2310 0 0xc00>;
		};

		performance: performance-controller@c0dd360 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0c0dd360 0 0x120>,
					<0 0x0c0dd480 0 0x120>,
					<0 0x0c0dd5a0 0 0x120>;
			reg-names = "performance-domain0",
						"performance-domain1",
						"performance-domain2";
			#performance-domain-cells = <1>;
		};

		cpu_mcucfg: mcusys-ao-cfg@c000000 {
			reg = <0 0x0c000000 0 0x10000>; /* 64KB */
		};

		cpu_pll: mcusys-pll1u-top@c030000 {
			reg = <0 0x0c030000 0 0x1000>; /* 4KB */
		};

		csram_sys: csram-sysram@11bc00 {
			reg = <0 0x0011bc00 0 0x1400>; /* 5KB */
		};

		curve_adj: curve-adjust@c0dfd80 {
			reg = <0 0x0c0dfd80 0 0x280>;
		};

		sys-cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
			interrupts = <GIC_SPI 959 IRQ_TYPE_NONE 0>;
		};

		ccu_rproc: ccu_rproc@1b080000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc";
			reg = <0 0x1b080000 0 0xd000>;
			interrupts = <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_CCU_AO>;
			mediatek,larbs = <&smi_larb30>;
			clocks =
					<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
					<&topckgen_clk CLK_TOP_CCUSYS_SEL>,
					<&topckgen_clk CLK_TOP_CCUTM_SEL>,
					<&ccu_main_clk CLK_CCU2MM0_GALS_CON_CCU>,
					<&ccu_main_clk CLK_CCU_LARB19_CON_CCU>,
					<&ccu_main_clk CLK_CCU2INFRA_GALS_CON_CCU>,
					<&ccu_main_clk CLK_CCUSYS_CCU0_CON_CCU0>,
					<&cam_vcore_r1a_clk CLK_CAMV_CV_MM0_SC_DCM_DIS_CCU>;
			clock-names =
					"TOP_CCU_AHB",
					"TOP_CCUSYS",
					"TOP_CCUTM",
					"CCU2MM0_GALS",
					"CCU_LARB",
					"CCU_INFRA",
					"CCUSYS_CCU0",
					"CAM_VCORE_CG";
			mediatek,ccu_rproc1 = <&ccu_rproc1>;
			mediatek,cammainpwr = <&ccucammain>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_L30_P1_CCUO>,
				 <&mdp_iommu M4U_L30_P0_CCUI>;
			mmqos-supply = <&mmqos>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_L30_P1_CCUO)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_L30_P0_CCUI)
				&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"ccu_o",
				"ccu_i";
			secured = "yes";
			ccu_version = <81>;
			ccu_sramSize = <0x00010000>;
			ccu_sramOffset = <0x00040000>;
			ccu_dramSize = <0x00100000>;
			ccu_dramAddr = <0x80000000>;
			ccu_emiRegion = <20>;
			ccu-sramcon-offset = <0x00000ed0>;
			ccu-exch-base = <0x1b0b0000>;
			ccu-cores = <1>;
		};

		ccucammain: ccucammain {
			compatible = "mediatek,ccucammain";
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
		};

		ccu_rproc1: ccu_rproc1@1b180000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc1";
			reg = <0 0x1b180000 0 0xd000>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_L30_P3_CCUO2>,
				<&mdp_iommu M4U_L30_P2_CCUI2>;
			mmqos-supply = <&mmqos>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_L30_P3_CCUO2)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_L30_P2_CCUI2)
				&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"ccu_o",
				"ccu_i";
			ccu-exch-base = <0x1b1b0000>;
			ccu-cores = <1>;
		};

		nth-emi-mbist-pdn-apb@10205000 {
			compatible = "mediatek,nth_emi_mbist_pdn_apb";
			reg = <0 0x10205000 0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6899-devapc";
			reg = <0 0x10207000 0 0x1000>, /* infra pd */
				<0 0x10274000 0 0x1000>, /* infra1 pd */
				<0 0x11020000 0 0x1000>, /* peri pd */
				<0 0x1c01c000 0 0x1000>, /* vlp pd */
				<0 0x1e019000 0 0x1000>, /* adsp pd */
				<0 0x1e836000 0 0x1000>, /* mminfra pd */
				<0 0x1eca4000 0 0x1000>, /* mmup pd */
				<0 0x13fa2000 0 0x1000>, /* gpu pd */
				<0 0x13fa4000 0 0x1000>, /* gpu1 pd */
				<0 0x10030000 0 0x1000>, /* infra ao */
				<0 0x1103c000 0 0x1000>, /* peri ao */
				<0 0x1c018000 0 0x1000>, /* vlp ao */
				<0 0x1e01c000 0 0x1000>, /* adsp ao */
				<0 0x1e820000 0 0x1000>, /* mminfra ao */
				<0 0x1e830000 0 0x1000>, /* mmup ao */
				<0 0x13fa1000 0 0x1000>, /* gpu ao */
				<0 0x1020e000 0 0x1000>, /* infracfg ao */
				<0 0x10033000 0 0x1000>, /* swp */
				<0 0x0010c000 0 0x1000>; /* sramrom */
			interrupts = <GIC_SPI 898 IRQ_TYPE_LEVEL_HIGH 0>, /* infra irq */
				<GIC_SPI 702 IRQ_TYPE_LEVEL_HIGH 0>, /* peri irq */
				<GIC_SPI 854 IRQ_TYPE_LEVEL_HIGH 0>, /* vlp irq */
				<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH 0>, /* adsp irq */
				<GIC_SPI 661 IRQ_TYPE_LEVEL_HIGH 0>, /* mminfra irq */
				<GIC_SPI 537 IRQ_TYPE_LEVEL_HIGH 0>, /* mmup irq */
				<GIC_SPI 655 IRQ_TYPE_LEVEL_HIGH 0>; /* gpu irq */
		};

		bus-dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0 0x10208000 0 0x1000>;
		};

		ap-ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0 0x10209000 0 0x1000>;
		};

		md-ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0 0x1020a000 0 0x1000>;
		};

		dsi_te:dsi-te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};

		dsi1_te: dsi1-te {
			compatible = "mediatek, dsi1_te-eint";
			status = "disabled";
		};

		ap-ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md-ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		infra-mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x1020e000 0 0x1000>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0 0x1020f000 0 0x1000>;
		};

		dxcc-sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0 0x10210000 0 0x1000>;
		};

		md2md-md1-ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0 0x10211000 0 0x1000>;
		};

		cq-dma@10212000 {
			compatible = "mediatek,cq_dma";
			reg = <0 0x10212000 0 0x1000>;
			interrupts = <GIC_SPI 886 IRQ_TYPE_NONE 0>;
		};

		md2md-md2-ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0 0x10213000 0 0x1000>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra-bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		sub-infra-bcrm@10216000 {
			compatible = "mediatek,sub_infra_bcrm";
			reg = <0 0x10216000 0 0x1000>;
		};

		nsmpu: nsmpu@10351000 {
			compatible = "mediatek,smpu";
			name = "nsmpu";
			reg = <0 0x10351000 0 0x1000>;
			interrupts = <GIC_SPI 521 IRQ_TYPE_LEVEL_HIGH 0>;
			sr-cnt = <63>;
			aid-cnt = <256>;
			aid-num-per-set = <32>;
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28
				0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			dump-md = <0xe40 0xe48 0xe4c 0xe50 0xe54 0xe58 0xe5c 0xe60 0xe68
				0xec0 0xec8 0xecc 0xed0 0xed4 0xed8 0xedc 0xee0 0xee8>;
			clear = <0xe00 0x1 1>,
				<0xe00 0x0 1>,
				<0xe80 0x1 1>,
				<0xe80 0x0 1>;
			mask =  <0xe00 0x2 1>,
				<0xe80 0x2 1>,
				<0xe40 0x2 1>,
				<0xec0 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x0 0x2 0x9 0x2>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xc000 0x4000 0x7 0xc000 0x4001>;
			bypass-wce = <0x5 0xf3 0x7 0x16>;
			mediatek,slc-b-mode;
		};
		ssmpu: ssmpu@10355000{
			compatible = "mediatek,smpu";
			name = "ssmpu";
			reg = <0 0x10355000 0 0x1000>;
			interrupts = <GIC_SPI 523 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28
				0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			dump-md = <0xe40 0xe48 0xe4c 0xe50 0xe54 0xe58 0xe5c 0xe60 0xe68
				0xec0 0xec8 0xecc 0xed0 0xed4 0xed8 0xedc 0xee0 0xee8>;
			clear = <0xe00 0x1 1>,
				<0xe00 0x0 1>,
				<0xe80 0x1 1>,
				<0xe80 0x0 1>;
			mask =  <0xe00 0x2 1>,
				<0xe80 0x2 1>,
				<0xe40 0x2 1>,
				<0xec0 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x0 0x2 0x9 0x2>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xc000 0x4000 0x7 0xc000 0x4000>;
			bypass-wce = <0x5 0xf3 0x7 0x16>;
			mediatek,slc-b-mode;
		};
		nkp: nkp@10351000 {
			compatible = "mediatek,smpu";
			name = "nkp";
			reg = <0 0x10351000 0 0x1000>;
			interrupts = <GIC_SPI 522 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xc04 0xc10 0xc14>;
			clear = <0x410 0x1 1>,
				<0x410 0x0 1>;
			mask =  <0x410 0x2 1>,
				<0xe40 0x2 1>,
				<0xec0 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x1 0xf 0x3 0xf>;
			mediatek,slc-b-mode;
		};
		skp: skp@10355000 {
			compatible = "mediatek,smpu";
			name = "skp";
			reg = <0 0x10355000 0 0x1000>;
			interrupts = <GIC_SPI 524 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xc04 0xc10 0xc14>;
			clear = <0x410 0x1 1>,
				<0x410 0x0 1>;
			mask =  <0x410 0x2 1>,
				<0xe40 0x2 1>,
				<0xec0 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x1 0xf 0x3 0xf>;
			mediatek,slc-b-mode;
		};

		dbg-tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0 0x10218000 0 0x1000>;
		};

		lastbus: lastbus@10023000 {
			compatible = "mediatek,lastbus";
			reg = <0 0x10023000 0 0x1000>;
			enabled = <1>;
			sw-version = <1>;
			timeout-ms = <200>;
			timeout-type = <0>;
			timeout-warning = <0>;
			monitors {
				monitor1 {
					monitor-name = "debug_ctrl_ao_INFRA_AO";
					base = <0x10023000>;
					num-ports = <41>;
					bus-status-offset = <0x14>;
					bus-status-num = <4>;
					bus-freq-mhz = <78>;
				};
				monitor2 {
					monitor-name = "debug_ctrl_ao_INFRA_AO1";
					base = <0x1002b000>;
					num-ports = <57>;
					bus-status-offset = <0x24>;
					bus-status-num = <8>;
					bus-freq-mhz = <78>;
				};
				monitor3 {
					monitor-name = "debug_ctrl_ao_NEMI_AO";
					base = <0x10042000>;
					num-ports = <14>;
					bus-status-offset = <0x18>;
					bus-status-num = <6>;
					bus-freq-mhz = <800>;
				};
				monitor4 {
					monitor-name = "debug_ctrl_ao_SEMI_AO";
					base = <0x10028000>;
					num-ports = <14>;
					bus-status-offset = <0x18>;
					bus-status-num = <6>;
					bus-freq-mhz = <800>;
				};
				monitor5 {
					monitor-name = "debug_ctrl_ao_PERI_PAR_AO";
					base = <0x11037000>;
					num-ports = <21>;
					bus-status-offset = <0x14>;
					bus-status-num = <5>;
					bus-freq-mhz = <156>;
				};
				monitor6 {
					monitor-name = "debug_ctrl_ao_VLP_AO";
					base = <0x1c01d000>;
					num-ports = <12>;
					bus-status-offset = <0xc>;
					bus-status-num = <3>;
					bus-freq-mhz = <156>;
				};
				monitor7 {
					monitor-name = "debug_ctrl_ao_MM_AO";
					base = <0x1e835000>;
					num-ports = <26>;
					bus-status-offset = <0xc>;
					bus-status-num = <3>;
					bus-freq-mhz = <688>;
					isr-dump = <0>;
				};
				monitor8 {
					monitor-name = "debug_ctrl_ao_MMUP_AO";
					base = <0x11651000>;
					num-ports = <18>;
					bus-freq-mhz = <728>;
					isr-dump = <0>;
				};
			};
		};

		drm: drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0 0x1000d000 0 0x1000>;
			ver = <2>;
			sec-write = <1>;
		};

		soc_dbg_error_flag: soc-dbg-error-flag@d01a000 {
			compatible = "mediatek, soc-dbg-error-flag";
			reg = <0 0x0d01a000 0 0x1000>;
			interrupts = <GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "dbg-error-flag";
			/* error flag mask description */
			infra-lastbus-timeout-mask = <0x1>;
			peri-lastbus-timeout-mask = <0x2>;
			dram-md32-wdt-event-ch-a-mask = <0x4>;
			dram-md32-wdt-event-ch-b-mask = <0x8>;
			dram-md32-wdt-event-ch-c-mask = <0x10>;
			dram-md32-wdt-event-ch-d-mask = <0x20>;
			ap-tracker-timeout-mask = <0x100>;
			infra-tracker-timeout-mask = <0x200>;
			mcu2sub-emi-m1-parity-mask = <0x10000>;
			mcu2sub-emi-m0-parity-mask = <0x20000>;
			mcu2emi-m1-parity-mask = <0x40000>;
			mcu2emi-m0-parity-mask = <0x80000>;
			mcu2infra-reg-parity-mask = <0x100000>;
			infra-l3-cache2mcu-parity-mask = <0x200000>;
			emi-parity-cen-mask = <0x400000>;
			emi-parity-sub-cen-mask = <0x800000>;
			emi-parity-chan1-mask = <0x1000000>;
			emi-parity-chan2-mask = <0x2000000>;
			emi-parity-chan3-mask = <0x4000000>;
			emi-parity-chan4-mask = <0x8000000>;
			dramc-error-flag-ch-a-mask = <0x10000000>;
			dramc-error-flag-ch-b-mask = <0x20000000>;
			dramc-error-flag-ch-c-mask = <0x40000000>;
			dramc-error-flag-ch-d-mask = <0x80000000>;
		};

		tracker: tracker@10208000 {
			compatible = "mediatek,tracker";
			reg = <0 0x10208000 0 0x1000>;
			timer-sep = <0>;
			no-w-valid-chk = <1>;
			subsys {
				tracker1 {
					sys-name = "AP";
					sys-base = <0x10208000>;
					entry-num = <64>;
					interrupts = <GIC_SPI 905 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "ap_tracker_irq";
				};
				tracker2 {
					sys-name = "INFRA";
					sys-base = <0x10314000>;
					entry-num = <32>;
					interrupts = <GIC_SPI 906 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "infra_tracker_irq";
				};
			};
		};

		dfd_soc: dfd-soc {
			compatible = "mediatek,dfd_soc";
			enabled = <1>;
			dfd-timeout = <0x1000>;
			dfd-timeout-debug = <0x1000>;
			buf-length = <0x200000>;
			buf-length-debug = <0x300000>;
			buf-addr-align = <0x400000>;
			buf-addr-max = <0xffffffff>;
		};

		emicen: emicen@10219000 {
			compatible = "mediatek,mt6877-emicen";
			reg = <0 0x10219000 0 0x1000>,
				<0 0x1021d000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
		};

		emichn: emichn@10235000 {
			compatible = "mediatek,common-emichn";
			reg = <0 0x10235000 0 0x1000>,
				<0 0x10245000 0 0x1000>,
				<0 0x10255000 0 0x1000>,
				<0 0x10265000 0 0x1000>;
		};

		emimpu: emimpu@10226000 {
			compatible = "mediatek,common-emimpu";
			reg = <0 0x10226000 0 0x1000>,
				  <0 0x10225000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			interrupts = <GIC_SPI 899 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x1f0 0x80000000 1>,
				<0x160 0xffffffff 16>,
				<0x200 0x00000003 16>;
			clear-md = <0x1fc 0x80000000 1>;
			smc-clear = <1>;
		};

		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			reg = <0 0x1026c000 0 0x1000>,   /* FAKE_ENG_0 */
					<0 0x10310000 0 0x1000>, /* FAKE_ENG_1 */
					<0 0x1026d000 0 0x1000>, /* FAKE_ENG_2 */
					<0 0x10311000 0 0x1000>; /* FAKE_ENG_3 */
			mediatek,emi-reg = <&emicen>;
			pre-setting {
				setting1 {
					reg-name = "SLEEP_PROT_EN_8";
					addr = <0x1002c100>;
					mask-value = <0x1800>;
					set-value = <0x0>;
				};
				setting2 {
					reg-name = "SLEEP_PROT_EN_9";
					addr = <0x1002c120>;
					mask-value = <0x1800>;
					set-value = <0x0>;
				};
				setting3 {
					reg-name = "N_DCM_FR";
					addr = <0x10270300>;
					mask-value = <0x0>;
					set-value = <0xff>;
				};
				setting4 {
					reg-name = "S_DCM_FR";
					addr = <0x1030e300>;
					mask-value = <0x0>;
					set-value = <0xff>;
				};
			};
		};

		emiisu {
			compatible = "mediatek,common-emiisu";
			ctrl-intf = <1>;
		};

		infra-device-mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021a000 0 0x1000>;
		};

		infra-device-mpu@1021b000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021b000 0 0x1000>;
		};

		infracfg-mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		infra-device-mpu@1021d000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021d000 0 0x1000>;
		};

		infra-device-mpu@1021e000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021e000 0 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0 0x1021f000 0 0x1000>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0 0x1021b400 0 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021b800 0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021bc00 0 0x400>;
		};

		mdcldmain@1021c000 {
			compatible = "mediatek,mdcldmain";
			reg = <0 0x1021c000 0 0x400>;
		};

		mdcldmaout@1021c400 {
			compatible = "mediatek,mdcldmaout";
			reg = <0 0x1021c400 0 0x400>;
		};

		mdcldmamisc@1021c800 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021c800 0 0x400>;
		};

		mdcldmamisc@1021cc00 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021cc00 0 0x400>;
		};

		infra-md@1021d000 {
			compatible = "mediatek,infra_md";
			reg = <0 0x1021d000 0 0x1000>;
		};

		bpi-bsi-slv0@1021e000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0 0x1021e000 0 0x1000>;
		};

		bpi-bsi-slv1@1021f000 {
			compatible = "mediatek,bpi_bsi_slv1";
			reg = <0 0x1021f000 0 0x1000>;
		};

		bpi-bsi-slv2@10225000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0 0x10225000 0 0x1000>;
		};

		m4u@10220000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10220000 0 0x1000>;
		};

		m4u@10221000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10221000 0 0x1000>;
		};

		m4u@10222000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10222000 0 0x1000>;
		};

		m4u@10223000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10223000 0 0x1000>;
		};

		apdma@10220000 {
			compatible = "mediatek,apdma";
			reg = <0 0x10220000 0 0x4000>;
		};

		m4u@10224000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10224000 0 0x1000>;
		};

		infra-device-mpu@10225000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x10225000 0 0x1000>;
		};

		emi-mpu@10226000 {
			compatible = "mediatek,emi_mpu";
			reg = <0 0x10226000 0 0x1000>;
		};

		infra-dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra-dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra-dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra-dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc: dramc@10230000 {
			compatible = "mediatek,mt6899-dramc",
					"mediatek,common-dramc";
			reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
				<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
				<0 0x10250000 0 0x2000>, /* DRAMC AO CHC */
				<0 0x10260000 0 0x2000>, /* DRAMC AO CHD */
				<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
				<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
				<0 0x10254000 0 0x1000>, /* DRAMC NAO CHC */
				<0 0x10264000 0 0x1000>, /* DRAMC NAO CHD */
				<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
				<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
				<0 0x10258000 0 0x2000>, /* DDRPHY AO CHC */
				<0 0x10268000 0 0x2000>, /* DDRPHY AO CHD */
				<0 0x10236000 0 0x2000>, /* DDRPHY NAO CHA */
				<0 0x10246000 0 0x2000>, /* DDRPHY NAO CHB */
				<0 0x10256000 0 0x2000>, /* DDRPHY NAO CHC */
				<0 0x10266000 0 0x2000>, /* DDRPHY NAO CHD */
				<0 0x10006000 0 0x1000>; /* SLEEP BASE */
			mr4-version = <0>;
			mr4-rg = <0x0090 0x0000ffff 0>;
			fmeter-version = <3>;
			use-real-freq = <1>;
			crystal-freq = <26>;
			pll-id = <0x0e98 0x02000000 25>;
			shu-lv = <0x0e98 0x0000c000 14>;
			shu-of = <0x700>;
			sdmpcw = <0x0908 0x0007fff8 3>,
					<0x0928 0x0007fff8 3>;
			posdiv = <0x090c 0x00003800 11>,
					<0x092c 0x00003800 11>;
			fbksel = <0x0910 0x00000040 6>,
					<0x0910 0x00000040 6>;
			dqsopen = <0x0d94 0x04000000 26>,
					<0x0d94 0x04000000 26>;
			async-ca = <0x0d08 0x00000001 0>,
					<0x0d08 0x00000001 0>;
			dq-ser-mode = <0x0dc4 0x00000018 3>,
					<0x0dc4 0x00000018 3>;
			fmeter-v3-update = <1>;
		};

		dramc-ch0-top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0 0x10230000 0 0x2000>;
		};

		dramc-ch0-top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0 0x10232000 0 0x2000>;
		};

		dramc-ch0-top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0 0x10234000 0 0x1000>;
		};

		dramc-ch0-top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0 0x10235000 0 0x1000>;
		};

		dramc-ch0-top4@10236000 {
			compatible = "mediatek,dramc_ch0_top4";
			reg = <0 0x10236000 0 0x2000>;
		};

		dramc-ch0-top5@10238000 {
			compatible = "mediatek,dramc_ch0_top5";
			reg = <0 0x10238000 0 0x2000>;
			interrupts = <GIC_SPI 505 IRQ_TYPE_NONE 0>;
		};

		dramc-ch0-top6@1023a000 {
			compatible = "mediatek,dramc_ch0_top6";
			reg = <0 0x1023a000 0 0x2000>;
		};

		ap-ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0 0x1023c000 0 0x1000>;
		};

		md-ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0 0x1023d000 0 0x1000>;
		};

		ap-ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
		};

		md-ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		dramc-ch1-top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10240000 0 0x2000>;
		};

		dramc-ch1-top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10242000 0 0x2000>;
		};

		dramc-ch1-top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10244000 0 0x1000>;
		};

		dramc-ch1-top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10245000 0 0x1000>;
		};

		dramc-ch1-top4@10246000 {
			compatible = "mediatek,dramc_ch1_top4";
			reg = <0 0x10246000 0 0x2000>;
		};

		dramc-ch1-top5@10248000 {
			compatible = "mediatek,dramc_ch1_top5";
			reg = <0 0x10248000 0 0x2000>;
			interrupts = <GIC_SPI 506 IRQ_TYPE_NONE 0>;
		};

		dramc-ch1-top6@1024a000 {
			compatible = "mediatek,dramc_ch1_top6";
			reg = <0 0x1024a000 0 0x2000>;
		};

		ap-ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md-ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		ipi-apb@1024e000 {
			compatible = "mediatek,ipi_apb";
			reg = <0 0x1024e000 0 0x2000>;
		};

		dramc-ch2-top0@10250000 {
			compatible = "mediatek,dramc_ch2_top0";
			reg = <0 0x10250000 0 0x2000>;
		};

		dramc-ch2-top1@10252000 {
			compatible = "mediatek,dramc_ch2_top1";
			reg = <0 0x10252000 0 0x2000>;
		};

		dramc-ch2-top2@10254000 {
			compatible = "mediatek,dramc_ch2_top2";
			reg = <0 0x10254000 0 0x1000>;
		};

		dramc-ch2-top3@10255000 {
			compatible = "mediatek,dramc_ch2_top3";
			reg = <0 0x10255000 0 0x1000>;
		};

		dramc-ch2-top4@10256000 {
			compatible = "mediatek,dramc_ch2_top4";
			reg = <0 0x10256000 0 0x2000>;
		};

		dramc-ch2-top5@10258000 {
			compatible = "mediatek,dramc_ch2_top5";
			reg = <0 0x10258000 0 0x2000>;
			interrupts = <GIC_SPI 507 IRQ_TYPE_NONE 0>;
		};

		dramc-ch2-top6@1025a000 {
			compatible = "mediatek,dramc_ch2_top6";
			reg = <0 0x1025a000 0 0x2000>;
		};

		ap-ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md-ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm-vpu-m0-sub-common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x1025e000 0 0x1000>;
		};

		mm-vpu-m1-sub-common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1025f000 0 0x1000>;
		};

		dramc-ch3-top0@10260000 {
			compatible = "mediatek,dramc_ch3_top0";
			reg = <0 0x10260000 0 0x2000>;
		};

		dramc-ch3-top1@10262000 {
			compatible = "mediatek,dramc_ch3_top1";
			reg = <0 0x10262000 0 0x2000>;
		};

		dramc-ch3-top2@10264000 {
			compatible = "mediatek,dramc_ch3_top2";
			reg = <0 0x10264000 0 0x1000>;
		};

		dramc-ch3-top3@10265000 {
			compatible = "mediatek,dramc_ch3_top3";
			reg = <0 0x10265000 0 0x1000>;
		};

		dramc-ch3-top4@10266000 {
			compatible = "mediatek,dramc_ch3_top4";
			reg = <0 0x10266000 0 0x2000>;
		};

		dramc-ch3-top5@10268000 {
			compatible = "mediatek,dramc_ch3_top5";
			reg = <0 0x10268000 0 0x2000>;
			interrupts = <GIC_SPI 508 IRQ_TYPE_NONE 0>;
		};

		dramc-ch3-top6@1026a000 {
			compatible = "mediatek,dramc_ch3_top6";
			reg = <0 0x1026a000 0 0x2000>;
		};

		infracfg-ao-mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10270000 0 0x1000>;
		};

		ssc-sub-infra-apb0@10309000 {
			compatible = "mediatek,ssc_sub_infra_apb0";
			reg = <0 0x10309000 0 0x1000>;
		};

		ssc-sub-infra-apb1@1030a000 {
			compatible = "mediatek,ssc_sub_infra_apb1";
			reg = <0 0x1030a000 0 0x1000>;
		};

		ssc-sub-infra-apb2@1030b000 {
			compatible = "mediatek,ssc_sub_infra_apb2";
			reg = <0 0x1030b000 0 0x1000>;
		};

		ssc-infra-apb2@1030c000 {
			compatible = "mediatek,ssc_infra_apb2";
			reg = <0 0x1030c000 0 0x1000>;
		};

		sys-cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10312000 0 0x1000>;
		};

		sys-cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10313000 0 0x1000>;
		};

		sys-cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10314000 0 0x1000>;
		};

		ptp-therm-ctrl-apb@10315000 {
			compatible = "mediatek,ptp_therm_ctrl_apb";
			reg = <0 0x10315000 0 0x1000>;
		};

		ptp-therm-ctrl2-apb@10316000 {
			compatible = "mediatek,ptp_therm_ctrl2_apb";
			reg = <0 0x10316000 0 0x1000>;
		};

		hwccf-apb@10320000 {
			compatible = "mediatek,hwccf_apb";
			reg = <0 0x10320000 0 0x2000>;
		};

		rsi-slb0-apb@10324000 {
			compatible = "mediatek,rsi_slb0_apb";
			reg = <0 0x10324000 0 0x1000>;
		};

		rsi-slb1-apb@10325000 {
			compatible = "mediatek,rsi_slb1_apb";
			reg = <0 0x10325000 0 0x1000>;
		};

		emi-m4-m-apb@10328000 {
			compatible = "mediatek,emi_m4_m_apb";
			reg = <0 0x10328000 0 0x1000>;
		};

		emi-m6-m-apb@10329000 {
			compatible = "mediatek,emi_m6_m_apb";
			reg = <0 0x10329000 0 0x1000>;
		};

		emi-m7-m-apb@1032a000 {
			compatible = "mediatek,emi_m7_m_apb";
			reg = <0 0x1032a000 0 0x1000>;
		};

		emislb: emislb@10342000 {
			compatible = "mediatek,common-emislb";
			reg = <0 0x10342000 0 0x1000>,
				  <0 0x10343000 0 0x1000>;
			interrupts = <GIC_SPI 903 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xd14 0xd18 0xd1c 0xd20 0xd24 0xd60 0xd64 0xd68 0xd6c>;
			clear = <0x540 0x1 1>,
				<0x540 0x0 1>;
			mpu-base-clear = <1>;
		};

		slc-parity@10342000 {
			compatible = "mediatek,common-slc-parity";
			reg = <0 0x10342000 0 0x1000>,
				<0 0x10343000 0 0x1000>;
			interrupts = <GIC_SPI 904 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xd80 0xc04 0xd70>;
			port-num = <10>;
			cs-num = <2>;
			chn-num = <2>;
			clear = <0x014>;
		};

		infra-bus-hre-apb@1032c000 {
			compatible = "mediatek,infra_bus_hre_apb";
			reg = <0 0x1032c000 0 0x1000>;
		};

		m4-iommu0-apb@10330000 {
			compatible = "mediatek,m4_iommu0_apb";
			reg = <0 0x10330000 0 0x1000>;
		};

		m4-iommu1-apb@10331000 {
			compatible = "mediatek,m4_iommu1_apb";
			reg = <0 0x10331000 0 0x1000>;
		};

		m4-iommu2-apb@10332000 {
			compatible = "mediatek,m4_iommu2_apb";
			reg = <0 0x10332000 0 0x1000>;
		};

		m4-iommu3-apb@10333000 {
			compatible = "mediatek,m4_iommu3_apb";
			reg = <0 0x10333000 0 0x1000>;
		};

		m4-iommu4-apb@10334000 {
			compatible = "mediatek,m4_iommu4_apb";
			reg = <0 0x10334000 0 0x1000>;
		};

		m6-iommu0-apb@10335000 {
			compatible = "mediatek,m6_iommu0_apb";
			reg = <0 0x10335000 0 0x1000>;
		};

		m6-iommu1-apb@10336000 {
			compatible = "mediatek,m6_iommu1_apb";
			reg = <0 0x10336000 0 0x1000>;
		};

		m6-iommu2-apb@10337000 {
			compatible = "mediatek,m6_iommu2_apb";
			reg = <0 0x10337000 0 0x1000>;
		};

		m6-iommu3-apb@10338000 {
			compatible = "mediatek,m6_iommu3_apb";
			reg = <0 0x10338000 0 0x1000>;
		};

		m6-iommu4-apb@10339000 {
			compatible = "mediatek,m6_iommu4_apb";
			reg = <0 0x10339000 0 0x1000>;
		};

		m7-iommu0-apb@1033a000 {
			compatible = "mediatek,m7_iommu0_apb";
			reg = <0 0x1033a000 0 0x1000>;
		};

		m7-iommu1-apb@1033b000 {
			compatible = "mediatek,m7_iommu1_apb";
			reg = <0 0x1033b000 0 0x1000>;
		};

		m7-iommu2-apb@1033c000 {
			compatible = "mediatek,m7_iommu2_apb";
			reg = <0 0x1033c000 0 0x1000>;
		};

		m7-iommu3-apb@1033d000 {
			compatible = "mediatek,m7_iommu3_apb";
			reg = <0 0x1033d000 0 0x1000>;
		};

		m7-iommu4-apb@1033e000 {
			compatible = "mediatek,m7_iommu4_apb";
			reg = <0 0x1033e000 0 0x1000>;
		};

		nemi-rsi-apb@10340000 {
			compatible = "mediatek,nemi_rsi_apb";
			reg = <0 0x10340000 0 0x1000>;
		};

		semi-rsi-apb@10341000 {
			compatible = "mediatek,semi_rsi_apb";
			reg = <0 0x10341000 0 0x1000>;
		};

		nemi-slb-apb@10342000 {
			compatible = "mediatek,nemi_slb_apb";
			reg = <0 0x10342000 0 0x1000>;
		};

		semi-slb-apb@10343000 {
			compatible = "mediatek,semi_slb_apb";
			reg = <0 0x10343000 0 0x1000>;
		};

		nemi-hre-emi-apb@10344000 {
			compatible = "mediatek,nemi_hre_emi_apb";
			reg = <0 0x10344000 0 0x1000>;
		};

		semi-hre-emi-apb@10345000 {
			compatible = "mediatek,semi_hre_emi_apb";
			reg = <0 0x10345000 0 0x1000>;
		};

		nemi-hre-emi-mpu-apb@10346000 {
			compatible = "mediatek,nemi_hre_emi_mpu_apb";
			reg = <0 0x10346000 0 0x1000>;
		};

		semi-hre-emi-mpu-apb@10347000 {
			compatible = "mediatek,semi_hre_emi_mpu_apb";
			reg = <0 0x10347000 0 0x1000>;
		};

		nemi-hre-emi-slb-apb@10348000 {
			compatible = "mediatek,nemi_hre_emi_slb_apb";
			reg = <0 0x10348000 0 0x1000>;
		};

		semi-hre-emi-slb-apb@10349000 {
			compatible = "mediatek,semi_hre_emi_slb_apb";
			reg = <0 0x10349000 0 0x1000>;
		};

		nemi-hre-smpu-apb@1034a000 {
			compatible = "mediatek,nemi_hre_smpu_apb";
			reg = <0 0x1034a000 0 0x1000>;
		};

		semi-hre-smpu-apb@1034b000 {
			compatible = "mediatek,semi_hre_smpu_apb";
			reg = <0 0x1034b000 0 0x1000>;
		};

		nemi-smpu0@10350000 {
			compatible = "mediatek,nemi_smpu0";
			reg = <0 0x10350000 0 0x1000>;
		};

		nemi-smpu1@10351000 {
			compatible = "mediatek,nemi_smpu1";
			reg = <0 0x10351000 0 0x1000>;
		};

		nemi-smpu2@10352000 {
			compatible = "mediatek,nemi_smpu2";
			reg = <0 0x10352000 0 0x1000>;
		};

		semi-smpu0@10354000 {
			compatible = "mediatek,semi_smpu0";
			reg = <0 0x10354000 0 0x1000>;
		};

		semi-smpu1@10355000 {
			compatible = "mediatek,semi_smpu1";
			reg = <0 0x10355000 0 0x1000>;
		};

		semi-smpu2@10356000 {
			compatible = "mediatek,semi_smpu2";
			reg = <0 0x10356000 0 0x1000>;
		};


		gce: gce@1e980000 {
			compatible = "mediatek,mt6899-gce";
			reg = <0 0x1e980000 0 0x4000>;
			interrupts = <GIC_SPI 666 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_MML_MML_STOP>;
			mboxes = <&gce 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			mediatek,smi = <&smi_mdp_common &mmsram_smi_2x1_sub_comm4>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
			iommus = <&mdp_iommu M4U_PORT_L41_GCE_DM>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dma-mask-bit = <35>;
			mminfra-ao-base = <0x1e8ff000>;
			gce-ddr-sel-wla;
			gce-fast-mtcmos;
			cmdq-dump-buf-size = <1>;
			cmdq-print-debug = <1>;
		};

		gce_sec: gce-mbox-sec@1e980000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e980000 0 0x4000>;
			virtio-supply = <&trusty_virtio>;
			mtee-supply = <&mtee>;
			#mbox-cells = <3>;
			mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
			dma-mask-bit = <35>;
		};

		gce_m: gce@1e990000 {
			compatible = "mediatek,mt6899-gce";
			reg = <0 0x1e990000 0 0x4000>;
			interrupts = <GIC_SPI 665 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			mboxes = <&gce_m 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			mediatek,smi = <&smi_mdp_common &mmsram_smi_2x1_sub_comm4>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
			iommus = <&mdp_iommu M4U_PORT_L41_GCE_MM>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dma-mask-bit = <35>;
			mminfra-ao-base = <0x1e8ff000>;
			gce-ddr-sel-wla;
			gce-req-wa;
			cmdq-dump-buf-size = <1>;
			cmdq-print-debug = <1>;
		};

		gce_m_sec: gce-mbox-m-sec@1e990000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e990000 0 0x4000>;
			virtio-supply = <&trusty_virtio>;
			mtee-supply = <&mtee>;
			#mbox-cells = <3>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
			mboxes = <&gce_m 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			dma-mask-bit = <35>;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce>;
			cmdq-supply = <&gce_sec>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce 14 0 CMDQ_THR_PRIO_1>,
				<&gce 8 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				<&gce 28 0 CMDQ_THR_PRIO_1>,
				<&gce_sec 9 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "token_user_0";
			gce-events = <&gce CMDQ_SYNC_TOKEN_USER_0>;
			token-user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token-for-ut = /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>;
			token-timeout = /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>;
		};

		mminfra-imax {
			compatible = "mediatek,mminfra-imax";
			reg = <0 0x14400000 0 0x1000>, /* dispsys */
				<0 0x1f000000 0 0x1000>, /* mdpsys */
				<0 0x1f800000 0 0x1000>, /* mdpsys1 */
				<0 0x1440c000 0 0x1000>, /* disp_larb_0 */
				<0 0x1440d000 0 0x1000>, /* disp_larb_1 */
				<0 0x1f002000 0 0x1000>, /* mdp_larb_0 */
				<0 0x1f802000 0 0x1000>; /* mdp_larb_1 */
			disp-larb0-fake-port = <4>;
			disp-larb1-fake-port = <3>;
			mdp-larb0-fake-port = <7>;
			mdp-larb1-fake-port = <7>;

			mm-sram-base = <0x0f000000>;

			reg-names = "dispsys",
				"mdpsys",
				"mdpsys1",
				"disp_larb_0",
				"disp_larb_1",
				"mdp_larb_0",
				"mdp_larb_1";
		};

		pwrmcu-partition-0@10400000 {
			compatible = "mediatek,pwrmcu_partition_0";
			reg = <0 0x10400000 0 0x100000>;
		};

		pwrmcu-partition-1@10400000 {
			compatible = "mediatek,pwrmcu_partition_1";
			reg = <0 0x10400000 0 0x1000>;
		};

		pwrmcu-partition-2@10401000 {
			compatible = "mediatek,pwrmcu_partition_2";
			reg = <0 0x10401000 0 0x1000>;
		};

		pwrmcu-partition-3@10402000 {
			compatible = "mediatek,pwrmcu_partition_3";
			reg = <0 0x10402000 0 0x1000>;
		};

		pwrmcu-partition-4@10403000 {
			compatible = "mediatek,pwrmcu_partition_4";
			reg = <0 0x10403000 0 0x1000>;
		};

		pwrmcu-partition-5@10404000 {
			compatible = "mediatek,pwrmcu_partition_5";
			reg = <0 0x10404000 0 0x1000>;
		};

		pwrmcu-partition-6@10405000 {
			compatible = "mediatek,pwrmcu_partition_6";
			reg = <0 0x10405000 0 0x1000>;
		};

		pwrmcu-partition-7@10406000 {
			compatible = "mediatek,pwrmcu_partition_7";
			reg = <0 0x10406000 0 0x1000>;
		};

		pwrmcu-partition-8@10480000 {
			compatible = "mediatek,pwrmcu_partition_8";
			reg = <0 0x10480000 0 0x10000>;
		};

		pwrmcu-partition-9@10490000 {
			compatible = "mediatek,pwrmcu_partition_9";
			reg = <0 0x10490000 0 0x10000>;
		};

		pwrmcu-partition-10@104a0000 {
			compatible = "mediatek,pwrmcu_partition_10";
			reg = <0 0x104a0000 0 0x20000>;
		};

		pwrmcu-partition-11@104c0000 {
			compatible = "mediatek,pwrmcu_partition_11";
			reg = <0 0x104c0000 0 0x40000>;
		};

		m4-smmu-apb@10500000 {
			compatible = "mediatek,m4_smmu_apb";
			reg = <0 0x10500000 0 0x200000>;
		};

		dramc-md32-s0-apb@10900000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc-md32-s0-apb@10940000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10940000 0 0xc0000>;
		};

		dramc-md32-s1-apb@10a00000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a00000 0 0x40000>;
		};

		dramc-md32-s1-apb@10a40000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a40000 0 0xc0000>;
		};

		dramc-md32-s2-apb@10b00000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0 0x10b00000 0 0x40000>;
		};

		dramc-md32-s2-apb@10b40000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0 0x10b40000 0 0xc0000>;
		};

		dramc-md32-s3-apb@10c00000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0 0x10c00000 0 0x40000>;
		};

		dramc-md32-s3-apb@10c40000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0 0x10c40000 0 0xc0000>;
		};

		gic500@c000000 {
			compatible = "mediatek,gic500";
			reg = <0 0x0c000000 0 0x400000>;
		};

		gic-cpu@c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0 0x0c400000 0 0x40000>;
		};

		dfd@c600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x0c600000 0 0x100000>;
		};

		dbg-cti@d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0 0x0d020000 0 0x10000>;
		};

		dbg-etr@d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0 0x0d030000 0 0x1000>;
		};

		dbg-dem@d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0 0x0d0a0000 0 0x10000>;
			interrupts = <GIC_SPI 896 IRQ_TYPE_NONE 0>;
		};

		dbg-mdsys1@d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0 0x0d100000 0 0x100000>;
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
				<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram-size = <512>;
			/* ccif hw reset version */
			mediatek,ccif-hw-reset-ver = <1>;
			/* ccif hw reset bit */
			mediatek,ccif-hw-reset-bit = <4>;
			/* DTS/GIC_ID: CCIF0 878/910; CCIF0 879/911 */
			interrupts = <GIC_SPI 878 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 879 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks = <&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_CCIF_AP_CCCI>,
				<&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_CCIF_MD_CCCI>,
				<&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_CCIF1_AP_CCCI>,
				<&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_CCIF1_MD_CCCI>,
				<&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_CCIF4_MD_CCCI>,
				<&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_CCIF5_MD_CCCI>;

			clock-names = "infra-ccif-ap",
				"infra-ccif-md",
				"infra-ccif1-ap",
				"infra-ccif1-md",
				"infra-ccif4-md",
				"infra-ccif5-md";
		};

		mddriver:mddriver {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif-type = <6>;
			mediatek,ap-plat-info = <6899>;
			mediatek,md-generation = <6299>;
			/* 0x64: epon offset;*/
			/* 0x06: once a value[1] exist, means in l2sram */
			/* value[1] not exist means in mddbgsys. the value(6) has no meaningful */
			mediatek,offset-epon-md1 = <0x64 0x06>;
			mediatek,cldma-capability = <14>;
			mediatek,boot-status-value = <0x544300f1>;
			reg = <0 0x0d180000 0 0x2000>; /* l2sram base address */
			/* DTS/GIC_ID: MDWDT 799/831/; CCIF0 878/910; CCIF0 879/911 */
			interrupts = <GIC_SPI 799 IRQ_TYPE_LEVEL_HIGH  0>,
					<GIC_SPI 878 IRQ_TYPE_LEVEL_HIGH  0>,
					<GIC_SPI 879 IRQ_TYPE_LEVEL_HIGH  0>;
			power-domains = <&scpsys MT6899_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infra_infracfg_ao_reg_clk>;
			ccci-topckgen = <&topckgen_clk>;
		};

		md_auxadc:md-auxadc {
			compatible = "mediatek,md_auxadc";
			/* io-channels = <&auxadc 6>;*/
			io-channel-names = "md-channel";
		};

		ccci_scp:ccci-scp {
			compatible = "mediatek,ccci_md_scp";
			reg = <0 0x1023c000 0 0x1000>, /*AP_CCIF2_BASE*/
			      <0 0x1023d000 0 0x1000>; /*MD_CCIF2_BASE*/
			clocks = <&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_CCIF2_AP_CCCI>,
				 <&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_CCIF2_MD_CCCI>;
			clock-names = "infra-ccif2-ap",
				"infra-ccif2-md";
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
				<0 0x1022d000 0 0x1000>, /*PD_UL*/
				<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1022e000 0 0x1000>; /*SRAM*/
			/* rxq0 irq: 756 884 916 */
			interrupts = <GIC_SPI 884 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 885 IRQ_TYPE_LEVEL_HIGH 0>; /* rxq1 irq: 757 885 917 */
			mediatek,dpmaif-ver = <3>;
			mediatek,dpmaif-cap = <0x0000004a>;
			mediatek,plat-info = <6899>;
			clocks = <&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_DPMAIF_MAIN_DPMAIF>,
				<&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_CLDMA_BCLK_DPMAIF>,
				<&infra_infracfg_ao_reg_clk CLK_INFRACFG_AO_RG_MMW_DPMAIF26M_DPMAIF>;
			clock-names = "infra-dpmaif-clk",
				    "infra-dpmaif-blk-clk",
				    "infra-dpmaif-rg-mmw-clk";
			interconnects = <&dvfsrc MT6873_MASTER_NETSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-mdspd-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>;
			net-spd-ver = <8>;
			hw-reset-ver = <1>;
			dpmaif-infracfg = <&infra_infracfg_ao_reg_clk>;
		};

		gpio_usage_mapping:gpio {
			compatible = "mediatek,gpio_usage_mapping";
		};

		md1_sim1_hot_plug_eint:MD1-SIM1-HOT-PLUG-EINT {
		};
		md1_sim2_hot_plug_eint:MD1-SIM2-HOT-PLUG-EINT {
		};

		mali: mali@13000000 {
			compatible = "mediatek,mali", "arm,mali-valhall";
			reg = <0 0x13000000 0 0x480000>;
			physical-memory-group-manager = <&mgm>;
			interrupts =
				<GIC_SPI 648 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 647 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 646 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 649 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 650 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names =
				"JOB",
				"MMU",
				"GPU",
				"EVENT",
				"PWR",
				"GPUEB_MBOX1";
			protected-memory-allocator = <&gpu_protected_memory_allocator>;
			operating-points-v2 = <&gpu_mali_opp>;
			#cooling-cells = <2>;
			ged-supply = <&ged>;
			l2-hash-values = <0xb 0xe 0x0>;
			sleep-mode-enable = <1>;
			firmware-idle-hysteresis-time-us = <0>;
			default-glb-pwroff-timeout-us = <80>;
			autosuspend-delay-ms = <25>;
			adaptive-power-policy = <2>;
			exception-mask = <0x5>;
			gpu-frame-base-optimize = <1>;
			system-coherency = <0>;
			dbg-force-sync = <0>;
			pbha {
				propagate-bits = /bits/ 8 <0xf>;
			};
		};

		gpu_mali_opp: opp-table0 {
			compatible = "operating-points-v2";
			opp00 {
				opp-hz = /bits/ 64 <260000000>;
				opp-microvolt = <500000>;
			};
		};

		gpu_dvfs_prefence: gpu-prefence {
			compatible = "mediatek,gpu_prefence";
			dvfs-prefence-enable = <1>;
		};

		gpu_fdvfs: gpu-fdvfs@13f800 {
			compatible = "mediatek,gpu_fdvfs";
			reg = <0 0x13f800 0 0x800>;
			fdvfs-policy-support = <0>;
			gpu-freq-notify-support = <1>;
		};

		gpufreq: gpufreq@13fbf000 {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x13f50000 0 0x1000>,   /* MFG_HBVC */
				<0 0x13f90000 0 0x10000>,  /* MFG_RPC */
				<0 0x13fa0000 0 0x400>,    /* MFG_PLL */
				<0 0x13fa0400 0 0x400>,    /* MFG_PLL_SC0 */
				<0 0x13fbf000 0 0x1000>,   /* MFG_TOP_CONFIG */
				<0 0x0c000000 0 0x1000>,   /* MCUSYS_PAR_WRAP */
				<0 0x10000000 0 0x1000>,   /* TOPCKGEN */
				<0 0x1c001000 0 0x1000>,   /* SLEEP */
				<0 0x1021c000 0 0x1000>,   /* NTH_EMICFG */
				<0 0x1021e000 0 0x1000>,   /* STH_EMICFG */
				<0 0x1025e000 0 0x1000>,   /* NEMI_M6M7_MI32_MI33_SMI */
				<0 0x10270000 0 0x1000>,   /* NTH_EMICFG_AO_MEM */
				<0 0x10309000 0 0x1000>,   /* SEMI_M6M7_MI32_MI33_SMI */
				<0 0x1030e000 0 0x1000>,   /* STH_EMICFG_AO_MEM */
				<0 0x00118800 0 0x2000>;   /* SYSRAM_MFG_HISTORY */
			reg-names =
				"mfg_hbvc",
				"mfg_rpc",
				"mfg_pll",
				"mfg_pll_sc0",
				"mfg_top_config",
				"mcusys_par_wrap",
				"topckgen",
				"sleep",
				"nth_emicfg",
				"sth_emicfg",
				"nemi_m6m7_mi32_mi33_smi",
				"nth_emicfg_ao_mem",
				"semi_m6m7_mi32_mi33_smi",
				"sth_emicfg_ao_mem",
				"sysram_mfg_history";
			gpufreq-wrapper-supply = <&gpufreq_wrapper>;
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0 0x10000000 0 0x1000>;
		};

		infracfg-ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0 0x10001000 0 0x1000>;
		};

		gpio: gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		pio: pinctrl {
			compatible = "mediatek,mt6899-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
				<0 0x11b30000 0 0x1000>,
				<0 0x11b40000 0 0x1000>,
				<0 0x11b50000 0 0x1000>,
				<0 0x11c30000 0 0x1000>,
				<0 0x11d40000 0 0x1000>,
				<0 0x11d50000 0 0x1000>,
				<0 0x11d60000 0 0x1000>,
				<0 0x11d70000 0 0x1000>,
				<0 0x11e10000 0 0x1000>,
				<0 0x11e20000 0 0x1000>,
				<0 0x11e50000 0 0x1000>,
				<0 0x11eb0000 0 0x1000>,
				<0 0x11f20000 0 0x1000>,
				<0 0x11f50000 0 0x1000>,
				<0 0x11f60000 0 0x1000>;
			reg-names = "gpio",
				"iocfg_rt1",
				"iocfg_rt2",
				"iocfg_rt3",
				"iocfg_rb",
				"iocfg_bl",
				"iocfg_bm1",
				"iocfg_br",
				"iocfg_bm2",
				"iocfg_lm1",
				"iocfg_lm2",
				"iocfg_lm3",
				"iocfg_lb",
				"iocfg_tl",
				"iocfg_tm1",
				"iocfg_tm2";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 235>;
			interrupt-controller;
			#interrupt-cells = <2>;
			mediatek,eint = <&eint>;
		};

		dcm: dcm@c000010 {
			compatible = "mediatek,mt6899-dcm";
			reg = <0 0xc000010 0 0x1f0220>,
				<0 0x10022000 0 0x50>,
				<0 0x11035000 0 0x70>,
				<0 0x1c017000 0 0xb0>;
			reg-names = "mcusys_par_wrap",
				"infra_ao_bcrm",
				"peri_ao_bcrm",
				"vlp_ao_bcrm";
		};

		dfd_mcu: dfd-mcu {
			compatible = "mediatek,dfd_mcu";
			enabled = <1>;
			hw-version = <35>;
			sw-version = <1>;
			dfd-timeout = <0x2710>;
			buf-addr-align = <0x1000000>;
			buf-addr-max = <0xffffffff>;
			buf-length = <0x280000>;
			nr-max-core = <8>;
			nr-big-core = <4>;
			nr-rs-entry-little = <16>;
			nr-rs-entry-big = <16>;
			nr-header-row = <4>;
			chip-id-offset = <0x38>;
			check-pattern-offset = <0x20>;
			dfd-disable-efuse = <25 29>;
			/* dfd-disable-efuse = <(-1) (-1)>; */
			dfd_cache: dfd-cache {
				enabled = <1>;
				/* dfd-timeout = <0x1d4c0>; */ /* 60 sec for full cache dump */
				dfd-timeout = <0xc000>; /* 24.6 sec */
				/* buf-length = <0x2000000>; */ /* for full cache dump */
				buf-length = <0x280000>;
				/* tap-en = <0x8ffffff>; */ /* for full cache dump */
				tap-en = <0x8000000>;
			};
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0 0x1000c000 0 0xe00>;
		};

		fhctl: fhctl@1000ce00 {

			gpueb-supply = <&gpueb>;
			mcupm-supply = <&mcupm>;
			compatible = "mediatek,mt6989-fhctl";
			reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
				<0 0x1000c000 0 0xe00>, //APMIX base

				<0 0x13fa0100 0 0x030>, //GPU0 EN
				<0 0x13fa0000 0 0x100>, //GPU APMIX
				<0 0x13fa0500 0 0x030>,
				<0 0x13fa0400 0 0x100>,

				<0 0x0c030100 0 0x030>,//mcupm EN
				<0 0x0c030000 0 0x100>,//mcupm APMIX
				<0 0x0c030500 0 0x030>,
				<0 0x0c030400 0 0x100>,
				<0 0x0c030900 0 0x030>,
				<0 0x0c030800 0 0x100>,
				<0 0x0c030d00 0 0x030>,
				<0 0x0c030c00 0 0x100>,
				<0 0x0c034100 0 0x030>,
				<0 0x0c034000 0 0x100>;

			map0 {
				domain = "top0";
				method = "fhctl-ap";
				mmpll {
					fh-id = <6>;
					perms = <0x1e>;
				};
				mainpll {
					fh-id = <7>;
					perms = <0x1e>;
				};
				msdcpll {
					fh-id = <8>;
					perms = <0x1e>;
				};
				adsppll {
					fh-id = <9>;
					perms = <0x1e>;
				};
				tvdpll {
					fh-id = <11>;
				};
			};

			map2 {
				domain = "gpu0";
				method = "fhctl-gpueb";
				mfg-ao-mfgpll {
					fh-id = <0>;
				};
			};

			map3 {
				domain = "gpu1";
				method = "fhctl-gpueb";
				mfgsc0-ao-mfgpll-sc0 {
					fh-id = <0>;
				};
			};

			map5 {
				domain = "mcu0";
				method = "fhctl-mcupm";
				buspll {
					fh-id = <0>;
				};
			};
			map6 {
				domain = "mcu1";
				method = "fhctl-mcupm";
				cpu0pll {
					fh-id = <0>;
				};
			};
			map7 {
				domain = "mcu2";
				method = "fhctl-mcupm";
				cpu1pll {
					fh-id = <0>;
				};
			};
			map8 {
				domain = "mcu3";
				method = "fhctl-mcupm";
				cpu2pll {
					fh-id = <0>;
				};
			};
			map9 {
				domain = "mcu4";
				method = "fhctl-mcupm";
				ptppll {
					fh-id = <0>;
				};
			};
		};

		pwrap@1000d000 {
			compatible = "mediatek,pwrap";
			reg = <0 0x1000d000 0 0x1000>;
		};

		pmsr-apb@1000f000 {
			compatible = "mediatek,pmsr_apb";
			reg = <0 0x1000f000 0 0x800>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		mbist-ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		topckgen-ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0 0x1001b000 0 0x1000>;
		};

		devapc-ao-mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		devapc-ao-infra-peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		devapc-ao-infra-peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10023000 0 0x1000>;
		};

		bcrm-infra-ao1-apb@1002a000 {
			compatible = "mediatek,bcrm_infra_ao1_apb";
			reg = <0 0x1002a000 0 0x1000>;
		};

		debug-ctrl-infra-ao1-apb@1002b000 {
			compatible = "mediatek,debug_ctrl_infra_ao1_apb";
			reg = <0 0x1002b000 0 0x1000>;
		};

		dfd@2600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x02600000 0 0x0>;
		};

		dfd@2800000 {
			compatible = "mediatek,dfd";
			reg = <0 0x02800000 0 0x0>;
		};

		g3d-mpu@3a00000 {
			compatible = "mediatek,g3d_mpu";
			reg = <0 0x03a00000 0 0x78>;
		};

		g3d-gpueb@2c60000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x02c60000 0 0x0>;
		};

		g3d-gpueb@2c60200 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x02c60200 0 0x0>;
		};

		g3d-gpueb@2c60300 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x02c60300 0 0x0>;
		};

		g3d-gpueb@2c60400 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x02c60400 0 0x0>;
		};

		g3d-gpueb@2c60600 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x02c60600 0 0x0>;
		};

		g3d-gpueb@2c60800 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x02c60800 0 0x0>;
		};

		g3d-gpueb@2c61000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x02c61000 0 0x0>;
		};

		g3d-gpueb@2c62000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x02c62000 0 0x0>;
		};

		g3d-config@3e92400 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x03e92400 0 0x0>;
		};

		g3d-config@3e92500 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x03e92500 0 0x0>;
		};

		dfd@2f00000 {
			compatible = "mediatek,dfd";
			reg = <0 0x02f00000 0 0x0>;
		};

		g3d-config@2f50000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02f50000 0 0x0>;
		};

		g3d-config@2f90000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02f90000 0 0x0>;
		};

		g3d-config@2fa0000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02fa0000 0 0x0>;
		};

		g3d-config@2fa0400 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02fa0400 0 0x0>;
		};

		g3d-config@2fa0800 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02fa0800 0 0x0>;
		};

		g3d-config@2fa0c00 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02fa0c00 0 0x0>;
		};

		g3d-config@3fbb000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x03fbb000 0 0x0>;
		};

		g3d-dvfs@2fbc000 {
			compatible = "mediatek,g3d_dvfs";
			reg = <0 0x02fbc000 0 0x0>;
		};

		g3d-config@2fbf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02fbf000 0 0x0>;
		};

		g3d-config@2fc0000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02fc0000 0 0x0>;
		};

		g3d-config@2ff0000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02ff0000 0 0x0>;
		};

		g3d-config@2ff1000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x02ff1000 0 0x0>;
		};

		gpu_qos: gpu-qos@13f800 {
			compatible = "mediatek,gpu_qos";
			qos-sysram-support = <1>;
			reg = <0 0x13f800 0 0x20>;
			qos-mode = <0>;
			qos-value = <0>;
		};

		gpu_slc: gpu-slc@13f820 {
			compatible = "mediatek,gpu_slc";
			slc-sysram-support = <1>;
			reg = <0 0x13f820 0 0x20>;
		};

		gpu_dvfs_mode: gpu-loading-mode {
			compatible = "mediatek,gpu_loading_mode";
			dvfs-loading-mode = <6>;
			dvfs-workload-mode = <6>;
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <1>;
			ghpm-support = <0>;
			gpueb-logger-support = <0>;
			mbox-count = <1>;
			mbox-size = <160>; /* 160 slot * 4 = 640 byte */
			slot-size = <4>;   /* 1 slot = 4 bytes */
			ts-mbox = <0>; /* mbox for timersync */

			/* id, mbox, send_size */
			send-table =
				<0 0 4>,
				<1 0 8>,
				<2 0 3>,
				<3 0 6>,
				<4 0 9>,
				<5 0 4>,
				<6 0 6>,
				<7 0 6>,
				<8 0 1>,
				<9 0 4>,
				<10 0 3>;
			send-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			/* id, mbox, recv_size, recv_opt, cb_ctx_opt */
			recv-table =
				<0 0 4 0 0>,
				<1 0 8 1 1>,
				<2 0 1 0 1>,
				<3 0 1 0 1>,
				<4 0 1 1 1>,
				<5 0 4 1 1>,
				<6 0 1 1 1>,
				<7 0 6 1 1>,
				<8 0 4 0 1>,
				<9 0 1 1 1>,
				<10 0 3 1 1>;
			recv-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			reg =
				<0 0x13c00000 0 0x50000>,
				<0 0x13c4fd1c 0 0x64>,
				<0 0x13c60600 0 0x200>,
				<0 0x13c60300 0 0x100>,
				<0 0x13c4fd80 0 0x280>,
				<0 0x13c62008 0 0x4>,
				<0 0x13c62004 0 0x4>,
				<0 0x13c62074 0 0x4>,
				<0 0x13c62000 0 0x4>,
				<0 0x13c62078 0 0x4>,
				<0 0x1c001f04 0 0x4>;
			reg-names =
				"gpueb_base",
				"gpueb_gpr_base",
				"gpueb_cfgreg_base",
				"gpueb_intc_base",
				"mbox0_base",
				"mbox0_init", /* dummy input for mtk_mbox_probe */
				"mbox0_set",
				"mbox0_clr",
				"mbox0_send",
				"mbox0_recv",
				"mfg0_pwr_con";

			interrupts = <GIC_SPI 650 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";

			gpueb-mem-table =
				<0 0x4000>,   /* 16KB */
				<1 0x180000>; /* 1.5MB */

			gpueb-mem-name-table =
				"MEM_ID_GPUFREQ", /* GPUFREQ */
				"MEM_ID_LOG";     /* LOGGER */

			gpueb-diagnosis-mode = <0>;
		};

		mtkfb: mtkfb@0 {
			compatible = "mediatek,mtkfb";
		};

		dispsys_config: dispsys-config@14000000 {
			compatible = "mediatek,mt6899-disp";
			mediatek,mml = <&mmlsys1_config>;
			//interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH 0>;
			dispsys-num = <2>;
			ovlsys-num = <1>;
			pq-path-sel = <19>;
			reg = <0 0x14000000 0 0x1000>,
				  <0 0x14200000 0 0x1000>,
				  <0 0x14400000 0 0x1000>;
			#address-cells = <2>;
			#size-cells = <2>;

			//mmqos-supply = <&mmqos>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L0_P1_OVL_RDMA0_0>;
			mediatek,larb = <&smi_larb0>;
	//		fake-engine = <&smi_larb0 M4U_PORT_L0_DISP_FAKE0>,
	//				<&smi_larb1 M4U_PORT_L1_DISP_FAKE1>;
			#clock-cells = <1>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
			pd-others = <&disp1_mutex0>, <&disp_ovl0_2l>, <&disp_dpc>;
			pd-names = "side_dispsys", "ovlsys", "mminfra_in_dpc";
			clocks = <&dispsys_config_clk CLK_MM_CONFIG_DISP>,
				 <&dispsys_config_clk CLK_MM_DISP_MUTEX0_DISP>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC0_DISP>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC1_DISP>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC2_DISP>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC3_DISP>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC4_DISP>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC5_DISP>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC6_DISP>,
				 <&dispsys_config_clk CLK_MM_DLI_ASYNC7_DISP>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC0_DISP>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC1_DISP>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC2_DISP>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC3_DISP>,
				 <&dispsys_config_clk CLK_MM_DLO_ASYNC4_DISP>,
				 <&dispsys1_config_clk CLK_MM1_DISPSYS1_CONFIG_DISP>,
				 <&dispsys1_config_clk CLK_MM1_DISP_MUTEX0_DISP>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC0_DISP>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC1_DISP>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC2_DISP>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC3_DISP>,
				 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC4_DISP>,
				 <&dispsys1_config_clk CLK_MM1_F26M_DISP>,
				 <&ovlsys_config_clk CLK_OVLSYS_CONFIG_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_MUTEX0_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC0_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC1_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC2_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC0_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC1_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC2_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC3_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC4_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC5_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC6_DISP>,
				 <&mmdvfs_mux MMDVFS_USER_DISP>;
			clock-num = <36>;
			condition-num = <2>;
			operating-points-v2 = <&opp_table_disp>;
			vdisp-dvfs-opp = /bits/ 8 <3>;
			pre-define-bw = <0xffffffff>, <4300>, <0>, <2700>;
			crtc-ovl-usage = <0x7>, <0x8>, <0x2>, <0x4>;
			default-emi-eff = <8800>;
			emi-eff-lp5-table =
				<2964 3648 5110 5795 6388 7066 7215 7849
				7774 8264 7937 8330 7920 8344 7811 8257>;
			mediatek,vcp-supply = <&vcp>;
			/* define threads, see mt6899-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 24 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 25 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 7 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>,
				<&gce 10 0 CMDQ_THR_PRIO_1>,
				<&gce 11 0 CMDQ_THR_PRIO_1>,
				<&gce 12 0 CMDQ_THR_PRIO_1>,
				<&gce 22 0 CMDQ_THR_PRIO_1>,
				<&gce 27 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_HIGHEST>;
				// <&gce_sec 8 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_CFG3",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_TRIG_LOOP1",
				"CLIENT_TRIG_LOOP3",
				"CLIENT_EVENT_LOOP0",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0",
				"CLIENT_PQ_EOF0",
				"CLIENT_PQ0",
				"CLIENT_PQ_EOF1",
				"CLIENT_PQ1",
				"CLIENT_BWM_LOOP0";
				// "CLIENT_SEC_CFG0",
				// "CLIENT_SEC_CFG1",
				// "CLIENT_SEC_CFG2";

			/* define subsys, see mt6899-gce.h */
			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			/* define subsys, see mt6899-gce.h */
			gce-event-names =
				"disp_mutex0_eof",
				"disp_mutex1_eof",
				"disp_token_stream_dirty0",
				"disp_token_stream_dirty1",
				"disp_token_stream_dirty3",
				"disp_wait_dsi0_te",
				"disp_wait_dsi1_te",
				"disp_token_stream_eof0",
				"disp_token_stream_eof1",
				"disp_token_stream_eof3",
				"disp_dsi0_eof",
				"disp_dsi1_eof",
				"disp_token_esd_eof0",
				"disp_token_esd_eof1",
				"disp_token_esd_eof3",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_stream_block1",
				"disp_token_stream_block3",
				"disp_token_cabc_eof0",
				"disp_token_cabc_eof1",
				"disp_token_cabc_eof3",
				"disp_wdma0_eof2",
				"disp_wait_dp_intf0_te",
				"disp_dp_intf0_eof",
				"disp_mutex2_eof",
				"disp_dsi0_sof0",
				"disp_token_vfp_period0",
				"disp_token_disp_va_start0",
				"disp_token_disp_va_end0",
				"disp_token_disp_va_start2",
				"disp_token_disp_va_end2",
				"disp_token_disp_te0",
				"disp_token_disp_prefetch_te0",
				"disp_gpio_te0",
				"disp_gpio_te1",
				"disp_dsi0_targetline0",
				"disp_ovlsys_wdma0_eof0",
				"disp_token_disp_v_idle_power_on0",
				"disp_token_disp_check_trigger_merge0",
				"dpc_disp1_prete",
				"disp_mdp_rdma0_eof3",
				"disp_y2r_eof3",
				"mml_disp_done_event",
				"disp_aal0_eof",
				"disp_aal1_eof",
				"disp_ovlsys_ufbc_wdma0_eof";

			gce-events =
				<&gce CMDQ_EVENT_OVL0_STREAM_DONE_ENG_EVENT_0>,
				<&gce CMDQ_EVENT_DISP1_DISP_DP_INTF0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_1>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_3>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_TE_ENG_EVENT>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI1_TE_ENG_EVENT>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF_3>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI1_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF_3>,
				<&gce CMDQ_EVENT_DISP1_DISP_MDP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_1>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_3>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF_3>,
				<&gce CMDQ_EVENT_DISP1_DISP_WDMA2_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_DP_INTF0_SOF>,
				<&gce CMDQ_EVENT_DISP1_DISP_DP_INTF0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_DP_INTF0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_VFP_PERIOD>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_TE_0>,
				<&gce CMDQ_SYNC_TOKEN_PREFETCH_TE_0>,
				<&gce CMDQ_EVENT_DSI0_TE_I_DSI0_TE_I>,
				<&gce CMDQ_EVENT_DSI1_TE_I_DSI1_TE_I>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_TARGET_LINE_ENG_EVENT>,
				<&gce CMDQ_EVENT_OVL0_DISP_WDMA2_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_VIDLE_POWER_ON>,
				<&gce CMDQ_SYNC_TOKEN_CHECK_TRIGGER_MERGE>,
				<&gce CMDQ_EVENT_DPC_DT6_DONE>,
				<&gce CMDQ_EVENT_DISP0EVENT0_DISP_MDP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP0EVENT1_DISP_Y2R0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_MML_DISP_DONE_EVENT>,
				<&gce CMDQ_EVENT_DISP0EVENT0_DISP_AAL0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP0EVENT0_DISP_AAL1_FRAME_DONE>,
				<&gce CMDQ_EVENT_OVL0_DISP_UFBC_WDMA0_FRAME_DONE>;

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_IDLEMGR_ASYNC",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE_V2",
				"MTK_DRM_OPT_ODDMR_UNDERRUN_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_MML_PRIMARY",
				"MTK_DRM_OPT_MML_SUPPORT_CMD_MODE",
				"MTK_DRM_OPT_MML_PQ",
				"MTK_DRM_OPT_MML_IR",
				"MTK_DRM_OPT_DUAL_TE",
				"MTK_DRM_OPT_RES_SWITCH",
				"MTK_DRM_OPT_RES_SWITCH_ON_AP",
				"MTK_DRM_OPT_PREFETCH_TE",
				"MTK_DRM_OPT_VIDLE_APSRC_OFF",
				"MTK_DRM_OPT_VIDLE_DSI_PLL_OFF",
				"MTK_DRM_OPT_CHECK_TRIGGER_MERGE",
				"MTK_DRM_OPT_VIRTUAL_DISP",
				"MTK_DRM_OPT_OVL_BW_MONITOR",
				"MTK_DRM_OPT_GPU_CACHE",
				"MTK_DRM_OPT_SPHRT",
				"MTK_DRM_OPT_SDPA_OVL_SWITCH",
				"MTK_DRM_OPT_HRT_BY_LARB",
				"MTK_DRM_OPT_MAX_CHANNEL_HRT",
				"MTK_DRM_OPT_TILE_OVERHEAD",
				"MTK_DRM_OPT_VIDLE_TOP_EN",
				"MTK_DRM_OPT_VIDLE_MTCMOS_DT_EN",
				"MTK_DRM_OPT_VIDLE_MMINFRA_DT_EN",
				"MTK_DRM_OPT_VIDLE_DVFS_DT_EN",
				"MTK_DRM_OPT_VIDLE_QOS_DT_EN",
				"MTK_DRM_OPT_VIDLE_GCE_TS_EN",
				"MTK_DRM_OPT_DPC_PRE_TE_EN",
				"MTK_DRM_OPT_PARTIAL_UPDATE",
				"MTK_DRM_OPT_SLC_ALL_CACHE",
				"MTK_DRM_OPT_OVL_WCG_BY_COLOR_MODE",
				"MTK_DRM_OPT_OVLSYS_CASCADE";

			helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
				<1>, /*MTK_DRM_OPT_USE_CMDQ*/
				<1>, /*MTK_DRM_OPT_USE_M4U*/
				<1>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<1>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<1>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_ASYNC*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<1>, /*MTK_DRM_OPT_USE_PQ*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE_V2*/
				<0>, /*MTK_DRM_OPT_ODDMR_UNDERRUN_AEE*/
				<1>, /*MTK_DRM_OPT_HRT*/
				<1>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<1>, /*MTK_DRM_OPT_AOD*/
				<1>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<1>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<0>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<0>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_MSYNC2_0*/
				<1>, /*MTK_DRM_OPT_MML_PRIMARY*/
				<1>, /*MTK_DRM_OPT_MML_SUPPORT_CMD_MODE*/
				<1>, /*MTK_DRM_OPT_MML_PQ*/
				<1>, /*MTK_DRM_OPT_MML_IR*/
				<0>, /*MTK_DRM_OPT_DUAL_TE*/
				<1>, /*MTK_DRM_OPT_RES_SWITCH*/
				<1>, /*MTK_DRM_OPT_RES_SWITCH_ON_AP*/
				<0>, /*MTK_DRM_OPT_PREFETCH_TE*/
				<0>, /*MTK_DRM_OPT_VIDLE_APSRC_OFF*/
				<0>, /*MTK_DRM_OPT_VIDLE_DSI_PLL_OFF*/
				<0>, /*MTK_DRM_OPT_CHECK_TRIGGER_MERGE*/
				<0>, /*MTK_DRM_OPT_VIRTUAL_DISP*/
				<1>, /*MTK_DRM_OPT_OVL_BW_MONITOR*/
				<0>, /*MTK_DRM_OPT_GPU_CACHE*/
				<1>, /*MTK_DRM_OPT_SPHRT*/
				<0>, /*MTK_DRM_OPT_SDPA_OVL_SWITCH*/
				<0>, /*MTK_DRM_OPT_HRT_BY_LARB*/
				<1>, /*MTK_DRM_OPT_MAX_CHANNEL_HRT*/
				<0>, /*MTK_DRM_OPT_TILE_OVERHEAD*/
				<1>, /*MTK_DRM_OPT_VIDLE_TOP_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_MTCMOS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_MMINFRA_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_DVFS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_QOS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_GCE_TS_EN*/
				<0>, /*MTK_DRM_OPT_DPC_PRE_TE_EN*/
				<1>, /*MTK_DRM_OPT_PARTIAL_UPDATE*/
				<0>, /*MTK_DRM_OPT_SLC_ALL_CACHE*/
				<0>, /*MTK_DRM_OPT_OVL_WCG_BY_COLOR_MODE*/
				<0>; /*"MTK_DRM_OPT_OVLSYS_CASCADE"*/
		};

		disp-sec {
			compatible = "mediatek,disp-sec-aidctl";
		};

		disp-mutex0@14001000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 443 IRQ_TYPE_NONE 0>;
		};

		disp_aal0: disp-aal0@14002000 {
			compatible = "mediatek,disp_aal0",
						"mediatek,mt6899-disp-aal";
			reg = <0 0x14002000 0 0x1000>;
			interrupts = <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_AAL0_DISP>;
			aal-dre3 = <&disp_mdp_aal0>;
			mtk-aal-support = <1>;
			mtk-dre30-support = <1>;
			mtk-aal-clarity-support = <1>;
			doze-bypass = <0x10001>;
		};

		disp_aal1: disp-aal1@14003000 {
			compatible = "mediatek,disp_aal1",
						"mediatek,mt6899-disp-aal";
			reg = <0 0x14003000 0 0x1000>;
			interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_AAL1_DISP>;
			aal-dre3 = <&disp_mdp_aal1>;
			mtk-aal-support = <1>;
			mtk-dre30-support = <1>;
			mtk-aal-clarity-support = <1>;
			doze-bypass = <0x10001>;
		};

		disp_c3d0: disp-c3d0@14004000 {
			compatible = "mediatek,disp_c3d0",
						"mediatek,mt6899-disp-c3d";
			reg = <0 0x14004000 0 0x1000>;
			interrupts = <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_C3D0_DISP>;
		};

		disp_c3d1: disp-c3d1@14005000 {
			compatible = "mediatek,disp_c3d1",
						"mediatek,mt6899-disp-c3d";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_C3D1_DISP>;
		};

		disp_ccorr0: disp-ccorr0@14006000 {
			compatible = "mediatek,disp_ccorr0",
						"mediatek,mt6899-disp-ccorr";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR0_DISP>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <1>;
			doze-bypass = <0x10001>;
		};

		disp_ccorr1: disp-ccorr1@14007000 {
			compatible = "mediatek,disp_ccorr1",
						"mediatek,mt6899-disp-ccorr";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR1_DISP>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <0>;
			doze-bypass = <0x10001>;
		};

		disp_ccorr2: disp-ccorr2@14008000 {
			compatible = "mediatek,disp_ccorr2",
						"mediatek,mt6899-disp-ccorr";
			reg = <0 0x14008000 0 0x1000>;
			interrupts = <GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR2_DISP>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <1>;
			doze-bypass = <0x10001>;
		};

		disp_ccorr3: disp-ccorr3@14009000 {
			compatible = "mediatek,disp_ccorr3",
						"mediatek,mt6899-disp-ccorr";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR3_DISP>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <0>;
			doze-bypass = <0x10001>;
		};

		disp_chist0: disp-chist0@1400a000 {
			compatible = "mediatek,disp_chist0",
						"mediatek,mt6899-disp-chist";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CHIST0_DISP>;
		};

		disp_chist1: disp-chist1@1400b000 {
			compatible = "mediatek,disp_chist1",
						"mediatek,mt6899-disp-chist";
			reg = <0 0x1400b000 0 0x1000>;
			interrupts = <GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CHIST1_DISP>;
		};

		disp_color0: disp-color0@1400c000 {
			compatible = "mediatek,disp_color0",
						"mediatek,mt6899-disp-color";
			reg = <0 0x1400c000 0 0x1000>;
			interrupts = <GIC_SPI 455 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR0_DISP>;
			doze-bypass = <1>;
		};

		disp_color1: disp-color1@1400d000 {
			compatible = "mediatek,disp_color1",
						"mediatek,mt6899-disp-color";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR1_DISP>;
			doze-bypass = <1>;
		};

		disp_dither0: disp-dither0@1400e000 {
			compatible = "mediatek,disp_dither0",
						"mediatek,mt6899-disp-dither";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 457 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER0_DISP>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_dither1: disp-dither1@1400f000 {
			compatible = "mediatek,disp_dither1",
						"mediatek,mt6899-disp-dither";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER1_DISP>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_dither2: disp-dither2@14010000 {
			compatible = "mediatek,disp_dither2",
						"mediatek,mt6899-disp-dither";
			reg = <0 0x14010000 0 0x1000>;
			interrupts = <GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER2_DISP>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_gamma0: disp-gamma0@14011000 {
			compatible = "mediatek,disp_gamma0",
						"mediatek,mt6899-disp-gamma";
			reg = <0 0x14011000 0 0x1000>;
			interrupts = <GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA0_DISP>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp_gamma1: disp-gamma1@14012000 {
			compatible = "mediatek,disp_gamma1",
						"mediatek,mt6899-disp-gamma";
			reg = <0 0x14012000 0 0x1000>;
			interrupts = <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA1_DISP>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp_mdp_aal0: disp-mdp-aal0@14013000 {
			compatible = "mediatek,disp_mdp_aal0",
						"mediatek,mt6899-dmdp-aal";
			reg = <0 0x14013000 0 0x1000>;
			interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_MDP_AAL0_DISP>;
			clock-names = "DRE3_AAL0";
			doze-bypass = <1>;
		};

		disp_mdp_aal1: disp-mdp-aal1@1401f000 {
			compatible = "mediatek,disp_mdp_aal1",
						"mediatek,mt6899-dmdp-aal";
			reg = <0 0x1401f000 0 0x1000>;
			interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_MDP_AAL1_DISP>;
			clock-names = "DRE3_AAL1";
			doze-bypass = <1>;
		};

		disp_tdshp0: disp-tdshp0@1401c000 {
			compatible = "mediatek,disp_tdshp0",
						"mediatek,mt6899-disp-tdshp";
			reg = <0 0x1401c000 0 0x1000>;
			interrupts = <GIC_SPI 470 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_TDSHP0_DISP>;
			mtk-tdshp-clarity-support = <1>;
		};

		disp_tdshp1: disp-tdshp1@1401d000 {
			compatible = "mediatek,disp_tdshp1",
						"mediatek,mt6899-disp-tdshp";
			reg = <0 0x1401d000 0 0x1000>;
			interrupts = <GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_TDSHP1_DISP>;
			mtk-tdshp-clarity-support = <1>;
		};

		disp-mdp-rdma0@14014000 {
			compatible = "mediatek,disp_mdp_rdma0";
			reg = <0 0x14014000 0 0x1000>;
			interrupts = <GIC_SPI 463 IRQ_TYPE_NONE 0>;
		};

		disp_oddmr0: disp-oddmr0@14015000 {
			compatible = "mediatek,disp_oddmr0",
				"mediatek,mt6899-disp-oddmr";
			reg = <0 0x14015000 0 0x2000>;
			interrupts = <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_ODDMR0_DISP>;
			mediatek,larb-oddmr-dmrr = <0>;
			mediatek,larb-oddmr-dbir = <0>;
			mediatek,larb-oddmr-odr = <1>;
			mediatek,larb-oddmr-odw = <2>;
			mediatek,larb = <&smi_larb32 M4U_L32_P5_DISP_ODDMR0_DMRR>,
					<&smi_larb32 M4U_L32_P6_DISP_ODDMR0_ODR>,
					<&smi_larb32 M4U_L32_P7_DISP_ODDMR0_ODW>;
			mediatek,smi-id = <32>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L32_P5_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P5_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P6_DISP_ODDMR0_ODR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P7_DISP_ODDMR0_ODW)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P5_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P5_DISP_ODDMR0_DMRR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P6_DISP_ODDMR0_ODR)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L32_P7_DISP_ODDMR0_ODW)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_ODDMR0_DMRR",
						"DDP_COMPONENT_ODDMR0_DBIR",
						"DDP_COMPONENT_ODDMR0_ODR",
						"DDP_COMPONENT_ODDMR0_ODW",
						"DDP_COMPONENT_ODDMR0_DMRR_HRT",
						"DDP_COMPONENT_ODDMR0_DBIR_HRT",
						"DDP_COMPONENT_ODDMR0_ODR_HRT",
						"DDP_COMPONENT_ODDMR0_ODW_HRT";
		};

		disp_postmask0: disp-postmask0@14017000 {
			compatible = "mediatek,disp_postmask0",
						"mediatek,mt6899-disp-postmask";
			reg = <0 0x14017000 0 0x1000>;
			interrupts = <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK0_DISP>;
			mediatek,larb = <&smi_larb32>;
			mediatek,smi-id = <32>;
			iommus = <&disp_iommu M4U_L32_P0_DISP_POSTMASK0>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L32_P0_DISP_POSTMASK0)
					 &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_POSTMASK0_hrt_qos";
		};

		disp_postmask1: disp-postmask1@14018000 {
			compatible = "mediatek,disp_postmask1",
						"mediatek,mt6899-disp-postmask";
			reg = <0 0x14018000 0 0x1000>;
			interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK1_DISP>;
			mediatek,larb = <&smi_larb32>;
			mediatek,smi-id = <32>;
			iommus = <&disp_iommu M4U_L32_P1_DISP_POSTMASK1>;
		};

		disp_rsz0: disp-rsz0@14019000 {
			compatible = "mediatek,disp_rsz0",
					"mediatek,mt6899-disp-rsz";
			reg = <0 0x14019000 0 0x1000>;
			interrupts = <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ0_DISP>,
						<&dispsys_config_clk CLK_MM_DISP_RSZ0_MOUT_RELAY_DISP>;
		};

		disp_rsz1: disp-rsz1@1401a000 {
			compatible = "mediatek,disp_rsz1",
					"mediatek,mt6899-disp-rsz";
			reg = <0 0x1401a000 0 0x1000>;
			interrupts = <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ1_DISP>,
						<&dispsys_config_clk CLK_MM_DISP_RSZ1_MOUT_RELAY_DISP>;
		};

		reserved@1401e000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1401e000 0 0x1000>;
		};

		dispsys1-config@1401f000 {
			compatible = "mediatek,dispsys1_config";
			reg = <0 0x1401f000 0 0x1000>;
			interrupts = <GIC_SPI 476 IRQ_TYPE_NONE 0>;
		};

		disp1-mutex0@14020000 {
			compatible = "mediatek,disp1_mutex0";
			reg = <0 0x14020000 0 0x1000>;
			interrupts = <GIC_SPI 475 IRQ_TYPE_NONE 0>;
		};

		disp-dram-sub-comm0@14021000 {
			compatible = "mediatek,disp_dram_sub_comm0";
			reg = <0 0x14021000 0 0x1000>;
		};

		disp-mmsram-sub-comm0@14022000 {
			compatible = "mediatek,disp_mmsram_sub_comm0";
			reg = <0 0x14022000 0 0x1000>;
		};

		i2c@14025000 {
			compatible = "mediatek,i2c";
			reg = <0 0x14025000 0 0x1000>;
		};

		reserved@14027000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14027000 0 0x1d9000>;
		};

		dispsys1-config@14200000 {
			compatible = "mediatek,dispsys1_config";
			reg = <0 0x14200000 0 0x1000>;
		};

		disp1_mutex0: disp1-mutex0@14201000 {
			compatible = "mediatek,disp_mutex0",
						"mediatek,mt6899-disp-mutex";
			mediatek,mml = <&mmlsys1_config>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS0_SHUTDOWN>;
			dispsys-num = <2>;
			ovlsys-num = <1>;
			reg = <0 0x14001000 0 0x1000>,
				  <0 0x14201000 0 0x1000>,
				  <0 0x14401000 0 0x1000>;
			interrupts = <GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 678 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0_DISP>,
				 <&dispsys1_config_clk CLK_MM1_DISP_MUTEX0_DISP>,
				 <&ovlsys_config_clk CLK_OVL_DISP_MUTEX0_DISP>;
		};

		disp1-mdp-rdma0@14202000 {
			compatible = "mediatek,disp1_mdp_rdma0";
			reg = <0 0x14202000 0 0x1000>;
			interrupts = <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp1-splitter0@14203000 {
			compatible = "mediatek,disp1_splitter0";
			reg = <0 0x14203000 0 0x1000>;
			interrupts = <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp1-splitter1@14204000 {
			compatible = "mediatek,disp1_splitter1";
			reg = <0 0x14204000 0 0x1000>;
			interrupts = <GIC_SPI 479 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp1-vdcm0@14205000 {
			compatible = "mediatek,disp1_vdcm0";
			reg = <0 0x14205000 0 0x1000>;
			interrupts = <GIC_SPI 480 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_spr0: disp-spr@1401b000 {
			compatible = "mediatek,disp_spr0",
				"mediatek,mt6899-disp-spr";
			reg = <0 0x1401b000 0 0x1000>,
				  <0 0x14026000 0 0x1000>;
			reg-names = "nvt_spr_base",
						"mtk_spr_base";
			interrupts = <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_SPR0_DISP>;
		};

		disp_postalign0: disp-postalign0@14024000 {
			compatible = "mediatek,disp_postalign0",
						"mediatek,mt6899-disp-postalign";
			reg = <0 0x14024000 0 0x1000>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTALIGN0_DISP>;
		};

		disp_dsc_wrap0: disp1-dsc-wrap0@14206000 {
			compatible = "mediatek,disp1_dsc_wrap0",
				"mediatek,mt6899-disp-dsc";
			reg = <0 0x14206000 0 0x1000>;
			interrupts = <GIC_SPI 481 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP0_DISP>;
		};

		disp_dsc_wrap1: disp1-dsc-wrap1@14207000 {
			compatible = "mediatek,disp1_dsc_wrap1",
				"mediatek,mt6899-disp-dsc";
			reg = <0 0x14207000 0 0x1000>;
			interrupts = <GIC_SPI 483 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP1_DISP>;
		};

		disp_dsc_wrap2: disp1-dsc-wrap2@14208000 {
			compatible = "mediatek,disp1_dsc_wrap2",
				"mediatek,mt6899-disp-dsc";
			reg = <0 0x14208000 0 0x1000>;
			interrupts = <GIC_SPI 485 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP2_DISP>;
		};

		disp1_dp_intf0: disp1-dp-intf0@14209000 {
			compatible = "mediatek,disp1_dp_intf0",
						"mediatek,mt6899-dp-intf";
			reg = <0 0x14209000 0 0x1000>;
			interrupts = <GIC_SPI 487 IRQ_TYPE_LEVEL_HIGH 0>;
#if 1
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DP_INTF0_DISP>,
				<&dispsys1_config_clk CLK_MM1_MOD4_DISP>,
				<&topckgen_clk CLK_TOP_DP_CORE_SEL>,
				<&topckgen_clk CLK_TOP_DP_SEL>,
				<&topckgen_clk CLK_TOP_TVDPLL_D4>,
				<&topckgen_clk CLK_TOP_TVDPLL_D8>,
				<&topckgen_clk CLK_TOP_TVDPLL_D16>,
				<&topckgen_clk CLK_TOP_TVDPLL>;
			clock-names = "hf_fmm_ck",
					"hf_fdp_ck",
					"MUX_VCORE_DP",
					"MUX_DP",
					"TVDPLL_D4",
					"TVDPLL_D8",
					"TVDPLL_D16",
					"DPI_CK";
			phys = <&dp_tx>;
			phy-names = "dp_tx";
#endif
		};

		dp_tx: dp-tx@11c50000 {
			compatible = "mediatek,mt6899-dp_tx",
					"mediatek,dp_tx";
			reg = <0 0x11c50000 0 0x5000>,
					<0 0x11c40000 0 0x1500>;
			mediatek,vs-voter = <&pmic 0x149a 0x20 1>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DP_TX>;
			interrupts = <GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH 0>;
			dptx,phy-params = <0x221c1814 0x24241e18 0x0000302a
					0x0e080400 0x000c0600 0x00000006>;
		};

		dsi0: dsi0@1420a000 {
			compatible = "mediatek,disp1_dsi0",
							"mediatek,mt6899-dsi";
			reg = <0 0x1420a000 0 0x1000>;
			interrupts = <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_DSI0_DISP>,
					<&dispsys1_config_clk CLK_MM1_MOD1_DISP>,
					<&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
		};

		dsi1: dsi1@1420b000 {
			compatible = "mediatek,disp1_dsi1";
			reg = <0 0x1420b000 0 0x1000>;
			interrupts = <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dsi2: dsi2@1420c000 {
			compatible = "mediatek,disp1_dsi2";
			reg = <0 0x1420c000 0 0x1000>;
			interrupts = <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_merge0: disp1-merge0@1420d000 {
			compatible = "mediatek,disp1_merge0";
				//"mediatek,mt6899-disp-merge";
			reg = <0 0x1420d000 0 0x1000>;
			interrupts = <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_wdma1: disp1-wdma0@1420e000 {
			compatible = "mediatek,disp_wdma1",
				"mediatek,mt6899-disp-wdma";
			reg = <0 0x1420e000 0 0x1000>;
			interrupts = <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_WDMA0_DISP>;
			fifo-size-1plane = <1208>;
			fifo-size-2plane = <800>;
			fifo-size-uv-1plane = <29>;
			fifo-size-uv-2plane = <400>;
			fifo-size-3plane = <797>;
			fifo-size-uv-3plane = <198>;
			iommus = <&disp_iommu M4U_L33_P5_DISP1_WDMA0>;
			mediatek,larb = <&smi_larb33>;
			mediatek,smi-id = <33>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L33_P5_DISP1_WDMA0)
					 &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_WDMA1_hrt_qos";
		};

		disp1-smi-larb0@1420f000 {
			compatible = "mediatek,disp1_smi_larb0";
			reg = <0 0x1420f000 0 0x1000>;
			interrupts = <GIC_SPI 497 IRQ_TYPE_NONE 0>;
		};

		disp1-dram-sub-comm0@14210000 {
			compatible = "mediatek,disp1_dram_sub_comm0";
			reg = <0 0x14210000 0 0x1000>;
		};

		disp1-dram-sub-comm1@14211000 {
			compatible = "mediatek,disp1_dram_sub_comm1";
			reg = <0 0x14211000 0 0x1000>;
		};

		disp1-dram-sub-comm2@14212000 {
			compatible = "mediatek,disp1_dram_sub_comm2";
			reg = <0 0x14212000 0 0x1000>;
		};

		disp1-dram-sub-comm3@14213000 {
			compatible = "mediatek,disp1_dram_sub_comm3";
			reg = <0 0x14213000 0 0x1000>;
		};

		disp1-mmsram-sub-comm0@14214000 {
			compatible = "mediatek,disp1_mmsram_sub_comm0";
			reg = <0 0x14214000 0 0x1000>;
		};

		disp1-mmsram-sub-comm1@14215000 {
			compatible = "mediatek,disp1_mmsram_sub_comm1";
			reg = <0 0x14215000 0 0x1000>;
		};

		disp1-disp-r2y0@14216000 {
			compatible = "mediatek,disp1_disp_r2y0";
			reg = <0 0x14216000 0 0x1000>;
		};

		disp_wdma2: disp1-disp-wdma1@14217000 {
			compatible = "mediatek,disp1_disp_wdma1";
				//"mediatek,mt6899-disp-wdma";
			reg = <0 0x14217000 0 0x1000>;
			interrupts = <GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_WDMA1_DISP>;
			fifo-size-1plane = <217>;
			fifo-size-2plane = <140>;
			fifo-size-uv-1plane = <29>;
			fifo-size-uv-2plane = <70>;
			fifo-size-3plane = <137>;
			fifo-size-uv-3plane = <33>;
			iommus = <&disp_iommu M4U_L33_P6_DISP1_WDMA1>;
#if 0
			mediatek,larb = <&smi_larb33>;
			mediatek,smi-id = <33>;
#endif
		};

		disp_wdma3: disp1-disp-wdma2@14218000 {
			compatible = "mediatek,disp1_disp_wdma2";
				//"mediatek,mt6899-disp-wdma";
			reg = <0 0x14218000 0 0x1000>;
			clocks = <&dispsys1_config_clk CLK_MM1_DISP_WDMA2_DISP>;
			fifo-size-1plane = <217>;
			fifo-size-2plane = <0>;
			fifo-size-uv-1plane = <29>;
			fifo-size-uv-2plane = <0>;
			fifo-size-3plane = <0>;
			fifo-size-uv-3plane = <0>;
			iommus = <&disp_iommu M4U_L33_P7_DISP1_WDMA2>;
#if 0
			mediatek,larb = <&smi_larb33>;
			mediatek,smi-id = <33>;
#endif
		};

		disp1-disp-gdma0@14219000 {
			compatible = "mediatek,disp1_disp_gdma0";
			reg = <0 0x14219000 0 0x1000>;
		};

		i2c@1421a000 {
			compatible = "mediatek,i2c";
			reg = <0 0x1421a000 0 0x1000>;
		};

		reserved@1421b000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421b000 0 0x1000>;
		};

		reserved@1421c000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421c000 0 0x1000>;
		};

		reserved@1421d000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421d000 0 0x1000>;
		};

		reserved@1421e000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421e000 0 0x1000>;
		};

		reserved@1421f000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1421f000 0 0x1000>;
		};

		reserved@14220000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14220000 0 0x1000>;
		};

		reserved@14221000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14221000 0 0x1000>;
		};

		reserved@14222000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14222000 0 0x1000>;
		};

		reserved@14223000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14223000 0 0x1000>;
		};

		apusys_rv: apusys-rv@190e1000 {
			#address-cells = <2>;
			#size-cells = <2>;

			compatible = "mediatek,mt6899-apusys_rv";
			status = "okay";

			reg = <0 0x190e1000 0 0x1000>,
				  <0 0x19001000 0 0x1000>,
				  <0 0x19002000 0 0x10>,
				  <0 0x1903c000 0 0x8000>,
				  <0 0x19050000 0 0x10000>,
				  <0 0x190f2000 0 0x1000>,
				  <0 0x1d000000 0 0x40000>,
				  <0 0x0d2a0000 0 0x10000>;

			reg-names = "apu_mbox",
						"md32_sysctrl",
						"apu_wdt",
						"apu_sctrl_reviser",
						"md32_cache_dump",
						"apu_ao_ctl",
						"md32_tcm",
						"md32_debug_apb";

			mediatek,apusys-power = <&apu_top_3>;
			apu-iommu0 = <&apu_iommu0>;
			apu-iommu1 = <&apu_iommu1>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			iommus = <&apu_iommu1 M4U_PORT_L42_APU_CODE>;

			interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 291 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 292 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "apu_wdt",
							  "mbox0_irq",
							  "mbox1_irq",
							  "ce_exp_irq";

			up-code-buf-sz = <0x100000>;
			up-coredump-buf-sz = <0x160000>;
			ce-coredump-buf-sz = <0x010000>;
			regdump-buf-sz = <0x10000>;
			mdla-coredump-buf-sz = <0x0>;
			mvpu-coredump-buf-sz = <0x0>;
			mvpu-sec-coredump-buf-sz = <0x0>;

			apu-ctrl {
				compatible = "mediatek,apu-ctrl-rpmsg";
				mtk,rpmsg-name = "apu-ctrl-rpmsg";
			};
			apu-top-rpmsg {
				compatible = "mediatek,aputop-rpmsg";
				mtk,rpmsg-name = "apu_top_3_rpmsg";
			};
			apu-mdw-rpmsg {
				compatible = "mediatek,apu-mdw-rpmsg-v5";
				mtk,rpmsg-name = "apu-mdw-rpmsg";
				version = <5>;
			};
			apu-apummu {
				compatible = "mediatek,apu-apummu-rpmsg";
				mtk,rpmsg-name = "apu-apummu-rpmsg";
			};
			apu-apummu-rx {
				compatible = "mediatek,apu-apummu-rx";
				mtk,rpmsg-name = "apu-apummu-rx";
			};
			apu-edma {
				compatible = "mediatek,apu-edma-rpmsg";
				mtk,rpmsg-name = "apu-edma-rpmsg";
			};
			edma-rx {
				compatible = "mediatek,edma-rx-rpmsg";
				mtk,rpmsg-name = "edma-rx-rpmsg";
			};
			apu-mnoc {
				compatible = "mediatek,apu-mnoc-rpmsg";
				mtk,rpmsg-name = "apu-mnoc-rpmsg";
			};
			mdla-tx-rpmsg {
				compatible = "mediatek,mdla-tx-rpmsg";
				mtk,rpmsg-name = "mdla-tx-rpmsg";
			};
			mdla-rx-rpmsg {
				compatible = "mediatek,mdla-rx-rpmsg";
				mtk,rpmsg-name = "mdla-rx-rpmsg";
			};
			mvpu-tx-rpmsg {
				compatible = "mediatek,mvpu-tx-rpmsg";
				mtk,rpmsg-name = "mvpu-tx-rpmsg";
			};
			mvpu-rx-rpmsg {
				compatible = "mediatek,mvpu-rx-rpmsg";
				mtk,rpmsg-name = "mvpu-rx-rpmsg";
			};
			aps-tx-rpmsg {
				compatible = "mediatek,aps-tx-rpmsg";
				mtk,rpmsg-name = "aps-tx-rpmsg";
			};
			aps-rx-rpmsg {
				compatible = "mediatek,aps-rx-rpmsg";
				mtk,rpmsg-name = "aps-rx-rpmsg";
			};
			sapu-lock-rpmsg {
				compatible = "mediatek,apu-lock-rv-rpmsg";
				mtk,rpmsg-name = "apu-lock-rv-rpmsg";
			};
			apu-scp-mdw-rpmsg {
				compatible = "mediatek,apu-scp-mdw-rpmsg";
				mtk,rpmsg-name = "apu-scp-mdw-rpmsg";
			};
			apu-scp-np-recover-rpmsg {
				compatible = "mediatek,apu-scp-np-recover-rpmsg";
				mtk,rpmsg-name = "apu-scp-np-recover-rpmsg";
			};
		};

		apusys_hw_logger: apusys-hw-logger@19024000 {
			#address-cells = <2>;
			#size-cells = <2>;

			compatible = "mediatek,apusys_hw_logger";

			status = "okay";

			reg = <0 0x19024000 0 0x1000>,
				  <0 0x190e1000 0 0x1000>;

			reg-names = "apu_logtop",
						"apu_mbox";

			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "apu_logtop";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			iommus = <&apu_iommu0 M4U_PORT_L42_APU_CODE>;

			enable-interrupt = <0x1>;
			access-rcx-in-atf = <0x0>;
			interrupt-lbc-sz = <0x80000>;
		};

		ips@14224000 {
			compatible = "mediatek,ips";
			reg = <0 0x14224000 0 0x1000>;
		};

		avs@14225000 {
			compatible = "mediatek,avs";
			reg = <0 0x14225000 0 0x1000>;
		};

		disp_dpc: disp-dpc@14226000 {
			compatible = "mediatek,disp_dpc",
					"mediatek,mt6899-disp-dpc-v1";
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
			reg =
				<0 0x14226000 0 0x1000>,          /* dpc base */
				<0 0x1c000000 0 0x1000>,          /* vlp base */
				<0 0x1c001000 0 0x1000>,          /* spm base */
				<0 0x1ec45130 0 0x4>,             /* mminfra hwvote */
				<0 0x1ec352b8 0 0x4>,             /* hfrp vdisp_dvfsrc debug*/
				<0 0x1c00f000 0 0x4>,             /* vdisp dvfs en*/
				<0 0x1c00f2a0 0 0x4>,             /* vcore dvfs debug*/
				<0 0x1e80090c 0 0x4>;             /* mminfra*/
			reg-names =
				"DPC_BASE",
				"VLP_BASE",
				"SPM_BASE",
				"hw_vote_status",
				"vdisp_dvsrc_debug_sta_7",
				"dvfsrc_en",
				"dvfsrc_debug_sta_1",
				"mminfra_hangfree";
			interrupts =
				<GIC_SPI 503 IRQ_TYPE_LEVEL_HIGH 0>, /* DPC_DISP_IRQ_BIT */
				<GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH 0>; /* DPC_MML_IRQ_BIT */
			mboxes = <&gce 26 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			event-ovl0-off = /bits/ 16 <CMDQ_EVENT_DPC_OVL0_MTCMOS_OFF>;
			event-ovl0-on = /bits/ 16 <CMDQ_EVENT_DPC_OVL0_MTCMOS_ON>;
			event-disp1-off = /bits/ 16 <CMDQ_EVENT_DPC_DISP1_MTCMOS_OFF>;
			event-disp1-on = /bits/ 16 <CMDQ_EVENT_DPC_DISP1_MTCMOS_ON>;
			vidle-mask = <0x7b7>;
		};

		ovlsys-config@14400000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0 0x14400000 0 0x1000>;
		};

		disp-mutex0@14401000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14401000 0 0x1000>;
		};

		disp_ovl0_2l: disp-ovl0-2l@14402000 {
			compatible = "mediatek,disp_ovl0_2l",
							"mediatek,mt6899-disp-ovl";
			reg = <0 0x14402000 0 0x1000>;
			interrupts = <GIC_SPI 679 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L0_P1_OVL_RDMA0_0>,
				<&disp_iommu M4U_L0_P0_OVL_RDMA0_HDR>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_OVL0_2L_DISP>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_OVL0_SHUTDOWN>;
			mediatek,larb = <&smi_larb0 M4U_L0_P1_OVL_RDMA0_0>,
					<&smi_larb1 M4U_L1_P0_OVL_RDMA0_1>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L0_P1_OVL_RDMA0_0)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L1_P0_OVL_RDMA0_1)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L0_P1_OVL_RDMA0_0)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L0_P1_OVL_RDMA0_0)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L1_P0_OVL_RDMA0_1)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L0_P0_OVL_RDMA0_HDR)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos",
					"DDP_COMPONENT_OVL0_2L_qos_other",
					"DDP_COMPONENT_OVL0_2L_fbdc_qos",
					"DDP_COMPONENT_OVL0_2L_hrt_qos",
					"DDP_COMPONENT_OVL0_2L_hrt_qos_other",
					"DDP_COMPONENT_OVL0_2L_hdr_qos";
};

		disp_ovl1_2l: disp-ovl1-2l@14403000 {
			compatible = "mediatek,disp_ovl1_2l",
							"mediatek,mt6899-disp-ovl";
			reg = <0 0x14403000 0 0x1000>;
			interrupts = <GIC_SPI 680 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L20_P1_OVL_RDMA1_0>,
				<&disp_iommu M4U_L20_P0_OVL_RDMA1_HDR>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_OVL1_2L_DISP>;
			mediatek,larb = <&smi_larb20 M4U_L20_P1_OVL_RDMA1_0>,
					<&smi_larb21 M4U_L21_P0_OVL_RDMA1_1>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L20_P1_OVL_RDMA1_0)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L21_P0_OVL_RDMA1_1)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L20_P1_OVL_RDMA1_0)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L20_P1_OVL_RDMA1_0)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L21_P0_OVL_RDMA1_1)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L20_P0_OVL_RDMA1_HDR)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos",
					"DDP_COMPONENT_OVL1_2L_qos_other",
					"DDP_COMPONENT_OVL1_2L_fbdc_qos",
					"DDP_COMPONENT_OVL1_2L_hrt_qos",
					"DDP_COMPONENT_OVL1_2L_hrt_qos_other",
					"DDP_COMPONENT_OVL1_2L_hdr_qos";
		};

		disp_ovl2_2l: disp-ovl2-2l@14404000 {
			compatible = "mediatek,disp_ovl2_2l",
							"mediatek,mt6899-disp-ovl";
			reg = <0 0x14404000 0 0x1000>;
			interrupts = <GIC_SPI 681 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L0_P3_OVL_RDMA2_0>,
				<&disp_iommu M4U_L0_P2_OVL_RDMA2_HDR>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_OVL2_2L_DISP>;
			mediatek,larb = <&smi_larb0 M4U_L0_P3_OVL_RDMA2_0>,
					<&smi_larb1 M4U_L1_P1_OVL_RDMA2_1>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L0_P3_OVL_RDMA2_0)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L1_P1_OVL_RDMA2_1)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L0_P3_OVL_RDMA2_0)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L0_P3_OVL_RDMA2_0)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L1_P1_OVL_RDMA2_1)
					&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L0_P2_OVL_RDMA2_HDR)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL2_2L_qos",
					"DDP_COMPONENT_OVL2_2L_qos_other",
					"DDP_COMPONENT_OVL2_2L_fbdc_qos",
					"DDP_COMPONENT_OVL2_2L_hrt_qos",
					"DDP_COMPONENT_OVL2_2L_hrt_qos_other",
					"DDP_COMPONENT_OVL2_2L_hdr_qos";
		};

		disp_ovl3_2l: disp-ovl3-2l@14405000 {
			compatible = "mediatek,disp_ovl3_2l",
							"mediatek,mt6899-disp-ovl";
			reg = <0 0x14405000 0 0x1000>;
			interrupts = <GIC_SPI 682 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L20_P3_OVL_RDMA3_0>,
				<&disp_iommu M4U_L20_P2_OVL_RDMA3_HDR>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_OVL3_2L_DISP>;
			mediatek,larb = <&smi_larb20 M4U_L20_P3_OVL_RDMA3_0>,
					<&smi_larb21 M4U_L21_P1_OVL_RDMA3_1>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L20_P3_OVL_RDMA3_0)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L21_P1_OVL_RDMA3_1)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L20_P3_OVL_RDMA3_0)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L20_P3_OVL_RDMA3_0)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L21_P1_OVL_RDMA3_1)
					&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L20_P2_OVL_RDMA3_HDR)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVL3_2L_qos",
					"DDP_COMPONENT_OVL3_2L_qos_other",
					"DDP_COMPONENT_OVL3_2L_fbdc_qos",
					"DDP_COMPONENT_OVL3_2L_hrt_qos",
					"DDP_COMPONENT_OVL3_2L_hrt_qos_other",
					"DDP_COMPONENT_OVL3_2L_hdr_qos";
		};

		ovl0_rsz0: ovl-rsz0@14406000 {
			compatible = "mediatek,ovl0_rsz0",
				"mediatek,mt6899-disp-rsz";
			reg = <0 0x14406000 0 0x1000>;
			interrupts = <GIC_SPI 683 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_RSZ1_DISP>;
		};

		ovl_mdp_rsz0: disp-mdp-rsz0@14407000 {
			compatible = "mediatek,disp_mdp_rsz0",
				"mediatek,mt6899-disp-mdp-rsz";
			reg = <0 0x14407000 0 0x1000>;
			interrupts = <GIC_SPI 684 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_MDP_RSZ0_DISP>;
		};

		ovl_wdma0: disp-wdma0@14408000 {
			compatible = "mediatek,disp_wdma0",
						"mediatek,mt6899-disp-wdma";
			reg = <0 0x14408000 0 0x1000>;
			interrupts = <GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_WDMA0_DISP>;
			fifo-size-1plane = <961>;
			fifo-size-2plane = <636>;
			fifo-size-uv-1plane = <29>;
			fifo-size-uv-2plane = <318>;
			fifo-size-3plane = <633>;
			fifo-size-uv-3plane = <157>;
			mediatek,larb = <&smi_larb21>;
			mediatek,smi-id = <21>;
			iommus = <&disp_iommu M4U_L21_P3_DISP_WDMA0>;
		};

		ovl0_ufbc_wdma0: disp-ufbc-wdma0@14409000 {
			compatible = "mediatek,disp_ufbc_wdma0",
					"mediatek,mt6899-disp-wdma";
			reg = <0 0x14409000 0 0x1000>;
			interrupts = <GIC_SPI 686 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_UFBC_WDMA0_DISP>;
			fifo-size-1plane = <839>;
			fifo-size-uv-1plane = <32>;
			fifo-size-2plane = <0>;
			fifo-size-uv-2plane = <0>;
			fifo-size-3plane = <0>;
			fifo-size-uv-3plane = <0>;
			mediatek,larb = <&smi_larb21>;
			mediatek,smi-id = <21>;
			iommus = <&disp_iommu M4U_L21_P4_DISP_UFBC_WDMA0>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L21_P4_DISP_UFBC_WDMA0)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L21_P4_DISP_UFBC_WDMA0)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "DDP_COMPONENT_OVLSYS_UFBC_WDMA0_qos",
					"DDP_COMPONENT_OVLSYS_UFBC_WDMA0_hrt_qos";
		};

		ovl_wdma1: disp-wdma2@1440a000 {
			compatible = "mediatek,disp_wdma2",
						"mediatek,mt6899-disp-wdma";
			reg = <0 0x1440a000 0 0x1000>;
			interrupts = <GIC_SPI 687 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_WDMA2_DISP>;
			fifo-size-1plane = <217>;
			fifo-size-2plane = <0>;
			fifo-size-uv-1plane = <29>;
			fifo-size-uv-2plane = <0>;
			fifo-size-3plane = <0>;
			fifo-size-uv-3plane = <0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_L1_P2_DISP_WDMA2>;
		};

		inlinerot0: inlinerot@1440b000 {
			compatible = "mediatek,inlinerot0",
				     "mediatek,mt6899-disp-inlinerotate";
			clocks =  <&ovlsys_config_clk CLK_OVL_INLINEROT0_DISP>;
			reg = <0 0x1440b000 0 0x1000>;
		};

		ovl_dlo_async0: ovl-dlo-async0@14400000 {
			compatible = "mediatek,ovl_dlo_async0",
				     "mediatek,mt6899-disp-dlo-async";
			reg = <0 0x14400000 0 0x1000>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC0_DISP>;
		};

		ovl_dli_async0: ovl-dli-async0@14400000 {
			compatible = "mediatek,ovl_dli_async0",
				     "mediatek,mt6899-disp-dli-async";
			reg = <0 0x14400000 0 0x1000>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC0_DISP>;
		};

		disp_y2r0: disp-y2r0@14023000 {
			compatible = "mediatek,disp_y2r0",
				     "mediatek,mt6899-disp-y2r";
			reg = <0 0x14023000 0 0x1000>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_Y2R0_DISP>;
		};

		ovl_y2r0: ovl-y2r0@14412000 {
			compatible = "mediatek,ovl_y2r0",
				     "mediatek,mt6899-disp-y2r";
			reg = <0 0x14412000 0 0x1000>;
			clocks = <&ovlsys_config_clk CLK_OVL_DISP_Y2R0_DISP>;
		};

		ovl-smi-larb0@1440c000 {
			compatible = "mediatek,ovl_smi_larb0";
			reg = <0 0x1440c000 0 0x1000>;
			interrupts = <GIC_SPI 693 IRQ_TYPE_NONE 0>;
		};

		ovl-smi-larb1@1440d000 {
			compatible = "mediatek,ovl_smi_larb1";
			reg = <0 0x1440d000 0 0x1000>;
			interrupts = <GIC_SPI 694 IRQ_TYPE_NONE 0>;
		};

		ovl-mmsram-sub-comm0@1440e000 {
			compatible = "mediatek,ovl_mmsram_sub_comm0";
			reg = <0 0x1440e000 0 0x1000>;
		};

		disp-ovl4-2l@1440f000 {
			compatible = "mediatek,disp_ovl4_2l";
			reg = <0 0x1440f000 0 0x1000>;
			interrupts = <GIC_SPI 688 IRQ_TYPE_NONE 0>;
		};

		ovl-smi-larb20@14410000 {
			compatible = "mediatek,ovl_smi_larb20";
			reg = <0 0x14410000 0 0x1000>;
			interrupts = <GIC_SPI 695 IRQ_TYPE_NONE 0>;
		};

		ovl-smi-larb21@14411000 {
			compatible = "mediatek,ovl_smi_larb21";
			reg = <0 0x14411000 0 0x1000>;
			interrupts = <GIC_SPI 696 IRQ_TYPE_NONE 0>;
		};

		reserved@14415000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14415000 0 0x1eb000>;
		};

		ovlsys-config@14600000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0 0x14600000 0 0x1000>;
		};

		disp-mutex0@14601000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14601000 0 0x1000>;
		};

		disp-ovl0-2l@14602000 {
			compatible = "mediatek,disp_ovl0_2l";
			reg = <0 0x14602000 0 0x1000>;
		};

		disp-ovl1-2l@14603000 {
			compatible = "mediatek,disp_ovl1_2l";
			reg = <0 0x14603000 0 0x1000>;
		};

		disp-ovl2-2l@14604000 {
			compatible = "mediatek,disp_ovl2_2l";
			reg = <0 0x14604000 0 0x1000>;
		};

		disp-ovl3-2l@14605000 {
			compatible = "mediatek,disp_ovl3_2l";
			reg = <0 0x14605000 0 0x1000>;
		};

		disp-rsz1@14606000 {
			compatible = "mediatek,disp_rsz1";
			reg = <0 0x14606000 0 0x1000>;
		};

		disp-mdp-rsz0@14607000 {
			compatible = "mediatek,disp_mdp_rsz0";
			reg = <0 0x14607000 0 0x1000>;
		};

		disp-wdma0@14608000 {
			compatible = "mediatek,disp_wdma0";
			reg = <0 0x14608000 0 0x1000>;
		};

		disp-ufbc-wdma0@14609000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			reg = <0 0x14609000 0 0x1000>;
		};

		disp-wdma2@1460a000 {
			compatible = "mediatek,disp_wdma2";
			reg = <0 0x1460a000 0 0x1000>;
		};

		ovl-smi-larb0@1460c000 {
			compatible = "mediatek,ovl_smi_larb0";
			reg = <0 0x1460c000 0 0x1000>;
		};

		ovl-smi-larb1@1460d000 {
			compatible = "mediatek,ovl_smi_larb1";
			reg = <0 0x1460d000 0 0x1000>;
		};

		ovl-mmsram-sub-comm0@1460e000 {
			compatible = "mediatek,ovl_mmsram_sub_comm0";
			reg = <0 0x1460e000 0 0x1000>;
		};

		disp-ovl4-2l@1460f000 {
			compatible = "mediatek,disp_ovl4_2l";
			reg = <0 0x1460f000 0 0x1000>;
		};

		ovl-smi-larb20@14610000 {
			compatible = "mediatek,ovl_smi_larb20";
			reg = <0 0x14610000 0 0x1000>;
		};

		ovl-smi-larb21@14611000 {
			compatible = "mediatek,ovl_smi_larb21";
			reg = <0 0x14611000 0 0x1000>;
		};

		reserved@14615000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14615000 0 0x1eb000>;
		};

		mipi_tx_config0: mipi-tx-config0@11e90000 {
			compatible = "mediatek,mipi_tx_config0",
						"mediatek,mt6899-mipi-tx";
			reg = <0 0x11e90000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
			dispsys-sel-offset = <0x170 0x174>;
		};

		imgsys-main-top@15000000 {
			compatible = "mediatek,imgsys_main_top";
			reg = <0 0x15000000 0 0x1000>;
		};

		hcp: hcp@15001000 {
			compatible = "mediatek,hcp8";
			reg = <0 0x15001000 0 0x4000>;
			iommus = <&mdp_iommu M4U_L15_P0_VIPI_D1>;
		};

		imgsys_cmdq: imgsys-cmdq@15002000 {
			compatible = "mediatek,imgsys-cmdq-8";
			reg = <0 0x15002000 0 0x4000>;
			iommus = <&mdp_iommu M4U_L15_P0_VIPI_D1>;
		};

		imgsys_acp: imgsys-acp@15003000 {
			compatible = "mediatek,imgsys-isp8-acp-mt6899";
			reg = <0 0x15003000 0 0x4000>;
			mediatek,imgsys-coherent = "disable";
		};

		img_frm_sync: img-frm-sync@15004000 {
			compatible = "mediatek,imgsys-frm-sync-isp8";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15003000 0 0x4000>;
			//mtk,smmu-shared = <&mm_smmu_hrt_normal>;
			dpe-sw-sync-token-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_1>;
			dpe-sw-sync-token-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_2>;
			dpe-sw-sync-token-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_3>;
			dpe-sw-sync-token-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_4>;
			dpe-sw-sync-token-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_5>;
			dpe-sw-sync-token-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_6>;
			dpe-sw-sync-token-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_7>;
			dpe-sw-sync-token-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_8>;
			dpe-sw-sync-token-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_9>;
			dpe-sw-sync-token-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_10>;
			dpe-sw-sync-token-pool-11 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_11>;
			dpe-sw-sync-token-pool-12 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_12>;
			dpe-sw-sync-token-pool-13 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_13>;
			dpe-sw-sync-token-pool-14 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_14>;
			dpe-sw-sync-token-pool-15 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_15>;
			dpe-sw-sync-token-pool-16 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_DPE_POOL_16>;
		};


		imgsys_fw: imgsys-fw@15000000 {
			compatible = "mediatek,imgsys-isp8-mt6899";
			reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
					<0 0x15700000 0 0x10000>,	/* 1 IMGSYS_TRAW */
					<0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
					<0 0x15100000 0 0x10000>,	/* 3 IMGSYS_DIP */
					<0 0x15150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
					<0 0x15160000 0 0x10000>,	/* 5 IMGSYS_DIP_NR2 */
					<0 0x15210000 0 0x10000>,	/* 6 IMGSYS_PQDIP_A */
					<0 0x15510000 0 0x10000>,	/* 7 IMGSYS_PQDIP_B */
					<0 0x15200000 0 0x10000>,	/* 8 IMGSYS_WPE_EIS */
					<0 0x15500000 0 0x10000>,	/* 9 IMGSYS_WPE_TNR */
					<0 0x15600000 0 0x10000>,	/* 10 IMGSYS_WPE_LITE */
					<0 0x15220000 0 0x00100>,	/* 11 IMGSYS_WPE1_DIP1 */
					<0 0x15540000 0 0x10000>,	/* 12 IMGSYS_OMC_TNR */
					<0 0x15640000 0 0x10000>,	/* 13 IMGSYS_OMC_LITE */
					<0 0x15070000 0 0x10000>,	/* 14 IMGSYS_ME */
					<0 0x00000000 0 0x01500>,	/* 15 IMGSYS_ADL_A */
					<0 0x00000000 0 0x01500>,	/* 16 IMGSYS_ADL_B */
					<0 0x15520000 0 0x00100>,	/* 17 IMGSYS_WPE2_DIP1 */
					<0 0x15620000 0 0x00100>,	/* 18 IMGSYS_WPE3_DIP1 */
					<0 0x15110000 0 0x00100>,	/* 19 IMGSYS_DIP_TOP */
					<0 0x15130000 0 0x00100>,	/* 20 IMGSYS_DIP_TOP_NR */
					<0 0x15170000 0 0x00100>,	/* 21 IMGSYS_DIP_TOP_NR2 */
					<0 0x15710000 0 0x00100>,	/* 22 IMGSYS_TRAW_DIP1 */
					<0 0x15080000 0 0x10000>,	/* 23 IMGSYS_ME_MMG */
					<0 0x15780000 0 0x00100>;	/* 24 IMGSYS_VCORE */
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
			mediatek,hcp = <&hcp>;
			mediatek,img-frm-sync = <&img_frm_sync>;
			mediatek,larbs = <&smi_larb15>,
							<&smi_larb9>,
							<&smi_larb11>,
							<&smi_larb28>,
							<&smi_larb38>,
							<&smi_larb22>,
							<&smi_larb23>;
			mediatek,imgsys-cmdq = <&imgsys_cmdq>;
			iommus = <&disp_iommu M4U_L28_P0_IMGI_T1_A>;
#if 1
			imgsys-supply = <&gce_m_sec>;
#endif
			mboxes =
					/* normal thread */
					<&gce_m 0 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 1 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 2 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 3 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 4 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 5 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 12 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 16 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 17 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 18 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 19 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 22 3000 CMDQ_THR_PRIO_1>,
					<&gce_m 23 3000 CMDQ_THR_PRIO_1>,
					/* power thread */
					<&gce_m 25 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 26 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 27 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 30 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 31 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					/* qos thread */
					<&gce_m 6 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
#if 1
					/* secure thread */
					<&gce_m_sec 10 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
#endif
					/* thread list end */
				traw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0>;
				traw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1>;
				traw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2>;
				traw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3>;
				traw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4>;
				traw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5>;
				ltraw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0>;
				ltraw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1>;
				ltraw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2>;
				ltraw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3>;
				ltraw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4>;
				ltraw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5>;
				dip-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0>;
				dip-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1>;
				dip-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2>;
				dip-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3>;
				dip-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4>;
				dip-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5>;
				pqa-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0>;
				pqa-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1>;
				pqa-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2>;
				pqa-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3>;
				pqa-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4>;
				pqa-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5>;
				pqb-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0>;
				pqb-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1>;
				pqb-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2>;
				pqb-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3>;
				pqb-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4>;
				pqb-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5>;
				wpe-eis-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_0>;
				wpe-eis-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_1>;
				wpe-eis-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_2>;
				wpe-eis-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_3>;
				wpe-eis-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_4>;
				wpe-eis-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_5>;
				omc-tnr-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_0>;
				omc-tnr-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_1>;
				omc-tnr-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_2>;
				omc-tnr-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_3>;
				omc-tnr-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_4>;
				omc-tnr-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_5>;
				wpe-lite-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_0>;
				wpe-lite-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_1>;
				wpe-lite-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_2>;
				wpe-lite-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_3>;
				wpe-lite-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_4>;
				wpe-lite-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_5>;
				omc-lite-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_0>;
				omc-lite-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_1>;
				omc-lite-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_2>;
				omc-lite-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_3>;
				omc-lite-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_4>;
				omc-lite-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_5>;
				me-done =
					/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
				adl-tile-done =
					/bits/ 16 <CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT>;
				wpe-eis-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
				omc-tnr-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_OMC_TNR>;
				wpe-lite-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
				traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
				ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
				dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
				pqdip-a-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
				pqdip-b-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
				me-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
				apu-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_APUSYS_APU>;
				vss-traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW>;
				vss-ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW>;
				vss-dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP>;
				omc-lite-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_OMC_LITE>;
				sw-sync-token-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
				sw-sync-token-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
				sw-sync-token-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
				sw-sync-token-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
				sw-sync-token-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
				sw-sync-token-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
				sw-sync-token-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
				sw-sync-token-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
				sw-sync-token-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
				sw-sync-token-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
				sw-sync-token-pool-11 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
				sw-sync-token-pool-12 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
				sw-sync-token-pool-13 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
				sw-sync-token-pool-14 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
				sw-sync-token-pool-15 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
				sw-sync-token-pool-16 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
				sw-sync-token-pool-17 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
				sw-sync-token-pool-18 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
				sw-sync-token-pool-19 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
				sw-sync-token-pool-20 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
				sw-sync-token-pool-21 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
				sw-sync-token-pool-22 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
				sw-sync-token-pool-23 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
				sw-sync-token-pool-24 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
				sw-sync-token-pool-25 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
				sw-sync-token-pool-26 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
				sw-sync-token-pool-27 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
				sw-sync-token-pool-28 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
				sw-sync-token-pool-29 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
				sw-sync-token-pool-30 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
				sw-sync-token-pool-31 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
				sw-sync-token-pool-32 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
				sw-sync-token-pool-33 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
				sw-sync-token-pool-34 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
				sw-sync-token-pool-35 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
				sw-sync-token-pool-36 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
				sw-sync-token-pool-37 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
				sw-sync-token-pool-38 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
				sw-sync-token-pool-39 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
				sw-sync-token-pool-40 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
				sw-sync-token-pool-41 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
				sw-sync-token-pool-42 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
				sw-sync-token-pool-43 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
				sw-sync-token-pool-44 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
				sw-sync-token-pool-45 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
				sw-sync-token-pool-46 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
				sw-sync-token-pool-47 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
				sw-sync-token-pool-48 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
				sw-sync-token-pool-49 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
				sw-sync-token-pool-50 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
				sw-sync-token-pool-51 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
				sw-sync-token-pool-52 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
				sw-sync-token-pool-53 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
				sw-sync-token-pool-54 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
				sw-sync-token-pool-55 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
				sw-sync-token-pool-56 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
				sw-sync-token-pool-57 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
				sw-sync-token-pool-58 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
				sw-sync-token-pool-59 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
				sw-sync-token-pool-60 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
				sw-sync-token-pool-61 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
				sw-sync-token-pool-62 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
				sw-sync-token-pool-63 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
				sw-sync-token-pool-64 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
				sw-sync-token-pool-65 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
				sw-sync-token-pool-66 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
				sw-sync-token-pool-67 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_67>;
				sw-sync-token-pool-68 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_68>;
				sw-sync-token-pool-69 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_69>;
				sw-sync-token-pool-70 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_70>;
				sw-sync-token-pool-71 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_71>;
				sw-sync-token-pool-72 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_72>;
				sw-sync-token-pool-73 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_73>;
				sw-sync-token-pool-74 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_74>;
				sw-sync-token-pool-75 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_75>;
				sw-sync-token-pool-76 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_76>;
				sw-sync-token-pool-77 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_77>;
				sw-sync-token-pool-78 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_78>;
				sw-sync-token-pool-79 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_79>;
				sw-sync-token-pool-80 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_80>;
				sw-sync-token-pool-81 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_81>;
				sw-sync-token-pool-82 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_82>;
				sw-sync-token-pool-83 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_83>;
				sw-sync-token-pool-84 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_84>;
				sw-sync-token-pool-85 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_85>;
				sw-sync-token-pool-86 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_86>;
				sw-sync-token-pool-87 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_87>;
				sw-sync-token-pool-88 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_88>;
				sw-sync-token-pool-89 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_89>;
				sw-sync-token-pool-90 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_90>;
				sw-sync-token-pool-91 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_91>;
				sw-sync-token-pool-92 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_92>;
				sw-sync-token-pool-93 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_93>;
				sw-sync-token-pool-94 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_94>;
				sw-sync-token-pool-95 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_95>;
				sw-sync-token-pool-96 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_96>;
				sw-sync-token-pool-97 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_97>;
				sw-sync-token-pool-98 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_98>;
				sw-sync-token-pool-99 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_99>;
				sw-sync-token-pool-100 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_100>;
				sw-sync-token-pool-101 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_101>;
				sw-sync-token-pool-102 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_102>;
				sw-sync-token-pool-103 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_103>;
				sw-sync-token-pool-104 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_104>;
				sw-sync-token-pool-105 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_105>;
				sw-sync-token-pool-106 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_106>;
				sw-sync-token-pool-107 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_107>;
				sw-sync-token-pool-108 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_108>;
				sw-sync-token-pool-109 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_109>;
				sw-sync-token-pool-110 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_110>;
				sw-sync-token-pool-111 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_111>;
				sw-sync-token-pool-112 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_112>;
				sw-sync-token-pool-113 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_113>;
				sw-sync-token-pool-114 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_114>;
				sw-sync-token-pool-115 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_115>;
				sw-sync-token-pool-116 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_116>;
				sw-sync-token-pool-117 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_117>;
				sw-sync-token-pool-118 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_118>;
				sw-sync-token-pool-119 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_119>;
				sw-sync-token-pool-120 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_120>;
				sw-sync-token-pool-121 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_121>;
				sw-sync-token-pool-122 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_122>;
				sw-sync-token-pool-123 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_123>;
				sw-sync-token-pool-124 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_124>;
				sw-sync-token-pool-125 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_125>;
				sw-sync-token-pool-126 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_126>;
				sw-sync-token-pool-127 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_127>;
				sw-sync-token-pool-128 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_128>;
				sw-sync-token-pool-129 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_129>;
				sw-sync-token-pool-130 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_130>;
				sw-sync-token-pool-131 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_131>;
				sw-sync-token-pool-132 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_132>;
				sw-sync-token-pool-133 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_133>;
				sw-sync-token-pool-134 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_134>;
				sw-sync-token-pool-135 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_135>;
				sw-sync-token-pool-136 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_136>;
				sw-sync-token-pool-137 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_137>;
				sw-sync-token-pool-138 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_138>;
				sw-sync-token-pool-139 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_139>;
				sw-sync-token-pool-140 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_140>;
				sw-sync-token-pool-141 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_141>;
				sw-sync-token-pool-142 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_142>;
				sw-sync-token-pool-143 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_143>;
				sw-sync-token-pool-144 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_144>;
				sw-sync-token-pool-145 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_145>;
				sw-sync-token-pool-146 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_146>;
				sw-sync-token-pool-147 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_147>;
				sw-sync-token-pool-148 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_148>;
				sw-sync-token-pool-149 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_149>;
				sw-sync-token-pool-150 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_150>;
				sw-sync-token-pool-151 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_151>;
				sw-sync-token-pool-152 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_152>;
				sw-sync-token-pool-153 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_153>;
				sw-sync-token-pool-154 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_154>;
				sw-sync-token-pool-155 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_155>;
				sw-sync-token-pool-156 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_156>;
				sw-sync-token-pool-157 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_157>;
				sw-sync-token-pool-158 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_158>;
				sw-sync-token-pool-159 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_159>;
				sw-sync-token-pool-160 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_160>;
				sw-sync-token-pool-161 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_161>;
				sw-sync-token-pool-162 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_162>;
				sw-sync-token-pool-163 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_163>;
				sw-sync-token-pool-164 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_164>;
				sw-sync-token-pool-165 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_165>;
				sw-sync-token-pool-166 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_166>;
				sw-sync-token-pool-167 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_167>;
				sw-sync-token-pool-168 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_168>;
				sw-sync-token-pool-169 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_169>;
				sw-sync-token-pool-170 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_170>;
				sw-sync-token-pool-171 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_171>;
				sw-sync-token-pool-172 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_172>;
				sw-sync-token-pool-173 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_173>;
				sw-sync-token-pool-174 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_174>;
				sw-sync-token-pool-175 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_175>;
				sw-sync-token-pool-176 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_176>;
				sw-sync-token-pool-177 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_177>;
				sw-sync-token-pool-178 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_178>;
				sw-sync-token-pool-179 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_179>;
				sw-sync-token-pool-180 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_180>;
				sw-sync-token-pool-181 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_181>;
				sw-sync-token-pool-182 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_182>;
				sw-sync-token-pool-183 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_183>;
				sw-sync-token-pool-184 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_184>;
				sw-sync-token-pool-185 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_185>;
				sw-sync-token-pool-186 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_186>;
				sw-sync-token-pool-187 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_187>;
				sw-sync-token-pool-188 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_188>;
				sw-sync-token-pool-189 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_189>;
				sw-sync-token-pool-190 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_190>;
				sw-sync-token-pool-191 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_191>;
				sw-sync-token-pool-192 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_192>;
				sw-sync-token-pool-193 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_193>;
				sw-sync-token-pool-194 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_194>;
				sw-sync-token-pool-195 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_195>;
				sw-sync-token-pool-196 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_196>;
				sw-sync-token-pool-197 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_197>;
				sw-sync-token-pool-198 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_198>;
				sw-sync-token-pool-199 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_199>;
				sw-sync-token-pool-200 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_200>;
				sw-sync-token-pool-201 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_201>;
				sw-sync-token-pool-202 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_202>;
				sw-sync-token-pool-203 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_203>;
				sw-sync-token-pool-204 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_204>;
				sw-sync-token-pool-205 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_205>;
				sw-sync-token-pool-206 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_206>;
				sw-sync-token-pool-207 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_207>;
				sw-sync-token-pool-208 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_208>;
				sw-sync-token-pool-209 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_209>;
				sw-sync-token-pool-210 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_210>;
				sw-sync-token-pool-211 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_211>;
				sw-sync-token-pool-212 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_212>;
				sw-sync-token-pool-213 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_213>;
				sw-sync-token-pool-214 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_214>;
				sw-sync-token-pool-215 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_215>;
				sw-sync-token-pool-216 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_216>;
				sw-sync-token-pool-217 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_217>;
				sw-sync-token-pool-218 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_218>;
				sw-sync-token-pool-219 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_219>;
				sw-sync-token-pool-220 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_220>;
				sw-sync-token-pool-221 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_221>;
				sw-sync-token-pool-222 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_222>;
				sw-sync-token-pool-223 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_223>;
				sw-sync-token-pool-224 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_224>;
				sw-sync-token-pool-225 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_225>;
				sw-sync-token-pool-226 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_226>;
				sw-sync-token-pool-227 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_227>;
				sw-sync-token-pool-228 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_228>;
				sw-sync-token-pool-229 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_229>;
				sw-sync-token-pool-230 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_230>;
				sw-sync-token-pool-231 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_231>;
				sw-sync-token-pool-232 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_232>;
				sw-sync-token-pool-233 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_233>;
				sw-sync-token-pool-234 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_234>;
				sw-sync-token-pool-235 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_235>;
				sw-sync-token-pool-236 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_236>;
				sw-sync-token-pool-237 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_237>;
				sw-sync-token-pool-238 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_238>;
				sw-sync-token-pool-239 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_239>;
				sw-sync-token-pool-240 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_240>;
				sw-sync-token-pool-241 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_241>;
				sw-sync-token-pool-242 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_242>;
				sw-sync-token-pool-243 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_243>;
				sw-sync-token-pool-244 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_244>;
				sw-sync-token-pool-245 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_245>;
				sw-sync-token-pool-246 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_246>;
				sw-sync-token-pool-247 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_247>;
				sw-sync-token-pool-248 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_248>;
				sw-sync-token-pool-249 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_249>;
				sw-sync-token-pool-250 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_250>;
				sw-sync-token-pool-251 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_251>;
				sw-sync-token-pool-252 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_252>;
				sw-sync-token-pool-253 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_253>;
				sw-sync-token-pool-254 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_254>;
				sw-sync-token-pool-255 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_255>;
				sw-sync-token-pool-256 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_256>;
				sw-sync-token-pool-257 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_257>;
				sw-sync-token-pool-258 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_258>;
				sw-sync-token-pool-259 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_259>;
				sw-sync-token-pool-260 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_260>;
				sw-sync-token-pool-261 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_261>;
				sw-sync-token-pool-262 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_262>;
				sw-sync-token-pool-263 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_263>;
				sw-sync-token-pool-264 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_264>;
				sw-sync-token-pool-265 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_265>;
				sw-sync-token-pool-266 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_266>;
				sw-sync-token-pool-267 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_267>;
				sw-sync-token-pool-268 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_268>;
				sw-sync-token-pool-269 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_269>;
				sw-sync-token-pool-270 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_270>;
				sw-sync-token-pool-271 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_271>;
				sw-sync-token-pool-272 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_272>;
				sw-sync-token-pool-273 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_273>;
				sw-sync-token-pool-274 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_274>;
				sw-sync-token-pool-275 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_275>;
				sw-sync-token-pool-276 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_276>;
				sw-sync-token-pool-277 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_277>;
				sw-sync-token-pool-278 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_278>;
				sw-sync-token-pool-279 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_279>;
				sw-sync-token-pool-280 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_280>;
				sw-sync-token-pool-281 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_281>;
				sw-sync-token-pool-282 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_282>;
				sw-sync-token-pool-283 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_283>;
				sw-sync-token-pool-284 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_284>;
				sw-sync-token-pool-285 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_285>;
				sw-sync-token-pool-286 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_286>;
				sw-sync-token-pool-287 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_287>;
				sw-sync-token-pool-288 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_288>;
				sw-sync-token-pool-289 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_289>;
				sw-sync-token-pool-290 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_290>;
				sw-sync-token-pool-291 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_291>;
				sw-sync-token-pool-292 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_292>;
				sw-sync-token-pool-293 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_293>;
				sw-sync-token-pool-294 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_294>;
				sw-sync-token-pool-295 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_295>;
				sw-sync-token-pool-296 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_296>;
				sw-sync-token-pool-297 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_297>;
				sw-sync-token-pool-298 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_298>;
				sw-sync-token-pool-299 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_299>;
				sw-sync-token-pool-300 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_300>;
				sw-sync-token-tzmp-isp-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT>;
				sw-sync-token-tzmp-isp-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_SET>;
				sw-sync-token-tzmp-adl-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_WAIT>;
				sw-sync-token-tzmp-adl-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_SET>;
#if 0
				sw-sync-token-camsys-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
				sw-sync-token-camsys-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
				sw-sync-token-camsys-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
				sw-sync-token-camsys-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
				sw-sync-token-camsys-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
				sw-sync-token-camsys-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
				sw-sync-token-camsys-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
				sw-sync-token-camsys-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
				sw-sync-token-camsys-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
				sw-sync-token-camsys-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
#endif
			clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP_CAMERA_P2>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_P2>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_CAMERA_P2>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_LARB9_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_TRAW0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_TRAW1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_DIP0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_WPE0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_IPE_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_WPE1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_WPE2_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ADL_LARB_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ADLRD_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ADLWR0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_AVS_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_IPS_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ADLWR1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ROOTCQ_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_BLS_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON2_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON4_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE2_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG26_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_BWR_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ME_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_MMG_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB10_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB39_CAMERA_P2>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_LARB_CAMERA_P2>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_DIP_NR1_CAMERA_P2>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR_CAMERA_P2>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15_CAMERA_P2>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB39_CAMERA_P2>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11_CAMERA_P2>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE_CAMERA_P2>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0_CAMERA_P2>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11_CAMERA_P2>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE_CAMERA_P2>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0_CAMERA_P2>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11_CAMERA_P2>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE_CAMERA_P2>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_GALS0_CAMERA_P2>,
				<&traw_dip1_clk CLK_TRAW_DIP1_LARB28_CAMERA_P2>,
				<&traw_dip1_clk CLK_TRAW_DIP1_LARB40_CAMERA_P2>,
				<&traw_dip1_clk CLK_TRAW_DIP1_TRAW_CAMERA_P2>,
				<&traw_dip1_clk CLK_TRAW_DIP1_GALS_CAMERA_P2>,
				<&traw_cap_dip1_clk CLK_TRAW_CAP_DIP1_TRAW_CAP_CAMERA_P2>,
				<&mmdvfs_mux MMDVFS_USER_IMG>;
			clock-names = "VCORE_GALS",
				"VCORE_MAIN",
				"VCORE_SUB0",
				"VCORE_SUB1",
				"IMG_LARB9",
				"IMG_TRAW0",
				"IMG_TRAW1",
				"IMG_DIP0",
				"IMG_WPE0",
				"IMG_IPE",
				"IMG_WPE1",
				"IMG_WPE2",
				"IMG_ADL_LARB",
				"IMG_ADLRD",
				"IMG_ADLWR0",
				"IMG_AVS",
				"IMG_IPS",
				"IMG_ADLWR1",
				"IMG_ROOTCQ",
				"IMG_BLS",
				"IMG_SUB_COMMON0",
				"IMG_SUB_COMMON1",
				"IMG_SUB_COMMON2",
				"IMG_SUB_COMMON3",
				"IMG_SUB_COMMON4",
				"IMG_GALS_RX_DIP0",
				"IMG_GALS_RX_DIP1",
				"IMG_GALS_RX_TRAW0",
				"IMG_GALS_RX_WPE0",
				"IMG_GALS_RX_WPE1",
				"IMG_GALS_RX_WPE2",
				"IMG_GALS_TRX_IPE0",
				"IMG_GALS_TRX_IPE1",
				"IMG26",
				"IMG_BWR",
				"IMG_GALS",
				"IMG_ME",
				"IMG_MMG",
				"DIP_TOP_DIP1_DIP_TOP",
				"DIP_TOP_DIP1_DIP_TOP_GALS0",
				"DIP_TOP_DIP1_DIP_TOP_GALS1",
				"DIP_TOP_DIP1_DIP_TOP_GALS2",
				"DIP_TOP_DIP1_DIP_TOP_GALS3",
				"DIP_TOP_DIP1_LARB10",
				"DIP_TOP_DIP1_LARB15",
				"DIP_TOP_DIP1_LARB38",
				"DIP_TOP_DIP1_LARB39",
				"DIP_NR1_DIP1_LARB",
				"DIP_NR1_DIP1_DIP_NR1",
				"DIP_NR2_DIP1_DIP_NR",
				"DIP_NR2_DIP1_LARB15",
				"DIP_NR2_DIP1_LARB39",
				"WPE1_DIP1_LARB11",
				"WPE1_DIP1_WPE",
				"WPE1_DIP1_GALS0",
				"WPE2_DIP1_LARB11",
				"WPE2_DIP1_WPE",
				"WPE2_DIP1_GALS0",
				"WPE3_DIP1_LARB11",
				"WPE3_DIP1_WPE",
				"WPE3_DIP1_GALS0",
				"TRAW_DIP1_LARB28",
				"TRAW_DIP1_LARB40",
				"TRAW_DIP1_TRAW",
				"TRAW_DIP1_GALS",
				"TRAW_CAP_DIP1_TRAW_CAP",
				"mmdvfs_mux";
			operating-points-v2 = <&opp_table_img>;
			mediatek,imgsys-dvfs-pix-mode = <2>;
			mediatek,imgsys-qof-ver = <0>;
			mediatek,imgsys-ver = <1>;
			mmqos-supply = <&mmqos>;
			mediatek,imgsys-qos-sc-motr = <2>;
			mediatek,imgsys-qos-sc-nums = <2>;
			mediatek,imgsys-qos-sc-id = <19 20>;
			interconnects =
				<&mmqos SLAVE_LARB(28)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(11)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(9)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos SLAVE_LARB(15)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l10_common_r_0",
				"l22_common_w_0",
				"l9_common_r_1",
				"l15_common_w_1";
		};

		dvs: dvs@1a770000 {
			compatible = "mediatek,dvs_mt6899";
			reg = <0 0x1a770000 0 0x1000>,
				<0 0x1a000000 0 0x1000>,
				<0 0x1a7a0000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mediatek-larb-supply = <&smi_larb19>;
			iommus = <&disp_iommu M4U_L19_P4_DVS_RD_DPE>,
						<&disp_iommu M4U_L19_P5_DVS_WT_DPE>,
						<&disp_iommu M4U_L19_P6_DVP_RD_DPE>,
						<&disp_iommu M4U_L19_P7_DVP_WT_DPE>,
						<&disp_iommu M4U_L19_P10_DVGF_RD_DPE>,
						<&disp_iommu M4U_L19_P11_DVGF_WT_DPE>;
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L19_P4_DVS_RD_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P5_DVS_WT_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P6_DVP_RD_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P7_DVP_WT_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P10_DVGF_RD_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P11_DVGF_WT_DPE)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "l19_dvs_rd_p4",
						"l19_dvs_wt_p5",
						"l19_dvp_rd_p6",
						"l19_dvp_wt_p7",
						"l19_dvgf_rd_p10",
						"l19_dvgf_wt_p11";
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			mtk,img-frm-sync = <&img_frm_sync>;
			dvsdoneasyncshot = <CMDQ_EVENT_CAM_DPE_DVS_CMQ_EVENT>;

			clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS_CAMERA_P2>,
			// <&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS_CAMERA_P2>;
			clock-names =
			"CLK_CAM_MAIN_CAM",
			"CLK_CAMSYS_IPE_LARB19",
			"CLK_CAMSYS_IPE_DPE",
			"CLK_CAMSYS_IPE_FUS",
			// "CLK_CAMSYS_IPE_DHZE",
			"CLK_CAMSYS_IPE_GALS";
		};

		dvp: dvp@1a770800 {
			compatible = "mediatek,dvp_mt6899";
			reg = <0 0x1a770800 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mediatek-larb-supply = <&smi_larb19>;
			iommus = <&disp_iommu M4U_L19_P4_DVS_RD_DPE>,
						<&disp_iommu M4U_L19_P5_DVS_WT_DPE>,
						<&disp_iommu M4U_L19_P6_DVP_RD_DPE>,
						<&disp_iommu M4U_L19_P7_DVP_WT_DPE>,
						<&disp_iommu M4U_L19_P10_DVGF_RD_DPE>,
						<&disp_iommu M4U_L19_P11_DVGF_WT_DPE>;
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L19_P4_DVS_RD_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P5_DVS_WT_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P6_DVP_RD_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P7_DVP_WT_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P10_DVGF_RD_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P11_DVGF_WT_DPE)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "l19_dvs_rd_p4",
						"l19_dvs_wt_p5",
						"l19_dvp_rd_p6",
						"l19_dvp_wt_p7",
						"l19_dvgf_rd_p10",
						"l19_dvgf_wt_p11";
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			dvpdoneasyncshot = <CMDQ_EVENT_CAM_DPE_DVP_CMQ_EVENT>;

			clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS_CAMERA_P2>,
			// <&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS_CAMERA_P2>;
			clock-names =
			"CLK_CAM_MAIN_CAM",
			"CLK_CAMSYS_IPE_LARB19",
			"CLK_CAMSYS_IPE_DPE",
			"CLK_CAMSYS_IPE_FUS",
			// "CLK_CAMSYS_IPE_DHZE",
			"CLK_CAMSYS_IPE_GALS";
		};

		dvgf: dvgf@1a770c00 {
			compatible = "mediatek,dvgf_mt6899";
			reg = <0 0x1a770c00 0 0x1000>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mediatek-larb-supply = <&smi_larb19>;
			iommus = <&disp_iommu M4U_L19_P4_DVS_RD_DPE>,
						<&disp_iommu M4U_L19_P5_DVS_WT_DPE>,
						<&disp_iommu M4U_L19_P6_DVP_RD_DPE>,
						<&disp_iommu M4U_L19_P7_DVP_WT_DPE>,
						<&disp_iommu M4U_L19_P10_DVGF_RD_DPE>,
						<&disp_iommu M4U_L19_P11_DVGF_WT_DPE>;
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L19_P4_DVS_RD_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P5_DVS_WT_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P6_DVP_RD_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P7_DVP_WT_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P10_DVGF_RD_DPE)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L19_P11_DVGF_WT_DPE)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "l19_dvs_rd_p4",
						"l19_dvs_wt_p5",
						"l19_dvp_rd_p6",
						"l19_dvp_wt_p7",
						"l19_dvgf_rd_p10",
						"l19_dvgf_wt_p11";
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			dvgfdoneasyncshot = <CMDQ_EVENT_CAM_DVGF_CMQ_EVENT>;

			clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS_CAMERA_P2>,
			// <&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS_CAMERA_P2>;
			clock-names =
			"CLK_CAM_MAIN_CAM",
			"CLK_CAMSYS_IPE_LARB19",
			"CLK_CAMSYS_IPE_DPE",
			"CLK_CAMSYS_IPE_FUS",
			// "CLK_CAMSYS_IPE_DHZE",
			"CLK_CAMSYS_IPE_GALS";
		};

		mae: mae@15310000 {
			compatible = "mediatek,mtk-mae";
			reg = <0 0x15310000 0 0x9000>;
			// dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			cmdqsec-supply = <&gce_m_sec>;
			maeplat-supply = <&mtk_mae_plat>;
			mboxes = <&gce_m 20 0 CMDQ_THR_PRIO_1>,
					<&gce_m_sec 11 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
			mediatek,larb = <&smi_larb12>;
			// mediatek,aov = <&aov>;
			fdvt-frame-done = <CMDQ_EVENT_IMG_IMGSYS_IPE_FDVT0_DONE>;
			sw-sync-token-tzmp-aie-wait = <CMDQ_SYNC_TOKEN_TZMP_AIE_WAIT>;
			sw-sync-token-tzmp-aie-set = <CMDQ_SYNC_TOKEN_TZMP_AIE_SET>;
			iommus = <&disp_iommu M4U_L12_P0_FDVT_RDA_0>,
						<&disp_iommu M4U_L12_P1_FDVT_WRA_0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
			clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP_CAMERA_MAE>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_MAE>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_CAMERA_MAE>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_CAMERA_MAE>,
				<&imgsys_main_clk CLK_IMG_FDVT_CAMERA_MAE>,
				<&imgsys_main_clk CLK_IMG_LARB12_CAMERA_MAE>,
				<&imgsys_main_clk CLK_IMG_IPE_CAMERA_MAE>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON2_CAMERA_MAE>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3_CAMERA_MAE>,
				<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE0_CAMERA_MAE>,
				<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE1_CAMERA_MAE>,
				<&imgsys_main_clk CLK_IMG_GALS_CAMERA_MAE>;
			clock-names = "VCORE_GALS_DISP_CAMERA_MAE",
				"VCORE_MAIN_CAMERA_MAE",
				"VCORE_SUB0_CAMERA_MAE",
				"VCORE_SUB1_CAMERA_MAE",
				"FDVT_CAMERA_MAE",
				"LARB12_CAMERA_MAE",
				"IPE_CAMERA_MAE",
				"SUB_COMMON2_CAMERA_MAE",
				"SUB_COMMON3_CAMERA_MAE",
				"GALS_TRX_IPE0_CAMERA_MAE",
				"GALS_TRX_IPE1_CAMERA_MAE",
				"GALS_CAMERA_MAE";
		};

		mtk_mae_plat: mtk-mae-plat@15319000 {
			compatible = "mediatek,mtk-mae-plat-isp8-mt6899";
			reg = <0 0x15319000 0 0x1000>;
		};

		smi-larb9@15001000 {
			compatible = "mediatek,smi_larb9";
			reg = <0 0x15001000 0 0x1000>;
		};

		img-smi-3x1-sub-common-u0@15002000 {
			compatible = "mediatek,img_smi_3x1_sub_common_u0";
			reg = <0 0x15002000 0 0x1000>;
		};

		img-smi-3x1-sub-common-u1@15003000 {
			compatible = "mediatek,img_smi_3x1_sub_common_u1";
			reg = <0 0x15003000 0 0x1000>;
		};

		avs@15004000 {
			compatible = "mediatek,avs";
			reg = <0 0x15004000 0 0x1000>;
		};

		qof-img@15005000 {
			compatible = "mediatek,qof_img";
			reg = <0 0x15005000 0 0x1000>;
		};

		smi-larb18@15006000 {
			compatible = "mediatek,smi_larb18";
			reg = <0 0x15006000 0 0x1000>;
		};

		ips@15007000 {
			compatible = "mediatek,ips";
			reg = <0 0x15007000 0 0x1000>;
		};

		img-smi-2x1-sub-common-u2@15008000 {
			compatible = "mediatek,img_smi_2x1_sub_common_u2";
			reg = <0 0x15008000 0 0x1000>;
		};

		img-smi-3x1-sub-common-u3@15009000 {
			compatible = "mediatek,img_smi_3x1_sub_common_u3";
			reg = <0 0x15009000 0 0x1000>;
		};

		img-smi-3x1-sub-common-u4@1500a000 {
			compatible = "mediatek,img_smi_3x1_sub_common_u4";
			reg = <0 0x1500a000 0 0x1000>;
		};

		bls-full-img@1500b000 {
			compatible = "mediatek,bls_full_img";
			reg = <0 0x1500b000 0 0x1000>;
		};

		bls-part-img@1500c000 {
			compatible = "mediatek,bls_part_img";
			reg = <0 0x1500c000 0 0x1000>;
		};

		bwr@1500d000 {
			compatible = "mediatek,bwr";
			reg = <0 0x1500d000 0 0x1000>;
		};

		reserved@1500e000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1500e000 0 0x1000>;
		};

		reserved@1500f000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1500f000 0 0x1000>;
		};

		adlrd-0@15010000 {
			compatible = "mediatek,adlrd_0";
			reg = <0 0x15010000 0 0x10000>;
		};

		adlwr-0@15020000 {
			compatible = "mediatek,adlwr_0";
			reg = <0 0x15020000 0 0x10000>;
		};

		adlwr-1@15030000 {
			compatible = "mediatek,adlwr_1";
			reg = <0 0x15030000 0 0x10000>;
		};

		traw-top-1@15040000 {
			compatible = "mediatek,traw_top_1";
			reg = <0 0x15040000 0 0x10000>;
		};

		rootcq@15050000 {
			compatible = "mediatek,rootcq";
			reg = <0 0x15050000 0 0x10000>;
		};

		reserved@15060000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15060000 0 0x10000>;
		};

		me@15070000 {
			compatible = "mediatek,me";
			reg = <0 0x15070000 0 0x10000>;
		};

		mmg@15080000 {
			compatible = "mediatek,mmg";
			reg = <0 0x15080000 0 0x10000>;
		};

		imgsys-main-dltx-secur-confg@15090000 {
			compatible = "mediatek,imgsys_main_dltx_secur_confg";
			reg = <0 0x15090000 0 0x10000>;
		};

		imgsys-main-dlrx-secur-confg@150a0000 {
			compatible = "mediatek,imgsys_main_dlrx_secur_confg";
			reg = <0 0x150a0000 0 0x10000>;
		};

		reserved@150b0000 {
			compatible = "mediatek,reserved";
			reg = <0 0x150b0000 0 0x50000>;
		};

		dip-top-0@15100000 {
			compatible = "mediatek,dip_top_0";
			reg = <0 0x15100000 0 0x10000>;
		};

		dip-top-macro-confg-0@15110000 {
			compatible = "mediatek,dip_top_macro_confg_0";
			reg = <0 0x15110000 0 0x10000>;
		};

		smi-larb10-0@15120000 {
			compatible = "mediatek,smi_larb10_0";
			reg = <0 0x15120000 0 0x10000>;
		};

		dip-nr1-macro-confg-0@15130000 {
			compatible = "mediatek,dip_nr1_macro_confg_0";
			reg = <0 0x15130000 0 0x10000>;
		};

		smi-larb15@15140000 {
			compatible = "mediatek,smi_larb15";
			reg = <0 0x15140000 0 0x10000>;
		};

		dip-nr-1@15150000 {
			compatible = "mediatek,dip_nr_1";
			reg = <0 0x15150000 0 0x10000>;
		};

		dip-nr-2@15160000 {
			compatible = "mediatek,dip_nr_2";
			reg = <0 0x15160000 0 0x10000>;
		};

		dip-nr-2-macro-confg-0@15170000 {
			compatible = "mediatek,dip_nr_2_macro_confg_0";
			reg = <0 0x15170000 0 0x10000>;
		};

		smi-larb39@15180000 {
			compatible = "mediatek,smi_larb39";
			reg = <0 0x15180000 0 0x10000>;
		};

		smi-larb38@15190000 {
			compatible = "mediatek,smi_larb38";
			reg = <0 0x15190000 0 0x10000>;
		};

		reserved@151a0000 {
			compatible = "mediatek,reserved";
			reg = <0 0x151a0000 0 0x60000>;
		};

		wpe-eis@15200000 {
			compatible = "mediatek,wpe_eis";
			reg = <0 0x15200000 0 0x10000>;
		};

		pqdip-top-0@15210000 {
			compatible = "mediatek,pqdip_top_0";
			reg = <0 0x15210000 0 0x10000>;
		};

		wpe-macro-confg-0@15220000 {
			compatible = "mediatek,wpe_macro_confg_0";
			reg = <0 0x15220000 0 0x10000>;
		};

		smi-larb11-0@15230000 {
			compatible = "mediatek,smi_larb11_0";
			reg = <0 0x15230000 0 0x10000>;
		};

		reserved@15240000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15240000 0 0x10000>;
		};

		wpe-macro-rx-secur-confg-0@15250000 {
			compatible = "mediatek,wpe_macro_rx_secur_confg_0";
			reg = <0 0x15250000 0 0x10000>;
		};

		wpe-macro-tx-secur-confg-0@15260000 {
			compatible = "mediatek,wpe_macro_tx_secur_confg_0";
			reg = <0 0x15260000 0 0x10000>;
		};

		reserved@15270000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15270000 0 0x90000>;
		};

		fdvt-0@15310000 {
			compatible = "mediatek,fdvt_0";
			reg = <0 0x15310000 0 0x10000>;
		};

		smi-larb12@15320000 {
			compatible = "mediatek,smi_larb12";
			reg = <0 0x15320000 0 0x10000>;
		};

		reserved@15330000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15330000 0 0xd0000>;
		};

		reserved@15400000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15400000 0 0x100000>;
		};

		reserved@15500000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15500000 0 0x10000>;
		};

		pqdip-top-1@15510000 {
			compatible = "mediatek,pqdip_top_1";
			reg = <0 0x15510000 0 0x10000>;
		};

		wpe-macro-confg-1@15520000 {
			compatible = "mediatek,wpe_macro_confg_1";
			reg = <0 0x15520000 0 0x10000>;
		};

		smi-larb11-1@15530000 {
			compatible = "mediatek,smi_larb11_1";
			reg = <0 0x15530000 0 0x10000>;
		};

		omc-tnr@15540000 {
			compatible = "mediatek,omc_tnr";
			reg = <0 0x15540000 0 0x10000>;
		};

		wpe-macro-rx-secur-confg-1@15550000 {
			compatible = "mediatek,wpe_macro_rx_secur_confg_1";
			reg = <0 0x15550000 0 0x10000>;
		};

		wpe-macro-tx-secur-confg-1@15560000 {
			compatible = "mediatek,wpe_macro_tx_secur_confg_1";
			reg = <0 0x15560000 0 0x10000>;
		};

		reserved@15570000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15570000 0 0x90000>;
		};

		wpe-lite@15600000 {
			compatible = "mediatek,wpe_lite";
			reg = <0 0x15600000 0 0x10000>;
		};

		reserved@15610000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15610000 0 0x10000>;
		};

		wpe-macro-confg-2@15620000 {
			compatible = "mediatek,wpe_macro_confg_2";
			reg = <0 0x15620000 0 0x10000>;
		};

		smi-larb11-2@15630000 {
			compatible = "mediatek,smi_larb11_2";
			reg = <0 0x15630000 0 0x10000>;
		};

		omc-lite@15640000 {
			compatible = "mediatek,omc_lite";
			reg = <0 0x15640000 0 0x10000>;
		};

		wpe-macro-rx-secur-confg-2@15650000 {
			compatible = "mediatek,wpe_macro_rx_secur_confg_2";
			reg = <0 0x15650000 0 0x10000>;
		};

		wpe-macro-tx-secur-confg-2@15660000 {
			compatible = "mediatek,wpe_macro_tx_secur_confg_2";
			reg = <0 0x15660000 0 0x10000>;
		};

		reserved@15670000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15670000 0 0x90000>;
		};

		traw-top-0@15700000 {
			compatible = "mediatek,traw_top_0";
			reg = <0 0x15700000 0 0x10000>;
		};

		traw-macro-confg@15710000 {
			compatible = "mediatek,traw_macro_confg";
			reg = <0 0x15710000 0 0x10000>;
		};

		smi-larb28@15720000 {
			compatible = "mediatek,smi_larb28";
			reg = <0 0x15720000 0 0x10000>;
		};

		smi-larb40@15730000 {
			compatible = "mediatek,smi_larb40";
			reg = <0 0x15730000 0 0x10000>;
		};

		traw-cap-confg@15740000 {
			compatible = "mediatek,traw_cap_confg";
			reg = <0 0x15740000 0 0x10000>;
		};

		traw-macro-secur-confg@15750000 {
			compatible = "mediatek,traw_macro_secur_confg";
			reg = <0 0x15750000 0 0x10000>;
		};

		reserved@15760000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15760000 0 0x20000>;
		};

		imgvcore-confg@15780000 {
			compatible = "mediatek,imgvcore_confg";
			reg = <0 0x15780000 0 0x1000>;
		};

		img-smi-2x1-sub-common-u0@15781000 {
			compatible = "mediatek,img_smi_2x1_sub_common_u0";
			reg = <0 0x15781000 0 0x1000>;
		};

		img-smi-2x1-sub-common-u1@15782000 {
			compatible = "mediatek,img_smi_2x1_sub_common_u1";
			reg = <0 0x15782000 0 0x1000>;
		};

		subsys-pm-main@15783000 {
			compatible = "mediatek,subsys_pm_main";
			reg = <0 0x15783000 0 0x1000>;
		};

		subsys-pm-dip@15784000 {
			compatible = "mediatek,subsys_pm_dip";
			reg = <0 0x15784000 0 0x1000>;
		};

		subsys-pm-traw@15785000 {
			compatible = "mediatek,subsys_pm_traw";
			reg = <0 0x15785000 0 0x1000>;
		};

		subsys-pm-wpe-eis@15786000 {
			compatible = "mediatek,subsys_pm_wpe_eis";
			reg = <0 0x15786000 0 0x1000>;
		};

		subsys-pm-wpe-tnr@15787000 {
			compatible = "mediatek,subsys_pm_wpe_tnr";
			reg = <0 0x15787000 0 0x1000>;
		};

		subsys-pm-wpe-lite@15788000 {
			compatible = "mediatek,subsys_pm_wpe_lite";
			reg = <0 0x15788000 0 0x1000>;
		};

		reserved@15789000 {
			compatible = "mediatek,reserved";
			reg = <0 0x15789000 0 0x7d000>;
		};

		vcu: vcu@16000000 {
			compatible = "mediatek-vcu";
			mediatek,vcuid = <0>;
			mediatek,vcuname = "vcu";
			mediatek,vcp-support = <3>;
			reg = <0 0x16000000 0 0x40000>,	    /* VDEC_BASE */
				<0 0x17020000 0 0x10000>,  /* VENC_BASE */
				<0 0x17820000 0 0x10000>,  /* VENC_C1_BASE */
				<0 0x17000000 0 0x1000>,  /* VENC_C0_GCON_BASE */
				<0 0x17800000 0 0x1000>,  /* VENC_C1_GCON_BASE */
				<0 0x14006000 0 0x1000>,  /* DISP_WDMA0_BASE */
				<0 0x14106000 0 0x1000>;  /* DISP_WDMA1_BASE */
			iommus = <&disp_iommu M4U_L5_P0_HW_VDEC_LAT0_VLD_EXT>,
				<&disp_iommu M4U_L5_P1_HW_VDEC_LAT0_VLD2_EXT>,
				<&disp_iommu M4U_L5_P2_HW_VDEC_MC_EXT>,
				<&disp_iommu M4U_L5_P3_HW_VDEC_UFO_ENC_EXT>,
				<&disp_iommu M4U_L5_P4_HW_VDEC_LAT0_AVC_MV_EXT>,
				<&disp_iommu M4U_L5_P5_HW_VDEC_LAT0_TILE_EXT>,
				<&disp_iommu M4U_L5_P6_HW_VDEC_LAT0_WDMA_EXT>,
				<&disp_iommu M4U_L5_P7_HW_VDEC_LAT0_UNIWARP_EXT>,
				<&disp_iommu M4U_L5_P8_HW_VDEC_UNIWRAP_EXT>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		};

		vcu-iommu-venc {
			compatible =  "mediatek,vcu-io-venc";
			mediatek,vcuid = <0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L7_P0_VENC_RCPU_U0>,
				<&disp_iommu M4U_L7_P1_VENC_REC_U0>,
				<&disp_iommu M4U_L7_P2_VENC_BSDMA_U0>,
				<&disp_iommu M4U_L7_P3_VENC_SV_COMV_U0>,
				<&disp_iommu M4U_L7_P4_VENC_RD_COMV_U0>,
				<&disp_iommu M4U_L7_P5_VENC_NBM_RDMA_U0>,
				<&disp_iommu M4U_L7_P6_VENC_NBM_RDMA_LITE_U0>,
				<&disp_iommu M4U_L7_P10_VENC_SUB_W_LUMA_U0>,
				<&disp_iommu M4U_L7_P11_VENC_FCS_NBM_RDMA_U0>,
				<&disp_iommu M4U_L7_P12_VENC_EC_WPP_BSDMA_U0>,
				<&disp_iommu M4U_L7_P13_VENC_EC_WPP_RDMA_U0>,
				<&disp_iommu M4U_L7_P14_VENC_DB_SYSRAM_WDMA_U0>,
				<&disp_iommu M4U_L7_P15_VENC_DB_SYSRAM_RDMA_U0>,
				<&disp_iommu M4U_L7_P19_VENC_NBM_WDMA_U0>,
				<&disp_iommu M4U_L7_P20_VENC_NBM_WDMA_LITE_U0>,
				<&disp_iommu M4U_L7_P21_VENC_CUR_LUMA_U0>,
				<&disp_iommu M4U_L7_P22_VENC_CUR_CHROMA_U0>,
				<&disp_iommu M4U_L7_P23_VENC_REF_LUMA_U0>,
				<&disp_iommu M4U_L7_P24_VENC_REF_CHROMA_U0>,
				<&disp_iommu M4U_L7_P25_VENC_SUB_R_LUMA_U0>,
				<&disp_iommu M4U_L7_P26_VENC_FCS_NBM_WDMA_U0>,
				<&disp_iommu M4U_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0>;
		};

		vdec@16000000 {
			compatible = "mediatek,mt6899-vcodec-dec";
			mediatek,platform = "platform:mt6899";
			mediatek,ipm = <2>;
			mediatek,slc = <1>;
			support-acp = <0>;
			reg = <0 0x16000000 0 0x1000>,	/* VDEC_BASE */
				<0 0x1602f000 0 0x1000>,	/* VDEC_SYS */
				<0 0x16020000 0 0x1000>,	/* VDEC_VLD */
				<0 0x16021000 0 0x1000>,	/* VDEC_MC */
				<0 0x16023000 0 0x1000>,	/* VDEC_MV */
				<0 0x16025000 0 0x4000>,	/* VDEC_MISC */
				<0 0x16010000 0 0x1000>,	/* VDEC_LAT_MISC */
				<0 0x16011000 0 0x400>,		/* VDEC_LAT_VLD */
				<0 0x1600f000 0 0x1000>,	/* VDEC_SOC_GCON */
				<0 0x16004000 0 0x1000>,	/* VDEC_RACING_CTRL */
				<0 0x16012000 0 0x1000>,	/* VDEC_LAT_AVC_VLD */
				<0 0x16022000 0 0x1000>;	/* VDEC_AVC_VLD */
			reg-names = "VDEC_BASE",
				"VDEC_SYS",
				"VDEC_VLD",
				"VDEC_MC",
				"VDEC_MV",
				"VDEC_MISC",
				"VDEC_LAT_MISC",
				"VDEC_LAT_VLD",
				"VDEC_SOC_GCON",
				"VDEC_RACING_CTRL",
				"VDEC_LAT_AVC_VLD",
				"VDEC_AVC_VLD";
			iommus = <&mdp_iommu M4U_L4_P0_HW_VDEC_UFO_EXT>,
				<&mdp_iommu M4U_L4_P1_HW_VDEC_PP_EXT>,
				<&mdp_iommu M4U_L4_P2_HW_VDEC_MC_PORT2_EXT>,
				<&mdp_iommu M4U_L4_P3_HW_VDEC_VLD_EXT>,
				<&mdp_iommu M4U_L4_P4_HW_VDEC_VLD2_EXT>,
				<&mdp_iommu M4U_L4_P5_HW_VDEC_AVC_MV_EXT>,
				<&mdp_iommu M4U_L4_P6_HW_VDEC_TILE_EXT>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mediatek,larbs = <&smi_larb4 &smi_larb5>;
			interrupts = <GIC_SPI 783 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 786 IRQ_TYPE_LEVEL_HIGH 0>;

			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VDE0>,
				<&hfrpsys MT6899_POWER_DOMAIN_VDE1>;
			//mediatek,vcu = <&vcu>;
			clocks = <&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN>,
					<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN>,
					<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>;
			clock-names = "SOC_MT_CG_SOC",
					"LAT_MT_CG_VDEC1",
					"CORE_MT_CG_VDEC0";
			mediatek,clock-parents = <4 3>;
			m4u-ports =
				<M4U_L4_P0_HW_VDEC_UFO_EXT>,
				<M4U_L4_P1_HW_VDEC_PP_EXT>,
				<M4U_L4_P2_HW_VDEC_MC_PORT2_EXT>,
				<M4U_L4_P3_HW_VDEC_VLD_EXT>,
				<M4U_L4_P4_HW_VDEC_VLD2_EXT>,
				<M4U_L4_P5_HW_VDEC_AVC_MV_EXT>,
				<M4U_L4_P6_HW_VDEC_TILE_EXT>,
				<M4U_L5_P0_HW_VDEC_LAT0_VLD_EXT>,
				<M4U_L5_P1_HW_VDEC_LAT0_VLD2_EXT>,
				<M4U_L5_P2_HW_VDEC_MC_EXT>,
				<M4U_L5_P3_HW_VDEC_UFO_ENC_EXT>,
				<M4U_L5_P4_HW_VDEC_LAT0_AVC_MV_EXT>,
				<M4U_L5_P5_HW_VDEC_LAT0_TILE_EXT>,
				<M4U_L5_P6_HW_VDEC_LAT0_WDMA_EXT>,
				<M4U_L5_P7_HW_VDEC_LAT0_UNIWARP_EXT>,
				<M4U_L5_P8_HW_VDEC_UNIWRAP_EXT>,
				<M4U_PORT_L41_VIDEO_UP0>,
				<M4U_PORT_L41_VIDEO_UP1>;
			m4u-port-names =
				"M4U_PORT_VDEC_UFO",
				"M4U_PORT_VDEC_PP",
				"M4U_PORT_VDEC_MC",
				"M4U_PORT_VDEC_VLD",
				"M4U_PORT_VDEC_VLD2",
				"M4U_PORT_VDEC_AVC_MV",
				"M4U_PORT_VDEC_TILE",
				"M4U_PORT_VDEC_LAT0_VLD",
				"M4U_PORT_VDEC_LAT0_VLD2",
				"M4U_PORT_VDEC_LAT0_MC",
				"M4U_PORT_VDEC_LAT0_UFO_ENC",
				"M4U_PORT_VDEC_LAT0_AVC_MV",
				"M4U_PORT_VDEC_LAT0_TILE",
				"M4U_PORT_VDEC_LAT0_WDMA",
				"M4U_PORT_VDEC_LAT0_UNIWRAP",
				"M4U_PORT_VDEC_UNIWRAP",
				"M4U_PORT_VDEC_VIDEO_UP_NOR",
				"M4U_PORT_VDEC_VIDEO_UP_SEC";
			mmqos-supply = <&mmqos>;
			vdec-power-in-vcp = <1>;
			vdec-mmdvfs-in-vcp = <1>;
			vdec-mmdvfs-in-adaptive = <1>;
			vdec-cpu-hint-mode = <1>; /* cpu grp awr mode */
			vdec-clamp-util-val = <500>;
		};

		venc@17020000 {
			compatible = "mediatek,mt6899-vcodec-enc";
			mediatek,platform = "platform:mt6899";
			mediatek,ipm = <2>;
			reg = <0 0x17020000 0 0x6000>,
				<0 0x17820000 0 0x6000>;
			reg-names = "VENC_SYS",
				"VENC_C1_SYS";
			iommus = <&mdp_iommu M4U_L8_P0_VENC_RCPU_U0>,
				<&mdp_iommu M4U_L8_P1_VENC_REC_U0>,
				<&mdp_iommu M4U_L8_P2_VENC_BSDMA_U0>,
				<&mdp_iommu M4U_L8_P3_VENC_SV_COMV_U0>,
				<&mdp_iommu M4U_L8_P4_VENC_RD_COMV_U0>,
				<&mdp_iommu M4U_L8_P5_VENC_NBM_RDMA_U0>,
				<&mdp_iommu M4U_L8_P6_VENC_NBM_RDMA_LITE_U0>,
				<&mdp_iommu M4U_L8_P10_VENC_SUB_W_LUMA_U0>,
				<&mdp_iommu M4U_L8_P11_VENC_FCS_NBM_RDMA_U0>,
				<&mdp_iommu M4U_L8_P12_VENC_EC_WPP_BSDMA_U0>,
				<&mdp_iommu M4U_L8_P13_VENC_EC_WPP_RDMA_U0>,
				<&mdp_iommu M4U_L8_P14_VENC_DB_SYSRAM_WDMA_U0>,
				<&mdp_iommu M4U_L8_P15_VENC_DB_SYSRAM_RDMA_U0>,
				<&mdp_iommu M4U_L8_P19_VENC_NBM_WDMA_U0>,
				<&mdp_iommu M4U_L8_P20_VENC_NBM_WDMA_LITE_U0>,
				<&mdp_iommu M4U_L8_P21_VENC_CUR_LUMA_U0>,
				<&mdp_iommu M4U_L8_P22_VENC_CUR_CHROMA_U0>,
				<&mdp_iommu M4U_L8_P23_VENC_REF_LUMA_U0>,
				<&mdp_iommu M4U_L8_P24_VENC_REF_CHROMA_U0>,
				<&mdp_iommu M4U_L8_P25_VENC_SUB_R_LUMA_U0>,
				<&mdp_iommu M4U_L8_P26_VENC_FCS_NBM_WDMA_U0>,
				<&mdp_iommu M4U_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0>;
			mediatek,larbs = <&smi_larb7 &smi_larb8>;
			interrupts = <GIC_SPI 789 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 794 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN0>,
							<&hfrpsys MT6899_POWER_DOMAIN_VEN1>;
			//mediatek,vcu = <&vcu>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
				<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC>;
			clock-names = "MT_CG_VENC0",
				"MT_CG_VENC1";
			mmqos-supply = <&mmqos>;
			venc-power-in-vcp = <1>;
			venc-mmdvfs-in-vcp = <1>;
			venc-mmdvfs-in-adaptive = <1>;
			venc-cpu-hint-mode = <1>; /* cpu grp awr mode */
			venc-clamp-util-val = <500>;
			port-arg-num = <3>;
			port-def = <0 M4U_L7_P0_VENC_RCPU_U0 0>,
				<0 M4U_L7_P1_VENC_REC_U0 0>,
				<0 M4U_L7_P2_VENC_BSDMA_U0 0>,
				<0 M4U_L7_P3_VENC_SV_COMV_U0 0>,
				<0 M4U_L7_P4_VENC_RD_COMV_U0 0>,
				<0 M4U_L7_P5_VENC_NBM_RDMA_U0 1>,
				<0 M4U_L7_P6_VENC_NBM_RDMA_LITE_U0 1>,
				<0 M4U_L7_P7_JPGENC_Y_RDMA_U0 0>,
				<0 M4U_L7_P8_JPGENC_C_RDMA_U0 0>,
				<0 M4U_L7_P9_JPGENC_Q_TABLE_U0 0>,
				<0 M4U_L7_P10_VENC_SUB_W_LUMA_U0 0>,
				<0 M4U_L7_P11_VENC_FCS_NBM_RDMA_U0 1>,
				<0 M4U_L7_P12_VENC_EC_WPP_BSDMA_U0 0>,
				<0 M4U_L7_P13_VENC_EC_WPP_RDMA_U0 2>,
				<0 M4U_L7_P14_VENC_DB_SYSRAM_WDMA_U0 1>,
				<0 M4U_L7_P15_VENC_DB_SYSRAM_RDMA_U0 1>,
				<0 M4U_L7_P16_JPGENC_BSDMA_U0 0>,
				<0 M4U_L7_P17_JPGDEC_WDMA_0_U0 0>,
				<0 M4U_L7_P18_JPGDEC_BSDMA_0_U0 0>,
				<0 M4U_L7_P19_VENC_NBM_WDMA_U0 1>,
				<0 M4U_L7_P20_VENC_NBM_WDMA_LITE_U0 1>,
				<0 M4U_L7_P21_VENC_CUR_LUMA_U0 0>,
				<0 M4U_L7_P22_VENC_CUR_CHROMA_U0 0>,
				<0 M4U_L7_P23_VENC_REF_LUMA_U0 0>,
				<0 M4U_L7_P24_VENC_REF_CHROMA_U0 0>,
				<0 M4U_L7_P25_VENC_SUB_R_LUMA_U0 0>,
				<0 M4U_L7_P26_VENC_FCS_NBM_WDMA_U0 1>,
				<0 M4U_L7_P27_JPGDEC_WDMA_1_U0 0>,
				<0 M4U_L7_P28_JPGDEC_BSDMA_1_U0 0>,
				<0 M4U_L7_P29_JPGDEC_HUFF_OFFSET_1_U0 0>,
				<0 M4U_L7_P30_JPGDEC_HUFF_OFFSET_0_U0 0>,
				<0 M4U_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0 1>,
				<1 M4U_L8_P0_VENC_RCPU_U0 0>,
				<1 M4U_L8_P1_VENC_REC_U0 0>,
				<1 M4U_L8_P2_VENC_BSDMA_U0 0>,
				<1 M4U_L8_P3_VENC_SV_COMV_U0 0>,
				<1 M4U_L8_P4_VENC_RD_COMV_U0 0>,
				<1 M4U_L8_P5_VENC_NBM_RDMA_U0 1>,
				<1 M4U_L8_P6_VENC_NBM_RDMA_LITE_U0 1>,
				<1 M4U_L8_P7_JPGENC_Y_RDMA_U0 0>,
				<1 M4U_L8_P8_JPGENC_C_RDMA_U0 0>,
				<1 M4U_L8_P9_JPGENC_Q_TABLE_U0 0>,
				<1 M4U_L8_P10_VENC_SUB_W_LUMA_U0 0>,
				<1 M4U_L8_P11_VENC_FCS_NBM_RDMA_U0 1>,
				<1 M4U_L8_P12_VENC_EC_WPP_BSDMA_U0 0>,
				<1 M4U_L8_P13_VENC_EC_WPP_RDMA_U0 2>,
				<1 M4U_L8_P14_VENC_DB_SYSRAM_WDMA_U0 1>,
				<1 M4U_L8_P15_VENC_DB_SYSRAM_RDMA_U0 1>,
				<1 M4U_L8_P16_JPGENC_BSDMA_U0 0>,
				<1 M4U_L8_P17_JPGDEC_WDMA_0_U0 0>,
				<1 M4U_L8_P18_JPGDEC_BSDMA_0_U0 0>,
				<1 M4U_L8_P19_VENC_NBM_WDMA_U0 1>,
				<1 M4U_L8_P20_VENC_NBM_WDMA_LITE_U0 1>,
				<1 M4U_L8_P21_VENC_CUR_LUMA_U0 0>,
				<1 M4U_L8_P22_VENC_CUR_CHROMA_U0 0>,
				<1 M4U_L8_P23_VENC_REF_LUMA_U0 0>,
				<1 M4U_L8_P24_VENC_REF_CHROMA_U0 0>,
				<1 M4U_L8_P25_VENC_SUB_R_LUMA_U0 0>,
				<1 M4U_L8_P26_VENC_FCS_NBM_WDMA_U0 1>,
				<1 M4U_L8_P27_JPGDEC_WDMA_1_U0 0>,
				<1 M4U_L8_P28_JPGDEC_BSDMA_1_U0 0>,
				<1 M4U_L8_P29_JPGDEC_HUFF_OFFSET_1_U0 0>,
				<1 M4U_L8_P30_JPGDEC_HUFF_OFFSET_0_U0 0>,
				<1 M4U_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0 1>;
		};

		jpgenc@17030000 {
			compatible = "mediatek,mtk-jpgenc";
			mediatek,platform = "platform:mt6899";
			reg = <0 0x17030000 0 0x10000>;
			interrupts = <GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>,
				 <&mmdvfs_mux MMDVFS_USER_JPEGENC>;
			clock-names = "jpgenc", "mmdvfs_clk";
			power-domains = <&hfrpsys  MT6899_POWER_DOMAIN_VEN0>;
			mediatek,larb = <&smi_larb7>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mmqos-supply = <&mmqos>;
			iommus = <&disp_iommu  M4U_L7_P7_JPGENC_Y_RDMA_U0>,
				 <&disp_iommu M4U_L7_P8_JPGENC_C_RDMA_U0>,
				 <&disp_iommu M4U_L7_P9_JPGENC_Q_TABLE_U0>,
				 <&disp_iommu M4U_L7_P16_JPGENC_BSDMA_U0>;

			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L7_P7_JPGENC_Y_RDMA_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L7_P8_JPGENC_C_RDMA_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L7_P9_JPGENC_Q_TABLE_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L7_P16_JPGENC_BSDMA_U0)
					&mmqos SLAVE_COMMON(0)>;

			interconnect-names = "path_jpegenc_y_rdma",
				"path_jpegenc_c_rmda",
				"path_jpegenc_q_table",
				"path_jpegenc_bsdma";
			operating-points-v2 = <&opp_table_venc>;
		};

		jpgdec0@17040000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17040000 0 0x10000>,
				<0 0x17050000 0 0x10000>;
			interrupts = <GIC_SPI 796 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 797 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&smi_larb7>;
			operating-points-v2 = <&opp_table_venc>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE3_JPGDEC_JPGDEC>,
				<&venc_gcon_clk CLK_VEN1_CKE4_JPGDEC_C1_JPGDEC>,
				<&mmdvfs_mux MMDVFS_USER_JPEGDEC>;
			clock-names = "MT_CG_VENC_JPGDEC", "MT_CG_VENC_JPGDEC_C1",
				"mmdvfs_clk";
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L7_P17_JPGDEC_WDMA_0_U0>,
				 <&disp_iommu M4U_L7_P18_JPGDEC_BSDMA_0_U0>,
				 <&disp_iommu M4U_L7_P27_JPGDEC_WDMA_1_U0>,
				 <&disp_iommu M4U_L7_P28_JPGDEC_BSDMA_1_U0>,
				 <&disp_iommu M4U_L7_P29_JPGDEC_HUFF_OFFSET_1_U0>,
				 <&disp_iommu M4U_L7_P30_JPGDEC_HUFF_OFFSET_0_U0>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L7_P17_JPGDEC_WDMA_0_U0)
							&mmqos SLAVE_COMMON(0)>,
						<&mmqos MASTER_LARB_PORT(M4U_L7_P18_JPGDEC_BSDMA_0_U0)
							&mmqos SLAVE_COMMON(0)>,
						<&mmqos MASTER_LARB_PORT(M4U_L7_P30_JPGDEC_HUFF_OFFSET_0_U0)
							&mmqos SLAVE_COMMON(0)>,
						<&mmqos MASTER_LARB_PORT(M4U_L7_P27_JPGDEC_WDMA_1_U0)
							&mmqos SLAVE_COMMON(0)>,
						<&mmqos MASTER_LARB_PORT(M4U_L7_P28_JPGDEC_BSDMA_1_U0)
							&mmqos SLAVE_COMMON(0)>,
						<&mmqos MASTER_LARB_PORT(M4U_L7_P29_JPGDEC_HUFF_OFFSET_1_U0)
							&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_jpegdec0_wdma",
						"path_jpegdec0_bsdma",
						"path_jpegdec0_huff_offset",
						"path_jpegdec1_wdma",
						"path_jpegdec1_bsdma",
						"path_jpegdec1_huff_offset";
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17060000 0 0x10000>;
		};

		smi-larb8-0@17810000 {
			compatible = "mediatek,smi_larb8_0";
			reg = <0 0x17810000 0 0x10000>;
		};

		jpgenc@17830000 {
			compatible = "mediatek,mtk-jpgenc_c0_c1";
			mediatek,platform = "platform:mt6899";
			reg = <0 0x17830000 0 0x10000>;
			interrupts = <GIC_SPI 790 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>,
				     <&venc_gcon_core1_clk  CLK_VEN2_CKE2_JPGENC>,
					 <&mmdvfs_mux MMDVFS_USER_JPEGENC>;
			clock-names = "jpgenc", "jpgenc_c1",
					  "mmdvfs_clk";
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN1>;
			mediatek,larb = <&smi_larb7 &smi_larb8>;
			operating-points-v2 = <&opp_table_venc>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mmqos-supply = <&mmqos>;
			iommus = <&mdp_iommu  M4U_L8_P7_JPGENC_Y_RDMA_U0>,
				 <&mdp_iommu M4U_L8_P8_JPGENC_C_RDMA_U0>,
				 <&mdp_iommu M4U_L8_P9_JPGENC_Q_TABLE_U0>,
				 <&mdp_iommu M4U_L8_P16_JPGENC_BSDMA_U0>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L8_P7_JPGENC_Y_RDMA_U0)
							&mmqos SLAVE_COMMON(1)>,
						<&mmqos MASTER_LARB_PORT(M4U_L8_P8_JPGENC_C_RDMA_U0)
							&mmqos SLAVE_COMMON(1)>,
						<&mmqos MASTER_LARB_PORT(M4U_L8_P9_JPGENC_Q_TABLE_U0)
							&mmqos SLAVE_COMMON(1)>,
						<&mmqos MASTER_LARB_PORT(M4U_L8_P16_JPGENC_BSDMA_U0)
							&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "path_jpegenc_y_rdma",
					"path_jpegenc_c_rmda",
					"path_jpegenc_q_table",
					"path_jpegenc_bsdma";
		};

		jpgdec1@17840000 {
			compatible = "mediatek,jpgdec_c1";
			reg = <0 0x17840000 0 0x10000>;
			interrupts = <GIC_SPI 791 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&smi_larb8>;
			operating-points-v2 = <&opp_table_venc>;
			clocks = <&venc_gcon_core1_clk CLK_VEN2_CKE3_JPGDEC_JPGDEC>,
				<&mmdvfs_mux MMDVFS_USER_JPEGDEC>;
			clock-names = "MT_CG_VENC_JPGDEC_C2",
				"mmdvfs_clk";
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN1>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L8_P17_JPGDEC_WDMA_0_U0>,
				 <&mdp_iommu M4U_L8_P18_JPGDEC_BSDMA_0_U0>,
				 <&mdp_iommu M4U_L8_P30_JPGDEC_HUFF_OFFSET_0_U0>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L8_P17_JPGDEC_WDMA_0_U0)
							&mmqos SLAVE_COMMON(1)>,
						<&mmqos MASTER_LARB_PORT(M4U_L8_P18_JPGDEC_BSDMA_0_U0)
							&mmqos SLAVE_COMMON(1)>,
						<&mmqos MASTER_LARB_PORT(M4U_L8_P30_JPGDEC_HUFF_OFFSET_0_U0)
							&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "path_jpegdec2_wdma",
						"path_jpegdec2_bsdma",
						"path_jpegdec2_huff_offset";
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17860000 0 0x10000>;
		};

		camsys-confg@1a000000 {
			compatible = "mediatek,camsys_confg";
			reg = <0 0x1a000000 0 0x1000>;
		};

		smi-larb-13@1a001000 {
			compatible = "mediatek,smi_larb_13";
			reg = <0 0x1a001000 0 0x1000>;
		};

		smi-larb-14@1a002000 {
			compatible = "mediatek,smi_larb_14";
			reg = <0 0x1a002000 0 0x1000>;
		};

		smi-larb-27@1a003000 {
			compatible = "mediatek,smi_larb_27";
			reg = <0 0x1a003000 0 0x1000>;
		};

		smi-larb-29@1a004000 {
			compatible = "mediatek,smi_larb_29";
			reg = <0 0x1a004000 0 0x1000>;
		};

		cam-cam2mm0-sub-common@1a005000 {
			compatible = "mediatek,cam_cam2mm0_sub_common";
			reg = <0 0x1a005000 0 0x1000>;
		};

		cam-cam2mm1-sub-common@1a006000 {
			compatible = "mediatek,cam_cam2mm1_sub_common";
			reg = <0 0x1a006000 0 0x1000>;
		};

		reserved@1a007000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1a007000 0 0x6000>;
		};

		bwr@1a00d000 {
			compatible = "mediatek,bwr";
			reg = <0 0x1a00d000 0 0x1000>;
		};

		bls-cam-0@1a00e000 {
			compatible = "mediatek,bls_cam_0";
			reg = <0 0x1a00e000 0 0x1000>;
		};

		bls-cam-1@1a00f000 {
			compatible = "mediatek,bls_cam_1";
			reg = <0 0x1a00f000 0 0x1000>;
		};

		smi-larb-16-raw-a@1a010000 {
			compatible = "mediatek,smi_larb_16_raw_a";
			reg = <0 0x1a010000 0 0x1000>;
		};

		smi-larb-17-yuv-a@1a011000 {
			compatible = "mediatek,smi_larb_17_yuv_a";
			reg = <0 0x1a011000 0 0x1000>;
		};

		smi-larb-16-raw-b@1a012000 {
			compatible = "mediatek,smi_larb_16_raw_b";
			reg = <0 0x1a012000 0 0x1000>;
		};

		smi-larb-17-yuv-b@1a013000 {
			compatible = "mediatek,smi_larb_17_yuv_b";
			reg = <0 0x1a013000 0 0x1000>;
		};

		smi-larb-16-raw-c@1a014000 {
			compatible = "mediatek,smi_larb_16_raw_c";
			reg = <0 0x1a014000 0 0x1000>;
		};

		smi-larb-17-yuv-c@1a015000 {
			compatible = "mediatek,smi_larb_17_yuv_c";
			reg = <0 0x1a015000 0 0x1000>;
		};

		smi-larb-25@1a016000 {
			compatible = "mediatek,smi_larb_25";
			reg = <0 0x1a016000 0 0x1000>;
		};

		smi-larb-26@1a017000 {
			compatible = "mediatek,smi_larb_26";
			reg = <0 0x1a017000 0 0x1000>;
		};

		smi-larb-19@1a018000 {
			compatible = "mediatek,smi_larb_19";
			reg = <0 0x1a018000 0 0x1000>;
		};

		reserved@1a019000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1a019000 0 0x7000>;
		};

		reserved@1a020000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1a020000 0 0x40000>;
		};

		ips@1a060000 {
			compatible = "mediatek,ips";
			reg = <0 0x1a060000 0 0x10000>;
		};

		avs@1a070000 {
			compatible = "mediatek,avs";
			reg = <0 0x1a070000 0 0x10000>;
		};

		asg@1a080000 {
			compatible = "mediatek,asg";
			reg = <0 0x1a080000 0 0x10000>;
		};

		root-cq@1a090000 {
			compatible = "mediatek,root_cq";
			reg = <0 0x1a090000 0 0x10000>;
		};

		qof-0@1a0a0000 {
			compatible = "mediatek,qof_0";
			reg = <0 0x1a0a0000 0 0x10000>;
		};

		qof-1@1a0b0000 {
			compatible = "mediatek,qof_1";
			reg = <0 0x1a0b0000 0 0x10000>;
		};

		qof-2@1a0c0000 {
			compatible = "mediatek,qof_2";
			reg = <0 0x1a0c0000 0 0x10000>;
		};

		qof-3@1a0d0000 {
			compatible = "mediatek,qof_3";
			reg = <0 0x1a0d0000 0 0x10000>;
		};

		reserved@1a0e0000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1a0e0000 0 0x20000>;
		};

		seninf_top: seninf-top@1a300000 {
			compatible = "mediatek,seninf-core";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			reg = <0 0x1a300000 0 0x1000>,
				<0 0x1a301000 0 0x1000>,
				<0 0x1a302000 0 0x1000>;
			reg-names = "seninf-top",
				"seninf-async-top",
				"seninf-tm";

			interrupts = <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "seninf-top-irq",
				"seninf-dev0-irq",
				"seninf-dev1-irq",
				"seninf-dev2-irq",
				"seninf-dev3-irq";

			mtk-iomem-ver = "mt6899";

			/* for sentest adjust isp clk used */
			operating-points-v2 = <&opp_table_cam>;

			/* for clock scaling bind vcore */
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			/*
			 * description phy dvfs step <[0] [1]>, <[2] [3]>, <[4]>, <[5] [6]>
			 * step: 0-N, or modification by dvfs table. (N: step maximum)
			 * [0]: cphy-4d1c
			 * [1]: cphy-2d1c
			 * [2]: dphy-4d1c
			 * [3]: dphy-2d1c
			 * [4]: step-csi-clk
			 * [5]: step-voltage-4d1c (lowest)
			 * [6]: step-voltage-2d1c (lowest)
			 */

			cdphy-dvfs-step0 = <7280 5400>, <9000 9000>, <312>, <575000 575000>;
			cdphy-dvfs-step1 = <8000 6000>, <9000 9000>, <364>, <600000 600000>;
			cdphy-dvfs-step2 = <8000 7280>, <9000 9000>, <416>, <650000 650000>;
			cdphy-dvfs-step3 = <8000 8000>, <9000 9000>, <499>, <725000 725000>;

			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_VCORE>,
					<&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>,
					<&hfrpsys MT6899_POWER_DOMAIN_CSI_RX>;

			clocks = <&cam_vcore_r1a_clk CLK_CAMV_CV_CAMVCORE>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_SENINF_CAM_SENINF>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAM_SENINF>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAM_SENINF>,
				<&topckgen_clk CLK_TOP_SENINF0_SEL>,
				<&topckgen_clk CLK_TOP_SENINF1_SEL>,
				<&topckgen_clk CLK_TOP_SENINF2_SEL>,
				<&topckgen_clk CLK_TOP_SENINF3_SEL>,
				<&topckgen_clk CLK_TOP_SENINF4_SEL>,
				<&topckgen_clk CLK_TOP_SENINF5_SEL>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,
				<&topckgen_clk CLK_TOP_MAINPLL_D6>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D5>,
				<&mmdvfs_mux MMDVFS_USER_CAM>;
			clock-names = "clk_cam_vcore_cg0",
				"clk_cam_seninf",
				"clk_cam_cam",
				"clk_cam_camtg",
				"clk_top_seninf",
				"clk_top_seninf1",
				"clk_top_seninf2",
				"clk_top_seninf3",
				"clk_top_seninf4",
				"clk_top_seninf5",
				"clk_top_ap_step0",
				"clk_top_ap_step1",
				"clk_top_ap_step2",
				"clk_top_ap_step3",
				"mmdvfs_mux";

			clk-fmeter-isp {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <10>;
			};

			clk-fmeter-csi0 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <1>;
			};

			clk-fmeter-csi1 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <2>;
			};

			clk-fmeter-csi2 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <3>;
			};

			clk-fmeter-csi3 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <4>;
			};

			clk-fmeter-csi4 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <5>;
			};

			clk-fmeter-csi5 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <6>;
			};

			csi-top {
				#address-cells = <2>;
				#size-cells = <2>;
				ranges;

				seninf_csi_0: seninf-csi@11c00000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x11c00000 0 0xf00>,
						<0 0x11c01000 0 0x1000>,
						<0 0x11c02000 0 0x1000>,
						<0 0x11c03000 0 0x1000>,
						<0 0x11c04000 0 0x1000>,
						<0 0x11c05000 0 0x1000>,
						<0 0x11c06000 0 0x1000>,
						<0 0x11c07000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <0>;
					connect-to-seninf-async = <0>;
				};

				seninf_csi_1: seninf-csi@11c08000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x11c08000 0 0xf00>,
						<0 0x11c09000 0 0x1000>,
						<0 0x11c0a000 0 0x1000>,
						<0 0x11c0b000 0 0x1000>,
						<0 0x11c0c000 0 0x1000>,
						<0 0x11c0d000 0 0x1000>,
						<0 0x11c0e000 0 0x1000>,
						<0 0x11c0f000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <1>;
					connect-to-seninf-async = <1>;
				};

				seninf_csi_2: seninf-csi@11c10000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x11c10000 0 0xf00>,
						<0 0x11c11000 0 0x1000>,
						<0 0x11c12000 0 0x1000>,
						<0 0x11c13000 0 0x1000>,
						<0 0x11c14000 0 0x1000>,
						<0 0x11c15000 0 0x1000>,
						<0 0x11c16000 0 0x1000>,
						<0 0x11c17000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <2>;
					connect-to-seninf-async = <2>;
				};

				seninf_csi_3: seninf-csi@11c18000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x11c18000 0 0xf00>,
						<0 0x11c19000 0 0x1000>,
						<0 0x11c1a000 0 0x1000>,
						<0 0x11c1b000 0 0x1000>,
						<0 0x11c1c000 0 0x1000>,
						<0 0x11c1d000 0 0x1000>,
						<0 0x11c1e000 0 0x1000>,
						<0 0x11c1f000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <3>;
					connect-to-seninf-async = <3>;
				};

				seninf_csi_4: seninf-csi@11c20000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x11c20000 0 0xf00>,
						<0 0x11c21000 0 0x1000>,
						<0 0x11c22000 0 0x1000>,
						<0 0x11c23000 0 0x1000>,
						<0 0x11c24000 0 0x1000>,
						<0 0x11c25000 0 0x1000>,
						<0 0x11c26000 0 0x1000>,
						<0 0x11c27000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <4>;
					connect-to-seninf-async = <4>;
				};

				seninf_csi_5: seninf-csi@11c28000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x11c28000 0 0xf00>,
						<0 0x11c29000 0 0x1000>,
						<0 0x11c2a000 0 0x1000>,
						<0 0x11c2b000 0 0x1000>,
						<0 0x11c2c000 0 0x1000>,
						<0 0x11c2d000 0 0x1000>,
						<0 0x11c2e000 0 0x1000>,
						<0 0x11c2f000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <5>;
					connect-to-seninf-async = <5>;
				};
			};

			tsrecs {
				#address-cells = <2>;
				#size-cells = <2>;
				ranges;

				tsrec-no-max = <12>;

				tsrec-top@1a310000 {
					compatible = "mediatek,seninf-tsrec-top";
					reg = <0 0x1a310000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x10000>;

					interrupts = <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH 0>;
				};

				tsrec-a@1a320000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a320000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x10000>;
					tsrec-no = <0>;
				};
				tsrec-b@1a330000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a330000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x20000>;
					tsrec-no = <1>;
				};
				tsrec-c@1a340000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a340000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x30000>;
					tsrec-no = <2>;
				};
				tsrec-d@1a350000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a350000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x40000>;
					tsrec-no = <3>;
				};
				tsrec-e@1a360000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a360000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x50000>;
					tsrec-no = <4>;
				};
				tsrec-f@1a370000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a370000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x60000>;
					tsrec-no = <5>;
				};
				tsrec-g@1a380000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a380000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x70000>;
					tsrec-no = <6>;
				};
				tsrec-h@1a390000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a390000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x80000>;
					tsrec-no = <7>;
				};
				tsrec-i@1a3a0000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a3a0000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x90000>;
					tsrec-no = <8>;
				};
				tsrec-j@1a3b0000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a3b0000 0 0x1000>;
					reg-names = "base";
					base-shift = <0xa0000>;
					tsrec-no = <9>;
				};
				tsrec-k@1a3c0000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a3c0000 0 0x1000>;
					reg-names = "base";
					base-shift = <0xb0000>;
					tsrec-no = <10>;
				};
				tsrec-l@1a3d0000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x1a3d0000 0 0x1000>;
					reg-names = "base";
					base-shift = <0xc0000>;
					tsrec-no = <11>;
				};
			};

			seninf-outmux-top {
				#address-cells = <2>;
				#size-cells = <2>;
				ranges;

				seninf_outmux_0: seninf-outmux@1a100000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a100000 0 0x1000>,
						<0 0x1a108000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "camsv";
				};

				seninf_outmux_1: seninf-outmux@1a110000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a110000 0 0x1000>,
						<0 0x1a118000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "camsv";
				};

				seninf_outmux_2: seninf-outmux@1a120000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a120000 0 0x1000>,
						<0 0x1a128000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "camsv";
				};

				seninf_outmux_3: seninf-outmux@1a130000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a130000 0 0x1000>,
						<0 0x1a138000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "camsv";
				};

				seninf_outmux_4: seninf-outmux@1a140000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a140000 0 0x1000>,
						<0 0x1a148000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "camsv";
				};

				seninf_outmux_6: seninf-outmux@1a160000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a160000 0 0x1000>,
						<0 0x1a168000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "raw";
				};

				seninf_outmux_7: seninf-outmux@1a170000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a170000 0 0x1000>,
						<0 0x1a178000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "raw";
				};

				seninf_outmux_8: seninf-outmux@1a180000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a180000 0 0x1000>,
						<0 0x1a188000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "raw";
				};

				seninf_outmux_9: seninf-outmux@1a190000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a190000 0 0x1000>,
						<0 0x1a198000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "pdp";
				};

				seninf_outmux_10: seninf-outmux@1a1a0000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a1a0000 0 0x1000>,
						<0 0x1a1a8000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "pdp";
				};

				seninf_outmux_11: seninf-outmux@1a1b0000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x1a1b0000 0 0x1000>,
						<0 0x1a1b8000 0 0x1000>;
					reg-names = "base",
						"base-inner";

					connected-cam-type = "pdp";
				};
			};

			seninf-rproc {
				compatible = "mediatek,seninf-rproc";
				mediatek,ccu-rproc = <&ccu_rproc>;
			};
		};

		reserved@1a3e0000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1a3e0000 0 0x40000>;
		};

		uisp@1a420000 {
			compatible = "mediatek,uisp";
			reg = <0 0x1a420000 0 0x10000>;
		};

		adl-wr@1a430000 {
			compatible = "mediatek,adl_wr";
			reg = <0 0x1a430000 0 0x10000>;
		};

		adl-rd@1a440000 {
			compatible = "mediatek,adl_rd";
			reg = <0 0x1a440000 0 0x10000>;
		};

		reserved@1a450000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1a450000 0 0xb0000>;
		};

		camsv1@1a500000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a500000 0 0x1000>,
				<0 0x1a501000 0 0x1000>,
				<0 0x1a502000 0 0x1000>,
				<0 0x1a508000 0 0x1000>,
				<0 0x1a509000 0 0x1000>,
				<0 0x1a50a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <0>;
			mediatek,cammux-id = <0>;
			mediatek,larbs = <&smi_larb14>;
			mediatek,larb-node-names = "camisp-l14-1";
			interrupts = <GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_A_CON_1_CAMSV>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb14_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_a_con";
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L14_P0_CAMSV_A_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P1_CAMSV_A0_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P4_CAMSV_A0_STG)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P1_CAMSV_A0_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P4_CAMSV_A0_STG)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P2_CAMSV_A1_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P5_CAMSV_A1_STG)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P2_CAMSV_A1_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P5_CAMSV_A1_STG)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l14_cqi_a",
				"l14_imgo0_disp_a",
				"l14_stg0_disp_a",
				"l14_imgo0_mdp_a",
				"l14_stg0_mdp_a",
				"l14_imgo1_disp_a",
				"l14_stg1_disp_a",
				"l14_imgo1_mdp_a",
				"l14_stg1_mdp_a";
		};

		camsv2@1a510000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a510000 0 0x1000>,
				<0 0x1a511000 0 0x1000>,
				<0 0x1a512000 0 0x1000>,
				<0 0x1a518000 0 0x1000>,
				<0 0x1a519000 0 0x1000>,
				<0 0x1a51a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <1>;
			mediatek,cammux-id = <1>;
			mediatek,larbs = <&smi_larb13>;
			mediatek,larb-node-names = "camisp-l13-1";
			interrupts = <GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_B_CON_1_CAMSV>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb13_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_b_con";
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L13_P0_CAMSV_B_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P1_CAMSV_B0_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P5_CAMSV_B0_STG)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P1_CAMSV_B0_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P5_CAMSV_B0_STG)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P2_CAMSV_B1_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P6_CAMSV_B1_STG)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P2_CAMSV_B1_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P6_CAMSV_B1_STG)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l13_cqi_b",
				"l13_imgo0_disp_b",
				"l13_stg0_disp_b",
				"l13_imgo0_mdp_b",
				"l13_stg0_mdp_b",
				"l13_imgo1_disp_b",
				"l13_stg1_disp_b",
				"l13_imgo1_mdp_b",
				"l13_stg1_mdp_b";
		};

		camsv3@1a520000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a520000 0 0x1000>,
				<0 0x1a521000 0 0x1000>,
				<0 0x1a522000 0 0x1000>,
				<0 0x1a528000 0 0x1000>,
				<0 0x1a529000 0 0x1000>,
				<0 0x1a52a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <2>;
			mediatek,cammux-id = <2>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 390 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L29_P0_CAMSV_C_CQI_E1>,
				<&disp_iommu M4U_L29_P4_CAMSV_C_WDMA>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_C_CON_1_CAMSV>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb29_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_c_con";
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L29_P0_CAMSV_C_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P4_CAMSV_C_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P10_CAMSV_C_STG)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_c",
				"l29_imgo_c",
				"l29_stg_c";
		};

		camsv4@1a530000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a530000 0 0x1000>,
				<0 0x1a531000 0 0x1000>,
				<0 0x1a532000 0 0x1000>,
				<0 0x1a538000 0 0x1000>,
				<0 0x1a539000 0 0x1000>,
				<0 0x1a53a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <3>;
			mediatek,cammux-id = <3>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L29_P1_CAMSV_D_CQI_E1>,
				<&disp_iommu M4U_L29_P5_CAMSV_D_WDMA>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_D_CON_1_CAMSV>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb29_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_d_con";
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L29_P1_CAMSV_D_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P5_CAMSV_D_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P11_CAMSV_D_STG)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_d",
				"l29_imgo_d",
				"l29_stg_d";
		};

		camsv5@1a540000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a540000 0 0x1000>,
				<0 0x1a541000 0 0x1000>,
				<0 0x1a542000 0 0x1000>,
				<0 0x1a548000 0 0x1000>,
				<0 0x1a549000 0 0x1000>,
				<0 0x1a54a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <4>;
			mediatek,cammux-id = <4>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L29_P2_CAMSV_E_CQI_E1>,
				<&disp_iommu M4U_L29_P6_CAMSV_E_WDMA>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_E_CON_1_CAMSV>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb29_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_e_con";
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L29_P2_CAMSV_E_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P6_CAMSV_E_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P12_CAMSV_E_STG)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_e",
				"l29_imgo_e",
				"l29_stg_e";
		};

		mraw1@1a700000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a700000 0 0x8000>,
					<0 0x1a708000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <0>;
			mediatek,cammux-id = <8>;
			mediatek,larbs = <&smi_larb25>;
			interrupts = <GIC_SPI 367 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L25_P0_CQI_M1_MRAW0>,
				<&disp_iommu M4U_L25_P1_IMGO_M1_MRAW0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_PDAF>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_PDAF>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW0_PDAF>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_mraw_cg_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"camsys_mraw_larbx",
					"camsys_mraw_gals",
					"camsys_mraw_camtg",
					"camsys_main_mraw0";
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L25_P0_CQI_M1_MRAW0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P1_IMGO_M1_MRAW0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P11_STG_M1_MRAW0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l25_cqi_m1_0",
				"l25_imgo_m1_0",
				"l25_stg_m1_0";
		};

		mraw2@1a710000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a710000 0 0x8000>,
					<0 0x1a718000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <1>;
			mediatek,cammux-id = <9>;
			mediatek,larbs = <&smi_larb26>;
			interrupts = <GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L26_P0_CQI_M1_MRAW1>,
				<&disp_iommu M4U_L26_P1_IMGO_M1_MRAW1>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_PDAF>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_PDAF>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW1_PDAF>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_mraw_cg_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"camsys_mraw_larbx",
					"camsys_mraw_gals",
					"camsys_mraw_camtg",
					"camsys_main_mraw1";
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L26_P0_CQI_M1_MRAW1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P1_IMGO_M1_MRAW1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P11_STG_M1_MRAW1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l26_cqi_m1_1",
				"l26_imgo_m1_1",
				"l26_stg_m1_1";
		};

		mraw3@1a720000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a720000 0 0x8000>,
					<0 0x1a728000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <2>;
			mediatek,cammux-id = <10>;
			mediatek,larbs = <&smi_larb25>;
			interrupts = <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH 0>;
			iommus = <&disp_iommu M4U_L25_P2_CQI_M1_MRAW2>,
				<&disp_iommu M4U_L25_P3_IMGO_M1_MRAW2>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_PDAF>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_PDAF>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW2_PDAF>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_mraw_cg_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"camsys_mraw_larbx",
					"camsys_mraw_gals",
					"camsys_mraw_camtg",
					"camsys_main_mraw2";
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L25_P2_CQI_M1_MRAW2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P3_IMGO_M1_MRAW2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P12_STG_M1_MRAW2)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l25_cqi_m1_2",
				"l25_imgo_m1_2",
				"l25_stg_m1_2";
		};

		pda: pda@1a750000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,camera-pda";
			reg = <0 0x1a750000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,pda2 = <&pda2>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_mraw_clk CLK_CAM_MR_PDA0>,
				<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>;
			clock-names = "camsys_mraw_pda0",
					"camsys_mraw_pda1",
					"mraw_larbx",
					"cam_main_cam2mm0_gals_cg_con",
					"cam_main_cam2mm1_gals_cg_con",
					"cam_main_cam_cg_con";
			mediatek,larbs = <&smi_larb25>;
			iommus = <&disp_iommu M4U_L25_P4_SMIR0_PDA_A>,
				<&disp_iommu M4U_L25_P5_SMIR1_PDA_A>,
				<&disp_iommu M4U_L25_P6_SMIR2_PDA_A>,
				<&disp_iommu M4U_L25_P7_SMIR3_PDA_A>,
				<&disp_iommu M4U_L25_P8_SMIR4_PDA_A>,
				<&disp_iommu M4U_L25_P9_SMIW_PDA_A>;
			mmqos-supply = <&mmqos>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L25_P4_SMIR0_PDA_A)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P5_SMIR1_PDA_A)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P6_SMIR2_PDA_A)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P7_SMIR3_PDA_A)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P8_SMIR4_PDA_A)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P9_SMIW_PDA_A)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P4_SMIR0_PDA_B)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P5_SMIR1_PDA_B)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P6_SMIR2_PDA_B)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P7_SMIR3_PDA_B)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P8_SMIR4_PDA_B)
						&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_L26_P9_SMIW_PDA_B)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "l25_pdai_a0",
						"l25_pdai_a1",
						"l25_pdai_a2",
						"l25_pdai_a3",
						"l25_pdai_a4",
						"l25_pdao_a",
						"l26_pdai_b0",
						"l26_pdai_b1",
						"l26_pdai_b2",
						"l26_pdai_b3",
						"l26_pdai_b4",
						"l26_pdao_b";
		};

		pda2: pda2@1a760000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,camera-pda2";
			reg = <0 0x1a760000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&camsys_mraw_clk CLK_CAM_MR_PDA0>,
				<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>;
			clock-names = "camsys_mraw_pda0",
					"camsys_mraw_pda1",
					"mraw_larbx",
					"cam_main_cam2mm0_gals_cg_con",
					"cam_main_cam2mm1_gals_cg_con",
					"cam_main_cam_cg_con";
			mediatek,larbs = <&smi_larb26>;
			iommus = <&mdp_iommu M4U_L26_P4_SMIR0_PDA_B>,
				<&mdp_iommu M4U_L26_P5_SMIR1_PDA_B>,
				<&mdp_iommu M4U_L26_P6_SMIR2_PDA_B>,
				<&mdp_iommu M4U_L26_P7_SMIR3_PDA_B>,
				<&mdp_iommu M4U_L26_P8_SMIR4_PDA_B>,
				<&mdp_iommu M4U_L26_P9_SMIW_PDA_B>;
		};

		depth-engine@1a770000 {
			compatible = "mediatek,depth_engine";
			reg = <0 0x1a770000 0 0x10000>;
		};

		rgb-fusion@1a780000 {
			compatible = "mediatek,rgb_fusion";
			reg = <0 0x1a780000 0 0x10000>;
		};

		dhze@1a790000 {
			compatible = "mediatek,dhze";
			reg = <0 0x1a790000 0 0x10000>;
		};

		dpe-yuvfusion-confg@1a7a0000 {
			compatible = "mediatek,dpe_yuvfusion_confg";
			reg = <0 0x1a7a0000 0 0x10000>;
		};

		reserved@1a7b0000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1a7b0000 0 0x50000>;
		};

		camera-camsys-ccu {
			compatible = "mediatek,camera-camsys-ccu";
			mediatek,ccu-rproc = <&ccu_rproc>;
		};
		remoteproc_ccd: remoteproc-ccd {
			compatible = "mediatek,ccd";
			iommus = <&disp_iommu M4U_L16_P0_CQI_R1>,
					<&disp_iommu M4U_L16_P1_CQI_R5>,
					<&disp_iommu M4U_L16_P2_RAWI_R2>,
					<&disp_iommu M4U_L16_P3_RAWI_R3>,
					<&disp_iommu M4U_L16_P4_RAWI_R4>,
					<&disp_iommu M4U_L16_P5_RAWI_R5>,
					<&disp_iommu M4U_L16_P6_BPCI_R1>,
					<&disp_iommu M4U_L16_P7_BPCI_R3>,
					<&disp_iommu M4U_L16_P8_GRMGI_R1>,
					<&disp_iommu M4U_L16_P9_LSCI_R1>,
					<&disp_iommu M4U_L16_P10_IMGO_R1>,
					<&disp_iommu M4U_L16_P11_IMGO_R2>,
					<&disp_iommu M4U_L16_P12_DRZB2NO_R1>,
					<&disp_iommu M4U_L16_P13_DRZB2NBO_R1>,
					<&disp_iommu M4U_L16_P14_GMPO_R1>,
					<&disp_iommu M4U_L16_P15_DRZB2NCO_R1>,
					<&disp_iommu M4U_L16_P16_AWBO_R1>;
			msg-dev {
				mtk,rpmsg-name = "mtk_ccd_msgdev";
			};
		};

		camisp_vcore: camisp-vcore {
			compatible = "mediatek,mt6899-camisp-vcore";
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_VCORE>;
			clocks = <&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>,
				<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
				<&cam_vcore_r1a_clk CLK_CAMV_CV_CAMVCORE_CAMRAW>,
			<&cam_vcore_r1a_clk CLK_CAMV_CV_CAM_26M_CAMRAW>,
			<&cam_vcore_r1a_clk CLK_CAMV_CV_CAM2MM0_SC_DCM_DIS_CAMRAW>,
			<&cam_vcore_r1a_clk CLK_CAMV_CV_MM0_SC_DCM_DIS_CAMRAW>;
			clock-names = "topckgen_top_cam_sel",
				"topckgen_top_camtm_sel",
				"vlpckgen_vlp_camtg_sel",
				"camsys_vcore",
				"camsys_v_26m",
				"camsys_vcore_2mm0_subcomm",
				"camsys_vcore_mm0_subcomm";
		};

		camisp: camisp@1a000000 {
			compatible = "mediatek,mt6899-camisp";
			reg = <0 0x1a000000 0 0x1000>,
				<0 0x1a430000 0 0x1000>,
				<0 0x1a440000 0 0x1000>,
				<0 0x1a0a0000 0 0x800>;
			reg-names = "base", "adlwr", "adlrd", "qof_base";
			mediatek,ccd = <&remoteproc_ccd>;
			mediatek,camisp-vcore = <&camisp_vcore>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_MAIN>;
			interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH 0>, // adlrd_ipui_rdone
					<GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH 0>, // adlrd
					<GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH 0>; // qof
			interrupt-names = "adlrd_rdone", "adlrd", "qoftop";
			operating-points-v2 = <&opp_table_cam>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_ADLRD_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_ADLWR_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_QOF_CON_1_CAMRAW>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB_CAMRAWB>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC_CAMRAWC>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWA>,
				    <&mmdvfs_mux MMDVFS_USER_CAM>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_adlrd_cgpdn",
				"camsys_adlwr_cgpdn",
				"camsys_qof_cgpdn",
				"camsys_suba_cgpdn",
				"camsys_subb_cgpdn",
				"camsys_subc_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam2sys_gals_cgpdn",
				"camsys_cam2mm2_gals_cgpdn",
				"mmdvfs_mux";
			mboxes = <&gce_m 24 0 CMDQ_THR_PRIO_1>;
		};

		cam_raw_a: cam-raw-a@1a800000 {
			compatible = "mediatek,cam-raw";
			reg =	<0 0x1a800000 0 0x8000>,
				<0 0x1a808000 0 0x8000>,
				<0 0x1a810000 0 0x8000>,
				<0 0x1a818000 0 0x8000>,
				<0 0x1a0b0000 0 0x400>;
			reg-names = "base", "inner_base",
				"dmatop_base", "inner_dmatop_base","qof_base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&smi_larb16>, <&smi_larb27>;
			interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_rawa_clk CLK_CAM_RA_LARBX_CAMRAWA>,
				<&camsys_rawa_clk CLK_CAM_RA_CAM_CAMRAWA>,
				<&camsys_rawa_clk CLK_CAM_RA_CAMTG_CAMRAWA>,
				<&camsys_rawa_clk CLK_CAM_RA_RAW2MM_GALS_CAMRAWA>,
				<&camsys_rawa_clk CLK_CAM_RA_YUV2RAW2MM_GALS_CAMRAWA>;
			clock-names = "camsys_rawa_larbx_cgpdn",
					"camsys_rawa_cam_cgpdn",
					"camsys_rawa_camtg_cgpdn",
					"camsys_rawa_raw2mm_gals_cgpdn",
					"camsys_rawa_yuv2raw2mm_gals_cgpdn";
			iommus = <&disp_iommu M4U_L16_P0_CQI_R1>,
					<&disp_iommu M4U_L16_P1_CQI_R5>,
					<&disp_iommu M4U_L16_P2_RAWI_R2>,
					<&disp_iommu M4U_L16_P3_RAWI_R3>,
					<&disp_iommu M4U_L16_P4_RAWI_R4>,
					<&disp_iommu M4U_L16_P5_RAWI_R5>,
					<&disp_iommu M4U_L16_P6_BPCI_R1>,
					<&disp_iommu M4U_L16_P7_BPCI_R3>,
					<&disp_iommu M4U_L16_P8_GRMGI_R1>,
					<&disp_iommu M4U_L16_P9_LSCI_R1>,
					<&disp_iommu M4U_L16_P10_IMGO_R1>,
					<&disp_iommu M4U_L16_P11_IMGO_R2>,
					<&disp_iommu M4U_L16_P12_DRZB2NO_R1>,
					<&disp_iommu M4U_L16_P13_DRZB2NBO_R1>,
					<&disp_iommu M4U_L16_P14_GMPO_R1>,
					<&disp_iommu M4U_L16_P15_DRZB2NCO_R1>,
					<&disp_iommu M4U_L16_P16_AWBO_R1>;

			mmqos-supply = <&mmqos>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(M4U_L16_P0_CQI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P1_CQI_R5)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P2_RAWI_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P3_RAWI_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P4_RAWI_R4)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P5_RAWI_R5)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P6_BPCI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P7_BPCI_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P8_GRMGI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P9_LSCI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P10_IMGO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P11_IMGO_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P12_DRZB2NO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P13_DRZB2NBO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P14_GMPO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P15_DRZB2NCO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L16_P16_AWBO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L27_P0_IPUI_I1_ADLRD)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
					"cqi_r1", "cqi_r5", "rawi_r2", "rawi_r3",
					"rawi_r4", "rawi_r5", "bpci_r1", "bpci_r3",
					"grmgi_r1", "lsci_r1", "imgo_r1", "imgo_r2",
					"drzb2no_r1", "drzb2nbo_r1", "gmpo_r1", "drzb2nco_r1",
					"awbo_r1", "ipui_i1_adlrd";
		};

		cam-rms-a@1a840000 {
			compatible = "mediatek,cam-rms";
			reg =   <0 0x1a840000 0 0x8000>,
				<0 0x1a848000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_rmsa_clk CLK_CAMSYS_RMSA_LARBX_CAMRAWA>,
					<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAM_CAMRAWA>,
					<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAMTG_CAMRAWA>;
			clock-names = "camsys_rmsa_larbx_cgpdn",
					"camsys_rmsa_cam_cgpdn",
					"camsys_rmsa_camtg_cgpdn";
		};

		cam-yuv-a@1a880000 {
			compatible = "mediatek,cam-yuv";
			reg =	<0 0x1a880000 0 0x8000>,
				<0 0x1a888000 0 0x8000>,
				<0 0x1a890000 0 0x8000>,
				<0 0x1a898000 0 0x8000>;
			reg-names = "base", "inner_base", "dmatop_base", "inner_dmatop_base";
			mediatek,cam-id = <0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBA>;
			mediatek,larbs = <&smi_larb17>;
			clocks = <&camsys_yuva_clk CLK_CAM_YA_LARBX_CAMRAWA>,
				<&camsys_yuva_clk CLK_CAM_YA_CAM_CAMRAWA>,
				<&camsys_yuva_clk CLK_CAM_YA_CAMTG_CAMRAWA>;
			clock-names = "camsys_yuva_larbx_cgpdn",
					"camsys_yuva_cam_cgpdn",
					"camsys_yuva_camtg_cgpdn";
			iommus = <&mdp_iommu M4U_L17_P0_YUVO_R1>,
					<&mdp_iommu M4U_L17_P1_YUVO_R3>,
					<&mdp_iommu M4U_L17_P2_YUVO_R2>,
					<&mdp_iommu M4U_L17_P3_DRZH2NO_R1>,
					<&mdp_iommu M4U_L17_P4_YUVO_R4>,
					<&mdp_iommu M4U_L17_P5_DRZH1NO_R1>;

			mmqos-supply = <&mmqos>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(M4U_L17_P0_YUVO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L17_P1_YUVO_R3)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L17_P2_YUVO_R2)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L17_P3_DRZH2NO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L17_P4_YUVO_R4)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L17_P5_DRZH1NO_R1)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
					"yuvo_r1", "yuvo_r3", "yuvo_r2",
					"drzh2no_r1", "yuvo_r4", "drzh1no_r1";
		};

		cam-raw-b@1a900000 {
			compatible = "mediatek,cam-raw";
			reg =   <0 0x1a900000 0 0x8000>,
				<0 0x1a908000 0 0x8000>,
				<0 0x1a910000 0 0x8000>,
				<0 0x1a918000 0 0x8000>,
				<0 0x1a0c0000 0 0x400>;
			reg-names = "base", "inner_base",
				 "dmatop_base", "inner_dmatop_base", "qof_base";
			mediatek,cam-id = <1>;
			interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&smi_larb36>, <&smi_larb27>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_rawb_clk CLK_CAM_RB_LARBX_CAMRAWB>,
					<&camsys_rawb_clk CLK_CAM_RB_CAM_CAMRAWB>,
					<&camsys_rawb_clk CLK_CAM_RB_CAMTG_CAMRAWB>,
					<&camsys_rawb_clk CLK_CAM_RB_RAW2MM_GALS_CAMRAWB>,
					<&camsys_rawb_clk CLK_CAM_RB_YUV2RAW2MM_GALS_CAMRAWB>;
			clock-names = "camsys_rawb_larbx_cgpdn",
					"camsys_rawb_cam_cgpdn",
					"camsys_rawb_camtg_cgpdn",
					"camsys_rawb_raw2mm_gals_cgpdn",
					"camsys_rawb_yuv2raw2mm_gals_cgpdn";
			iommus = <&mdp_iommu M4U_L36_P0_CQI_R1>,
					<&mdp_iommu M4U_L36_P1_CQI_R5>,
					<&mdp_iommu M4U_L36_P2_RAWI_R2>,
					<&mdp_iommu M4U_L36_P3_RAWI_R3>,
					<&mdp_iommu M4U_L36_P4_RAWI_R4>,
					<&mdp_iommu M4U_L36_P5_RAWI_R5>,
					<&mdp_iommu M4U_L36_P6_BPCI_R1>,
					<&mdp_iommu M4U_L36_P7_BPCI_R3>,
					<&mdp_iommu M4U_L36_P8_GRMGI_R1>,
					<&mdp_iommu M4U_L36_P9_LSCI_R1>,
					<&mdp_iommu M4U_L36_P10_IMGO_R1>,
					<&mdp_iommu M4U_L36_P11_IMGO_R2>,
					<&mdp_iommu M4U_L36_P12_DRZB2NO_R1>,
					<&mdp_iommu M4U_L36_P13_DRZB2NBO_R1>,
					<&mdp_iommu M4U_L36_P14_GMPO_R1>,
					<&mdp_iommu M4U_L36_P15_DRZB2NCO_R1>,
					<&mdp_iommu M4U_L36_P16_AWBO_R1>;

			mmqos-supply = <&mmqos>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(M4U_L36_P0_CQI_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P1_CQI_R5)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P2_RAWI_R2)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P3_RAWI_R3)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P4_RAWI_R4)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P5_RAWI_R5)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P6_BPCI_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P7_BPCI_R3)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P8_GRMGI_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P9_LSCI_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P10_IMGO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P11_IMGO_R2)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P12_DRZB2NO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P13_DRZB2NBO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P14_GMPO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P15_DRZB2NCO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L36_P16_AWBO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L27_P0_IPUI_I1_ADLRD)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
					"cqi_r1", "cqi_r5", "rawi_r2", "rawi_r3",
					"rawi_r4", "rawi_r5", "bpci_r1", "bpci_r3",
					"grmgi_r1", "lsci_r1", "imgo_r1", "imgo_r2",
					"drzb2no_r1", "drzb2nbo_r1", "gmpo_r1", "drzb2nco_r1",
					"awbo_r1", "ipui_i1_adlrd";
		};

		cam-rms-b@1a940000 {
			compatible = "mediatek,cam-rms";
			reg =	<0 0x1a940000 0 0x8000>,
						<0 0x1a948000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_rmsb_clk CLK_CAMSYS_RMSB_LARBX_CAMRAWB>,
					<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAM_CAMRAWB>,
					<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAMTG_CAMRAWB>;
			clock-names = "camsys_rmsb_larbx_cgpdn",
					"camsys_rmsb_cam_cgpdn",
					"camsys_rmsb_camtg_cgpdn";
		};

		cam-yuv-b@1a980000 {
			compatible = "mediatek,cam-yuv";
			reg =	<0 0x1a980000 0 0x8000>,
				<0 0x1a988000 0 0x8000>,
				<0 0x1a990000 0 0x8000>,
				<0 0x1a998000 0 0x8000>;
			reg-names = "base", "inner_base", "dmatop_base", "inner_dmatop_base";
			mediatek,cam-id = <1>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBB>;
			mediatek,larbs = <&smi_larb34>;
			clocks = <&camsys_yuvb_clk CLK_CAM_YB_LARBX_CAMRAWB>,
					<&camsys_yuvb_clk CLK_CAM_YB_CAM_CAMRAWB>,
					<&camsys_yuvb_clk CLK_CAM_YB_CAMTG_CAMRAWB>;
			clock-names = "camsys_yuvb_larbx_cgpdn",
					"camsys_yuvb_cam_cgpdn",
					"camsys_yuvb_camtg_cgpdn";
			iommus = <&disp_iommu M4U_L34_P0_YUVO_R1>,
					<&disp_iommu M4U_L34_P1_YUVO_R3>,
					<&disp_iommu M4U_L34_P2_YUVO_R2>,
					<&disp_iommu M4U_L34_P3_DRZH2NO_R1>,
					<&disp_iommu M4U_L34_P4_YUVO_R4>,
					<&disp_iommu M4U_L34_P5_DRZH1NO_R1>;

			mmqos-supply = <&mmqos>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(M4U_L34_P0_YUVO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L34_P1_YUVO_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L34_P2_YUVO_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L34_P3_DRZH2NO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L34_P4_YUVO_R4)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L34_P5_DRZH1NO_R1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
					"yuvo_r1", "yuvo_r3", "yuvo_r2",
					"drzh2no_r1", "yuvo_r4", "drzh1no_r1";
		};

		cam-raw-c@1aa00000 {
			compatible = "mediatek,cam-raw";
			reg =	<0 0x1aa00000 0 0x8000>,
				<0 0x1aa08000 0 0x8000>,
				<0 0x1aa10000 0 0x8000>,
				<0 0x1aa18000 0 0x8000>,
				<0 0x1a0d0000 0 0x400>;
			reg-names = "base", "inner_base",
				"dmatop_base", "inner_dmatop_base", "qof_base";
			mediatek,cam-id = <2>;
			interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&smi_larb37>, <&smi_larb27>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBC>;
			clocks = <&camsys_rawc_clk CLK_CAM_RC_LARBX_CAMRAWC>,
				<&camsys_rawc_clk CLK_CAM_RC_CAM_CAMRAWC>,
				<&camsys_rawc_clk CLK_CAM_RC_CAMTG_CAMRAWC>,
				<&camsys_rawc_clk CLK_CAM_RC_RAW2MM_GALS_CAMRAWC>,
				<&camsys_rawc_clk CLK_CAM_RC_YUV2RAW2MM_GALS_CAMRAWC>;
			clock-names = "camsys_rawc_larbx_cgpdn",
				"camsys_rawc_cam_cgpdn",
				"camsys_rawc_camtg_cgpdn",
				"camsys_rawc_raw2mm_gals_cgpdn",
				"camsys_rawc_yuv2raw2mm_gals_cgpdn";
			iommus = <&disp_iommu M4U_L37_P0_CQI_R1>,
				<&disp_iommu M4U_L37_P1_CQI_R5>,
				<&disp_iommu M4U_L37_P2_RAWI_R2>,
				<&disp_iommu M4U_L37_P3_RAWI_R3>,
				<&disp_iommu M4U_L37_P4_RAWI_R4>,
				<&disp_iommu M4U_L37_P5_RAWI_R5>,
				<&disp_iommu M4U_L37_P6_BPCI_R1>,
				<&disp_iommu M4U_L37_P7_BPCI_R3>,
				<&disp_iommu M4U_L37_P8_GRMGI_R1>,
				<&disp_iommu M4U_L37_P9_LSCI_R1>,
				<&disp_iommu M4U_L37_P10_IMGO_R1>,
				<&disp_iommu M4U_L37_P11_IMGO_R2>,
				<&disp_iommu M4U_L37_P12_DRZB2NO_R1>,
				<&disp_iommu M4U_L37_P13_DRZB2NBO_R1>,
				<&disp_iommu M4U_L37_P14_GMPO_R1>,
				<&disp_iommu M4U_L37_P15_DRZB2NCO_R1>,
				<&disp_iommu M4U_L37_P16_AWBO_R1>;

			mmqos-supply = <&mmqos>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(M4U_L37_P0_CQI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P1_CQI_R5)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P2_RAWI_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P3_RAWI_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P4_RAWI_R4)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P5_RAWI_R5)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P6_BPCI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P7_BPCI_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P8_GRMGI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P9_LSCI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P10_IMGO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P11_IMGO_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P12_DRZB2NO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P13_DRZB2NBO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P14_GMPO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P15_DRZB2NCO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L37_P16_AWBO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_L27_P0_IPUI_I1_ADLRD)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
					"cqi_r1", "cqi_r5", "rawi_r2", "rawi_r3",
					"rawi_r4", "rawi_r5", "bpci_r1", "bpci_r3",
					"grmgi_r1", "lsci_r1", "imgo_r1", "imgo_r2",
					"drzb2no_r1", "drzb2nbo_r1", "gmpo_r1", "drzb2nco_r1",
					"awbo_r1", "ipui_i1_adlrd";
		};

		cam-rms-c@1aa40000 {
			compatible = "mediatek,cam-rms";
			reg =	<0 0x1aa40000 0 0x8000>,
				<0 0x1aa48000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <2>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBC>;
			clocks = <&camsys_rmsc_clk CLK_CAMSYS_RMSC_LARBX_CAMRAWC>,
					<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAM_CAMRAWC>,
					<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAMTG_CAMRAWC>;
			clock-names = "camsys_rmsc_larbx_cgpdn",
					"camsys_rmsc_cam_cgpdn",
					"camsys_rmsc_camtg_cgpdn";
		};

		cam-yuv-c@1aa80000 {
			compatible = "mediatek,cam-yuv";
			reg =	<0 0x1aa80000 0 0x8000>,
				<0 0x1aa88000 0 0x8000>,
				<0 0x1aa90000 0 0x8000>,
				<0 0x1aa98000 0 0x8000>;
			reg-names = "base", "inner_base", "dmatop_base", "inner_dmatop_base";
			mediatek,cam-id = <2>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_CAM_SUBC>;
			mediatek,larbs = <&smi_larb35>;
			clocks = <&camsys_yuvc_clk CLK_CAM_YC_LARBX_CAMRAWC>,
				<&camsys_yuvc_clk CLK_CAM_YC_CAM_CAMRAWC>,
				<&camsys_yuvc_clk CLK_CAM_YC_CAMTG_CAMRAWC>;
			clock-names = "camsys_yuvc_larbx_cgpdn",
				"camsys_yuvc_cam_cgpdn",
				"camsys_yuvc_camtg_cgpdn";
			iommus = <&mdp_iommu M4U_L35_P0_YUVO_R1>,
					<&mdp_iommu M4U_L35_P1_YUVO_R3>,
					<&mdp_iommu M4U_L35_P2_YUVO_R2>,
					<&mdp_iommu M4U_L35_P3_DRZH2NO_R1>,
					<&mdp_iommu M4U_L35_P4_YUVO_R4>,
					<&mdp_iommu M4U_L35_P5_DRZH1NO_R1>;

			mmqos-supply = <&mmqos>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(M4U_L35_P0_YUVO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L35_P1_YUVO_R3)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L35_P2_YUVO_R2)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L35_P3_DRZH2NO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L35_P4_YUVO_R4)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(M4U_L35_P5_DRZH1NO_R1)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
					"yuvo_r1", "yuvo_r3", "yuvo_r2",
					"drzh2no_r1", "yuvo_r4", "drzh1no_r1";
		};

		reserved@1aaf0000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1aaf0000 0 0x510000>;
		};

		reserved@1b0d0000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1b0d0000 0 0x30000>;
		};

		reserved@1b1d0000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1b1d0000 0 0x30000>;
		};

		smi-larb-xx@1b801000 {
			compatible = "mediatek,smi_larb_xx";
			reg = <0 0x1b801000 0 0x1000>;
		};

		ccu2mm0-sub-common@1b802000 {
			compatible = "mediatek,ccu2mm0_sub_common";
			reg = <0 0x1b802000 0 0x1000>;
		};

		ccu2infra-sub-common@1b803000 {
			compatible = "mediatek,ccu2infra_sub_common";
			reg = <0 0x1b803000 0 0x1000>;
		};

		mm0-sub-common@1b804000 {
			compatible = "mediatek,mm0_sub_common";
			reg = <0 0x1b804000 0 0x1000>;
		};

		camvcore-confg@1b805000 {
			compatible = "mediatek,camvcore_confg";
			reg = <0 0x1b805000 0 0x1000>;
		};

		reserved@1b806000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1b806000 0 0xa000>;
		};

		pm-ccu@1b810000 {
			compatible = "mediatek,pm_ccu";
			reg = <0 0x1b810000 0 0x1000>;
		};

		pm-main@1b811000 {
			compatible = "mediatek,pm_main";
			reg = <0 0x1b811000 0 0x1000>;
		};

		pm-mraw@1b812000 {
			compatible = "mediatek,pm_mraw";
			reg = <0 0x1b812000 0 0x1000>;
		};

		pm-rawa@1b813000 {
			compatible = "mediatek,pm_rawa";
			reg = <0 0x1b813000 0 0x1000>;
		};

		pm-rawb@1b814000 {
			compatible = "mediatek,pm_rawb";
			reg = <0 0x1b814000 0 0x1000>;
		};

		pm-rawc@1b815000 {
			compatible = "mediatek,pm_rawc";
			reg = <0 0x1b815000 0 0x1000>;
		};

		pm-rmsa@1b816000 {
			compatible = "mediatek,pm_rmsa";
			reg = <0 0x1b816000 0 0x1000>;
		};

		pm-rmsb@1b817000 {
			compatible = "mediatek,pm_rmsb";
			reg = <0 0x1b817000 0 0x1000>;
		};

		pm-rmsc@1b818000 {
			compatible = "mediatek,pm_rmsc";
			reg = <0 0x1b818000 0 0x1000>;
		};

		reserved@1b819000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1b819000 0 0x7e7000>;
		};

		apu_top_3: apu-top-3@190f0000 {
			compatible = "mt6899,apu_top_3";
			vapu-supply = <&mt6368_vbuck2>;
			vsram-supply = <&mt6363_vsram_apu>;
			vcore-supply = <&mt6363_vbuck2>;

			reg = <0 0x1c000000 0 0x1000>,		// sys_vlp AO
				<0 0x1c001000 0 0x1000>,	// sys_spm
				<0 0x19020000 0 0x1000>,	// apu_rcx AO
				<0 0x19040000 0 0x1000>,	// dummy acx for rcx_dal
				<0 0x190a0000 0 0x11000>,	// apu_are
				<0 0x190e0000 0 0x4000>,	// apu_vcore
				<0 0x190e1000 0 0x2000>,	// apu_md32_mbox
				<0 0x190f0000 0 0x1000>,	// apu_rpc
				<0 0x190f1000 0 0x1000>,	// apu_pcu
				<0 0x190f2000 0 0x1000>,	// apu_ao_ctl
				<0 0x190f3000 0 0x3000>,	// apu_acc
				<0 0x190f6000 0 0x3000>,        // apu_pll
				<0 0x190f7400 0 0x500>,          // rpc for rcx_dla
				<0 0x19100000 0 0x40000>,	// apu_acx0
				<0 0x19140000 0 0x1000>;	// apu_acx0_rpc_lite
			reg-names =
				"sys_vlp",
				"sys_spm",
				"apu_rcx",
				"apu_rcx_dla",
				"apu_are",
				"apu_vcore",
				"apu_md32_mbox",
				"apu_rpc",
				"apu_pcu",
				"apu_ao_ctl",
				"apu_acc",
				"apu_pll",
				"apu_rpctop_mdla",
				"apu_acx0",
				"apu_acx0_rpc_lite";
		};

		mmlsys0_config: mmlsys0-config@1f000000 {
			compatible = "mediatek,mt6899-mmlsys0";
			reg = <0 0x1f000000 0 0x1000>;

			#clock-cells = <1>;
			clocks = <&mdpsys_config_clk CLK_MDP_APB_BUS_MML>,
				<&mdpsys_config_clk CLK_MDP_APB_DB_MML>,
				<&mmdvfs_mux MMDVFS_USER_MDP>,
				<&mdpsys_config_clk CLK_MDP_F26M_SLOW_MML>;
			clock-names = "apb_bus", "apb_db", "mmdvfs_clk", "mmlsys_26m_clk";

			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;

			mmlsys-clock-names = "apb_bus", "apb_db";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(M4U_L2_P7_MDP_FAKE_ENG0)>;
			#address-cells = <2>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L2_P7_MDP_FAKE_ENG0>;

			/* as stand alone mmlsys */
			mmlsys-config-supply = <&mmlsys1_config>;
			mediatek,mml = <&mmlsys1_config>;
			gce-supply = <&gce>;
			mmqos-supply = <&mmqos>;

			/* !!Following code generate by topology parser (tpparser.py)!! */
			/* as mmlsys */
			comp-ids = <MML0_MMLSYS>,
				<MML0_DMA0_SEL>, <MML0_DLI0_SEL>,
				<MML0_PQ_AAL0_SEL>, <MML0_WROT0_SEL>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>;
			comp-names = "mmlsys",
				"dma0_sel", "dli0_sel",
				"pq_aal0_sel", "wrot0_sel";
			/* as sys component */
			mux-pins = /bits/ 16 <
				1 MML0_AAL0      MML0_C3D0      MML_MUX_SLIN MML_C3D0_SEL_IN
				0 MML0_C3D0      MML0_PQ_AAL0_SEL MML_MUX_SLIN MML_PQ_AAL0_SEL_IN
				1 MML0_AAL0      MML0_PQ_AAL0_SEL MML_MUX_SLIN MML_PQ_AAL0_SEL_IN
				1 MML0_C3D0      MML0_PQ_AAL0_SEL MML_MUX_SOUT MML_C3D0_SOUT_SEL
				0 MML0_AAL0      MML0_C3D0      MML_MUX_SOUT MML_AAL0_SOUT_SEL
				1 MML0_AAL0      MML0_PQ_AAL0_SEL MML_MUX_SOUT MML_AAL0_SOUT_SEL
				0 MML0_DMA0_SEL  MML0_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				0 MML0_DLI0_SEL  MML0_HDR0      MML_MUX_MOUT MML_RDMA0_MOUT_EN
				1 MML0_DLI0_SEL  MML0_WROT0_SEL MML_MUX_MOUT MML_RDMA0_MOUT_EN
				0 MML0_HDR0      MML0_AAL0      MML_MUX_SLIN MML_AAL0_SEL_IN
				0 MML0_COLOR0    MML0_WROT0_SEL MML_MUX_SOUT MML_COLOR0_SOUT_SEL
				0 MML0_PQ_AAL0_SEL MML0_RSZ0      MML_MUX_MOUT MML_AAL0_MOUT_EN
				0 MML0_DLI0_SEL  MML0_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				1 MML0_COLOR0    MML0_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				0 MML0_WROT0_SEL MML0_WROT0     MML_MUX_SOUT MML_DLO0_SOUT_SEL
				0 MML0_DMA0_SEL  MML0_WROT0     MML_MUX_MOUT MML_BYP0_MOUT_EN
				2 MML0_DMA0_SEL  MML0_DLI0_SEL  MML_MUX_MOUT MML_BYP0_MOUT_EN
				0 MML0_DMA0_SEL  MML0_WROT0     MML_MUX_SLIN MML_BYP0_SEL_IN
				1 MML0_WROT0_SEL MML0_WROT0     MML_MUX_SLIN MML_BYP0_SEL_IN
				0 MML0_HDR0      MML0_AAL0      MML_MUX_SOUT MML_HDR0_SOUT_SEL
				0 MML0_RDMA0     MML0_DMA0_SEL  MML_MUX_SOUT MML_RDMA0_SOUT_SEL
				0 MML0_RDMA0     MML0_DMA0_SEL  MML_MUX_SLIN MML_DMA0_SEL_IN
				>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			dbg-reg-names =
				"MMLSYS_MISC", "CG_CON0", "CG_SET0", "CG_CLR0",
				"CG_CON1", "CG_SET1", "CG_CLR1",
				"SW0_RST_B", "SW1_RST_B", "MOUT_RST", "APU_DP_SEL",
				"EVENT_GCED_EN", "IN_LINE_READY_SEL", "SMI_LARB_GREQ",
				"BYPASS_MUX_SHADOW",
				"DLI0_SEL_IN", "RDMA0_MOUT_EN",
				"PQ0_SEL_IN", "WROT0_SEL_IN",
				"PQ0_SOUT_SEL", "DLO0_SOUT_SEL",
				"BYP0_MOUT_EN", "BYP0_SEL_IN",
				"RSZ2_SEL_IN", "HDR0_SOUT_SEL",
				"AAL0_SEL_IN", "C3D0_SEL_IN",
				"PQ_AAL0_SEL_IN", "C3D0_SOUT_SEL",
				"AAL0_SOUT_SEL", "TDSHP0_SOUT_SEL",
				"COLOR0_SEL_IN", "COLOR0_SOUT_SEL",
				"TDSHP0_SEL_IN", "AAL0_MOUT_EN",
				"DMA0_SEL_IN", "RDMA0_SOUT_SEL",
				"DLOUT0_SEL_IN",
				"MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2",
				"DDREN_DEBUG",
				"DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_VALID3",
				"DL_READY0", "DL_READY1", "DL_READY2", "DL_READY3",
				"RDMA0_AIDSEL", "WROT0_AIDSEL";
			dbg-reg-offsets =
				<MMLSYS_MISC>, <MML_CG_CON0>, <MML_CG_SET0>, <MML_CG_CLR0>,
				<MML_CG_CON1>, <MML_CG_SET1>, <MML_CG_CLR1>,
				<MML_SW0_RST_B>, <MML_SW1_RST_B>, <MML_MOUT_RST>, <MML_APU_DP_SEL>,
				<MML_EVENT_GCED_EN>, <MML_IN_LINE_READY_SEL>, <MML_SMI_LARB_GREQ>,
				<MML_BYPASS_MUX_SHADOW>,
				<MML_DLI0_SEL_IN>, <MML_RDMA0_MOUT_EN>,
				<MML_PQ0_SEL_IN>, <MML_WROT0_SEL_IN>,
				<MML_PQ0_SOUT_SEL>, <MML_DLO0_SOUT_SEL>,
				<MML_BYP0_MOUT_EN>, <MML_BYP0_SEL_IN>,
				<MML_RSZ2_SEL_IN>, <MML_HDR0_SOUT_SEL>,
				<MML_AAL0_SEL_IN>, <MML_C3D0_SEL_IN>,
				<MML_PQ_AAL0_SEL_IN>, <MML_C3D0_SOUT_SEL>,
				<MML_AAL0_SOUT_SEL>, <MML_TDSHP0_SOUT_SEL>,
				<MML_COLOR0_SEL_IN>, <MML_COLOR0_SOUT_SEL>,
				<MML_TDSHP0_SEL_IN>, <MML_AAL0_MOUT_EN>,
				<MML_DMA0_SEL_IN>, <MML_RDMA0_SOUT_SEL>,
				<MML_DLOUT0_SEL_IN>,
				<MML_MOUT_MASK0>, <MML_MOUT_MASK1>, <MML_MOUT_MASK2>,
				<MML_DDREN_DEBUG>,
				<MML_DL_VALID0>, <MML_DL_VALID1>, <MML_DL_VALID2>, <MML_DL_VALID3>,
				<MML_DL_READY0>, <MML_DL_READY1>, <MML_DL_READY2>, <MML_DL_READY3>,
				<MML_RDMA0_AIDSEL>, <MML_WROT0_AIDSEL>;
			aid-sel-engine = <
				MML0_RDMA0 MML_RDMA0_AIDSEL 0x1 0x3
				MML0_RDMA2 MML_RDMA2_AIDSEL 0x1 0x3
				MML0_WROT0 MML_WROT0_AIDSEL 0x1 0x3>;
			/* sys register offset */
			operating-points-v2 = <&opp_table_disp>;
		};

		mml0_mutex0: mml0-mutex0@1f001000 {
			compatible = "mediatek,mt6899-mml_mutex";
			reg = <0 0x1f001000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_MUTEX0_MML>;
			clock-names = "mutex0";
			comp-ids = <MML0_MUTEX>;
			comp-names = "mml0_mutex0";

			/* !!Following code generate by topology parser (tpparser.py)!! */
			mutex-comps = "rdma0", "hdr0", "aal0", "rsz0",
				"tdshp0", "color0", "wrot0", "rdma2", "birsz0", "c3d0";
			rdma0 = <MML0_RDMA0 0 0>;
			hdr0 = <MML0_HDR0 0 2>;
			aal0 = <MML0_AAL0 0 4>;
			rsz0 = <MML0_RSZ0 0 6>;
			tdshp0 = <MML0_TDSHP0 0 8>;
			color0 = <MML0_COLOR0 0 10>;
			wrot0 = <MML0_WROT0 0 12>;
			rdma2 = <MML0_RDMA2 0 14>;
			birsz0 = <MML0_BIRSZ0 0 28>;
			c3d0 = <MML0_C3D0 1 3>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			mutex-ids = <MML0_RDMA0 0>;
		};

		mml0_rdma0: mml0-rdma0@1f003000 {
			compatible = "mediatek,mt6899-mml0_rdma";
			reg = <0 0x1f003000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RDMA0_MML>;
			clock-names = "rdma0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(M4U_L2_P0_MDP_RDMA0)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L2_P0_MDP_RDMA0>;
			comp-ids = <MML0_RDMA0>;
			comp-names = "mml0_rdma0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS0_MDP_RDMA0_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L2_P0_MDP_RDMA0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
			mmqos-supply = <&mmqos>;
		};

		mml0_hdr0: mml0-hdr0@1f005000 {
			compatible = "mediatek,mt6899-mml0_hdr";
			reg = <0 0x1f005000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_HDR0_MML>;
			clock-names = "hdr0";
			comp-ids = <MML0_HDR0>;
			comp-names = "mml0_hdr0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS0_MDP_HDR0_FRAME_DONE>;
		};

		mml0_aal0: mml0-aal0@1f007000 {
			compatible = "mediatek,mt6899-mml0_aal";
			reg = <0 0x1f007000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_AAL0_MML>;
			clock-names = "aal0";
			comp-ids = <MML0_AAL0>;
			comp-names = "mml0_aal0";
			sram-curve-base = /bits/ 32 <4608>;
			sram-his-base = /bits/ 32 <1536>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS0_MDP_AAL0_FRAME_DONE>;
			interrupts = <GIC_SPI 868 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mml0_rsz0: mml0-rsz0@1f009000 {
			compatible = "mediatek,mt6899-mml0_rsz";
			reg = <0 0x1f009000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RSZ0_MML>;
			clock-names = "rsz0";
			comp-ids = <MML0_RSZ0>;
			comp-names = "mml0_rsz0";
		};

		mml0_tdshp0: mml0-tdshp0@1f00b000 {
			compatible = "mediatek,mt6899-mml0_tdshp";
			reg = <0 0x1f00b000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_TDSHP0_MML>;
			clock-names = "tdshp0";
			comp-ids = <MML0_TDSHP0>;
			comp-names = "mml0_tdshp0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS0_MDP_TDSHP0_FRAME_DONE>;
		};

		mml0_color0: mml0-color0@1f00d000 {
			compatible = "mediatek,mt6899-mml_color";
			reg = <0 0x1f00d000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_COLOR0_MML>;
			clock-names = "color0";
			comp-ids = <MML0_COLOR0>;
			comp-names = "mml0_color0";
		};

		mml0_wrot0: mml0-wrot0@1f00f000 {
			compatible = "mediatek,mt6899-mml0_wrot";
			reg = <0 0x1f00f000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_WROT0_MML>;
			clock-names = "wrot0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(M4U_L2_P1_MDP_WROT0)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L2_P1_MDP_WROT0>;
			comp-ids = <MML0_WROT0>;
			comp-names = "mml0_wrot0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS0_MDP_WROT0_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L2_P1_MDP_WROT0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
			mmqos-supply = <&mmqos>;
		};

		mml0_rdma2: mml0-rdma2@1f011000 {
			compatible = "mediatek,mt6899-mml_pq_rdma";
			reg = <0 0x1f011000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RDMA2_MML>;
			clock-names = "rdma2";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(M4U_L2_P4_MDP_RDMA2)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L2_P4_MDP_RDMA2>;
			comp-ids = <MML0_RDMA2>;
			comp-names = "mml0_rdma2";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS0_MDP_RDMA2_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L2_P4_MDP_RDMA2)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
			mmqos-supply = <&mmqos>;
		};

		mml0_birsz0: mml0-birsz0@1f018000 {
			compatible = "mediatek,mt6899-mml0_birsz";
			reg = <0 0x1f018000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_BIRSZ0_MML>;
			clock-names = "birsz0";
			comp-ids = <MML0_BIRSZ0>;
			comp-names = "mml0_birsz0";
		};

		mml0_c3d0: mml0-c3d0@1f01d000 {
			compatible = "mediatek,mt6899-mml0_c3d0";
			reg = <0 0x1f01d000 0 0x1000>;
			comp-ids = <MML0_C3D0>;
			comp-names = "mml0_c3d0";
			clocks = <&mdpsys_config_clk CLK_MDP_C3D0_MML>;
			clock-names = "c3d0";
		};

		mmlsys1_config: mmlsys-config@1f800000 {
			compatible = "mediatek,mt6899-mml1";
			reg = <0 0x1f800000 0 0x1000>;

			clocks = <&mdpsys1_config_clk CLK_MDP1_APB_BUS_MML>,
				<&mdpsys1_config_clk CLK_MDP1_APB_DB_MML>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLI_ASYNC0_MML>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC0_MML>,
				<&mmdvfs_mux MMDVFS_USER_MML>,
				<&mdpsys1_config_clk CLK_MDP1_F26M_SLOW_MML>;
			clock-names = "apb_bus", "apb_db", "dli0", "dlo0",
				"mmdvfs_clk", "mmlsys_26m_clk";
			mmlsys-clock-names = "apb_bus", "apb_db";
			dli0-clock-names = "dli0";
			dlo0-clock-names = "dlo0";

			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P7_MDP_FAKE_ENG0)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P7_MDP_FAKE_ENG0>;
			power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
			/* as mml device */
			comp-count = <MML_ENGINE_TOTAL>;
			topology = "mt6899";
			mboxes = <&gce 16 400 CMDQ_THR_PRIO_1>,
				<&gce 17 500 CMDQ_THR_PRIO_1>,
				<&gce 18 400 CMDQ_THR_PRIO_1>,
				<&gce 19 500 CMDQ_THR_PRIO_1>;
			v4l2-enable;

			/* !!Following code generate by topology parser (tpparser.py)!! */
			/* as mmlsys */
			comp-ids = <MML1_MMLSYS>,
				<MML1_DLI0>, <MML1_DMA0_SEL>,
				<MML1_DLI0_SEL>, <MML1_PQ_AAL0_SEL>,
				<MML1_WROT0_SEL>, <MML1_DLO0>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_DL_IN>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_DL_OUT>;
			comp-names = "mmlsys",
				"dli0", "dma0_sel",
				"dli0_sel", "pq_aal0_sel",
				"wrot0_sel", "dlo0";
			/* as sys component */
			mux-pins = /bits/ 16 <
				1 MML1_AAL0      MML1_C3D0      MML_MUX_SLIN MML_C3D0_SEL_IN
				0 MML1_C3D0      MML1_PQ_AAL0_SEL MML_MUX_SLIN MML_PQ_AAL0_SEL_IN
				1 MML1_AAL0      MML1_PQ_AAL0_SEL MML_MUX_SLIN MML_PQ_AAL0_SEL_IN
				1 MML1_C3D0      MML1_PQ_AAL0_SEL MML_MUX_SOUT MML_C3D0_SOUT_SEL
				0 MML1_AAL0      MML1_C3D0      MML_MUX_SOUT MML_AAL0_SOUT_SEL
				1 MML1_AAL0      MML1_PQ_AAL0_SEL MML_MUX_SOUT MML_AAL0_SOUT_SEL
				0 MML1_DMA0_SEL  MML1_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				1 MML1_DLI0      MML1_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				0 MML1_DLI0_SEL  MML1_FG0       MML_MUX_MOUT MML_RDMA0_MOUT_EN
				1 MML1_DLI0_SEL  MML1_WROT0_SEL MML_MUX_MOUT MML_RDMA0_MOUT_EN
				0 MML1_HDR0      MML1_AAL0      MML_MUX_SLIN MML_AAL0_SEL_IN
				0 MML1_COLOR0    MML1_WROT0_SEL MML_MUX_SOUT MML_COLOR0_SOUT_SEL
				0 MML1_PQ_AAL0_SEL MML1_RSZ0      MML_MUX_MOUT MML_AAL0_MOUT_EN
				0 MML1_DLI0_SEL  MML1_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				1 MML1_COLOR0    MML1_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				0 MML1_WROT0_SEL MML1_WROT0     MML_MUX_SOUT MML_DLO0_SOUT_SEL
				1 MML1_WROT0_SEL MML1_DLO0      MML_MUX_SOUT MML_DLO0_SOUT_SEL
				0 MML1_DMA0_SEL  MML1_WROT0     MML_MUX_MOUT MML_BYP0_MOUT_EN
				1 MML1_DMA0_SEL  MML1_RSZ2      MML_MUX_MOUT MML_BYP0_MOUT_EN
				2 MML1_DMA0_SEL  MML1_DLI0_SEL  MML_MUX_MOUT MML_BYP0_MOUT_EN
				0 MML1_DMA0_SEL  MML1_WROT0     MML_MUX_SLIN MML_BYP0_SEL_IN
				1 MML1_WROT0_SEL MML1_WROT0     MML_MUX_SLIN MML_BYP0_SEL_IN
				1 MML1_DMA0_SEL  MML1_RSZ2      MML_MUX_SLIN MML_RSZ2_SEL_IN
				0 MML1_HDR0      MML1_AAL0      MML_MUX_SOUT MML_HDR0_SOUT_SEL
				0 MML1_RDMA0     MML1_DMA0_SEL  MML_MUX_SOUT MML_RDMA0_SOUT_SEL
				0 MML1_WROT0_SEL MML1_DLO0      MML_MUX_SLIN MML_DLOUT0_SEL_IN
				0 MML1_RDMA0     MML1_DMA0_SEL  MML_MUX_SLIN MML_DMA0_SEL_IN
				>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			dbg-reg-names =
				"MMLSYS_MISC", "CG_CON0", "CG_SET0", "CG_CLR0",
				"CG_CON1", "CG_SET1", "CG_CLR1",
				"SW0_RST_B", "SW1_RST_B", "MOUT_RST", "APU_DP_SEL",
				"EVENT_GCED_EN", "IN_LINE_READY_SEL", "SMI_LARB_GREQ",
				"BYPASS_MUX_SHADOW",
				"DLI0_SEL_IN", "RDMA0_MOUT_EN",
				"PQ0_SEL_IN", "WROT0_SEL_IN",
				"PQ0_SOUT_SEL", "DLO0_SOUT_SEL",
				"BYP0_MOUT_EN", "BYP0_SEL_IN",
				"RSZ2_SEL_IN", "HDR0_SOUT_SEL",
				"AAL0_SEL_IN", "C3D0_SEL_IN",
				"PQ_AAL0_SEL_IN", "C3D0_SOUT_SEL",
				"AAL0_SOUT_SEL", "TDSHP0_SOUT_SEL",
				"COLOR0_SEL_IN", "COLOR0_SOUT_SEL",
				"TDSHP0_SEL_IN", "AAL0_MOUT_EN",
				"DMA0_SEL_IN", "RDMA0_SOUT_SEL",
				"DLOUT0_SEL_IN",
				"MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2",
				"DDREN_DEBUG",
				"DL_IN_RELAY0_SIZE", "DL_OUT_RELAY0_SIZE",
				"DLI_ASYNC0_STATUS0", "DLI_ASYNC0_STATUS1",
				"DLO_ASYNC0_STATUS0", "DLO_ASYNC0_STATUS1",
				"DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_VALID3",
				"DL_READY0", "DL_READY1", "DL_READY2", "DL_READY3",
				"RDMA0_AIDSEL", "WROT0_AIDSEL";
			dbg-reg-offsets =
				<MMLSYS_MISC>, <MML_CG_CON0>, <MML_CG_SET0>, <MML_CG_CLR0>,
				<MML_CG_CON1>, <MML_CG_SET1>, <MML_CG_CLR1>,
				<MML_SW0_RST_B>, <MML_SW1_RST_B>, <MML_MOUT_RST>, <MML_APU_DP_SEL>,
				<MML_EVENT_GCED_EN>, <MML_IN_LINE_READY_SEL>, <MML_SMI_LARB_GREQ>,
				<MML_BYPASS_MUX_SHADOW>,
				<MML_DLI0_SEL_IN>, <MML_RDMA0_MOUT_EN>,
				<MML_PQ0_SEL_IN>, <MML_WROT0_SEL_IN>,
				<MML_PQ0_SOUT_SEL>, <MML_DLO0_SOUT_SEL>,
				<MML_BYP0_MOUT_EN>, <MML_BYP0_SEL_IN>,
				<MML_RSZ2_SEL_IN>, <MML_HDR0_SOUT_SEL>,
				<MML_AAL0_SEL_IN>, <MML_C3D0_SEL_IN>,
				<MML_PQ_AAL0_SEL_IN>, <MML_C3D0_SOUT_SEL>,
				<MML_AAL0_SOUT_SEL>, <MML_TDSHP0_SOUT_SEL>,
				<MML_COLOR0_SEL_IN>, <MML_COLOR0_SOUT_SEL>,
				<MML_TDSHP0_SEL_IN>, <MML_AAL0_MOUT_EN>,
				<MML_DMA0_SEL_IN>, <MML_RDMA0_SOUT_SEL>,
				<MML_DLOUT0_SEL_IN>,
				<MML_MOUT_MASK0>, <MML_MOUT_MASK1>, <MML_MOUT_MASK2>,
				<MML_DDREN_DEBUG>,
				<MML_DL_IN_RELAY0_SIZE>, <MML_DL_OUT_RELAY0_SIZE>,
				<MML_DLI_ASYNC0_STATUS0>, <MML_DLI_ASYNC0_STATUS1>,
				<MML_DLO_ASYNC0_STATUS0>, <MML_DLO_ASYNC0_STATUS1>,
				<MML_DL_VALID0>, <MML_DL_VALID1>, <MML_DL_VALID2>, <MML_DL_VALID3>,
				<MML_DL_READY0>, <MML_DL_READY1>, <MML_DL_READY2>, <MML_DL_READY3>,
				<MML_RDMA0_AIDSEL>, <MML_WROT0_AIDSEL>;

			aid-sel-engine = <
				MML1_RDMA0 MML_RDMA0_AIDSEL 0x1 0x3
				MML1_FG0 MML_RDMA0_AIDSEL 0x100 0x1c0
				MML1_RDMA2 MML_RDMA2_AIDSEL 0x1 0x3
				MML1_WROT0 MML_WROT0_AIDSEL 0x1 0x3
				MML1_WROT2 MML_WROT2_AIDSEL 0x1 0x3>;
			racing-enable;
			event-ir-mml-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_MML_READY>;
			event-ir-disp-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_DISP_READY>;
			event-ir-mml-stop = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_MML_STOP>;
			event-ir-eof = /bits/ 16
					<CMDQ_EVENT_DISP1_DISP_DSI0_TARGET_LINE_ENG_EVENT>;
			event-racing-pipe0 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE0>;
			/* sys register offset */
			ready-sel = /bits/ 16 <MML_IN_LINE_READY_SEL>;
			/* as dl component */
			dli0-dl-relay = /bits/ 16 <MML_DL_IN_RELAY0_SIZE>;
			dlo0-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY0_SIZE>;
			operating-points-v2 = <&opp_table_disp>;
			gce-supply = <&gce>;
			mmqos-supply = <&mmqos>;
		};

		mml1_mutex0: mml1-mutex0@1f801000 {
			compatible = "mediatek,mt6899-mml_mutex";
			reg = <0 0x1f801000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_MUTEX0_MML>;
			clock-names = "mutex0";
			comp-ids = <MML1_MUTEX>;
			comp-names = "mml1_mutex0";

			/* !!Following code generate by topology parser (tpparser.py)!! */
			mutex-comps = "rdma0", "hdr0", "aal0", "rsz0",
				"tdshp0", "color0", "wrot0", "rdma2",
				"dli0", "dlo0", "rsz2", "wrot2",
				"birsz0", "c3d0", "fg0";
			rdma0 = <MML1_RDMA0 0 0>;
			hdr0 = <MML1_HDR0 0 2>;
			aal0 = <MML1_AAL0 0 4>;
			rsz0 = <MML1_RSZ0 0 6>;
			tdshp0 = <MML1_TDSHP0 0 8>;
			color0 = <MML1_COLOR0 0 10>;
			wrot0 = <MML1_WROT0 0 12>;
			rdma2 = <MML1_RDMA2 0 14>;
			dli0 = <MML1_DLI0 0 16>;
			dlo0 = <MML1_DLO0 0 18>;
			rsz2 = <MML1_RSZ2 0 20>;
			wrot2 = <MML1_WROT2 0 22>;
			birsz0 = <MML1_BIRSZ0 0 28>;
			c3d0 = <MML1_C3D0 1 3>;
			fg0 = <MML1_FG0 1 4>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			mutex-ids = <MML1_RDMA0 0 MML1_DLI0 1>;
		};

		mml1_rdma0: mml1-rdma0@1f803000 {
			compatible = "mediatek,mt6899-mml1_rdma";
			reg = <0 0x1f803000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA0_MML>;
			clock-names = "rdma0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P0_MDP_RDMA0)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P0_MDP_RDMA0>;
			comp-ids = <MML1_RDMA0>;
			comp-names = "mml1_rdma0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA0_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P0_MDP_RDMA0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 0))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml1_hdr0: mml1-hdr0@1f805000 {
			compatible = "mediatek,mt6899-mml1_hdr";
			reg = <0 0x1f805000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_HDR0_MML>;
			clock-names = "hdr0";
			comp-ids = <MML1_HDR0>;
			comp-names = "mml1_hdr0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_HDR0_FRAME_DONE>;
		};

		mml1_aal0: mml1-aal0@1f807000 {
			compatible = "mediatek,mt6899-mml1_aal";
			reg = <0 0x1f807000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_AAL0_MML>;
			clock-names = "aal0";
			comp-ids = <MML1_AAL0>;
			comp-names = "mml1_aal0";
			sram-curve-base = /bits/ 32 <4608>;
			sram-his-base = /bits/ 32 <1536>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_AAL0_FRAME_DONE>;
			interrupts = <GIC_SPI 868 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mml1_rsz0: mml1-rsz0@1f809000 {
			compatible = "mediatek,mt6899-mml1_rsz";
			reg = <0 0x1f809000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ0_MML>;
			clock-names = "rsz0";
			comp-ids = <MML1_RSZ0>;
			comp-names = "mml1_rsz0";
		};

		mml1_tdshp0: mml1-tdshp0@1f80b000 {
			compatible = "mediatek,mt6899-mml1_tdshp";
			reg = <0 0x1f80b000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_TDSHP0_MML>;
			clock-names = "tdshp0";
			comp-ids = <MML1_TDSHP0>;
			comp-names = "mml1_tdshp0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_TDSHP0_FRAME_DONE>;
		};

		mml1_color0: mml1-color0@1f80d000 {
			compatible = "mediatek,mt6899-mml_color";
			reg = <0 0x1f80d000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_COLOR0_MML>;
			clock-names = "color0";
			comp-ids = <MML1_COLOR0>;
			comp-names = "mml1_color0";
		};

		mml1_wrot0: mml1-wrot0@1f80f000 {
			compatible = "mediatek,mt6899-mml1_wrot";
			reg = <0 0x1f80f000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT0_MML>;
			clock-names = "wrot0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P1_MDP_WROT0)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P1_MDP_WROT0>;
			comp-ids = <MML1_WROT0>;
			comp-names = "mml1_wrot0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT0_FRAME_DONE>;
			event-bufa = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFA>;
			event-bufb = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFB>;
			event-buf-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUF_NEXT>;
			inlinerot = <&inlinerot0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P1_MDP_WROT0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 1))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml1_rdma2: mml1-rdma2@1f811000 {
			compatible = "mediatek,mt6899-mml_pq_rdma";
			reg = <0 0x1f811000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA2_MML>;
			clock-names = "rdma2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P4_MDP_RDMA2)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P4_MDP_RDMA2>;
			comp-ids = <MML1_RDMA2>;
			comp-names = "mml1_rdma2";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_RDMA2_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P4_MDP_RDMA2)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 4))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml1_rsz2: mml1-rsz2@1f813000 {
			compatible = "mediatek,mt6899-mml1_rsz2";
			reg = <0 0x1f813000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ2_MML>;
			clock-names = "rsz2";
			comp-ids = <MML1_RSZ2>;
			comp-names = "mml1_rsz2";
		};

		mml1_wrot2: mml1-wrot2@1f815000 {
			compatible = "mediatek,mt6899-mml1_wrot";
			reg = <0 0x1f815000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT2_MML>;
			clock-names = "wrot2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P5_MDP_WROT2)>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_L3_P5_MDP_WROT2>;
			comp-ids = <MML1_WROT2>;
			comp-names = "mml1_wrot2";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MMLSYS1_MDP_WROT2_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L3_P5_MDP_WROT2)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_M4U_PORT_ID(MM_TAB, NORMAL_DOM, 39, 5))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml1_birsz0: mml1-birsz0@1f818000 {
			compatible = "mediatek,mt6899-mml1_birsz";
			reg = <0 0x1f818000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_BIRSZ0_MML>;
			clock-names = "birsz0";
			comp-ids = <MML1_BIRSZ0>;
			comp-names = "mml1_birsz0";
		};

		mml1_c3d0: mml1-c3d0@1f81d000 {
			compatible = "mediatek,mt6899-mml1_c3d0";
			reg = <0 0x1f81d000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_C3D0_MML>;
			clock-names = "c3d0";
			comp-ids = <MML1_C3D0>;
			comp-names = "mml1_c3d0";
		};

		mml1_fg0: mml1-fg0@1f81e000 {
			compatible = "mediatek,mt6899-mml_fg";
			reg = <0 0x1f81e000 0 0x1000>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_FG0_MML>;
			clock-names = "fg0";
			comp-ids = <MML1_FG0>;
			comp-names = "mml1_fg0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(M4U_L3_P6_MDP_FG0)>;
		};

		eint: apirq@11ce0000 {
			compatible = "mediatek,mt6983-eint";
			reg = <0 0x11ce0000 0 0x1000>,
				<0 0x11de0000 0 0x1000>,
				<0 0x11ee0000 0 0x1000>,
				<0 0x11fe0000 0 0x1000>,
				<0 0x1c01e000 0 0x1000>;
			reg-name = "eint-e", "eint-s", "eint-w", "eint-n", "eint-c";
			interrupts = <GIC_SPI 910 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,instance-num = <5>;
			mediatek,total-pin-number = <256>;
			mediatek,pins = <0 3 0 1>,<1 3 1 1>,<2 3 2 1>,<3 3 3 1>,
				<4 1 0 1>,<5 1 1 1>,<6 1 2 1>,<7 3 4 1>,
				<8 3 5 1>,<9 3 6 1>,<10 3 7 1>,<11 3 8 1>,
				<12 3 9 1>,<13 3 10 1>,<14 3 11 1>,<15 2 0 1>,
				<16 2 1 1>,<17 2 2 1>,<18 2 3 1>,<19 2 4 1>,
				<20 2 5 1>,<21 2 6 1>,<22 2 7 1>,<23 2 8 1>,
				<24 2 9 1>,<25 2 10 1>,<26 2 11 1>,<27 3 12 1>,
				<28 3 13 1>,<29 3 14 1>,<30 3 15 1>,<31 1 3 1>,
				<32 1 4 1>,<33 1 5 1>,<34 1 6 1>,<35 1 7 0>,
				<36 3 16 0>,<37 3 17 0>,<38 3 18 0>,<39 3 19 0>,
				<40 3 20 0>,<41 3 21 0>,<42 3 22 0>,<43 3 23 0>,
				<44 2 12 0>,<45 2 13 0>,<46 2 14 0>,<47 2 15 0>,
				<48 2 16 0>,<49 2 17 0>,<50 3 24 0>,<51 3 25 0>,
				<52 3 26 0>,<53 3 27 0>,<54 2 18 0>,<55 2 19 0>,
				<56 2 20 0>,<57 2 21 0>,<58 3 28 0>,<59 3 29 0>,
				<60 3 30 0>,<61 3 31 0>,<62 1 8 0>,<63 1 9 0>,
				<64 1 10 0>,<65 1 11 0>,<66 2 22 0>,<67 2 23 0>,
				<68 2 24 0>,<69 2 25 0>,<70 2 26 0>,<71 2 27 0>,
				<72 2 28 0>,<73 2 29 0>,<74 2 30 0>,<75 2 31 0>,
				<76 2 32 0>,<77 2 33 0>,<78 2 34 0>,<79 2 35 0>,
				<80 2 36 0>,<81 2 37 0>,<82 2 38 0>,<83 2 39 0>,
				<84 3 32 0>,<85 1 12 0>,<86 1 13 0>,<87 1 14 0>,
				<88 1 15 0>,<89 1 16 0>,<90 1 17 0>,<91 1 18 0>,
				<92 1 19 0>,<93 1 20 0>,<94 1 21 0>,<95 1 22 0>,
				<96 1 23 0>,<97 1 24 0>,<98 1 25 0>,<99 1 26 0>,
				<100 1 27 0>,<101 1 28 0>,<102 1 29 0>,<103 1 30 0>,
				<104 1 31 0>,<105 1 32 0>,<106 1 33 0>,<107 1 34 0>,
				<108 1 35 0>,<109 1 36 0>,<110 1 37 0>,<111 1 38 0>,
				<112 1 39 0>,<113 1 40 0>,<114 1 41 0>,<115 0 0 0>,
				<116 0 1 0>,<117 0 2 0>,<118 1 42 0>,<119 0 3 0>,
				<120 0 4 0>,<121 0 5 0>,<122 1 43 0>,<123 0 6 0>,
				<124 0 7 0>,<125 0 8 0>,<126 1 44 0>,<127 0 9 0>,
				<128 0 10 0>,<129 0 11 0>,<130 1 45 0>,<235 4 0 0>,
				<236 4 1 0>,<237 4 2 0>,<238 4 3 0>,<239 4 4 0>,
				<240 4 5 0>,<241 4 6 0>,<242 4 7 0>,<243 4 8 0>,
				<244 4 9 0>,<245 4 10 0>,<246 4 11 0>,<247 4 12 0>,
				<248 4 13 0>,<249 4 14 0>,<250 4 15 0>,<251 4 16 0>,
				<252 4 17 0>,<253 4 18 0>,<254 4 19 0>,<255 4 20 0>;
		};

		apdma: dma-controller@11300e80 {
				compatible = "mediatek,mt6985-uart-dma";
				reg =   <0 0x11300e80 0 0x80>,
					<0 0x11300f00 0 0x80>,
					<0 0x11300f80 0 0x80>,
					<0 0x11301000 0 0x80>,
					<0 0x11301080 0 0x80>,
					<0 0x11301100 0 0x80>,
					<0 0x11301180 0 0x80>,
					<0 0x11301200 0 0x80>;
				interrupts =    <GIC_SPI 748 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 749 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 750 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 769 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 770 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 771 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 772 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 773 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&pericfg_ao_clk CLK_PERAOP_DMA_B_UART>;
				clock-names = "apdma";
				dma-requests = <8>;
				#dma-cells = <1>;
		};

		mrdump_ext_rst:mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			status = "okay";
		};

		uart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 761 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART0_UART>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
			uart-line = <0>;
		};

		uart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 762 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART1_UART>;
			clock-names = "baud", "bus";
			dmas = <&apdma 2 &apdma 3>;
			dma-names = "tx", "rx";
			uart-line = <1>;
		};

		uart2: serial@11003000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x1000>;
			interrupts = <GIC_SPI 763 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART2_UART>;
			clock-names = "baud", "bus";
			dmas = <&apdma 4 &apdma 5>;
			dma-names = "tx", "rx";
			uart-line = <2>;
		};

		uart3: serial@11004000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11004000 0 0x1000>;
			interrupts = <GIC_SPI 764 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART3_UART>;
			clock-names = "baud", "bus";
			dmas = <&apdma 6 &apdma 7>;
			dma-names = "tx", "rx";
			uart-line = <3>;
		};

		pwm@11008000 {
			compatible = "mediatek,pwm";
			reg = <0 0x11008000 0 0x1000>;
			interrupts = <GIC_SPI 768 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks = <&pericfg_ao_clk CLK_PERAOP_PWM_FB1_PWM>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FB2_PWM>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FB3_PWM>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FB4_PWM>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_H_PWM>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_B_PWM>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM4-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm periclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <4>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <12>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <10>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <8>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <6>;
			/* 4. pwm version */
			mediatek,pwm-version = <0x3>;

			pwmsrcclk = <&pericfg_ao_clk>;
		};

		irtx_pwm:irtx-pwm {
			compatible = "mediatek,irtx-pwm";
			pwm-ch = <1>; /* GPIO 132 */
			pwm-data-invert = <0>;
			pwm-supply = "mt6368_vio28";
		};

		watchdog: watchdog@1c00b000 {
			compatible = "mediatek,mt6899-wdt",
					"mediatek,mt6589-wdt",
					"syscon", "simple-mfd";
			reg = <0 0x1c00b000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		dvfsrc: dvfsrc@1c00f000 {
			compatible = "mediatek,mt6899-dvfsrc";
			reg = <0 0x1c00f000 0 0x1000>,
				<0 0x1c001000 0 0x1000>;
			reg-names = "dvfsrc", "spm";
			#interconnect-cells = <1>;

			dvfsrc_vcore: dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <575000>;
				regulator-max-microvolt = <875000>;
				regulator-always-on;
			};

			dvfsrc_freq_opp9: opp9 {
				opp-peak-KBps = <0>;
			};
			dvfsrc_freq_opp8: opp8 {
				opp-peak-KBps = <4800000>;
			};
			dvfsrc_freq_opp7: opp7 {
				opp-peak-KBps = <9800000>;
			};
			dvfsrc_freq_opp6: opp6 {
				opp-peak-KBps = <13200000>;
			};
			dvfsrc_freq_opp5: opp5 {
				opp-peak-KBps = <19700000>;
			};
			dvfsrc_freq_opp4: opp4 {
				opp-peak-KBps = <24900000>;
			};
			dvfsrc_freq_opp3: opp3 {
				opp-peak-KBps = <32400000>;
			};
			dvfsrc_freq_opp2: opp2 {
				opp-peak-KBps = <37600000>;
			};
			dvfsrc_freq_opp1: opp1 {
				opp-peak-KBps = <44300000>;
			};
			dvfsrc_freq_opp0: opp0 {
				opp-peak-KBps = <50400000>;
			};

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				vcore-supply = <&mt6363_vbuck2>;
				rc-vcore-supply = <&dvfsrc_vcore>;

				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				required-opps = <&dvfsrc_freq_opp0>,
						<&dvfsrc_freq_opp1>,
						<&dvfsrc_freq_opp2>,
						<&dvfsrc_freq_opp3>,
						<&dvfsrc_freq_opp4>,
						<&dvfsrc_freq_opp5>,
						<&dvfsrc_freq_opp6>,
						<&dvfsrc_freq_opp7>,
						<&dvfsrc_freq_opp8>;
				ceil-ddr-support;
			};

			dvfsrc-debugfs {
				compatible = "mediatek,mt6899-dvfsrc-debugfs";
			};
		};

		systimer: systimer@1cc10000 {
			compatible = "mediatek,mt6899-timer",
					"mediatek,mt6765-timer";
			reg = <0 0x1cc10000 0 0x1000>;
			interrupts = <GIC_SPI 809 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 810 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 811 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		spi0: spi0@11010800 {
			compatible = "mediatek,mt6899-spi";
			mediatek,pad-select = <0>;
			mediatek,reset-bit = <18>;
			mediatek,tickdly = <20>, <0>;
			reg = <0 0x11010800 0 0x100>,
				<0 0x11036000 0 0x10>;
			interrupts = <GIC_SPI 752 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI0_BCLK_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI0_B_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi1: spi1@11011800 {
			compatible = "mediatek,mt6899-spi";
			mediatek,pad-select = <0>;
			mediatek,reset-bit = <17>;
			mediatek,tickdly = <20>, <0>;
			reg = <0 0x11011800 0 0x100>,
				<0 0x11036000 0 0x10>;
			interrupts = <GIC_SPI 753 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI1_BCLK_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI1_B_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi2: spi2@11012800 {
			compatible = "mediatek,mt6899-spi";
			mediatek,pad-select = <0>;
			mediatek,reset-bit = <16>;
			mediatek,tickdly = <12>, <0>;
			reg = <0 0x11012800 0 0x100>,
				<0 0x11036000 0 0x10>;
			interrupts = <GIC_SPI 754 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI2_BCLK_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI2_B_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi3: spi3@11013800 {
			compatible = "mediatek,mt6899-spi";
			mediatek,pad-select = <0>;
			mediatek,reset-bit = <15>;
			mediatek,tickdly = <20>, <0>;
			reg = <0 0x11013800 0 0x100>,
				<0 0x11036000 0 0x10>;
			interrupts = <GIC_SPI 755 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI3_BCLK_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI3_B_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi4: spi4@11014800 {
			compatible = "mediatek,mt6899-spi";
			mediatek,pad-select = <0>;
			mediatek,reset-bit = <14>;
			mediatek,tickdly = <20>, <0>;
			reg = <0 0x11014800 0 0x100>,
				<0 0x11036000 0 0x10>;
			interrupts = <GIC_SPI 756 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI4_BCLK_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI4_B_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi5: spi5@11015800 {
			compatible = "mediatek,mt6899-spi";
			mediatek,pad-select = <0>;
			mediatek,reset-bit = <13>;
			mediatek,tickdly = <20>, <20>;
			reg = <0 0x11015800 0 0x100>,
				<0 0x11036000 0 0x10>;
			interrupts = <GIC_SPI 757 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI5_BCLK_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI5_B_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi6: spi6@11016800 {
			compatible = "mediatek,mt6899-spi";
			mediatek,pad-select = <0>;
			mediatek,reset-bit = <12>;
			mediatek,tickdly = <20>, <20>;
			reg = <0 0x11016800 0 0x100>,
				<0 0x11036000 0 0x10>;
			interrupts = <GIC_SPI 758 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI6_BCLK_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI6_B_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi7: spi7@11017800 {
			compatible = "mediatek,mt6899-spi";
			mediatek,pad-select = <0>;
			mediatek,reset-bit = <11>;
			mediatek,tickdly = <20>, <20>;
			reg = <0 0x11017800 0 0x100>,
				<0 0x11036000 0 0x10>;
			interrupts = <GIC_SPI 759 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI7_BCLK_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI7_B_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		i2c0: i2c@11d00000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11d00000 0 0x1000>,
				<0 0x11300200 0 0x80>;
			interrupts = <GIC_SPI 564 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I3C0_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <137>;
			sda-gpio-id = <138>;
		};

		i2c1: i2c@11d01000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11d01000 0 0x1000>,
				<0 0x11300280 0 0x80>;
			interrupts = <GIC_SPI 565 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I3C1_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <139>;
			sda-gpio-id = <140>;
		};

		i2c2: i2c@11b70000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11b70000 0 0x1000>,
				<0 0x11300300 0 0x180>;
			interrupts = <GIC_SPI 566 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_I3C2_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <141>;
			sda-gpio-id = <142>;
		};

		i2c3: i2c@11f00000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11f00000 0 0x1000>,
				<0 0x11300480 0 0x80>;
			interrupts = <GIC_SPI 567 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C3_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <143>;
			sda-gpio-id = <144>;
		};

		i2c4: i2c@11cb0000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11cb0000 0 0x1000>,
				<0 0x11300500 0 0x180>;
			interrupts = <GIC_SPI 568 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_clk CLK_IMPE_I3C4_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <145>;
			sda-gpio-id = <146>;
		};

		i2c5: i2c@11f01000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11f01000 0 0x1000>,
				<0 0x11300680 0 0x80>;
			interrupts = <GIC_SPI 569 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C5_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <147>;
			sda-gpio-id = <148>;
			mediatek,fifo-use-polling;
		};

		i2c6: i2c@11e00000 {
			compatible = "mediatek,mt6989-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11e00000 0 0x1000>,
				<0 0x11300700 0 0x80>;
			interrupts = <GIC_SPI 570 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_clk CLK_IMPW_I2C6_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <149>;
			sda-gpio-id = <150>;
		};

		i2c7: i2c@11d02000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11d02000 0 0x1000>,
				<0 0x11300780 0 0x180>;
			interrupts = <GIC_SPI 571 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_I3C7_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <151>;
			sda-gpio-id = <152>;
		};

		i2c8: i2c@11cb1000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11cb1000 0 0x1000>,
				<0 0x11300900 0 0x180>;
			interrupts = <GIC_SPI 572 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_clk CLK_IMPE_I3C8_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <153>;
			sda-gpio-id = <154>;
		};

		i2c9: i2c@11d10000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11d10000 0 0x1000>,
				<0 0x11300a80 0 0x180>;
			interrupts = <GIC_SPI 573 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_es_clk CLK_IMPES_I3C9_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <155>;
			sda-gpio-id = <156>;
		};

		i2c10: i2c@11280000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11280000 0 0x1000>,
				<0 0x11300c00 0 0x80>;
			interrupts = <GIC_SPI 574 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C10_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <33>;
			sda-gpio-id = <34>;
		};

		i2c11: i2c@11281000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11281000 0 0x1000>,
				<0 0x11300c80 0 0x80>;
			interrupts = <GIC_SPI 575 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C11_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <159>;
			sda-gpio-id = <160>;
		};

		i2c12: i2c@11282000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11282000 0 0x1000>,
				<0 0x11300d00 0 0x80>;
			interrupts = <GIC_SPI 576 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C12_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <161>;
			sda-gpio-id = <162>;
		};

		i2c13: i2c@11283000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11283000 0 0x1000>,
				<0 0x11300d80 0 0x80>;
			interrupts = <GIC_SPI 577 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C13_I2C>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <135>;
			sda-gpio-id = <136>;
		};

		adspsys: adspsys@1e000000 {
			compatible = "mediatek,mt6899-adspsys";
			status = "okay";
			reg = <0 0x1e000000 0 0x6000>, /* CFG */
				<0 0x1e00b000 0 0xd000>, /* CFG 2 */
				<0 0x1002c904 0 0x4>, /* IFRBUS_AO HRT CFG */
				<0 0x1e006000 0 0x100>, /* MBOX0 base */
				<0 0x1e006100 0 0x4>, /* MBOX0 set */
				<0 0x1e00610c 0 0x4>, /* MBOX0 clr */
				<0 0x1e007000 0 0x100>, /* MBOX1 base */
				<0 0x1e007100 0 0x4>, /* MBOX1 set */
				<0 0x1e00710c 0 0x4>, /* MBOX1 clr */
				<0 0x1e008000 0 0x100>, /* MBOX2 base */
				<0 0x1e008100 0 0x4>, /* MBOX2 set */
				<0 0x1e00810c 0 0x4>, /* MBOX2 clr */
				<0 0x1e009000 0 0x100>, /* MBOX3 base */
				<0 0x1e009100 0 0x4>, /* MBOX3 set */
				<0 0x1e00910c 0 0x4>; /* MBOX3 clr */

			reg-names = "cfg", "cfg2", "cfg_hrt",
				"mbox0_base", "mbox0_set", "mbox0_clr",
				"mbox1_base", "mbox1_set", "mbox1_clr",
				"mbox2_base", "mbox2_set", "mbox2_clr",
				"mbox3_base", "mbox3_set", "mbox3_clr";

			interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX0 */
				<GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX1 */
				<GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX2 */
				<GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX3 */
				<GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH 0>; /* DEBUG_CTRL */
			interrupt-names = "mbox0",
				"mbox1",
				"mbox2",
				"mbox3",
				"debug_ctrl";
			#mbox-cells = <1>;
			hrt-ctrl-bits = <0x00000003>;

			power-domains = <&scpsys MT6899_POWER_DOMAIN_ADSP_TOP_DORMANT>;
			clocks = <&topckgen_clk CLK_TOP_ADSP_SEL>,
				 <&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				 <&topckgen_clk CLK_TOP_ADSPPLL>;
			clock-names = "clk_top_adsp_sel",
				      "clk_top_clk26m",
				      "clk_top_adsppll";
			slp-prot-ctrl = <1>; /* ADSP AO off slp prot */

			interconnects = <&dvfsrc MT6873_MASTER_HRT_ADSP
					 &dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-hrt-bw";

			core-num = <2>;    /* core number */
			adsp-rsv-ipidma-a = <0x180000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-l2sram = <0x80>;
			adsp-rsv-xhci = <0x80000>;
			adsp-rsv-audio = <0x5c0000>;
		};

		adsp_core0: adsp-core0@1e050000 {
			compatible = "mediatek,mt6899-adsp_core_0";
			status = "okay";
			reg = <0 0x1e050000 0 0x9000>, /* ITCM */
				<0 0x1e020000 0 0x8000>; /* DTCM */
			system = <0 0x50000000 0 0xa00000>;
			interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 0>, /*channel 0*/
				<&adspsys 1>; /*channel 1*/
			feature-control-bits = /bits/ 64 <0x00000001a8e78fff>;
		};

		adsp_core1: adsp-core1@1e0c0000 {
			compatible = "mediatek,mt6899-adsp_core_1";
			status = "okay";
			reg = <0 0x1e0c0000 0 0x9000>, /* ITCM */
				<0 0x1e090000 0 0x8000>; /* DTCM */
			system = <0 0x50a00000 0 0x880000>;
			interrupts = <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 2>, /*channel 2*/
				<&adspsys 3>; /*channel 3*/
			feature-control-bits = /bits/ 64 <0x000000005118700f>;
		};

		audio_dsp_hrt_bw: audio-dsp-hrt-bw {
			compatible = "mediatek,mt6989-audio-dsp-hrt-bw";
			adsp-qos-scene-phone-call = <0x1 500>;
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mt6899-mtu3", "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6368_vusb>;
			interrupts = <GIC_SPI 697 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				 <&u3port0 PHY_TYPE_USB3>;
			clocks = <&topckgen_clk CLK_TOP_USB_TOP_SEL>,
				<&topckgen_clk CLK_TOP_USB_XHCI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SSUSB0_FRMCNT_USB>;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			power-domains = <&scpsys MT6899_POWER_DOMAIN_PERI_USB0>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,noise-still-tr;
			mediatek,gen1-txdeemph;
			mediatek,syscon-wakeup = <&pericfg_ao_clk 0x290 105>;
			wakeup-source;
			mediatek,hwrscs-vers = <3>;
			mediatek,vs-voter = <&pmic 0x149a 0x1 1>;
			mediatek,uds = <&usb_dp_selector 19>;
			usb-role-switch;
			cdp-block;
			port {
				mtu3_drd_switch: endpoint {
					remote-endpoint = <&usb_role>;
				};
			};
			usb_host: xhci0@11200000 {
				compatible = "mediatek,mtk-xhci";
				reg = <0 0x11200000 0 0x1000>;
				reg-names = "mac";
				interrupts = <GIC_SPI 698 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&clk26m>;
				clock-names = "sys_ck";
				mediatek,usb-offload = <&usb_offload>;
				status = "okay";
			};
		};

		u3phy: usb-phy0@11c90000 {
			compatible = "mediatek,xsphy";
			reg = <0 0x11c93000 0 0x200>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11c90000 {
				reg = <0 0x11c90000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,lpm-parameter = <0x19 0x1e 0x1e>;
				usb2uart;
				nvmem-cells = <&u2_phy_data>, <&u2_phy_data>;
				nvmem-cell-names = "intr_cal", "term_cal";
				nvmem-cell-masks = <0x3f 0xf00>;
				mediatek,efuse-term = <0x9>;
				mediatek,efuse-intr = <0x26>;
				mediatek,rx-sqth = <0x3>;
				mediatek,discth = <0x7>;
			};

			u3port0: usb3-phy0@11c93000 {
				reg = <0 0x11c93400 0 0x500>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,u3-rx-fix;
			};
		};

		u3fpgaphy: u3fpgaphy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11203e00>;
			#address-cells = <2>;
			#size-cells = <2>;
			fpga_i2c_physical_base = <0x11b70000>;
			status = "disabled";

			u3fpgaport0: u3fpgaport0 {
				chip-id= <0xa60931a>;
				port = <0>;
				pclk_phase = <23>;
				#phy-cells = <1>;
			};
		};

		bt: bt@18800000 {
		compatible = "mediatek,bt";
		/* flavor_bin = "b"; */
			/* bgfsys base */
		reg =   <0 0x18800000 0 0x1000>,
			/* conn_infra_rgu */
			<0 0x18000000 0 0x1000>,
			/* conn_infra_cfg */
			<0 0x18001000 0 0x1000>,
			/* sys ram */
			<0 0x18051000 0 0x1000>,
			/* conn_host_csr_top */
			<0 0x18060000 0 0x1000>,
			/* bgfsys hw info base */
			<0 0x18812000 0 0x1000>,
			/* coninfra cfg ao */
			<0 0x10001000 0 0x1000>;
			/* coninfra ccif base */
			/* <0 0x10003300 0 0x100>, */
			/* bgf2md base */
			/* <0 0x1025c000 0 0x100>; */
			/* bgf2ap Rx & Assert & FW log*/
		interrupts = <GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH 0>,
			/* conn2ap */
			     <GIC_SPI 441 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		wifi: wifi@18000000 {
			compatible = "mediatek,wifi";
			reg = <0 0x18000000 0 0x700000>;
			interrupts = <GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH 0>;
			emi-addr = <0>;
			emi-size = <0x1400000>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0xc0000000>;
		};

		typec_mux_switch: typec-mux-switch {
			compatible = "mediatek,typec_mux_switch";
			status = "okay";
		};

		usb_dp_selector: usb-dp-selector@10005600 {
			compatible = "mediatek,usb_dp_selector";
			reg = <0 0x10005600 0 0x4>;
			reg-names = "usb_dp_reg";
			mediatek,uds-ver = <2>;
			status = "okay";
		};

		sspm: sspm@1c300000 {
			compatible = "mediatek,sspm";
			reg = <0 0x1c300000 0 0x40000>,
			      <0 0x1c340000 0 0x10000>,
			      <0 0x1c380000 0 0x80>;

			reg-names = "sspm_base",
				    "cfgreg",
				    "mbox_share";

			interrupts = <GIC_SPI 817 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "ipc";
			sspm-res-ram-start = <0x0>;
			sspm-res-ram-size = <0x110000>; /* 1M + 64K, shared mem size*/
			/* mediatek,fake-sspm = <1>; */

			/*  reserved memory ID need to align sspm_resrvedmem_define.h */
			/* <reserved memory ID, size> */
			sspm-mem-tbl = <0 0x100100>, /* logger */
				       <1 0x0>,	     /* pwarp */
				       <2 0x0>,	     /* pmic */
				       <3 0x1800>,   /* upd */
				       <4 0x1000>,   /* qos */
				       <5 0x2000>,   /* swpm */
				       <6 0x9000>,   /* smi */
				       <7 0x1000>,   /* gpu */
				       <8 0x1000>;   /* slbc */

			sspm-share-region-base = <0x38000>; /* 224K */
			sspm-share-region-size = <0x8000>; /* 32K */
		};

		ssram1@1c350000 {
			compatible = "mmio-sram_1";
			reg = <0x0 0x1c350000 0x0 0x80>;

			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x0 0x1c350000 0x80>;

			scmi_tx_shmem: tiny-mbox@0 {
				compatible = "arm,scmi-shmem";
				reg = <0x0 0x80>;
			};
		};

		ssram2@1c360000 {
			compatible = "mmio-sram_2";
			reg = <0x0 0x1c360000 0x0 0x80>;

			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x0 0x1c360000 0x80>;

			scmi_rx_shmem: tiny-mbox@1 {
				compatible = "arm,scmi-shmem";
				reg = <0x0 0x80>;
			};
		};

		/* Trustonic Mobicore SW IRQ number 171 = 32 + 139 */
		mobicore: mobicore {
			compatible = "trustonic,mobicore";
			interrupts = <GIC_SPI 139 IRQ_TYPE_EDGE_RISING 0>;
		};

		tinysys_mbox: tinysys-mbox@1c351000 {
			compatible = "mediatek,tinysys_mbox";
			reg = <0 0x1c351000 0 0x1000>,
			      <0 0x1c361000 0 0x1000>;

			/* for profiling */
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			interrupts = <GIC_SPI 820 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 821 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <1>;
			/* for secure mode */
			/* secure-sspm-mbox-clr = <1>; */
			/* secure-sspm-md2spm-clr = <1>; */
		};

		slbc: slbc@117800 {
			compatible = "mediatek,mtk-slbc";
			reg = <0 0x00117800 0 0x400>;
			slbc-enable = <1>;
			slbc-all-cache-enable = <1>;
			trace-dram-base = <0x0>;
			trace-dram-size = <0x0>;
		};

		/* ATF logger */
		atf_logger: atf_logger {
			compatible = "mediatek,tfa_debug";
		};

		mkp {
			compatible = "mediatek,mkp-drv";
			memory-region = <&mkp_mem>;
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,mt6899-mmc";
			reg = <0 0x11240000 0 0x1000>,
				<0 0x11ec0000 0 0x1000>;
			interrupts = <GIC_SPI 705 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
					<&topckgen_clk CLK_TOP_MSDC30_1_HCLK_SEL>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC1_MSDC1>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC1_F_MSDC1>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC1_H_MSDC1>;
			clock-names = "source", "hclk", "source_cg", "axi_cg", "macro";
			status = "disabled";
		};

		mmc2: mmc@11242000 {
			compatible = "mediatek,mt6899-mmc";
			reg = <0 0x11242000 0 0x1000>,
				<0 0x11e60000 0 0x1000>;
			interrupts = <GIC_SPI 706 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_2_SEL>,
					<&topckgen_clk CLK_TOP_MSDC30_2_HCLK_SEL>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC2_MSDC2>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC2_F_MSDC2>,
					<&pericfg_ao_clk CLK_PERAOP_MSDC2_H_MSDC2>;
			clock-names = "source", "hclk", "source_cg", "axi_cg", "macro";
			status = "disabled";
		};

		ufsphy: ufsphy@112a0000 {
			compatible = "mediatek,mt8183-ufsphy";
			#phy-cells = <0>;
			mphy-ver = <1>;
			ranges;
			reg = <0 0x112a0000 0 0x10000>;
			bootmode = <&chosen>;
		};

		ufshci: ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x112b0000 0 0x2a00>;
			phys = <&ufsphy>;

			interrupts = <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 716 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 717 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 718 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 719 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 720 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 721 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 722 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 723 IRQ_TYPE_LEVEL_HIGH 0>;

			/* note: hci mtcmos bus protect needs CLK_UFSPDN_UFSHCI_U_AXI_UFS  */
			clocks =
				<&topckgen_clk CLK_TOP_U_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D5>,
				<&topckgen_clk CLK_TOP_AES_UFSFDE_SEL>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&topckgen_clk CLK_TOP_U_MBIST_SEL>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_SYS_UFS>,
				<&ufscfg_ao_clk CLK_UFSAO_U_PHY_SAP_UFS>,
				<&ufscfg_ao_clk CLK_UFSAO_U_PHY_TOP_AHB_S_BUSCK_UFS>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_UFS_UFS>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_AES_UFS>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_U_AHB_UFS>;

			clock-names =
				"ufs_sel",
				"ufs_sel_min_src",
				"ufs_sel_max_src",
				"ufs_fde",
				"ufs_fde_min_src",
				"ufs_fde_max_src",
				"u_mbist_sel",
				"unipro_sys",
				"phy_sap",
				"phy_top_ahb_s_busck",
				"ufshci_ufs",
				"ufshci_aes",
				"ufshci_u_ahb";

			freq-table-hz =
				<273000000 499200000>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>;

			resets =	<&ufscfgpdn_rst 0>,
					<&ufscfgpdn_rst 1>,
					<&ufscfgpdn_rst 2>;
			reset-names =	"unipro_rst",
					"crypto_rst",
					"hci_rst";

			vcc-supply = <&mt6363_vemc>;
			/* for clock scaling bind vcore */
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			/* 0.65V for clock scale up */
			clk-scale-up-vcore-min = <650000>;

			/*
			 * Control mtcmos with rtff flow by ufs driver,
			 * Instead of scpsys by PM flow.
			 */
			mediatek,ufs-rtff-mtcmos;
			mediatek,ufs-qos;
			mediatek,ufs-pmc-via-fastauto;
			mediatek,ufs-mphy-debug;
			mediatek,ufs-tx-skew-fix;
			mediatek,ufs-clkscale-only-by-user;

			bootmode = <&chosen>;
		};

		gps: gps@18c00000 {
			compatible = "mediatek,mt6899-gps";
			reg = <0 0x18000000 0 0x100000>,
					<0 0x18c00000 0 0x100000>,
					<0 0x1c000000 0 0x4>,
					<0 0x1cc00028 0 0x4>,
					<0 0x1cc00030 0 0x4>,
					<0 0x1cc000cc 0 0x28>;
			reg-names = "conn_infra_base", "conn_gps_base",
				"status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel",
				"tia2_gps_debug";
			interrupts = <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH 0>;
			emi-connac-ver = <2>;
			emi-addr = <0>;
			emi-size = <0x100000>;
			emi-alignment = <0x100000>;
			emi-max-addr = <0xc0000000>;
			b13b14-status-addr = <0x1c000008>;
		};

		scp_clk_ctrl: scp-clk-ctrl@1cb21000 {
			compatible = "mediatek,scp-clk-ctrl", "syscon";
			reg = <0 0x1cb21000 0 0x1000>;
		};

		scp_dvfs: scp-dvfs {
			compatible = "mediatek,scp-dvfs";
			/* scp_dvfs driver enable(0)/disable(1) */
			scp-dvfs-disable = <0>;
			/* dvfs function enable/disable */
			scp-dvfs-flag = "enable";

			clocks = <&vlp_cksys_clk CLK_VLP_CK_SCP_SEL>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>; /* 26M */

			clock-names = "clk_mux",
			"clk_pll_0";

			scp-core-online-mask = <0x5>;
			vlp-support;

			dvfs-opp =
			/* vscp		vsram	dvfsrc_opp	spm_vcore	freq mux resource */
			< 575000	750000	0xff		0xfff		300  0	0x0>,
			< 650000	750000	0xff		0xfff		500  0	0x0>,
			< 750000	750000	0xff		0xfff		800  0	0x0>;

			scp-clk-ctrl = <&scp_clk_ctrl>;
			fmeter-clksys = <&vlp_cksys_clk>;
			ulposc-clksys = <&vlp_cksys_clk>;

			do-ulposc-cali;
			ccf-fmeter-support;
			scp-clk-hw-ver = "v1";
			ulposc-cali-ver = "v2";
			ulposc-cali-alg-ver = <2>;
			ulposc-cali-ext-phase;
			ulposc-cali-num = <3>;
			ulposc-cali-target = <300 500 800>;
			ulposc-cali-config =
				/* con0		con1	con2 */
				<0x02e292c0	0x2400	0xc>,
				<0x050a92c0	0x2400	0xc>,
				<0x041692c0	0x2400	0xc>;
			fmeter-args-u2-cali =
			/* fm_id	fm_type */
			< 35		0>; /* ulposc2 */
			fmeter-args-u2-result =
			/* fm_id	fm_type */
			< 35		0>; /* ulposc2 */
		};

		scp: scp@1c400000 {
			compatible = "mediatek,scp";
			status = "okay";
			reg = <0 0x1c400000 0 0x340000>, /* tcm */
				<0 0x1cb24000 0 0x1000>, /* cfg */
				<0 0x1cb21000 0 0x1000>, /* clk*/
				<0 0x1cb30000 0 0x1000>, /* cfg core0 */
				<0 0x1cb40000 0 0x1000>, /* cfg core1 */
				<0 0x1cb52000 0 0x1000>, /* bus tracker */
				<0 0x1cb60000 0 0x40000>, /* llc */
				<0 0x1cba5000 0 0x4>, /* cfg_sec */
				<0 0x1cbfb000 0 0x100>, /* mbox0 base */
				<0 0x1cbfb100 0 0x4>, /* mbox0 set */
				<0 0x1cbfb10c 0 0x4>, /* mbox0 clr */
				<0 0x1cba5020 0 0x4>, /* mbox0 init */
				<0 0x1cbfc000 0 0x100>, /* mbox1 base */
				<0 0x1cbfc100 0 0x4>, /* mbox1 set */
				<0 0x1cbfc10c 0 0x4>, /* mbox1 clr */
				<0 0x1cba5024 0 0x4>, /* mbox1 init */
				<0 0x1cbfd000 0 0x100>, /* mbox2 base */
				<0 0x1cbfd100 0 0x4>, /* mbox2 set */
				<0 0x1cbfd10c 0 0x4>, /* mbox2 clr */
				<0 0x1cba5028 0 0x4>, /* mbox2 init */
				<0 0x1cbfe000 0 0x100>, /* mbox3 base */
				<0 0x1cbfe100 0 0x4>, /* mbox3 set */
				<0 0x1cbfe10c 0 0x4>, /* mbox3 clr */
				<0 0x1cba502c 0 0x4>, /* mbox3 init */
				<0 0x1cbff000 0 0x100>, /* mbox4 base */
				<0 0x1cbff100 0 0x4>, /* mbox4 set */
				<0 0x1cbff10c 0 0x4>, /* mbox4 clr */
				<0 0x1cba5030 0 0x4>, /* mbox4 init */
				<0 0x1cb54000 0 0x1000>; /* cfg ap*/

			reg-names = "scp_sram_base",
					"scp_cfgreg",
					"scp_clkreg",
					"scp_cfgreg_core0",
					"scp_cfgreg_core1",
					"scp_bus_tracker",
					"scp_l1creg",
					"scp_cfgreg_sec",
					"mbox0_base",
					"mbox0_set",
					"mbox0_clr",
					"mbox0_init",
					"mbox1_base",
					"mbox1_set",
					"mbox1_clr",
					"mbox1_init",
					"mbox2_base",
					"mbox2_set",
					"mbox2_clr",
					"mbox2_init",
					"mbox3_base",
					"mbox3_set",
					"mbox3_clr",
					"mbox3_init",
					"mbox4_base",
					"mbox4_set",
					"mbox4_clr",
					"mbox4_init",
					"scp_cfgreg_ap";

			interrupts = <GIC_SPI 835 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 837 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 838 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 839 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 840 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 841 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "ipc0",
					"ipc1",
					"mbox0",
					"mbox1",
					"mbox2",
					"mbox3",
					"mbox4";
			mbox-attr =
			<0x0>, /* mbox0 */
			<0x0>, /* mbox1 */
			<0x0>, /* mbox2 */
			<0x0>, /* mbox3 */
			<0x0>; /* mbox4 */

			core-0 = "enable";
			scp-hwvoter = "enable";
			scp-sram-size = <0x00240000>;
			scp-dram-size = <0x200000>; /* scp dram image size */
			scp-cache-dump-buf-size = <0x000c4000>;
			scp-reg-dump-buf-size = <0x00003c00>;
			scp-tbuf-dump-buf-size = <0x00000400>;

			core-nums = <1>;	/* core number */
			twohart = <1>;		/* two hart arch */
			mbox-count = <4>;
			/* id, mbox, send_size*/
			send-table =
			< 0 0  11>,/* IPI_OUT_AUDIO_VOW_1 */
			<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
			<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
			<16 0  1>,/* IPI_OUT_TEST_1 */
			<18 0  2>,/* IPI_OUT_SCPCTL_1 */
			<46 0  1>,/* IPI_OUT_SCP_PM_NOTIFY_1 */
			//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
			<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
			<29 1 16>,/* IPI_OUT_SENSOR_CTRL */
			<31 1  7>,/* IPI_OUT_SENSOR_NOTIFY */
			< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
			< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
			< 6 2  1>,/* IPI_OUT_TEST_0 */
			//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
			<33 2  16>,/* IPI_OUT_SCP_CONNSYS */
			< 3 3  4>,/* IPI_OUT_APCCCI_0 */
			<37 3  1>,/* IPI_OUT_SCP_AOD */
			<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
			<35 3  2>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
			<39 3  4>,/* IPI_OUT_AOV_SCP */
			<43 3  4>,/* IPI_OUT_NPU_SCP */
			<45 3  1>,/* IPI_OUT_SCP_PM_NOTIFY_0 */
			<47 3  2>,/* IPI_PIN_HOST_SCP_CHRE */
			<48 3  2>;/* IPI_PIN_SCP_HOST_CHRE */

			#recv-cells-mode = <1>;
			//mode 0 or no defined #recv-cells-mode => 4 elements : id, mbox,
			//recv_size, recv_op
			//mode 1 => 7 elements : id, mbox, recv_size, recv_opt, lock, buf_full_opt,
			//cb_ctx_opt

			recv-table =
			< 1 0  2 0 0 0 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
			< 2 0 26 0 0 0 0>,/* IPI_IN_AUDIO_VOW_1 */
			<36 0  1 0 0 0 0>,/* IPI_IN_AUDIO_ACDDET_1 */
			<15 0  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_1 */
			<22 0  1 0 0 0 0>,/* IPI_IN_SCP_READY_1 */
			//<25 0 6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_1 */
			<21 1  6 0 0 0 0>,/* IPI_IN_LOGGER_CTRL */
			<30 1  2 0 0 0 0>,/* IPI_IN_SENSOR_CTRL */
			<32 1  7 0 0 0 0>,/* IPI_IN_SENSOR_NOTIFY */
			<49 1  2 0 0 0 0>,/* IPI_IN_KASAN_CHECK */
			< 5 2  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_0 */
			< 8 2 10 0 0 0 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
			//<12 2  6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_0 */
			<34 2 16 0 0 0 0>,/* IPI_IN_SCP_CONNSYS */
			< 7 3  2 0 0 0 0>,/* IPI_IN_APCCCI_0 */
			<38 3  1 0 0 0 0>,/* IPI_IN_SCP_AOD */
			<28 3  5 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
			<27 3  2 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
			<35 3  4 1 0 0 0>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
			<40 3  4 0 0 0 0>,/* IPI_IN_SCP_AOV */
			<44 3  4 0 0 0 0>,/* IPI_IN_SCP_NPU */
			<47 3  2 1 0 0 0>,/* IPI_PIN_HOST_SCP_CHRE ack slot */
			<48 3  2 0 0 0 1>;/* IPI_PIN_SCP_HOST_CHRE msg slot */

			//legacy_table =	<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
			//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
			//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
			//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
			//		<6>, /* out_size */
			//		<6>; /* in_size */

			/* feature, frequecy, coreid */
			scp-feature-tbl = < 0 40 1>,	/* vow */
					< 1   0 0>,	/* sensor */
					< 2  26 0>,	/* flp */
					< 3   0 0>,	/* rtos */
					< 4 200 1>,	/* speaker */
					< 5   0 0>,	/* vcore */
					< 6 135 1>,	/* barge in */
					< 7  10 1>,	/* vow dump */
					< 8  80 1>,	/* vow vendor M */
					< 9  43 1>,	/* vow vendor A */
					<10  22 1>,	/* vow vendor G */
					<11  20 1>,	/* vow dual mic */
					<12 100 1>,	/* vow dual mic barge in */
					<13 200 0>;	/* ultrasound */

			scp-dram-region = "enable";   /* enable scp dram region manage */
			scp-protect = "enable";   /* enable scp protections */
			secure-dump = "enable";   /* enable dump via secure world*/
			scp-pm-notify = "enable";
			scp-thermal-wq = "enable";
			scp-low-pwr-dbg = "enable";
			scp-cfgreg-ap-en = "enable";
			scp-bus-tracker-ver = <0x2>;
			scp-mbrain = "enable";
			scp-recovery-wfi-detect = "enable";

			//scp_aovmem_key = "mediatek,scp_aov_reserved";
			scp-mem-key = "mediatek,reserve-memory-scp_share";

			/* feature ID, size, alignment */
			scp-mem-tbl = <0 0x0 0x0>, /* secure dump, its size is in secure-dump-size */
					<1 0xca700 0x0>, /* vow */
					<2 0x100000 0x0>, /* sensor main*/
					<3 0x180000 0x0>, /* logger */
					<4 0x19000 0x0>, /* audio */
					<5 0xa000 0x0>, /* vow bargein */
					<7 0x1a000 0x0>, /* ultrasound*/
					<8 0x10000 0x0>, /* sensor supper*/
					<9 0x1000 0x0>, /* sensor list */
					<10 0x2000 0x0>, /* sensor debug */
					<11 0x100 0x0>, /* sensor custom writer */
					<12 0x100 0x0>, /* sensor custom reader */
					//<13 0x780000 0x0>, /* aov */
					//<15 0x10000 0x0>, /* aod */
					<17 0x8000 0x0>, /* scp chre from */
					<18 0x8000 0x0>, /* scp chre to */
					<19 0x200 0x0>;  /* low power debug */

			scp-resource-dump = "disable";   /* enable dump scp related resource */
			/* regulator */
			scp-supply-num = <3>;	/* total number of scp related regulator */
			//vscp0-supply = <&mt6363_vbuck4>;
			//vscp1-supply = <&mt6363_vsram_apu>;
			//vscp2-supply = <&mt6363_vs3>;

			/* dump register */
			/* cell means register info (address,size), not total reg num */
			scp-resource-reg-dump-cell = <2>;
			scp-resource-reg-dump = <0x1c001818 0x4>,
				<0x1c00192c 0x4>;
				//<0x1c0018e4 0x4>,
				//<0x1c0012b8 0x4>,
				//<0x1c013010 0x4>,

			/* awake timeout count plt setting */
			awake-timeout = <10000>; /* 100 ms */
		};

		srclken_rc: srclken-rc@1c00d000 {
			compatible = "mediatek,srclken-rc";
			 reg = <0 0x1c00d000 0 0x100>,
			       <0 0x1c00d100 0 0x700>;

			suspend {
				xo-buf = "BB1";
				perms = <0x0>;
				sub-id = <0>;
			};
			md1 {
				sub-id = <1>;
			};
			md2 {
				sub-id = <2>;
			};
			md3 {
				xo-buf = "RF2A";
				sub-id = <3>;
			};
			mdrf {
				sub-id = <4>;
			};
			gps {
				xo-buf = "BB2/RF1A";
				sub-id = <6>;
			};
			bt {
				xo-buf = "BB2/RF1A";
				sub-id = <7>;
			};
			wf {
				xo-buf = "BB2/RF1A";
				sub-id = <8>;
			};
			mcu {
				xo-buf = "BB2/RF1A";
				sub-id = <9>;
			};
			co-ant {
				sub-id = <10>;
			};
			nfc {
				xo-buf = "BB4";
				sub-id = <11>;
			};
			suspend-rsv {
				sub-id = <12>;
			};
			ufs {
				xo-buf = "RF1B";
				sub-id = <13>;
			};
		};

		sap: sap@1c610000 {
		compatible = "mediatek,sap";
		status = "okay";
		core-id = /bits/8 <0x02>;
		l2tcm-offset = <0x210000>;
		secure-dump-size = <0x24000>;
		reg = <0 0x1cb3a000 0 0x1000>,
			<0 0x1cbc0000 0 0x20000>,
			<0 0x1cbff000 0 0x100>, /* mbox0 base, using mbox4's hw */
			<0 0x1cbff100 0 0x4>, /* mbox0 set, using mbox4's hw */
			<0 0x1cbff10c 0 0x4>, /* mbox0 clr, using mbox4's hw */
			<0 0x1cba5030 0 0x4>; /* mbox0 init, using mbox4's hw */
		reg-names = "sap_cfg_reg",
			"sap_l1cache",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox0_init";
		interrupts = <GIC_SPI 841 IRQ_TYPE_LEVEL_HIGH 0>; /* using mbox4's hw */
		interrupt-names = "mbox0";
		mbox-count = <1>;
		/* id, mbox, send_size */
		send-table =
			<1 0 17>; /* IPI_OUT_SENSOR_SAP_NOTIFY */
		#recv-cells-mode = <1>;
		/* mode 0 or no defined
		 * mode = 4 elements : id, mbox, recv_size, recv_opt
		 * mode 1 => 7 elements : id, mbox, recv_size, recv_opt,
		 * lock, buf_full_opt, *cb_ctx_opt
		 */
		recv-table =
			<0 0 17 0 0 0 0>; /* IPI_IN_SENSOR_SAP_NOTIFY */
		memorydump = <0x020000>, /* l1c */
			<0x003c00>, /* regdump */
			<0x000400>; /* trace buffer */
		};

		fm: fm@18000000 {
			compatible = "mediatek,fm";
			family-id = <0x6983>;
			host-id = <0x6899>;
			conn-id = <0x0205>;
			interrupts = <GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mtkheap-slc {
			compatible = "mediatek,dmaheap-mtk-slc";
			heap-name = "mtk_slc";
		};

		mtkheap-page-prot {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_prot_page-uncached";
			trusted-mem-type = <10>;
		};

		mtkheap-region-prot {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_prot_region";
			trusted-mem-type = <1>;
			region-heap-align-name = "mtk_prot_region-aligned";
			iommus = <&disp_iommu M4U_L0_P0_OVL_RDMA0_HDR>;
		};

		mtkheap-region-sapu-data {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_sapu_data_shm_region";
			trusted-mem-type = <12>;
			region-heap-align-name = "mtk_sapu_data_shm_region-aligned";
			iommus = <&apu_iommu0 M4U_PORT_L42_APU_CODE>;
			status = "disabled";
		};

		mtkheap-region-sapu-engine {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_sapu_engine_shm_region";
			trusted-mem-type = <13>;
			region-heap-align-name = "mtk_sapu_engine_shm_region-aligned";
			iommus = <&apu_iommu0 M4U_PORT_L42_APU_CODE>;
			status = "disabled";
		};

		mtkheap-page-sapu {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_sapu_page-uncached";
			trusted-mem-type = <14>;
		};

		mtkheap_page_svp: mtkheap-page-svp {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_svp_page-uncached";
			trusted-mem-type = <9>;
			status = "disabled";
		};

		mtkheap_page_wfd: mtkheap-page-wfd {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_wfd_page-uncached";
			trusted-mem-type = <11>;
			status = "disabled";
		};

		mtkheap_region_svp: mtkheap-region-svp {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_svp_region";
			trusted-mem-type = <0>;
			region-heap-align-name = "mtk_svp_region-aligned";
			iommus = <&disp_iommu M4U_L0_P0_OVL_RDMA0_HDR>;
			status = "disabled";
		};

		mtkheap_region_wfd: mtkheap-region-wfd {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_wfd_region";
			trusted-mem-type = <2>;
			region-heap-align-name = "mtk_wfd_region-aligned";
			iommus = <&disp_iommu M4U_L0_P0_OVL_RDMA0_HDR>;
			status = "disabled";
		};

		mtk-iommu-debug {
			compatible = "mediatek,mt6899-iommu-debug";
		};

		apu_iommu0_bank1: iommu@19011000 {
			compatible = "mediatek,common-apu-iommu0-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19011000 0 0x1000>;
			interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank2: iommu@19012000 {
			compatible = "mediatek,common-apu-iommu0-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19012000 0 0x1000>;
			interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank3: iommu@19013000 {
			compatible = "mediatek,common-apu-iommu0-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19013000 0 0x1000>;
			interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank4: iommu@19014000 {
			compatible = "mediatek,common-apu-iommu0-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19014000 0 0x1000>;
			interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0: iommu@19010000 {
			compatible = "mediatek,mt6899-apu-iommu0";
			reg = <0 0x19010000 0 0x1000>;
			table-id = <1>;
			mediatek,apu-power = <&apusys_rv>;
			mediatek,iommu-banks = <&apu_iommu0_bank1 &apu_iommu0_bank2
						&apu_iommu0_bank3 &apu_iommu0_bank4>;
			interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		apu_iommu1_bank1: iommu@19016000 {
			compatible = "mediatek,common-apu-iommu1-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19016000 0 0x1000>;
			interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank2: iommu@19017000 {
			compatible = "mediatek,common-apu-iommu1-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19017000 0 0x1000>;
			interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank3: iommu@19018000 {
			compatible = "mediatek,common-apu-iommu1-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19018000 0 0x1000>;
			interrupts = <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank4: iommu@19019000 {
			compatible = "mediatek,common-apu-iommu1-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19019000 0 0x1000>;
			interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1: iommu@19015000 {
			compatible = "mediatek,mt6899-apu-iommu1";
			reg = <0 0x19015000 0 0x1000>;
			table-id = <1>;
			mediatek,apu-power = <&apusys_rv>;
			mediatek,iommu-banks = <&apu_iommu1_bank1 &apu_iommu1_bank2
						&apu_iommu1_bank3 &apu_iommu1_bank4>;
			interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		disp_iommu_bank1: iommu@1e817000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e817000 0 0x1000>;
			interrupts = <GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank2: iommu@1e818000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e818000 0 0x1000>;
			interrupts = <GIC_SPI 674 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank3: iommu@1e819000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e819000 0 0x1000>;
			interrupts = <GIC_SPI 675 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank4: iommu@1e81a000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e81a000 0 0x1000>;
			interrupts = <GIC_SPI 676 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu: iommu@1e816000 {
			compatible = "mediatek,mt6899-disp-iommu";
			reg = <0 0x1e816000 0 0x1000>;
			table-id = <0>;
			mediatek,iommu-banks = <&disp_iommu_bank1 &disp_iommu_bank2
						&disp_iommu_bank3 &disp_iommu_bank4>;
			interrupts = <GIC_SPI 672 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		mdp_iommu_bank1: iommu@1e81c000 {
			compatible = "mediatek,common-mdp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e81c000 0 0x1000>;
			interrupts = <GIC_SPI 668 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank2: iommu@1e81d000 {
			compatible = "mediatek,common-mdp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e81d000 0 0x1000>;
			interrupts = <GIC_SPI 669 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank3: iommu@1e81e000 {
			compatible = "mediatek,common-mdp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e81e000 0 0x1000>;
			interrupts = <GIC_SPI 670 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank4: iommu@1e81f000 {
			compatible = "mediatek,common-mdp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e81f000 0 0x1000>;
			interrupts = <GIC_SPI 671 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu: iommu@1e81b000 {
			compatible = "mediatek,mt6899-mdp-iommu";
			reg = <0 0x1e81b000 0 0x1000>;
			table-id = <0>;
			mediatek,iommu-banks = <&mdp_iommu_bank1 &mdp_iommu_bank2
						&mdp_iommu_bank3 &mdp_iommu_bank4>;
			interrupts = <GIC_SPI 667 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		infra2vcp: infra2vcp@11400000 {
			compatible = "mediatek,infra2vcp";
			infra2vcp-support = <1>;
			reg = <0 0x11400000 0 0x60000>, /* tcm */
				<0 0x11624000 0 0x1000>, /* cfg */
				<0 0x11630000 0 0x1000>, /* cfg core0 */
				<0 0x11632000 0 0x1000>, /* intc core0 */
				<0 0x11637000 0 0x1000>, /* pwr ctrl */
				<0 0x11640000 0 0x1000>, /* cfg core1 */
				<0 0x11651000 0 0x1000>, /* bus dbg */
				<0 0x11652000 0 0x1000>, /* bus tracker */
				<0 0x11660000 0 0x40000>, /* llc dbg */
				<0 0x116a5000 0 0x4>, /* cfg_sec dbg */
				<0 0x116a5450 0 0x40>, /* bus prot */
				<0 0x116fb000 0 0x100>, /* mbox0 base */
				<0 0x116fb100 0 0x4>, /* mbox0 set */
				<0 0x116fb10c 0 0x4>, /* mbox0 clr */
				<0 0x116a5020 0 0x4>, /* mbox0 init */
				<0 0x116fc000 0 0x100>, /* mbox1 base */
				<0 0x116fc100 0 0x4>, /* mbox1 set */
				<0 0x116fc10c 0 0x4>, /* mbox1 clr */
				<0 0x116a5024 0 0x4>, /* mbox1 init */
				<0 0x116fd000 0 0x100>, /* mbox2 base */
				<0 0x116fd100 0 0x4>, /* mbox2 set */
				<0 0x116fd10c 0 0x4>, /* mbox2 clr */
				<0 0x116a5028 0 0x4>, /* mbox2 init */
				<0 0x116fe000 0 0x100>, /* mbox3 base */
				<0 0x116fe100 0 0x4>, /* mbox3 set */
				<0 0x116fe10c 0 0x4>, /* mbox3 clr */
				<0 0x116a502c 0 0x4>, /* mbox3 init */
				<0 0x116ff000 0 0x100>, /* mbox4 base */
				<0 0x116ff100 0 0x4>, /* mbox4 set */
				<0 0x116ff10c 0 0x4>, /* mbox4 clr */
				<0 0x116a5030 0 0x4>, /* mbox4 init */
				<0 0x116a5040 0 0x10>; /* cfg sec gpr */

			reg-names = "vcp_sram_base",
					"vcp_cfgreg",
					"vcp_cfgreg_core0",
					"vcp_intc_core0",
					"vcp_pwr_ctl",
					"vcp_cfgreg_core1",
					"vcp_bus_debug",
					"vcp_bus_tracker",
					"vcp_l1creg",
					"vcp_cfgreg_sec",
					"vcp_bus_prot",
					"mbox0_base",
					"mbox0_set",
					"mbox0_clr",
					"mbox0_init",
					"mbox1_base",
					"mbox1_set",
					"mbox1_clr",
					"mbox1_init",
					"mbox2_base",
					"mbox2_set",
					"mbox2_clr",
					"mbox2_init",
					"mbox3_base",
					"mbox3_set",
					"mbox3_clr",
					"mbox3_init",
					"mbox4_base",
					"mbox4_set",
					"mbox4_clr",
					"mbox4_init",
					"vcp_sec_gpr";
		};

		vcp: vcp@1ec00000 {
			compatible = "mediatek,vcp";
			vcp-support = <1>;
			warmboot-support = <0>;
			status = "okay";
			reg = <0 0x1ea00000 0 0x60000>, /* tcm */
				<0 0x1ec24000 0 0x1000>, /* cfg */
				<0 0x1ec30000 0 0x1000>, /* cfg core0 */
				<0 0x1ec32000 0 0x1000>, /* intc core0 */
				<0 0x1ec37000 0 0x1000>, /* pwr ctrl */
				<0 0x1ec40000 0 0x1000>, /* cfg core1 */
				<0 0x1ec51000 0 0x1000>, /* bus dbg */
				<0 0x1ec52000 0 0x1000>, /* bus tracker */
				<0 0x1ec60000 0 0x40000>, /* llc dbg */
				<0 0x1eca5000 0 0x4>, /* cfg_sec dbg */
				<0 0x1eca5450 0 0x40>, /* bus prot */
				<0 0x1e820000 0 0x4>, /* mmu dbg */
				<0 0x1ecfb000 0 0x100>, /* mbox0 base */
				<0 0x1ecfb100 0 0x4>, /* mbox0 set */
				<0 0x1ecfb10c 0 0x4>, /* mbox0 clr */
				<0 0x1eca5020 0 0x4>, /* mbox0 init */
				<0 0x1ecfc000 0 0x100>, /* mbox1 base */
				<0 0x1ecfc100 0 0x4>, /* mbox1 set */
				<0 0x1ecfc10c 0 0x4>, /* mbox1 clr */
				<0 0x1eca5024 0 0x4>, /* mbox1 init */
				<0 0x1ecfd000 0 0x100>, /* mbox2 base */
				<0 0x1ecfd100 0 0x4>, /* mbox2 set */
				<0 0x1ecfd10c 0 0x4>, /* mbox2 clr */
				<0 0x1eca5028 0 0x4>, /* mbox2 init */
				<0 0x1ecfe000 0 0x100>, /* mbox3 base */
				<0 0x1ecfe100 0 0x4>, /* mbox3 set */
				<0 0x1ecfe10c 0 0x4>, /* mbox3 clr */
				<0 0x1eca502c 0 0x4>, /* mbox3 init */
				<0 0x1ecff000 0 0x100>, /* mbox4 base */
				<0 0x1ecff100 0 0x4>, /* mbox4 set */
				<0 0x1ecff10c 0 0x4>, /* mbox4 clr */
				<0 0x1eca5030 0 0x4>, /* mbox4 init */
				<0 0x1eca5040 0 0x10>; /* cfg sec gpr */

			reg-names = "vcp_sram_base",
					"vcp_cfgreg",
					"vcp_cfgreg_core0",
					"vcp_intc_core0",
					"vcp_pwr_ctl",
					"vcp_cfgreg_core1",
					"vcp_bus_debug",
					"vcp_bus_tracker",
					"vcp_l1creg",
					"vcp_cfgreg_sec",
					"vcp_bus_prot",
					"vcp_cfgreg_mmu",
					"mbox0_base",
					"mbox0_set",
					"mbox0_clr",
					"mbox0_init",
					"mbox1_base",
					"mbox1_set",
					"mbox1_clr",
					"mbox1_init",
					"mbox2_base",
					"mbox2_set",
					"mbox2_clr",
					"mbox2_init",
					"mbox3_base",
					"mbox3_set",
					"mbox3_clr",
					"mbox3_init",
					"mbox4_base",
					"mbox4_set",
					"mbox4_clr",
					"mbox4_init",
					"vcp_sec_gpr";

			interrupts = <GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 532 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 533 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 534 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 536  IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "wdt",
					"reserved",
					"mbox0",
					"mbox1",
					"mbox2",
					"mbox3",
					"mbox4";

			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L41_VIDEO_UP1>;

			core-0 = "enable";
			vcp-sram-size = <0x00060000>;
			vcp-dram-size = <0x00800000>;
			core-nums = <1>;	/* core number */
			twohart = <1>;		/* two hart arch */
			fmeter-ck = <22>;	/* clk table fmeter f_fmmup_ck */
			fmeter-type = <5>;	/* fmeter type */
			mbox-count = <5>;
			vcp-excep-mode = <1>;
			bus-debug-num-ports = <18>;
			vcp-pwr-status = <0x1c001e94>;
			/* id, mbox, send_size*/
			send-table =
			< 0 0 18>,/* IPI_OUT_VDEC_1 */
			< 2 1  2>,/* IPI_OUT_C_SLEEP_0 */
			< 3 1  3>,/* IPI_OUT_TEST_0 */
			< 9 1  2>,/* IPI_OUT_MMDVFS */
			<11 1  2>,/* IPI_OUT_MMQOS */
			<13 1  2>,/* IPI_OUT_MMDEBUG */
			<15 1  8>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
			<35 1  2>,/* IPI_OUT_VDISP */
			<16 2 18>,/* IPI_OUT_VENC_0 */
			<18 2  4>,/* IPI_OUT_VCP_MPOOL_0 */
			<20 3  2>,/* IPI_OUT_C_SLEEP_1 */
			<21 3  3>,/* IPI_OUT_TEST_1 */
			<22 3  6>,/* IPI_OUT_LOGGER_CTRL */
			<23 3  2>,/* IPI_OUT_VCPCTL_1 */
			<28 4  4>;/* IPI_OUT_VCP_MPOOL_1 */

			/* id, mbox, recv_size, recv_opt */
			recv-table =
			< 1 0 18 0>,/* IPI_IN_VDEC_1 */
			< 2 1  1 1>,/* IPI_OUT_C_SLEEP_0 */
			< 4 1 10 0>,/* IPI_IN_VCP_ERROR_INFO_0 */
			< 5 1  1 0>,/* IPI_IN_VCP_READY_0 */
			< 6 1  2 0>,/* IPI_IN_VCP_RAM_DUMP_0 */
			<10 1  2 0>,/* IPI_IN_MMDVFS */
			<12 1  2 0>,/* IPI_IN_MMQOS */
			<14 1  2 0>,/* IPI_IN_MMDEBUG */
			<15 1  8 1>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
			<17 2 18 0>,/* IPI_IN_VENC_0 */
			<19 2  4 0>,/* IPI_IN_VCP_MPOOL_0 */
			<20 3  1 1>,/* IPI_OUT_C_SLEEP_1 */
			<24 3 10 0>,/* IPI_IN_VCP_ERROR_INFO_1 */
			<25 3  6 0>,/* IPI_IN_LOGGER_CTRL */
			<26 3  1 0>,/* IPI_IN_VCP_READY_1 */
			<27 3  2 0>,/* IPI_IN_VCP_RAM_DUMP_1 */
			<29 4  4 0>;/* IPI_IN_VCP_MPOOL_1 */

			vcp-secure-dump = <1>;   /* enable dump via secure world*/
			vcp-secure-dump-size = <0x200000>;
			vcp-secure-dump-offset = <0x600000>;
			vcp-sec-dump-key = "mediatek,me_vcp_reserved";

			memorydump = <0x60000>, /* l2tcm */
				<0x020000>, /* l1c */
				<0x003f00>, /* regdump */
				<0x000400>, /* trace buffer */
				<0x160000>; /* dram */

			vcp-mem-tbl = <0 0x78000>, /* VDEC_MEM_ID 480KB */
					<1 0x12000>, /* VENC_MEM_ID 72KB */
					<2 0x180000>, /* LOGGER 1MB 512KB*/
					<3 0x400>, /* VDEC_SET_PROP_MEM_ID 1KB */
					<4 0x400>, /* VENC_SET_PROP_MEM_ID 1KB */
					<5 0x400>, /* VDEC_VCP_LOG_INFO_ID 1KB */
					<6 0x400>, /* VENC_VCP_LOG_INFO_ID 1KB */
					<7 0x100000>, /* GCE_MEM_ID 256*4KB */
					<8 0x1000>, /* MMDVFS_MEM_ID 4KB */
					<9 0x1000>, /* MMQOS_MEM_ID 4KB */
					<10 0x0>; /* secure dump, its size is in secure_dump_size */
			vcp-ao-feature;

		};

		vcp_io2: vcp-iommu-vdec {
			compatible =  "mediatek,vcp-io-vdec";
			vcp-support = <2>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L41_VIDEO_UP1>;
		};

		vcp_io3: vcp-iommu-venc {
			compatible =  "mediatek,vcp-io-venc";
			vcp-support = <3>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L41_VIDEO_UP1>;
		};

		vcp_io4: vcp-iommu-work {
			compatible = "mediatek,vcp-io-work";
			vcp-support = <4>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L41_VIDEO_UP1>;
		};

		vcp_io5: vcp-iommu-sec {
			compatible =  "mediatek,vcp-io-sec";
			vcp-support = <7>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L41_VIDEO_UP0>;
		};

		regulator_vibrator: regulator-vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			min-volt = <2800000>;
			max-volt = <3500000>;
			vib-supply = <&mt6368_vibr>;
		};

		keypad: kp@1c00e000 {
			compatible = "mediatek,kp";
			/*
			 * factory key type
			 * 0: Keypad IP key
			 * 1: GPIO key
			 * 2: HOME2 key
			 */
			mediatek,factory-key-type = <2>;
		};
	};

	snd_scp_ultra: snd-scp-ultra {
		compatible = "mediatek,snd-scp-ultra";
		scp-ultra-dl-memif-id = <0x7>;
		scp-ultra-ul-memif-id = <0x14>;
		ultra-toggle-clr-irq;
		ultra-sema-support;
	};

	mml-test {
		compatible = "mediatek,mml-test";
		mediatek,mml = <&mmlsys1_config>;
		mmlsys-config-supply = <&mmlsys1_config>;
	};

	mml-ait {
		compatible = "mediatek,mml-ait";
		mediatek,mml = <&mmlsys1_config>;
	};

	smart_pa: smart-pa {
	};

	audio-sram@11060000 {
		compatible = "mediatek,audio_sram";
		reg = <0 0x11060000 0 0x14000>;
		prefer-mode = <0>;
		mode-size = <0x14000 0x1aa00>;
		block-size = <0x1000>;
	};

	btcvsd_snd: mtk-btcvsd-snd@18830000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg=<0 0x18830000 0 0x2000>, /*PKV_PHYSICAL_BASE*/
			<0 0x18840000 0 0x20000>; /*SRAM_BANK2*/
		interrupts = <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,infracfg = <&infra_infracfg_ao_reg_clk>;
		/*INFRA MISC, conn_bt_cvsd_mask*/
		/*cvsd_mcu_read, write, packet_indicator*/
		mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
		disable-write-silence = <1>;
		enable-secure-write = <0>;
	};

	sound: sound {
		compatible = "mediatek,mt6899-mt6368-sound";
		mediatek,platform = <&afe>;
		mediatek,ipm = <1>; /* 0: old version; 1: IPM2.0 */
	};

	afe: mt6899-afe-pcm@11050000 {
		compatible = "mediatek,mt6899-sound";
		reg = <0 0x11050000 0 0x10000>;
		interrupts = <GIC_SPI 701 IRQ_TYPE_LEVEL_HIGH 0>;
		topckgen = <&topckgen_clk>;
		apmixedsys = <&apmixedsys_clk>;
		infracfg = <&infra_infracfg_ao_reg_clk>;
		power-domains = <&scpsys MT6899_POWER_DOMAIN_PERI_AUDIO>;

		clocks = <&afe_clk CLK_AFE_AUDIO_HOPPING_AFE>,
			<&afe_clk CLK_AFE_AUDIO_F26M_AFE>,
			<&afe_clk CLK_AFE_DL0_DAC_AFE>,
			<&afe_clk CLK_AFE_DL0_DAC_HIRES_AFE>,
			<&afe_clk CLK_AFE_DL0_PREDIS_AFE>,
			<&afe_clk CLK_AFE_DL1_DAC_AFE>,
			<&afe_clk CLK_AFE_DL1_DAC_HIRES_AFE>,
			<&afe_clk CLK_AFE_DL1_PREDIS_AFE>,
			<&afe_clk CLK_AFE_UL0_ADC_AFE>,
			<&afe_clk CLK_AFE_UL1_ADC_AFE>,
			<&afe_clk CLK_AFE_APLL1_AFE>,
			<&afe_clk CLK_AFE_APLL2_AFE>,
			<&afe_clk CLK_AFE_APLL_TUNER1_AFE>,
			<&afe_clk CLK_AFE_APLL_TUNER2_AFE>,
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
			<&topckgen_clk CLK_TOP_AUD_1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1>,
			<&topckgen_clk CLK_TOP_AUD_2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1_D4>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2_D4>,
			<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
			/* <&topckgen_clk CLK_TOP_APLL1_D2>, */
			/* <&topckgen_clk CLK_TOP_APLL2_D2>, */
			<&topckgen_clk CLK_TOP_APLL_I2SIN0_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2SIN1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_FMI2S_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_TDMOUT_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_I2SIN0>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_I2SIN1>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_FMI2S>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_TDMOUT_M>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV_TDMOUT_B>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_SLV_AFE>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_MST_AFE>,
			<&pericfg_ao_clk CLK_PERAOP_AUDIO_INTBUS_AFE>;
		clock-names = "aud_hopping_clk",
			"aud_f26m_clk",
			"aud_dl0_dac_clk",
			"aud_dl0_dac_hires_clk",
			"aud_dl0_dac_predis_clk",
			"aud_dl1_dac_clk",
			"aud_dl1_dac_hires_clk",
			"aud_dl1_dac_predis_clk",
			"aud_ul0_adc_clk",
			"aud_ul1_adc_clk",
			"aud_apll1_clk",
			"aud_apll2_clk",
			"aud_apll_tuner1_clk",
			"aud_apll_tuner2_clk",
			"top_mux_audio_int",
			"ck_mainpll_d4_d4",
			"ck_mux_aud_1",
			"ck_apll1_ck",
			"ck_mux_aud_2",
			"ck_apll2_ck",
			"top_mux_aud_eng1",
			"ck_apll1_d4",
			"top_mux_aud_eng2",
			"ck_apll2_d4",
			"top_mux_audio_h",
			/* "top_apll1_d2", */
			/* "top_apll2_d2", */
			"ck_i2sin0_m_sel",
			"ck_i2sin1_m_sel",
			"ck_fmi2s_m_sel",
			"ck_tdmout_m_sel",
			"ck_apll12_div_i2sin0",
			"ck_apll12_div_i2sin1",
			"ck_apll12_div_fmi2s",
			"ck_apll12_div_tdmout_m",
			"ck_apll12_div_tdmout_b",
			"ck_clk26m_clk",
			"aud_slv_ck_peri",
			"aud_mst_ck_peri",
			"aud_intbus_ck_peri";

		pinctrl-names = "aud-clk-mosi-off",
			"aud-clk-mosi-on",
			"aud-dat-mosi-off",
			"aud-dat-mosi-on",
			"aud-dat-mosi-ch34-off",
			"aud-dat-mosi-ch34-on",
			"aud-dat-miso0-off",
			"aud-dat-miso0-on",
			"aud-dat-miso1-off",
			"aud-dat-miso1-on",
			"aud-dat-miso2-off",
			"aud-dat-miso2-on",
			"vow-dat-miso-off",
			"vow-dat-miso-on",
			"vow-clk-miso-off",
			"vow-clk-miso-on",
			"aud-gpio-i2sin0-off",
			"aud-gpio-i2sin0-on",
			"aud-gpio-i2sout0-off",
			"aud-gpio-i2sout0-on",
			"vow-scp-dmic-dat-off",
			"vow-scp-dmic-dat-on",
			"vow-scp-dmic-clk-off",
			"vow-scp-dmic-clk-on";
		pinctrl-0 = <&aud_clk_mosi_off>;
		pinctrl-1 = <&aud_clk_mosi_on>;
		pinctrl-2 = <&aud_dat_mosi_off>;
		pinctrl-3 = <&aud_dat_mosi_on>;
		pinctrl-4 = <&aud_dat_mosi_ch34_off>;
		pinctrl-5 = <&aud_dat_mosi_ch34_on>;
		pinctrl-6 = <&aud_dat_miso0_off>;
		pinctrl-7 = <&aud_dat_miso0_on>;
		pinctrl-8 = <&aud_dat_miso1_off>;
		pinctrl-9 = <&aud_dat_miso1_on>;
		pinctrl-10 = <&aud_dat_miso2_off>;
		pinctrl-11 = <&aud_dat_miso2_on>;
		pinctrl-12 = <&vow_dat_miso_off>;
		pinctrl-13 = <&vow_dat_miso_on>;
		pinctrl-14 = <&vow_clk_miso_off>;
		pinctrl-15 = <&vow_clk_miso_on>;
		pinctrl-16 = <&aud_gpio_i2sin0_off>;
		pinctrl-17 = <&aud_gpio_i2sin0_on>;
		pinctrl-18 = <&aud_gpio_i2sout0_off>;
		pinctrl-19 = <&aud_gpio_i2sout0_on>;
		pinctrl-20 = <&vow_scp_dmic_dat_off>;
		pinctrl-21 = <&vow_scp_dmic_dat_on>;
		pinctrl-22 = <&vow_scp_dmic_clk_off>;
		pinctrl-23 = <&vow_scp_dmic_clk_on>;

		etdm-out-ch = <2 2 2 8 2>;
		etdm-in-ch = <2 2 2 8 2>;
		etdm-out-sync = <0 0 0 0 0>; /* 0: disable; 1: enable */
		etdm-in-sync = <1 0 0 1 1>; /* 0: disable; 1: enable */
		etdm-ip-mode = <0 0 0 0 0>; /* 0: One IP multi-channel 1: Multi-IP 2-channel */
	};

	/* feature : $enable $dl_mem $ul_mem $ref_mem $size */
	snd_audio_dsp: snd-audio-dsp {
		compatible = "mediatek,snd-audio-dsp";
		mtk-dsp-voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-primary = <0x5 0xffffffff 0xffffffff \
				   0xffffffff 0x30000>;
		mtk-dsp-offload = <0x1d 0xffffffff 0xffffffff \
				   0xffffffff 0x400000>;
		mtk-dsp-deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-dynamic = <0x8000005 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-playback = <0x1 0xc 0xffffffff 0x10 0x30000>;
		mtk-dsp-music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk-dsp-capture1 = <0x1 0xffffffff 0x16 0xe 0x20000>;
		mtk-dsp-a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk-dsp-bledl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-dataprovider = <0x0 0xffffffff 0x14 0xffffffff 0x30000>;
		mtk-dsp-call-final = <0x5 0xc 0x11 0x10 0x18000>;
		mtk-dsp-fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-spatializer = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-ktv = <0x1 0x5 0x12 0xffffffff 0x10000>;
		mtk-dsp-capture-raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-fm = <0x0 0xffffffff 0x11 0xffffffff 0x10000>;
		mtk-dsp-bleul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-ulproc = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-echoref = <0x1 0xffffffff 0xe 0xffffffff 0x20000>;
		mtk-dsp-echodl = <0x1 0x6 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbdl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-mddl = <0x1 0xffffffff 0xe 0xffffffff 0x30000>;
		mtk-dsp-mdul = <0x1 0x2 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-a2dp-irq = <0x1>;
		mtk-dsp-ver = <0x1>;
		swdsp-smartpa-process-enable = <0x5>;
		mtk-dsp-mem-afe = <0x1 0x40000>;
		mtk-dsp-btdl = <0x0 0x9 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-btul = <0x0 0xffffffff 0x19 0xe 0x20000>;
		adsp-dynamic-buffer = <0x1>;
	};

	speech_usip_mem: speech-usip-mem {
		compatible = "mediatek,speech-usip-mem";
		adsp-phone-call-enh-enable = <0x3>;
		adsp-phone-call-hwif = <0x0>;
		adsp-ble-phone-call-enable = <0x1>;
	};

	mt-soc-offload-common {
		compatible = "mediatek,mt-soc-offload-common";
	};

	cgppt: cgppt {
		compatible = "mediatek,cgppt";
		nvmem-cells = <&efuse_segment>;
		nvmem-cell-names = "efuse_segment_cell";
	};

	peak_power_budget:peak-power-budget@117780 {
		compatible = "mediatek,peak_power_budget";
		bootmode = <&chosen>;
		gauge = <&mtk_gauge>;
		reg = <0 0x00117700 0 0x100>;
		reg-names = "ppb_sram";

		ppb-version = <2>;
		soc-error = <2500>;
		battery-circult-rdc = <40>;
		battery0-path-rac-t0 = <65>;
		battery0-path-rac-t1 = <65>;
		battery0-path-rac-t2 = <65>;
		battery0-path-rac-t3 = <65>;
		battery1-path-rac-t0 = <65>;
		battery1-path-rac-t1 = <65>;
		battery1-path-rac-t2 = <65>;
		battery1-path-rac-t3 = <65>;
		battery2-path-rac-t0 = <65>;
		battery2-path-rac-t1 = <65>;
		battery2-path-rac-t2 = <65>;
		battery2-path-rac-t3 = <65>;
		max-temperature-stage = <3>;
		temperature-threshold = <25 10 0>;
		system-ocp = <13000>;
		system-uvlo = <2400>;

		bat-ocv-table-num = <0>;
	};

	low-battery-throttling {
		compatible = "mediatek,low_battery_throttling";
		lvsys-thd-enable = <1>;
		vbat-thd-enable = <1>;
		bat0-thd-volts-l = <
			3550 3100 2900
			3800 3100 2900
			4300 3400 3100
			4400 3400 3100>;
		bat0-thd-volts-h = <
			3600 3550 3100
			3900 3800 3100
			4500 4300 3400
			4500 4400 3400>;
		bat1-thd-volts-l = <
			3550 3100 2900
			3800 3100 2900
			4300 3400 3100
			4400 3400 3100>;
		bat1-thd-volts-h = <
			3600 3550 3100
			3900 3800 3100
			4500 4300 3400
			4500 4400 3400>;
		lvsys-thd-volt-l = <2900>;
		lvsys-thd-volt-h = <3100>;
		temperature-stage-threshold = <25 10 0>;

		bat0-aging-threshold = <500 1000>;
		bat0-aging-volts-t0 =  <0 0>;
		bat0-aging-volts-t1 =  <0 0>;
		bat0-aging-volts-t2 =  <0 0>;
		bat0-aging-volts-t3 =  <0 0>;
		bat1-aging-threshold = <500 1000>;
		bat1-aging-volts-t0 =  <0 0>;
		bat1-aging-volts-t1 =  <0 0>;
		bat1-aging-volts-t2 =  <0 0>;
		bat1-aging-volts-t3 =  <0 0>;

		pt-shutdown-enable = <1>;
		throttle-level = <0 1 2 3>,
					<0 1 2 3>,
					<0 1 2 3>,
					<0 1 2 3>;
		bootmode = <&chosen>;
		gauge = <&mtk_gauge>;
	};

	cpu_power_throttling: cpu-power-throttling {
		compatible = "mediatek,cpu-power-throttling";

		lbat-max-level = <3>;
		lbat-limit-freq-lv1 = < 2147483647 2147483647 2147483647>;
		lbat-limit-freq-lv2 = < 1200000 1700000 1800000>;
		lbat-limit-freq-lv3 = < 900000 900000 900000>;

		oc-max-level = <2>;
		oc-limit-freq-lv1 = < 2147483647 2147483647 2147483647>;
		oc-limit-freq-lv2 = < 900000 900000 900000>;

		soc-max-level = <1>;
		soc-limit-freq-lv1 = < 2147483647 2147483647 2147483647>;
	};

	gpu_power_throttling: gpu-power-throttling {
		compatible = "mediatek,gpu-power-throttling";

		lbat-max-level = <3>;
		lbat-limit-freq-lv1 = <1200000>;
		lbat-limit-freq-lv2 = <700000>;
		lbat-limit-freq-lv3 = <300000>;

		oc-max-level = <2>;
		oc-limit-freq-lv1 = <1200000>;
		oc-limit-freq-lv2 = <700000>;

		soc-max-level = <1>;
		soc-limit-freq-lv1 = <2147483647>;
	};

	md_power_throttling: md-power-throttling {
		compatible = "mediatek,md-power-throttling";

		lbat-max-level = <3>;
		lbat-reduce-tx-lv1 = <0>;
		lbat-reduce-tx-lv2 = <6>;
		lbat-reduce-tx-lv3 = <6>;

		oc-max-level = <2>;
		oc-reduce-tx-lv1 = <0>;
		oc-reduce-tx-lv2 = <6>;
	};

	bp_thl: bp-thl {
		compatible = "mediatek,mtk-bp-thl";

		max-throttle-level = <1>;
		soc-throttle-level = <0 1>;

		soc-max-stage = <1>;
		soc-limit-threshold = <15>;
		soc-release-threshold = <16>;

		md-soc-throttle-l = <20>;
		md-soc-throttle-h = <25>;
	};

	consys: consys@18000000 {
		compatible = "mediatek,mt6899-consys";
		#thermal-sensor-cells = <0>;
		reg =   <0 0x18000000 0 0x480>, /* 0. 0x1800_0000 conn_infra_rgu_on, sz=0x480 */
			<0 0x10001000 0 0xf64>, /* 1. 0x1000_1000 infracfg_ao, sz=0xf64 */
			<0 0x10005000 0 0xa7c>, /* 2. 0x1000_5000 GPIO, sz=0xa7c */
			<0 0x11b50000 0 0xa04>, /* 3. 0x11b5_0000 IOCFG_RT, sz=0xa04 */
			<0 0x18001000 0 0x658>, /* 4. 0x1800_1000 conn_infra_cfg_on, sz=0x658 */
			<0 0x18003000 0 0x204>, /* 5. 0x1800_3000 conn_wt_slp_ctl_reg, sz=0x204 */
			<0 0x1800e000 0 0x124>, /* 6. 0x1800_e000 conn_infra_bus_cr_on, sz=0x124*/
			<0 0x18011000 0 0x138>, /* 7. 0x1801_1000 conn_infra_cfg, sz=0x138 */
			<0 0x18012000 0 0x98>,  /* 8. 0x1801_2000 conn_infra_clkgen_top,sz=0x98*/
			<0 0x18020000 0 0x4c>,  /* 9. 0x1802_0000 conn_von_bus_bcrm, sz=0x4c */
			<0 0x18023000 0 0x1000>,/* 10. 0x1802_3000 conn_dbg_ctl, sz=0x1000 */
			<0 0x1803b000 0 0x18>,  /* 11. 0x1803_b000 conn_infra_on_bus_bcrm,sz=0x18 */
			<0 0x18040000 0 0x2c>,  /* 12. 0x1804_0000 conn_therm_ctl, sz=0x2c */
			<0 0x18041000 0 0x164>, /* 13. 0x1804_1000 conn_afe_ctl, sz=0x164 */
			<0 0x18042000 0 0x324>, /* 14. 0x1804_2000 conn_rf_spi_mst_reg, sz=0x324 */
			<0 0x1804b000 0 0x414>, /* 15. 0x1804_b000 conn_infra_bus_cr, sz=0x414 */
			<0 0x1804d000 0 0x41c>, /* 16. 0x1804_d000 conn_infra_off_debug_ctrl_ao41c*/
			<0 0x1804f000 0 0x148>, /* 17. 0x1804_f000 conn_infra_off_bus_bcrm,0x148 */
			<0 0x18053800 0 0x1000>,/* 18. 0x1805_3800 conn_infra_sysram_sw_cr,0x1000*/
			<0 0x18060000 0 0xbf8>, /* 19. 0x1806_0000 conn_host_csr_top, sz=0xbf8 */
			<0 0x18070000 0 0x8004>,/* 20. 0x1807_0000 conn_semaphore, sz=0x8004 */
			<0 0x1c001000 0 0xfb0>, /* 21. 0x1c00_1000 spm, sz=0xfb0 */
			<0 0x1c00a000 0 0x51c>, /* 22. 0x1c00_a000 top_rgu, sz=0x51c */
			<0 0x1803c000 0 0x34>,  /* 23. 0x1803_c000 ccif wf2ap swirq, sz=0x34 */
			<0 0x1803e000 0 0x34>;  /* 24. 0x1803_e000 ccif bgf2ap swirq, sz=0x34 */

		power-domains = <&scpsys MT6899_POWER_DOMAIN_CONN>;
		emi-addr = <0>;
		emi-size = <0x0c00000>;
		ro-bt-emi-size = <0x2e0000>;
		ro-gps-emi-size = <0x0a0000>;
		ro-wifi-emi-size = <0x300000>;
		ro-emi-size = <0x680000>;
		rw-emi-size = <0x480000>;
		emi-alignment = <0x100000>;
		emi-max-addr = <0x90000000>;
		ppb-emi-offset = <0x0089fff0>;
	};

	pmsr: pmsr {
		compatible = "mediatek,mtk-pmsr";
		dpmsr-count = <4>;
	};

	connfem: connfem {
		compatible = "mediatek,connfem";
	};


	battery_manager: battery-manager {
		compatible = "mediatek,battery manager";
		gauge1 = <&mtk_gauge>;
		charger = <&mt6375_chg>;
		bootmode = <&chosen>;
	};


	lk_charger: lk-charger {
		compatible = "mediatek,lk_charger";
		enable-anime;
		/* enable-pe-plus; */
		enable-pd20-reset;
		power-path-support;
		max-charger-voltage = <6500000>;
		fast-charge-voltage = <3000000>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3000000>;
		non-std-ac-charger-current = <500000>;
		charging-host-charger-current = <1500000>;
		ta-ac-charger-current = <3000000>;
		pd-charger-current = <500000>;

		/* battery temperature protection */
		temp-t4-threshold = <50>;
		temp-t3-threshold = <45>;
		temp-t1-threshold = <0>;

		/* enable check vsys voltage */
		enable-check-vsys;

		/* enable LK boot volt*/
		enable-boot-volt = <1>;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta-12v-support;
		ta-9v-support;

		pe-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		ta-ac-12v-input-current = <3000000>;
		ta-ac-9v-input-current = <3000000>;
		ta-ac-7v-input-current = <3000000>;
		pe-charger-current = <3000000>;
		vbat-threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		/* cable measurement impedance */
		cable-imp-threshold = <699>;
		vbat-cable-imp-threshold = <3900000>; /* uV */

		/* single charger */
		sc-input-current = <3000000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3000000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pd-vbus-low-bound = <5000000>;
		pd-vbus-upper-bound = <5000000>;
		vsys-watt = <5000000>;
		ibus-err = <14>;

		pd-stop-battery-soc = <80>;

		/* single charger */
		sc-input-current = <3000000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3000000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		/* dual charger */
		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;

		/* rcable */
		enable-inductor-protect = <1>;
	};

	pe4: pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pe40-stop-battery-soc = <80>;

		high-temp-to-leave-pe40 = <46>;
		high-temp-to-enter-pe40 = <39>;
		low-temp-to-leave-pe40 = <10>;
		low-temp-to-enter-pe40 = <16>;
		ibus-err = <14>;

		/* PE 4.0 cable impedance (mohm) */
		pe40-r-cable-1a-lower = <500>;
		pe40-r-cable-2a-lower = <351>;
		pe40-r-cable-3a-lower = <240>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pe45: pe45 {
		compatible = "mediatek,charger,pe45";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pe45-stop-battery-soc = <80>;

		high-temp-to-leave-pe45 = <46>;
		high-temp-to-enter-pe45 = <39>;
		low-temp-to-leave-pe45 = <10>;
		low-temp-to-enter-pe45 = <16>;
		ibus-err = <14>;

		/* PE 4.5 cable impedance (mohm) */
		pe45-r-cable-1a-lower = <500>;
		pe45-r-cable-2a-lower = <351>;
		pe45-r-cable-3a-lower = <240>;
		pe45-r-cable-level = <200 300 400 500 500>;
		pe45-r-cable-voltage = <5000 5500 6000 6500 7000>;
		pe45-r-cable-current-limit = <3000 3000 3000 2500 2200>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pe5: pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <4350>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		start-vbat-max = <4300>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <3000 2500 2000 1500>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 3700 3400 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <1000>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <4000>;
		idvchg-ss-step2-vbat = <4200>;
		ta-blanking = <400>;
		swchg-aicr = <0>;
		swchg-ichg = <1200>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <4250>;
		force-ta-cv-vbat = <4250>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 50 60 70 80>;
		tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <6800>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <4150>;
	};

	pe5p: pe5p {
		compatible = "mediatek,charger,pe5p";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <250>;
		idvchg-step = <50>;
		ita-level = <5000 4500 3750 3000>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 4500 3750 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <14000>;
		vta-cap-max = <20000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	hvbp: hvbp {
		compatible = "mediatek,charger,hvbp";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <1>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <2500 2300 2150 2000>;
		rcable-level = <250 300 375 500>;
		/* ita-level-dual = <5000 4500 3750 3000>; */
		ita-level-dual = <3000 2500 1750 1000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <50000>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6375_chg>;
		bc12-psy = <&mt6375_chg>;
		bootmode = <&chosen>;

		algorithm-name = "Basic";
		charger-configuration= <0>;
		alg-new-arbitration;

		/* common */
		battery-cv = <4350000>;
		max-charger-voltage = <6500000>;
		vbus-sw-ovp-voltage = <15000000>;
		min-charger-voltage = <4600000>;

		/* sw jeita */
		enable-vbat-mon = <0>;
		/* enable-sw-jeita; */
		jeita-temp-above-t4-cv = <4240000>;
		jeita-temp-t3-to-t4-cv = <4240000>;
		jeita-temp-t2-to-t3-cv = <4340000>;
		jeita-temp-t1-to-t2-cv = <4240000>;
		jeita-temp-t0-to-t1-cv = <4040000>;
		jeita-temp-below-t0-cv = <4040000>;
		temp-t4-thres = <50>;
		temp-t4-thres-minus-x-degree = <47>;
		temp-t3-thres = <45>;
		temp-t3-thres-minus-x-degree = <39>;
		temp-t2-thres = <10>;
		temp-t2-thres-plus-x-degree = <16>;
		temp-t1-thres = <0>;
		temp-t1-thres-plus-x-degree = <6>;
		temp-t0-thres = <0>;
		temp-t0-thres-plus-x-degree = <0>;
		temp-neg-10-thres = <0>;

		/* battery temperature protection */
		enable-min-charge-temp;
		min-charge-temp = <0>;
		min-charge-temp-plus-x-degree = <6>;
		max-charge-temp = <50>;
		max-charge-temp-minus-x-degree = <47>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3000000>;
		charging-host-charger-current = <1500000>;

		/* dynamic mivr */
		enable-dynamic-mivr;
		min-charger-voltage-1 = <4400000>;
		min-charger-voltage-2 = <4200000>;
		max-dmivr-charger-current = <1800000>;

		/* fast charging algo support indicator */
		enable-fast-charging-indicator;

		/* enable LK boot volt*/
		enable-boot-volt = <1>;

		/* adapter priority */
		adapter-priority = <1>;

	};

	mt6363-vs-voter {
		csi-voter = <&main_pmic 0x149d 0x1 0>; /* VS2_VOTER_EN_HI bit0 */
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6879-oc-debug";
		status = "okay";
	};

	pmic-ecid {
		compatible = "mediatek,mt6363-efuse";
		mt6363-ecid {
			ecid = /bits/ 16 <0 0 0 0>;
			slvid = <4>;
		};
		mt6368-ecid {
			ecid = /bits/ 16 <0 0 0 0>;
			slvid = <5>;
		};
		mt6685-ecid {
			ecid =  /bits/ 16 <0 0 0 0>;
			slvid = <9>;
		};
		mt6319-6-ecid {
			ecid =  /bits/ 16 <0 0 0 0 0 0 0 0>;
			slvid = <6>;
		};
		mt6319-7-ecid {
			ecid =  /bits/ 16 <0 0 0 0 0 0 0 0>;
			slvid = <7>;
		};
		mt6319-8-ecid {
			ecid =  /bits/ 16 <0 0 0 0 0 0 0 0>;
			slvid = <8>;
		};
		mt6316-12-ecid {
			ecid =  /bits/ 16 <0 0 0 0 0 0 0 0>;
			slvid = <12>;
		};
	};
	extcon_usb: extcon-usb {
		compatible = "mediatek,extcon-usb";
		vbus-supply = <&mt6375_otg_vbus>;
		vbus-voltage = <5000000>;
		vbus-current = <1800000>;
		charger = <&mt6375_chg>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <1>;
		port {
			usb_role: endpoint {
				remote-endpoint = <&mtu3_drd_switch>;
			};
		};
	};

	usb_offload: usb-offload {
		compatible = "mediatek,usb-offload";
		xhci-host = <&usb_host>;
		sram-version = <3>;
		adv-lowpower;
		smc-ctrl;
	};

	usb_meta: usb-meta {
		compatible = "mediatek,usb-meta";
		udc = <&ssusb>;
	};

	usb_logger: usb-logger {
		compatible = "mediatek,usb-logger";
	};

	usb_boost: usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6899-usb-boost";
		usb-audio;
		small-core = <1250000>;
	};

	goodix_fp: fingerprint {
		compatible = "mediatek,goodix-fp";
	};

	mme: mtk-mme-enable {
		compatible = "mediatek,mtk_mme_enable";
	};
};

&i2c5 {
	clock-frequency = <1000000>;
	mt6375: mt6375@34 {
		compatible = "mediatek,mt6375";
		reg = <0x34>;
		status = "okay";
		interrupt-parent = <&pio>;
		interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <1>;
		wakeup-source;
		mt6375_adc: adc {
			compatible = "mediatek,mt6375-adc";
			#io-channel-cells = <1>;
			interrupts = <MT6375_ADC_DONEI>;
			interrupt-names = "adc_donei";
		};
		mt6375_chg: chg {
			compatible = "mediatek,mt6375-chg";
			interrupts = <MT6375_FL_PWR_RDY>, <MT6375_FL_DETACH>,
				     <MT6375_FL_VBUS_OV>, <MT6375_FL_CHG_TOUT>,
				     <MT6375_FL_WDT>, <MT6375_FL_BC12_DN>,
				     <MT6375_FL_AICC_DONE>, <MT6375_FL_PE_DONE>,
				     <MT6375_FL_BATPRO_DONE>,
				     <MT6375_ADC_VBAT_MON_OV>,
				     <MT6375_USBID_EVT>;
			interrupt-names = "fl_pwr_rdy", "fl_detach",
					  "fl_vbus_ov", "fl_chg_tout",
					  "fl_wdt", "fl_bc12_dn",
					  "fl_aicc_done", "fl_pe_done",
					  "fl_batpro_done", "adc_vbat_mon_ov",
					  "usbid_evt";
			io-channels = <&mt6375_adc MT6375_ADC_CHGVIN>,
				      <&mt6375_adc MT6375_ADC_VSYS>,
				      <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_adc MT6375_ADC_IBUS>,
				      <&mt6375_adc MT6375_ADC_IBAT>,
				      <&mt6375_adc MT6375_ADC_TEMPJC>,
				      <&mt6375_adc MT6375_ADC_USBDP>,
				      <&mt6375_adc MT6375_ADC_USBDM>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			chg-name = "primary_chg";
			aicr = <500>;
			mivr = <4400>;
			cv = <4200>;
			ichg = <2000>;
			ieoc = <150>;
			wdt = <40000>;
			/* wdt-en; */
			te-en;
			vbus-ov = <14500>;
			vrec = <100>;
			otg-lbp = <2800>;
			ircmp-r = <16700>;
			ircmp-v = <32>;
			chg-tmr = <10>;
			chg-tmr-en;
			dcdt-sel = <600>;
			spec-ta-en;
			nr-port = <1>;
			bc12-sel = <MTK_CTD_BY_SUBPMIC>;
			boot-mode = <&chosen>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&ssusb>;
			//usb-killer-detect;
			//pmic-uvlo = <&mt6363_dynamic_loading_throttling>;
			mt6375_otg_vbus: otg {
				regulator-compatible = "mt6375,otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <4850000>;
				regulator-max-microvolt = <5500000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <2400000>;
			};
		};
		mt6375_typec: tcpc {
			compatible = "mediatek,mt6375-tcpc";
			interrupts = <MT6375_PD_EVT>;
			interrupt-names = "pd_evt";
			/* tcpc_device's name */
			tcpc,name = "type_c_port0";
			/* 0: Unknown, 1: SNK, 2: SRC, 3: DRP, 4: Try.SRC, 5: Try.SNK */
			tcpc,role-def = <5>;
			/* 0: Default, 1: 1.5, 2: 3.0 */
			tcpc,rp-level = <1>;
			/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
			tcpc,vconn-supply = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_SBU1>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			charger = <&mt6375_chg>;
			tcpc,en-wd;
			// tcpc,en-wd-dual-port;
			tcpc,en-ctd;
			tcpc,en-fod;
			tcpc,en-typec-otp;
			// tcpc,en-floatgnd;
			wd,sbu-calib-init = <1200>;	/* mV */
			wd,sbu-pl-bound = <200>;	/* mV */
			wd,sbu-pl-lbound-c2c = <1100>;	/* mV */
			wd,sbu-pl-ubound-c2c = <2600>;	/* mV */
			wd,sbu-ph-auddev = <100>;	/* mV */
			wd,sbu-ph-lbound = <888>;	/* mV */
			wd,sbu-ph-lbound1-c2c = <2850>;	/* mV */
			wd,sbu-ph-ubound1-c2c = <3150>;	/* mV */
			wd,sbu-ph-ubound2-c2c = <3800>;	/* mV */
			wd,sbu-aud-ubound = <1600>;	/* mV */
			/* 0:16x, 1:128x, 2:512x, 3:1024x */
			wd,wd0-tsleep = <1>;
			/* 0:400us, 1:1ms, 2:2ms, 3:4ms, 4:10ms, 5:40ms, 6:100ms, 7:400ms */
			wd,wd0-tdet = <3>;
			/* example wd0-tsleep = 512x, wd0-tdet = 4ms, wd0 polling time = 512*4ms */
			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x6375>;
				pd,source-cap-ext = /bits/ 8 <0xcf 0x29 0x75 0x63
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x01 0x07
							      0x00>;
				pd,sink-cap-ext = /bits/ 8 <0xcf 0x29 0x75 0x63
							    0x00 0x00 0x00 0x00
							    0x00 0x00 0x01 0x00
							    0x00 0x00 0x00 0x00
							    0x01 0x0b 0x01 0x0a
							    0x0a 0x00 0x00 0x00>;
				pd,mfrs = "RichtekTCPC";

				/*
				 *	VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
				 *	MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
				 *	MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
				 */
				pd,charging-policy = <0x31>;

				pd,source-pdo-size = <1>;
				pd,source-pdo-data = <0x00019096>; /* 5V, 1500 mA */
				pd,sink-pdo-size = <1>;
				pd,sink-pdo-data = <0x000190c8>;

				/*
				 * No DP, host + device
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd14029cf 0x0 0x63750000
							  0x61000000 0x0 0x41000000>;
				 * With DP Sink capability
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd54029cf 0x0 0x63750000
							  0x61000000 0x0 0x41000000>;
				 */

				pd,id-vdo-size = <6>;
				pd,id-vdo-data = <0xd14029cf 0x0 0x63750000
						  0x61000000 0x0 0x41000000>;

				bat,nr = <1>;
				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x6375>;
					bat,mfrs = "bat1";
					bat,design-cap = <3000>;
				};
			};
			dpm-caps {
				local-dr-power;
				local-dr-data;
				// local-ext-power;
				local-usb-comm;
				// local-usb-suspend;
				// local-high-cap;
				// local-give-back;
				local-no-suspend;

				/* With DP Source capability */
				attempt-enter-dp-mode;
				// attempt-discover-cable;
				// attempt-discover-id;
				// attempt-discover-svids;

				/* 0: disable, 1: prefer-snk, 2: prefer-src */
				pr-check = <0>;
				// pr-reject-as-source;
				// pr-reject-as-sink;
				// pr-check-gp-source;
				// pr-check-gp-sink;

				/* 0: disable, 1: prefer-ufp, 2: prefer-dfp */
				dr-check = <0>;
				// dr-reject-as-dfp;
				// dr-reject-as-ufp;
			};
			displayport {
				/* connection type = "both", "ufp-d", "dfp-d" */
				1st-connection = "dfp-d";
				2nd-connection = "dfp-d";
				// usbr20-not-used;
				typec,receptacle;
				ufp-d {
					// pin-assignment,mode-c;
					// pin-assignment,mode-d;
					// pin-assignment,mode-e;
				};
				dfp-d {
					pin-assignment,mode-c;
					pin-assignment,mode-d;
					pin-assignment,mode-e;
				};
			};
		};
		mt6375_auxadc: auxadc {
			compatible = "mediatek,pmic-auxadc",
				     "mediatek,mt6375-auxadc";
			interrupts = <MT6375_GM30_EVT>;
			interrupt-controller;
			#interrupt-cells = <1>;
			#io-channel-cells = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_auxadc MT6375_AUXADC_BATSNS_DBG>;
			io-channel-names = "chg_vbat", "auxadc_vbat";
			charger = <&mt6375_chg>;
		};
		mtk_gauge: mtk-gauge {
			compatible = "mediatek,mt6375-gauge";
			interrupt-controller;
			#interrupt-cells = <1>;
			bootmode = <&chosen>;
			charger = <&mt6375_chg>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_BATSNS>,
				      <&mt6375_auxadc MT6375_AUXADC_BATON>,
				      <&mt6375_auxadc MT6375_AUXADC_IMP>,
				      <&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				      <&mt6375_auxadc MT6375_AUXADC_VREF>;
			io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt",
					   "ptim_r", "vref";
			interrupts-extended = <&mt6375 MT6375_GM30_EVT>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_L>,
					      <&mt6375_auxadc RG_INT_STATUS_NAG_C_DLTV>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_IN>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_OUT>,
					      <&mtk_gauge RG_INT_STATUS_FG_ZCV>,
					      <&mtk_gauge RG_INT_STATUS_FG_N_CHARGE_L>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_L>;
			interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L",
					  "VBAT2_H", "VBAT2_L", "NAFG", "BAT_IN", "BAT_OUT", "ZCV",
					  "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H",
					  "BAT_TMP_L";
			nvmem-cells = <&fg_init>, <&fg_soc>;
			nvmem-cell-names = "initialization", "state-of-charge";
		};
		lbat_service {
			compatible = "mediatek,mt6375-lbat-service";
			interrupts-extended = <&mt6375_auxadc RG_INT_STATUS_BAT_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_L>;
			interrupt-names = "bat_h", "bat_l";
			resistance-ratio = <4 1>;
		};
		dbg {
			compatible = "mediatek,mt6375-dbg";
		};
		mt6375_batoc_throttle: mtk-battery-oc-throttling {
			compatible = "mediatek,mt6375-battery_oc_throttling";
			interrupts-extended = <&mtk_gauge MT6375_IRQ_FG_CUR_H>,
					      <&mtk_gauge MT6375_IRQ_FG_CUR_L>;
			interrupt-names = "fg_cur_h", "fg_cur_l";
			oc-thd = <6000 7000 8000>;
		};
	};
};


#include "mediatek/bat_setting/mt6899_battery_prop.dtsi"


#include "mediatek/mt6685.dtsi"
#include "mediatek/trusty.dtsi"
#include "mediatek/cust_mt6899_connfem.dtsi"
#include "mediatek/mt6899-clkitg.dtsi"
#include "mediatek/mt6899-coresight.dtsi"
#include "mediatek/mt6899-disable-unused.dtsi"

&trusty {
	trusty-sapu {
		compatible = "mediatek,trusty-sapu";
		#address-cells = <2>;
		#size-cells = <2>;
		power-version = <1>;
		datamem-type = <2>;
		datamem-size = <0x0 0x0>;
		iommus = <&apu_iommu0 M4U_PORT_L42_APU_CODE>;
		status = "okay";
	};
};

&hypervisor {
	status = "okay";
};

&i2c5 {
	rt5133: rt5133@18 {
		status = "ok";
		compatible = "richtek,rt5133";
		reg = <0x18>;
		wakeup-source;
		interrupts-extended = <&pio 10 IRQ_TYPE_EDGE_FALLING>;
		enable-gpio = <&pio 61 0x0>;
		gpio-supply = <&rt5133_ldo1>;
		gpio-controller;
		#gpio-cells = <2>;
		regulators {
			rt5133_base: BASE {
				regulator-name = "rt5133,base";
				oc-shutdown-all = <0>;
				pgb-shutdown-all = <0>;
			};
			rt5133_ldo1: LDO1 {
				regulator-name = "rt5133-ldo1";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo2: LDO2 {
				regulator-name = "rt5133-ldo2";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo3: LDO3 {
				regulator-name = "rt5133-ldo3";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo4: LDO4 {
				regulator-name = "rt5133-ldo4";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo5: LDO5 {
				regulator-name = "rt5133-ldo5";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo6: LDO6 {
				regulator-name = "rt5133-ldo6";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo7: LDO7 {
				regulator-name = "rt5133-ldo7";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo8: LDO8 {
				regulator-name = "rt5133-ldo8";
				regulator-min-microvolt = <855000>;
				regulator-max-microvolt = <1200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
		};
	};
};

&i2c5 {
	rt6160_bob: rt6160@75 {
		compatible = "richtek,rt6160",
			     "richtek,rt6160-vbb";
		reg = <0x75>;
		//enable-gpios = <&gpio26 2 0>;
		regulator-name = "rt6160-buckboost";
		regulator-min-microvolt = <2025000>;
		regulator-max-microvolt = <5200000>;
		regulator-always-on;
		is-existed = <0>;

		dbg {
			compatible = "richtek,rt6160-dbg";
		};
	};
};

&i2c6 {
	ps5170: ps5170@28 {
		compatible = "parade,ps5170";
		reg = <0x28>;
		mediatek,vs-voter = <&pmic 0x189a 0x20 1>;
		status = "okay";
	};
	gate_ic: gate-ic@11 {
		compatible = "mediatek,gate-ic-i2c";
		gate-power-gpios = <&pio 64 0>;
		reg = <0x11>;
		id = <6>;
		status = "okay";
	};
};

&i2c10 {
	rt6160@75 {
		/*
		 * use default voltage is ok
		 * To enable kernel driver, please set status = "ok"
		 */
		status = "disabled";
		compatible = "richtek,rt6160",
			     "richtek,rt6160-vbb";
		reg = <0x75>;
		//enable-gpios = <&gpio26 2 0>;
		regulator-name = "rt6160-buckboost-2";
		regulator-min-microvolt = <2025000>;
		regulator-max-microvolt = <5200000>;
		regulator-always-on;
		is-existed = <0>;

		dbg {
			compatible = "richtek,rt6160-dbg";
		};
	};
};

&mt6685_rtc {
	status = "okay";
};

&mt6685_mfd {
	mt6685_consys: mt6685-consys {
		compatible = "mediatek,mt6685-consys";
	};
};

&mddriver {
	/* for md pmic voltage setting*/
	md-vmodem-supply = <&mt6363_vbuck6>;
	md-vmodem = <800000 800000>;
	md-vsram-supply = <&mt6363_vsram_modem>;
	md-vsram = <800000 800000>;
	md-vdigrf-supply = <&mt6363_vbuck1>;
	md-vdigrf = <700000 700000>;
};

&md_auxadc {
	io-channels = <&pmic_adc (ADC_PURES_OPEN_MASK | AUXADC_VIN1)>;
};

&spmi {
	pmic: pmic@4 {
		mt6363_dynamic_loading_throttling: mtk-dynamic-loading-throttling {
			compatible = "mediatek,mt6363-dynamic_loading_throttling";
			/* charger: mtk_charger_thread */
			mediatek,charger = <&lk_charger>;
			/* 2000~2900mV, one gear per 100mV */
			uvlo-level = <2400>;
			vbb-uvlo-level = <2500>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_IMP>,
				      <&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				      <&mt6375_auxadc MT6375_AUXADC_BATSNS>;
			io-channel-names = "pmic_ptim",
					   "pmic_imix_r",
					   "pmic_batadc";
			bootmode = <&chosen>;
		};
	};

	mt6319_6: mt6319@6 {
		compatible = "mediatek,mt6319";
		reg = <0x6 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_6_regulator: mt6319-6-regulator {
			compatible = "mediatek,mt6315_6-regulator";
			buck-size = <3>;
			buck1-modeset-mask = <0x3>;
			buck3-modeset-mask = <0x4>;

			mt6319_6_vbuck1: 6-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "6_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_6_vbuck3: 6-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "6_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6319_7: mt6319@7 {
		compatible = "mediatek,mt6319";
		reg = <0x7 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_7_regulator: mt6319-7-regulator {
			compatible = "mediatek,mt6315_7-regulator";
			buck-size = <3>;
			buck1-modeset-mask = <0x3>;
			buck3-modeset-mask = <0x4>;

			mt6319_7_vbuck1: 7-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "7_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_7_vbuck3: 7-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "7_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6319_8: mt6319@8 {
		compatible = "mediatek,mt6319";
		reg = <0x8 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_8_regulator: mt6319-8-regulator {
			compatible = "mediatek,mt6315_8-regulator";
			buck-size = <3>;
			buck1-modeset-mask = <0x3>;
			buck3-modeset-mask = <0x4>;

			mt6319_8_vbuck1: 8-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "8_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_8_vbuck3: 8-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "8_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6316_12: mt6316@12 {
		compatible = "mediatek,mt6316";
		reg = <0xc SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6316_12_regulator: mt6316-12-regulator {
			compatible = "mediatek,mt6316-12-regulator";
			buck-size = <1>;

			mt6316_12_vbuck1: 12-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "12_vbuck1";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};
};

#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6368.dtsi"
#include "mediatek/cust_mt6899_msdc.dtsi"

&mt6363_vbuck1 {
	regulator-always-on;
};

&mt6363_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck5 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_vufs12 {
	regulator-always-on;
};

&mt6363_vcn15 {
	regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_apu {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vsram_mdfe {
	regulator-always-on;
};

&mt6368_vbuck2 {
	regulator-always-on;
};

&mt6368_vbuck3 {
	regulator-always-on;
};

&mt6368_vbuck4 {
	regulator-always-on;
};

&mt6368_vbuck5 {
	regulator-always-on;
};

&mt6368_vbuck6 {
	regulator-always-on;
};

/delete-node/ &mt6363_vbuck1_sshub;
/delete-node/ &mt6363_vbuck2_sshub;
/delete-node/ &mt6363_vbuck4_sshub;
/delete-node/ &mt6368_vmch_eint_low;
/delete-node/ &mt6368_vmch;

&main_pmic {
	pmic-lvsys-notify {
		compatible = "mediatek,mt6363-lvsys-notify";
		thd-volts-l = <2900>;
		thd-volts-h = <3100>;
		lv-deb-sel = <0>;
		hv-deb-sel = <2>;
		vio18-switch-reg = <0x53 0x58>;
	};
};

/* AUDIO GPIO standardization start */
&pio {
	aud_clk_mosi_off: aud-clk-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO222__FUNC_GPIO222>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO223__FUNC_GPIO223>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_mosi_on: aud-clk-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO222__FUNC_AUD_CLK_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO223__FUNC_AUD_SYNC_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_off: aud-dat-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO224__FUNC_GPIO224>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO225__FUNC_GPIO225>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_on: aud-dat-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO224__FUNC_AUD_DAT_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO225__FUNC_AUD_DAT_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_ch34_off: aud-dat-mosi-ch34-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO226__FUNC_GPIO226>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_ch34_on: aud-dat-mosi-ch34-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO226__FUNC_AUD_DAT_MOSI2>;
			input-schmitt-enable;

			bias-disable;
		};
	};
	aud_dat_miso0_off: aud-dat-miso0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO229__FUNC_GPIO229>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso0_on: aud-dat-miso0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO229__FUNC_AUD_DAT_MISO0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_off: aud-dat-miso1-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO230__FUNC_GPIO230>;
			input-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_on: aud-dat-miso1-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO230__FUNC_AUD_DAT_MISO1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso2_off: aud-dat-miso2-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO231__FUNC_GPIO231>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso2_on: aud-dat-miso2-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO231__FUNC_AUD_DAT_MISO2>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_dat_miso_off: vow-dat-miso-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO229__FUNC_GPIO229>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_dat_miso_on: vow-dat-miso-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO229__FUNC_VOW_DAT_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_clk_miso_off: vow-clk-miso-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO230__FUNC_GPIO230>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_clk_miso_on: vow-clk-miso-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO230__FUNC_VOW_CLK_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_scp_dmic_dat_off: vow-scp-dmic-dat-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO136__FUNC_GPIO136>;
			input-enable;
			bias-pull-up = <MTK_PULL_SET_RSEL_111>;
		};
	};
	vow_scp_dmic_dat_on: vow-scp-dmic-dat-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO136__FUNC_SCP_DMIC_DAT>;
			input-schmitt-enable;
			bias-pull-down = <MTK_PULL_SET_RSEL_000>;
		};
	};
	vow_scp_dmic_clk_off: vow-scp-dmic-clk-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO135__FUNC_GPIO135>;
			input-enable;
			bias-pull-up = <MTK_PULL_SET_RSEL_111>;
		};
	};
	vow_scp_dmic_clk_on: vow-scp-dmic-clk-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO135__FUNC_SCP_DMIC_CLK>;
			input-schmitt-enable;
			bias-pull-down = <MTK_PULL_SET_RSEL_000>;
		};
	};
	aud_nle_mosi_off: aud-nle-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO227__FUNC_GPIO227>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO228__FUNC_GPIO228>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_nle_mosi_on: aud-nle-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO227__FUNC_AUD_NLE_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO228__FUNC_AUD_NLE_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sin0_off: aud-gpio-i2sin0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO15__FUNC_GPIO15>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO16__FUNC_GPIO16>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO17__FUNC_GPIO17>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sin0_on: aud-gpio-i2sin0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO15__FUNC_I2SIN0_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO16__FUNC_I2SIN0_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO17__FUNC_I2SIN0_DI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sout0_off: aud-gpio-i2sout0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO18__FUNC_GPIO18>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sout0_on: aud-gpio-i2sout0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO18__FUNC_I2SOUT0_DO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
};
/* AUDIO GPIO standardization end */
