{"test/tint/vk-gl-cts/spirv_assembly/instruction/terminate_invocation/no_output_write_before_terminate":{"1.spvasm.expected.ir.glsl":{"r":[347,[1,1,0,1]],"d":1726507573000,"f":1},"1.wgsl.expected.ir.glsl":{"r":[347,[1,1,0,1]],"d":1726507573000,"f":1},"1.spvasm.expected.ir.dxc.hlsl":{"r":[336,[1,3],343,[1]],"d":1722393340000,"f":1},"1.spvasm.expected.ir.fxc.hlsl":{"r":[336,[1,3],343,[1]],"d":1722393340000,"f":1},"1.wgsl.expected.ir.dxc.hlsl":{"r":[336,[1,3],343,[1]],"d":1722393340000,"f":1},"1.wgsl.expected.ir.fxc.hlsl":{"r":[336,[1,3],343,[1]],"d":1722393340000,"f":1},"1.spvasm.expected.ir.msl":{"r":[307,[1],331,[1,0,0,1]],"d":1717170589000,"f":1},"1.wgsl.expected.ir.msl":{"r":[307,[1],331,[1,0,0,1]],"d":1717170589000,"f":1},"1.wgsl":{"r":[216,[1,0,0,0,1,1],231,[1]],"f":1},"1.spvasm":{"r":[216,[1]],"f":1}}}