
---------- Begin Simulation Statistics ----------
final_tick                               6844907666500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 276834                       # Simulator instruction rate (inst/s)
host_mem_usage                               29708596                       # Number of bytes of host memory used
host_op_rate                                   292586                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7224.54                       # Real time elapsed on the host
host_tick_rate                              178929762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000027                       # Number of instructions simulated
sim_ops                                    2113800153                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.292686                       # Number of seconds simulated
sim_ticks                                1292685573000                       # Number of ticks simulated
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses        2360727                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     3                       # Number of integer alu accesses
system.cpu.num_int_insts                            3                       # number of integer instructions
system.cpu.num_int_register_reads                  60                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 17                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    20                       # Number of vector alu accesses
system.cpu.num_vec_insts                           20                       # number of vector instructions
system.cpu.num_vec_register_reads                  35                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 19                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       5     25.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatMult                     12     60.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%     95.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                   4056                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    107349311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     214729151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          33346437                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33346995                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2113800133                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.292686                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.292686                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    5945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1136374                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         27547154                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.395366                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2151609204                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          294263085                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       693938826                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     396910577                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           63                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    306409335                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2181862243                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1857346119                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2943116                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3607539239                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        9619824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     216925436                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1141026                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     235291523                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         9971                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       516403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       619971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2302817578                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2135193330                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.706875                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1627804335                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.825875                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2135891205                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2368250776                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       189117562                       # number of integer regfile writes
system.switch_cpus.ipc                       0.773583                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.773583                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           11      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     205782409      5.70%      5.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%      5.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%      5.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    760821957     21.07%     26.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     26.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     26.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    454153198     12.58%     39.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     39.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     14633154      0.41%     39.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     20486826      0.57%     40.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        77243      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     40.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1860062179     51.52%     91.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    294465378      8.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3610482355                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           709350913                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.196470                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             137      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      33796883      4.76%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    224785733     31.69%     36.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     36.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      58532287      8.25%     44.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc     41525967      5.85%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     50.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      331322580     46.71%     97.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      19387326      2.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      279997210                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3128151221                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    216663429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    230244068                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2181862243                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3610482355                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     68062088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      5471843                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined    196661011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2585365181                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.396508                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.084557                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1609537161     62.26%     62.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    139135112      5.38%     67.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    115446881      4.47%     72.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    106014677      4.10%     76.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    394225094     15.25%     91.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     74066820      2.86%     94.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     81556975      3.15%     97.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     37226564      1.44%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     28155897      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2585365181                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.396504                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses     4039836047                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   7393001426                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses   1918529901                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes   2019690234                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     24687563                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10192507                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    396910577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    306409335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads     14788695819                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes     1227680619                       # number of misc regfile writes
system.switch_cpus.numCycles               2585371126                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads       2758723985                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes      1670465528                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    186066748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3356034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    367443682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3356034                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    409048594                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        409048595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    409048594                       # number of overall hits
system.cpu.dcache.overall_hits::total       409048595                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data    253724167                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      253724169                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data    253724167                       # number of overall misses
system.cpu.dcache.overall_misses::total     253724169                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5896884707498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5896884707498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5896884707498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5896884707498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    662772761                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    662772764                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    662772761                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    662772764                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.382822                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.382822                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.382822                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.382822                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23241.320593                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23241.320410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23241.320593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23241.320410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1511702544                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs         164007470                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.217279                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses      4665649                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits              26467202                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs              7066525                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks    206094170                       # number of writebacks
system.cpu.dcache.writebacks::total         206094170                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     67686797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     67686797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     67686797                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     67686797                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data    186037370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    186037370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data    186037370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    186037370                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 3834237458090                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3834237458090                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 3834237458090                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3834237458090                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.280696                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.280696                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.280696                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.280696                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20610.039037                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20610.039037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20610.039037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20610.039037                       # average overall mshr miss latency
system.cpu.dcache.replacements              179626970                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    270526263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       270526264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data    101189242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     101189243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2778433223500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2778433223500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    371715505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    371715507                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.272222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.272222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27457.792633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27457.792361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     67586009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     67586009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     33603233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     33603233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 869860297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 869860297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.090400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.090400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25886.208553                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25886.208553                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    138522331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      138522331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data    152534925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    152534926                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 3118451483998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3118451483998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    291057256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    291057257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.524072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.524072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20444.180138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20444.180004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       100788                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       100788                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data    152434137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total    152434137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 2964377160590                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2964377160590                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.523726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.523726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19446.937667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19446.937667                       # average WriteReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -87318019.037649                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 5552222280500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 16397613.138049                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 512425.410564                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 512425.410564                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses    583045131                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses    583045131                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -14071710.545964                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           613904264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         207838880                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.953751                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5552222094500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -14071710.546110                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -27483.809660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -27483.809660                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5481809592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5481809592                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    154524695                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        154524713                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    154524695                       # number of overall hits
system.cpu.icache.overall_hits::total       154524713                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           67                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           67                       # number of overall misses
system.cpu.icache.overall_misses::total            69                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6094500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6094500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6094500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6094500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    154524762                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    154524782                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    154524762                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    154524782                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 90962.686567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88326.086957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 90962.686567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88326.086957                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                    28                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks           28                       # number of writebacks
system.cpu.icache.writebacks::total                28                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           67                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6027500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6027500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89962.686567                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89962.686567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89962.686567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89962.686567                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    154524695                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       154524713                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           67                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6094500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6094500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    154524762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    154524782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 90962.686567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88326.086957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6027500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6027500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89962.686567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89962.686567                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse        0.000005                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 5552222338500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst    60.080550                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst     1.877517                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total     1.877517                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses          219                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses          219                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           -30.810488                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           154524810                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                97                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1593039.278351                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5552222094000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   -32.810488                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst    -0.064083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -0.060177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1236198288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1236198288                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5552222103500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1292685563000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data    177095789                       # number of demand (read+write) hits
system.l2.demand_hits::total                177095789                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data    177095789                       # number of overall hits
system.l2.overall_hits::total               177095789                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           67                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8941457                       # number of demand (read+write) misses
system.l2.demand_misses::total                8941528                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           67                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8941457                       # number of overall misses
system.l2.overall_misses::total               8941528                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1126054563196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1126060486696                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5923500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1126054563196                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1126060486696                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data    186037246                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            186037317                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data    186037246                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           186037317                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.048063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.048063                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.048063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.048063                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88410.447761                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 125936.361736                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125936.024212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88410.447761                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 125936.361736                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125936.024212                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            6884460                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     50379                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     136.653367                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     56496                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                          834                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks            79910406                       # number of writebacks
system.l2.writebacks::total                  79910406                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data      1540713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1540713                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data      1540713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1540713                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      7400744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7400811                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    100102217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7400744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        107503028                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5253500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 957735218097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 957740471597                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 11094757687016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5253500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 957735218097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 12052498158613                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.039781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.039781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.577857                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78410.447761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 129410.667103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 129410.205395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 110834.285389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78410.447761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 129410.667103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112113.104001                       # average overall mshr miss latency
system.l2.replacements                      107556873                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks    152433708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total        152433708                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks    152433708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total    152433708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27193260                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27193260                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27193260                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27193260                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       105280                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        105280                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    100102217                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      100102217                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 11094757687016                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 11094757687016                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 110834.285389                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 110834.285389                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data           43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   43                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.104167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.104167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       106500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       106500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.104167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.104167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        21300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        21300                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data    147139431                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total             147139431                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data      5294582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5294583                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 703134897427                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  703134897427                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data    152434013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total         152434014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.034734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 132802.721240                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 132802.696157                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data       812459                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           812459                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      4482123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4482123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 612203510591                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 612203510591                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.029404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 136587.842545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136587.842545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.data     29956358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29956358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data      3646875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3646944                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5923500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data 422919665769                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 422925589269                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           67                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data     33603233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       33603302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.108528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.108529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88410.447761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 115967.688986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115967.119119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.data       728254                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total        728254                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data      2918621                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2918688                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5253500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data 345531707506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 345536961006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.086855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.086857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78410.447761                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 118388.686817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 118387.769096                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_hits::.switch_cpus.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                83                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.switch_cpus.data           83                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            83                       # number of InvalidateReq accesses(hits+misses)
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued               943710746                       # number of hwpf issued
system.l2.prefetcher.pfIdentified          1000811306                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               583173                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           56067400                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             377719190                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 131000.004297                       # Cycle average of tags in use
system.l2.tags.total_refs                   462923571                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 107688028                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.298747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5552222094000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3779.767123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.008413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.003586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 121783.930267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.003871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5436.291037                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.530936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.023700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.571115                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022        121243                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          9829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         6775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        50602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        62891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.528578                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.042851                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               10395130256                       # Number of tag accesses
system.l2.tags.data_accesses              10395130256                       # Number of data accesses
system.l2.tags.repl_invalid                    131155                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data              107556873                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  79910406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 100026733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        67.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   7394036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000013272144                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      4824976                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      4824976                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           170642693                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           75813333                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   107480429                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   79910406                       # Number of write requests accepted
system.mem_ctrls.readBursts                 107480429                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 79910406                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  59593                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      60.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             107480429                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             79910406                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5852030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7957342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 8690364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8472087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 8475508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 8474105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 8216499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 7865610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7721123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 7432494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                7092384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6378873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4011112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3327661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2708639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2060389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1527555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1040031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  97164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  19866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 125695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 179594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 411490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 776652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                1250759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                1817382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                2480408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                3304165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                4358704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                5590076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                6731467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                7417705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                7559294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                5735546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                5459066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                5372085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                5303213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                5264161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                1582196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                1297057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                1067071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                 885388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                 733954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                 611719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                 512086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                 432849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                 367559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                 317164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                 275930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                 242536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                 214729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                 192412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                 172966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                 157221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                 142824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                 129784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                 119203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                 110828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                 102016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  94524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  87568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  81162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  74968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  69371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  64298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  59652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  55409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  51478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  47824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  44102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  41194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  38561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  36431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 33960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 32307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 30329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 28360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 25800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 23452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 20932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 18831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 17537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 11973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      4824976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.263491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.825611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.673691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095      4824975    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       4824976                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      4824976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.561812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.477413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.917502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          4231285     87.70%     87.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            96179      1.99%     89.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            94627      1.96%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            88106      1.83%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            75158      1.56%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21            59132      1.23%     96.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22            47620      0.99%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23            35685      0.74%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            27255      0.56%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25            19186      0.40%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26            14049      0.29%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27            10400      0.22%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             7452      0.15%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29             5412      0.11%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30             3944      0.08%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31             2802      0.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             1980      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33             1296      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34              909      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35              600      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36              459      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37              304      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38              223      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39              185      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40              155      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41               99      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42               95      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43               81      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44               55      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45               61      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46               30      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47               35      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48               29      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49               27      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       4824976                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 3813952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              6878747456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           5114265984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   5321.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   3956.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1292685545005                       # Total gap between requests
system.mem_ctrls.avgGap                       6898.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher   6401710912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data    473218304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   5114262016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 4952256794.467992782593                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3317.125285191065                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 366073787.689746260643                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3956307800.458449363708                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher    100078313                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           67                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      7402049                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     79910406                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 7496358314611                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2257144                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 596942305822                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 80287942061810                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     74904.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     33688.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     80645.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1004724.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher   6405011904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data    473731136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    6878747584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         4416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   5114265984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   5114265984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher    100078311                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      7402049                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total      107480431                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     79910406                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      79910406                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   4954810387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst         3317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    366470506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       5321284408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst           99                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst         3317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total         3416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   3956310870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      3956310870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   3956310870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   4954810387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst         3317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    366470506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      9277595278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts            107420836                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            79910344                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      3357283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      3356187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      3356427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      3356900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      3356692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      3357128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      3357344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      3357060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      3357004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      3357116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      3356927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      3356871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      3357019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      3357223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      3356996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      3356814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      3357037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      3357050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      3356288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      3356778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      3356605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      3356961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      3357448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      3356507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      3356886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      3356689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      3357531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      3356560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      3357215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      3356642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      3356728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      3356920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0      2497447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1      2496629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2      2496882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3      2497245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4      2497225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5      2497586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6      2497614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7      2497457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8      2497259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9      2497489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10      2497259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11      2497179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12      2497314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13      2497420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14      2497424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15      2497203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16      2497321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17      2497489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18      2496602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19      2497160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20      2496945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21      2497308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22      2497601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23      2496663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24      2497142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25      2496875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26      2497545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27      2496815                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28      2497363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29      2496765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30      2496956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31      2497162                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            6214297614265                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          357926225552                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       8093302877577                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                57850.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           75342.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            90413666                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            3744874                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            4.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     93172626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   128.677199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.575410                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.310817                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     75831993     81.39%     81.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      7565356      8.12%     89.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383      2412292      2.59%     92.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511      1487753      1.60%     93.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639      1378441      1.48%     95.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767      1124592      1.21%     96.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895       688775      0.74%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023       548871      0.59%     97.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      2134553      2.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     93172626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            6874933504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         5114262016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             5318.333899                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             3956.307800                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   48.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               27.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              20.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    72641614486.896912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    128240366628.672440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   147324006120.277679                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  94259932459.393356                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 112212296900.400940                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 607930689642.203613                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2244371316.231533                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1164853277553.881348                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   901.111068                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1855050249                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  58110500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1232720012751                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    72649564185.745728                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    128254406410.513687                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   147320862754.127594                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  94253044015.872879                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 112212296900.400940                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 607945278746.249512                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2234270286.260412                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1164869723298.951660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   901.123790                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1838296267                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  58110500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1232736766733                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          102997829                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     79910406                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27338307                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4482595                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4482594                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2919520                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     100078318                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port    322209574                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              322209574                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port  11993013056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total             11993013056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         107480438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               107480438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           107480438                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy        559283338313                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              43.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       546803416727                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        29053265                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     28976009                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1136080                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     19161376                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        19161366                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.999948                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              14                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     68593812                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      1136075                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   2576341613                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.820466                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.251013                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0   2187882377     84.92%     84.92% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     73305599      2.85%     87.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     27798234      1.08%     88.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     28276274      1.10%     89.94% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     13012049      0.51%     90.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     28163405      1.09%     91.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     16027560      0.62%     92.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      3970257      0.15%     92.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    197905858      7.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   2576341613                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000000007                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2113800133                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           672964020                       # Number of memory references committed
system.switch_cpus.commit.loads             381906758                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           26802987                       # Number of branches committed
system.switch_cpus.commit.vector           1909807361                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           855108316                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             2                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    193106948      9.14%      9.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%      9.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%      9.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd    758922767     35.90%     45.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     45.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     45.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult    454124811     21.48%     66.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv     14633040      0.69%     67.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     19971715      0.94%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        76832      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    381906758     18.07%     86.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    291057262     13.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2113800133                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    197905858                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         62242687                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles    2242322619                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         155718089                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles     123940740                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        1141026                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     18130301                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2192274305                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            11                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    155616118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2115696392                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            29053265                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     19161380                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles            2428607940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         2282062                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.pendingTrapStallCycles           92                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines         154524762                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         30365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   2585365181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.866981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.346267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       2242217591     86.73%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          9449079      0.37%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          5205306      0.20%     87.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         16285772      0.63%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         72122684      2.79%     90.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          1412631      0.05%     90.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          8642289      0.33%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         14899527      0.58%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        215130302      8.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   2585365181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.011238                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.818334                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            30012283                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        15003814                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         9971                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       15352068                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache      162036925                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1292685573000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        1141026                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        109726340                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles      1026315838                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         225918425                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles    1222263532                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2184005180                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         68267                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      211576532                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       81994526                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      954402493                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   3185722011                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          8960866532                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        921539691                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups       2818937119                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    3100868567                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         84853406                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         713111898                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               4560829700                       # The number of ROB reads
system.switch_cpus.rob.writes              4373811583                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000007                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2113800133                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          33603303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    232344114                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     27193260                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        32309388                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        168291975                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              48                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq        152434014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp       152434010                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      33603302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           83                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           83                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          175                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    553445920                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             553446095                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  23402509568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total            23402513984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                       278767534                       # Total snoops (count)
system.tol2bus.snoopTraffic                5114265984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        464810298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.084665                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              461454264     99.28%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3356034      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          464810298                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6844907666500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       372943756145                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             28.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            100500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      279055928500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            21.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
