INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sources_1/new/sram_custom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_custom
WARNING: [VRFC 10-3380] identifier 'index' is used before its declaration [C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sources_1/new/sram_custom.v:56]
WARNING: [VRFC 10-3380] identifier 'index' is used before its declaration [C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sources_1/new/sram_custom.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sources_1/new/shenjing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shenjing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Philip Wee/Documents/Dissertation/Shenjing-RTL-FPGA/Shenjing-RTL-FPGA.srcs/sim_1/new/testbench.v:48]
