# TCL File Generated by Component Editor 18.1
# Tue Jan 26 21:57:36 PST 2021
# DO NOT MODIFY


# 
# block_matching_system "block_matching_system" v1.0
#  2021.01.26.21:57:36
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module block_matching_system
# 
set_module_property DESCRIPTION ""
set_module_property NAME block_matching_system
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME block_matching_system
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL block_matching_system
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file block_matching_system.sv SYSTEM_VERILOG PATH block_matching/block_matching_system.sv TOP_LEVEL_FILE
add_fileset_file block_match_ctrl_fsm_new.sv SYSTEM_VERILOG PATH block_matching/block_match_ctrl_fsm_new.sv
add_fileset_file block_match_new.sv SYSTEM_VERILOG PATH block_matching/block_match_new.sv
add_fileset_file hamming_dist_new.sv SYSTEM_VERILOG PATH block_matching/hamming_dist_new.sv
add_fileset_file min_dist_finder.sv SYSTEM_VERILOG PATH block_matching/min_dist_finder.sv
add_fileset_file pop_count.sv SYSTEM_VERILOG PATH block_matching/pop_count.sv
add_fileset_file disparity_gen_system.sv SYSTEM_VERILOG PATH block_matching/disparity_gen_system.sv
add_fileset_file block_cropper.sv SYSTEM_VERILOG PATH block_matching/block_cropper.sv
add_fileset_file boxcar_filter.sv SYSTEM_VERILOG PATH disparity_filtering/boxcar_filter.sv
add_fileset_file bram_reader_writer.sv SYSTEM_VERILOG PATH disparity_filtering/bram_reader_writer.sv
add_fileset_file conf_disp_divide.sv SYSTEM_VERILOG PATH disparity_filtering/conf_disp_divide.sv
add_fileset_file disparity_filtering_system.sv SYSTEM_VERILOG PATH disparity_filtering/disparity_filtering_system.sv
add_fileset_file filter_and_pad_bank.sv SYSTEM_VERILOG PATH disparity_filtering/filter_and_pad_bank.sv
add_fileset_file pixel_processor.sv SYSTEM_VERILOG PATH disparity_filtering/pixel_processor.sv
add_fileset_file xors_to_stream.sv SYSTEM_VERILOG PATH disparity_filtering/xors_to_stream.sv
add_fileset_file block_match_ram_module.sv SYSTEM_VERILOG PATH block_matching/block_match_ram_module.sv
add_fileset_file block_cropper_vertical.sv SYSTEM_VERILOG PATH block_matching/block_cropper_vertical.sv

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL block_matching_system
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file block_matching_system.sv SYSTEM_VERILOG PATH block_matching/block_matching_system.sv
add_fileset_file block_match_ctrl_fsm_new.sv SYSTEM_VERILOG PATH block_matching/block_match_ctrl_fsm_new.sv
add_fileset_file block_match_new.sv SYSTEM_VERILOG PATH block_matching/block_match_new.sv
add_fileset_file hamming_dist_new.sv SYSTEM_VERILOG PATH block_matching/hamming_dist_new.sv
add_fileset_file min_dist_finder.sv SYSTEM_VERILOG PATH block_matching/min_dist_finder.sv
add_fileset_file pop_count.sv SYSTEM_VERILOG PATH block_matching/pop_count.sv
add_fileset_file disparity_gen_system.sv SYSTEM_VERILOG PATH block_matching/disparity_gen_system.sv
add_fileset_file block_cropper.sv SYSTEM_VERILOG PATH block_matching/block_cropper.sv
add_fileset_file boxcar_filter.sv SYSTEM_VERILOG PATH disparity_filtering/boxcar_filter.sv
add_fileset_file bram_reader_writer.sv SYSTEM_VERILOG PATH disparity_filtering/bram_reader_writer.sv
add_fileset_file conf_disp_divide.sv SYSTEM_VERILOG PATH disparity_filtering/conf_disp_divide.sv
add_fileset_file disparity_filtering_system.sv SYSTEM_VERILOG PATH disparity_filtering/disparity_filtering_system.sv
add_fileset_file filter_and_pad_bank.sv SYSTEM_VERILOG PATH disparity_filtering/filter_and_pad_bank.sv
add_fileset_file pixel_processor.sv SYSTEM_VERILOG PATH disparity_filtering/pixel_processor.sv
add_fileset_file xors_to_stream.sv SYSTEM_VERILOG PATH disparity_filtering/xors_to_stream.sv
add_fileset_file block_match_ram_module.sv SYSTEM_VERILOG PATH block_matching/block_match_ram_module.sv
add_fileset_file block_cropper_vertical.sv SYSTEM_VERILOG PATH block_matching/block_cropper_vertical.sv


# 
# parameters
# 
add_parameter blk_w INTEGER 16
set_parameter_property blk_w DEFAULT_VALUE 16
set_parameter_property blk_w DISPLAY_NAME blk_w
set_parameter_property blk_w TYPE INTEGER
set_parameter_property blk_w UNITS None
set_parameter_property blk_w ALLOWED_RANGES -2147483648:2147483647
set_parameter_property blk_w HDL_PARAMETER true
add_parameter blk_h INTEGER 16
set_parameter_property blk_h DEFAULT_VALUE 16
set_parameter_property blk_h DISPLAY_NAME blk_h
set_parameter_property blk_h TYPE INTEGER
set_parameter_property blk_h UNITS None
set_parameter_property blk_h ALLOWED_RANGES -2147483648:2147483647
set_parameter_property blk_h HDL_PARAMETER true
add_parameter search_blk_h INTEGER 24
set_parameter_property search_blk_h DEFAULT_VALUE 24
set_parameter_property search_blk_h DISPLAY_NAME search_blk_h
set_parameter_property search_blk_h TYPE INTEGER
set_parameter_property search_blk_h UNITS None
set_parameter_property search_blk_h ALLOWED_RANGES -2147483648:2147483647
set_parameter_property search_blk_h HDL_PARAMETER true
add_parameter search_blk_w INTEGER 48
set_parameter_property search_blk_w DEFAULT_VALUE 48
set_parameter_property search_blk_w DISPLAY_NAME search_blk_w
set_parameter_property search_blk_w TYPE INTEGER
set_parameter_property search_blk_w UNITS None
set_parameter_property search_blk_w ALLOWED_RANGES -2147483648:2147483647
set_parameter_property search_blk_w HDL_PARAMETER true
add_parameter third_w INTEGER 240
set_parameter_property third_w DEFAULT_VALUE 240
set_parameter_property third_w DISPLAY_NAME third_w
set_parameter_property third_w TYPE INTEGER
set_parameter_property third_w UNITS None
set_parameter_property third_w ALLOWED_RANGES -2147483648:2147483647
set_parameter_property third_w HDL_PARAMETER true
add_parameter third_h INTEGER 480
set_parameter_property third_h DEFAULT_VALUE 480
set_parameter_property third_h DISPLAY_NAME third_h
set_parameter_property third_h TYPE INTEGER
set_parameter_property third_h UNITS None
set_parameter_property third_h ALLOWED_RANGES -2147483648:2147483647
set_parameter_property third_h HDL_PARAMETER true
add_parameter center_w INTEGER 304
set_parameter_property center_w DEFAULT_VALUE 304
set_parameter_property center_w DISPLAY_NAME center_w
set_parameter_property center_w TYPE INTEGER
set_parameter_property center_w UNITS None
set_parameter_property center_w ALLOWED_RANGES -2147483648:2147483647
set_parameter_property center_w HDL_PARAMETER true
add_parameter decimate_factor INTEGER 2
set_parameter_property decimate_factor DEFAULT_VALUE 2
set_parameter_property decimate_factor DISPLAY_NAME decimate_factor
set_parameter_property decimate_factor TYPE INTEGER
set_parameter_property decimate_factor UNITS None
set_parameter_property decimate_factor ALLOWED_RANGES -2147483648:2147483647
set_parameter_property decimate_factor HDL_PARAMETER true
add_parameter output_confidence INTEGER 0
set_parameter_property output_confidence DEFAULT_VALUE 0
set_parameter_property output_confidence DISPLAY_NAME output_confidence
set_parameter_property output_confidence TYPE INTEGER
set_parameter_property output_confidence UNITS None
set_parameter_property output_confidence ALLOWED_RANGES -2147483648:2147483647
set_parameter_property output_confidence HDL_PARAMETER true


# 
# display items
# 


# 
# connection point bit_pix_bram_mod_0_wr
# 
add_interface bit_pix_bram_mod_0_wr conduit end
set_interface_property bit_pix_bram_mod_0_wr associatedClock clock_sink
set_interface_property bit_pix_bram_mod_0_wr associatedReset reset_sink
set_interface_property bit_pix_bram_mod_0_wr ENABLED true
set_interface_property bit_pix_bram_mod_0_wr EXPORT_OF ""
set_interface_property bit_pix_bram_mod_0_wr PORT_NAME_MAP ""
set_interface_property bit_pix_bram_mod_0_wr CMSIS_SVD_VARIABLES ""
set_interface_property bit_pix_bram_mod_0_wr SVD_ADDRESS_GROUP ""

add_interface_port bit_pix_bram_mod_0_wr bit_pix_bram_mod_0_wr_address address Input 16
add_interface_port bit_pix_bram_mod_0_wr bit_pix_bram_mod_0_wr_writedata writedata Input 16
add_interface_port bit_pix_bram_mod_0_wr bit_pix_bram_mod_0_wr_write write Input 1
add_interface_port bit_pix_bram_mod_0_wr bit_pix_bram_mod_0_wr_third third Input 2


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clk_clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_reset_n reset_n Input 1


# 
# connection point bm_status_conduit
# 
add_interface bm_status_conduit conduit end
set_interface_property bm_status_conduit associatedClock clock_sink
set_interface_property bm_status_conduit associatedReset reset_sink
set_interface_property bm_status_conduit ENABLED true
set_interface_property bm_status_conduit EXPORT_OF ""
set_interface_property bm_status_conduit PORT_NAME_MAP ""
set_interface_property bm_status_conduit CMSIS_SVD_VARIABLES ""
set_interface_property bm_status_conduit SVD_ADDRESS_GROUP ""

add_interface_port bm_status_conduit blk_match_ctrl_fsm_0_bm_status_conduit_bm_idle bm_idle Output 1
add_interface_port bm_status_conduit blk_match_ctrl_fsm_0_bm_status_conduit_bm_working_buf bm_working_buf Output 1
add_interface_port bm_status_conduit blk_match_ctrl_fsm_0_bm_status_conduit_image_number image_number Input 4


# 
# connection point mdf_right_streamout
# 
add_interface mdf_right_streamout avalon_streaming start
set_interface_property mdf_right_streamout associatedClock clock_sink
set_interface_property mdf_right_streamout associatedReset reset_sink
set_interface_property mdf_right_streamout dataBitsPerSymbol 8
set_interface_property mdf_right_streamout errorDescriptor ""
set_interface_property mdf_right_streamout firstSymbolInHighOrderBits true
set_interface_property mdf_right_streamout maxChannel 0
set_interface_property mdf_right_streamout readyLatency 0
set_interface_property mdf_right_streamout ENABLED true
set_interface_property mdf_right_streamout EXPORT_OF ""
set_interface_property mdf_right_streamout PORT_NAME_MAP ""
set_interface_property mdf_right_streamout CMSIS_SVD_VARIABLES ""
set_interface_property mdf_right_streamout SVD_ADDRESS_GROUP ""

add_interface_port mdf_right_streamout min_dist_finder_right_avalon_streaming_source_data data Output 16
add_interface_port mdf_right_streamout min_dist_finder_right_avalon_streaming_source_valid valid Output 1


# 
# connection point mdf_left_streamout
# 
add_interface mdf_left_streamout avalon_streaming start
set_interface_property mdf_left_streamout associatedClock clock_sink
set_interface_property mdf_left_streamout associatedReset reset_sink
set_interface_property mdf_left_streamout dataBitsPerSymbol 8
set_interface_property mdf_left_streamout errorDescriptor ""
set_interface_property mdf_left_streamout firstSymbolInHighOrderBits true
set_interface_property mdf_left_streamout maxChannel 0
set_interface_property mdf_left_streamout readyLatency 0
set_interface_property mdf_left_streamout ENABLED true
set_interface_property mdf_left_streamout EXPORT_OF ""
set_interface_property mdf_left_streamout PORT_NAME_MAP ""
set_interface_property mdf_left_streamout CMSIS_SVD_VARIABLES ""
set_interface_property mdf_left_streamout SVD_ADDRESS_GROUP ""

add_interface_port mdf_left_streamout min_dist_finder_left_avalon_streaming_source_valid valid Output 1
add_interface_port mdf_left_streamout min_dist_finder_left_avalon_streaming_source_data data Output 16


# 
# connection point disparity_left_source
# 
add_interface disparity_left_source avalon_streaming start
set_interface_property disparity_left_source associatedClock clock_sink
set_interface_property disparity_left_source associatedReset reset_sink
set_interface_property disparity_left_source dataBitsPerSymbol 8
set_interface_property disparity_left_source errorDescriptor ""
set_interface_property disparity_left_source firstSymbolInHighOrderBits true
set_interface_property disparity_left_source maxChannel 0
set_interface_property disparity_left_source readyLatency 0
set_interface_property disparity_left_source ENABLED true
set_interface_property disparity_left_source EXPORT_OF ""
set_interface_property disparity_left_source PORT_NAME_MAP ""
set_interface_property disparity_left_source CMSIS_SVD_VARIABLES ""
set_interface_property disparity_left_source SVD_ADDRESS_GROUP ""

add_interface_port disparity_left_source disparity_out_left data Output 16
add_interface_port disparity_left_source disparity_valid_left valid Output 1


# 
# connection point disparity_right_source
# 
add_interface disparity_right_source avalon_streaming start
set_interface_property disparity_right_source associatedClock clock_sink
set_interface_property disparity_right_source associatedReset reset_sink
set_interface_property disparity_right_source dataBitsPerSymbol 8
set_interface_property disparity_right_source errorDescriptor ""
set_interface_property disparity_right_source firstSymbolInHighOrderBits true
set_interface_property disparity_right_source maxChannel 0
set_interface_property disparity_right_source readyLatency 0
set_interface_property disparity_right_source ENABLED true
set_interface_property disparity_right_source EXPORT_OF ""
set_interface_property disparity_right_source PORT_NAME_MAP ""
set_interface_property disparity_right_source CMSIS_SVD_VARIABLES ""
set_interface_property disparity_right_source SVD_ADDRESS_GROUP ""

add_interface_port disparity_right_source disparity_out_right data Output 16
add_interface_port disparity_right_source disparity_valid_right valid Output 1

