Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 28 17:23:59 2022
| Host         : TX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            4 |
| No           | No                    | Yes                    |             188 |           67 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |             590 |          176 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|    Clock Signal    |                                  Enable Signal                                 |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------------------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_en_i_1_n_0                   | reset_module_inst/rst_o_reg |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/bps_cnt[3]_i_1_n_0 | reset_module_inst/rst_o_reg |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt_reg[3][0] | reset_module_inst/rst_o_reg |                2 |              4 |         2.00 |
|  sys_clk_IBUF_BUFG | reset_module_inst/reset_cnt                                                    |                             |                2 |              5 |         2.50 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/func_handler_inst0/FSM_onehot_op_state[5]_i_1_n_0   | reset_module_inst/rst_o_reg |                2 |              6 |         3.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity[7]_i_1_n_0           | reset_module_inst/rst_o_reg |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/data[7]_i_1_n_0                      | reset_module_inst/rst_o_reg |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_modbus_crc_16/rd_dpram_addr[7]_i_1_n_0            | reset_module_inst/rst_o_reg |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/data[15]_i_1_n_0                     | reset_module_inst/rst_o_reg |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/bps_cnt[7]_i_1__0_n_0            | reset_module_inst/rst_o_reg |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/tx_start_pos       | reset_module_inst/rst_o_reg |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/E[0]               | reset_module_inst/rst_o_reg |                6 |              8 |         1.33 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/rx_done_0                        | reset_module_inst/rst_o_reg |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/crc_rx_code[15]_i_1_n_0              | reset_module_inst/rst_o_reg |                4 |              8 |         2.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/addr[15]_i_1_n_0                     | reset_module_inst/rst_o_reg |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/func_code[7]_i_1_n_0                 | reset_module_inst/rst_o_reg |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/addr[7]_i_1_n_0                      | reset_module_inst/rst_o_reg |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/crc_rx_code[7]_i_1_n_0               | reset_module_inst/rst_o_reg |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/exceptions_inst0/func_code_r[7]_i_1_n_0             | reset_module_inst/rst_o_reg |                2 |              9 |         4.50 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/FSM_onehot_state_cnt[11]_i_1_n_0     | reset_module_inst/rst_o_reg |                5 |             12 |         2.40 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/func_handler_inst0/E[0]                             | reset_module_inst/rst_o_reg |                6 |             16 |         2.67 |
|  sys_clk_IBUF_BUFG |                                                                                | reset_module_inst/clear     |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_modbus_crc_16/u_crc_16/lfsr_q[15]_i_1_n_0         | reset_module_inst/rst_o_reg |                5 |             16 |         3.20 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_wdata[15]_i_1_n_0          | reset_module_inst/rst_o_reg |                5 |             16 |         3.20 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/func_handler_inst0/raddr_index                      | reset_module_inst/rst_o_reg |                7 |             16 |         2.29 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/func_handler_inst0/reg_wdat[15]_i_1_n_0             | reset_module_inst/rst_o_reg |                2 |             16 |         8.00 |
|  sys_clk_IBUF_BUFG |                                                                                |                             |                4 |             17 |         4.25 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/func_handler_inst0/wea                              |                             |                3 |             24 |         8.00 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_modbus_crc_16/exception_seq[36]_i_1_n_0           | reset_module_inst/rst_o_reg |                8 |             31 |         3.88 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/rx_message_done                      | reset_module_inst/rst_o_reg |                7 |             32 |         4.57 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_modbus_crc_16/tx_06_rp_start0                     | reset_module_inst/rst_o_reg |               15 |             54 |         3.60 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/frame_rx_inst0/E[0]                                 | reset_module_inst/rst_o_reg |               13 |             61 |         4.69 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_modbus_crc_16/check_byte                          | reset_module_inst/rst_o_reg |               31 |             88 |         2.84 |
|  sys_clk_IBUF_BUFG | modbus_rtu_slave_top_inst0/u_modbus_crc_16/tx_06_rp_start1                     | reset_module_inst/rst_o_reg |               30 |            104 |         3.47 |
|  sys_clk_IBUF_BUFG |                                                                                | reset_module_inst/rst_o_reg |               67 |            188 |         2.81 |
+--------------------+--------------------------------------------------------------------------------+-----------------------------+------------------+----------------+--------------+


