digraph "CFG for '_Z9cudaisingPiPdS_ii' function" {
	label="CFG for '_Z9cudaisingPiPdS_ii' function";

	Node0x538f000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = add i32 %3, 2\l  %8 = icmp slt i32 %3, -4\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = add i32 %9, %3\l  %11 = add nsw i32 %3, 4\l  %12 = tail call i32 @llvm.smax.i32(i32 %7, i32 -2)\l  br i1 %8, label %458, label %13\l|{<s0>T|<s1>F}}"];
	Node0x538f000:s0 -> Node0x5390aa0;
	Node0x538f000:s1 -> Node0x5390b30;
	Node0x5390b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%13:\l13:                                               \l  %14 = add i32 %10, -2\l  %15 = urem i32 %14, %3\l  %16 = mul i32 %15, %3\l  %17 = add i32 %12, 3\l  %18 = add i32 %12, 2\l  %19 = and i32 %17, 7\l  %20 = icmp ult i32 %18, 7\l  br i1 %20, label %23, label %21\l|{<s0>T|<s1>F}}"];
	Node0x5390b30:s0 -> Node0x5391170;
	Node0x5390b30:s1 -> Node0x53911c0;
	Node0x53911c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%21:\l21:                                               \l  %22 = and i32 %17, -8\l  br label %461\l}"];
	Node0x53911c0 -> Node0x5391390;
	Node0x5391170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%23:\l23:                                               \l  %24 = phi i32 [ -2, %13 ], [ %535, %461 ]\l  %25 = icmp eq i32 %19, 0\l  br i1 %25, label %40, label %26\l|{<s0>T|<s1>F}}"];
	Node0x5391170:s0 -> Node0x53915f0;
	Node0x5391170:s1 -> Node0x5391680;
	Node0x5391680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d0473d70",label="{%26:\l26:                                               \l  %27 = phi i32 [ %37, %26 ], [ %24, %23 ]\l  %28 = phi i32 [ %38, %26 ], [ 0, %23 ]\l  %29 = add nsw i32 %27, %3\l  %30 = srem i32 %29, %3\l  %31 = add i32 %16, %30\l  %32 = zext i32 %31 to i64\l  %33 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %32\l  %34 = load i32, i32 addrspace(1)* %33, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %35 = add i32 %27, 2\l  %36 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %35\l  store i32 %34, i32 addrspace(3)* %36, align 4, !tbaa !5\l  %37 = add i32 %27, 1\l  %38 = add i32 %28, 1\l  %39 = icmp eq i32 %38, %19\l  br i1 %39, label %40, label %26, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x5391680:s0 -> Node0x53915f0;
	Node0x5391680:s1 -> Node0x5391680;
	Node0x53915f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%40:\l40:                                               \l  br i1 %8, label %458, label %41\l|{<s0>T|<s1>F}}"];
	Node0x53915f0:s0 -> Node0x5390aa0;
	Node0x53915f0:s1 -> Node0x5392c80;
	Node0x5392c80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%41:\l41:                                               \l  %42 = add i32 %10, -1\l  %43 = urem i32 %42, %3\l  %44 = mul i32 %43, %3\l  %45 = add i32 %3, 6\l  %46 = and i32 %17, 7\l  %47 = icmp ult i32 %18, 7\l  br i1 %47, label %127, label %48\l|{<s0>T|<s1>F}}"];
	Node0x5392c80:s0 -> Node0x53930e0;
	Node0x5392c80:s1 -> Node0x5393130;
	Node0x5393130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%48:\l48:                                               \l  %49 = and i32 %17, -8\l  br label %50\l}"];
	Node0x5393130 -> Node0x5393300;
	Node0x5393300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%50:\l50:                                               \l  %51 = phi i32 [ -2, %48 ], [ %124, %50 ]\l  %52 = phi i32 [ 0, %48 ], [ %125, %50 ]\l  %53 = add nsw i32 %51, %3\l  %54 = srem i32 %53, %3\l  %55 = add i32 %44, %54\l  %56 = zext i32 %55 to i64\l  %57 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %56\l  %58 = load i32, i32 addrspace(1)* %57, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %59 = add i32 %45, %51\l  %60 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %59\l  store i32 %58, i32 addrspace(3)* %60, align 4, !tbaa !5\l  %61 = or i32 %51, 1\l  %62 = add nsw i32 %61, %3\l  %63 = srem i32 %62, %3\l  %64 = add i32 %44, %63\l  %65 = zext i32 %64 to i64\l  %66 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %65\l  %67 = load i32, i32 addrspace(1)* %66, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %68 = add i32 %45, %61\l  %69 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %68\l  store i32 %67, i32 addrspace(3)* %69, align 4, !tbaa !5\l  %70 = add i32 %51, 2\l  %71 = add nsw i32 %70, %3\l  %72 = srem i32 %71, %3\l  %73 = add i32 %44, %72\l  %74 = zext i32 %73 to i64\l  %75 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %74\l  %76 = load i32, i32 addrspace(1)* %75, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %77 = add i32 %45, %70\l  %78 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %77\l  store i32 %76, i32 addrspace(3)* %78, align 4, !tbaa !5\l  %79 = add i32 %51, 3\l  %80 = add nsw i32 %79, %3\l  %81 = srem i32 %80, %3\l  %82 = add i32 %44, %81\l  %83 = zext i32 %82 to i64\l  %84 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %83\l  %85 = load i32, i32 addrspace(1)* %84, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %86 = add i32 %45, %79\l  %87 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %86\l  store i32 %85, i32 addrspace(3)* %87, align 4, !tbaa !5\l  %88 = add i32 %51, 4\l  %89 = add nsw i32 %88, %3\l  %90 = srem i32 %89, %3\l  %91 = add i32 %44, %90\l  %92 = zext i32 %91 to i64\l  %93 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %92\l  %94 = load i32, i32 addrspace(1)* %93, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %95 = add i32 %45, %88\l  %96 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %95\l  store i32 %94, i32 addrspace(3)* %96, align 4, !tbaa !5\l  %97 = add i32 %51, 5\l  %98 = add nsw i32 %97, %3\l  %99 = srem i32 %98, %3\l  %100 = add i32 %44, %99\l  %101 = zext i32 %100 to i64\l  %102 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %101\l  %103 = load i32, i32 addrspace(1)* %102, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %104 = add i32 %45, %97\l  %105 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %104\l  store i32 %103, i32 addrspace(3)* %105, align 4, !tbaa !5\l  %106 = add i32 %51, 6\l  %107 = add nsw i32 %106, %3\l  %108 = srem i32 %107, %3\l  %109 = add i32 %44, %108\l  %110 = zext i32 %109 to i64\l  %111 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %110\l  %112 = load i32, i32 addrspace(1)* %111, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %113 = add i32 %45, %106\l  %114 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %113\l  store i32 %112, i32 addrspace(3)* %114, align 4, !tbaa !5\l  %115 = add i32 %51, 7\l  %116 = add nsw i32 %115, %3\l  %117 = srem i32 %116, %3\l  %118 = add i32 %44, %117\l  %119 = zext i32 %118 to i64\l  %120 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %119\l  %121 = load i32, i32 addrspace(1)* %120, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %122 = add i32 %45, %115\l  %123 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %122\l  store i32 %121, i32 addrspace(3)* %123, align 4, !tbaa !5\l  %124 = add i32 %51, 8\l  %125 = add i32 %52, 8\l  %126 = icmp eq i32 %125, %49\l  br i1 %126, label %127, label %50, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x5393300:s0 -> Node0x53930e0;
	Node0x5393300:s1 -> Node0x5393300;
	Node0x53930e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%127:\l127:                                              \l  %128 = phi i32 [ -2, %41 ], [ %124, %50 ]\l  %129 = icmp eq i32 %46, 0\l  br i1 %129, label %144, label %130\l|{<s0>T|<s1>F}}"];
	Node0x53930e0:s0 -> Node0x5394460;
	Node0x53930e0:s1 -> Node0x53944b0;
	Node0x53944b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%130:\l130:                                              \l  %131 = phi i32 [ %141, %130 ], [ %128, %127 ]\l  %132 = phi i32 [ %142, %130 ], [ 0, %127 ]\l  %133 = add nsw i32 %131, %3\l  %134 = srem i32 %133, %3\l  %135 = add i32 %44, %134\l  %136 = zext i32 %135 to i64\l  %137 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %136\l  %138 = load i32, i32 addrspace(1)* %137, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %139 = add i32 %45, %131\l  %140 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %139\l  store i32 %138, i32 addrspace(3)* %140, align 4, !tbaa !5\l  %141 = add i32 %131, 1\l  %142 = add i32 %132, 1\l  %143 = icmp eq i32 %142, %46\l  br i1 %143, label %144, label %130, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x53944b0:s0 -> Node0x5394460;
	Node0x53944b0:s1 -> Node0x53944b0;
	Node0x5394460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%144:\l144:                                              \l  br i1 %8, label %458, label %145\l|{<s0>T|<s1>F}}"];
	Node0x5394460:s0 -> Node0x5390aa0;
	Node0x5394460:s1 -> Node0x53980f0;
	Node0x53980f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%145:\l145:                                              \l  %146 = urem i32 %10, %3\l  %147 = mul i32 %146, %3\l  %148 = shl nsw i32 %11, 1\l  %149 = add i32 %148, 2\l  %150 = and i32 %17, 7\l  %151 = icmp ult i32 %18, 7\l  br i1 %151, label %231, label %152\l|{<s0>T|<s1>F}}"];
	Node0x53980f0:s0 -> Node0x5398550;
	Node0x53980f0:s1 -> Node0x53985a0;
	Node0x53985a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%152:\l152:                                              \l  %153 = and i32 %17, -8\l  br label %154\l}"];
	Node0x53985a0 -> Node0x5398770;
	Node0x5398770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%154:\l154:                                              \l  %155 = phi i32 [ -2, %152 ], [ %228, %154 ]\l  %156 = phi i32 [ 0, %152 ], [ %229, %154 ]\l  %157 = add nsw i32 %155, %3\l  %158 = srem i32 %157, %3\l  %159 = add i32 %147, %158\l  %160 = zext i32 %159 to i64\l  %161 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %160\l  %162 = load i32, i32 addrspace(1)* %161, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %163 = add i32 %149, %155\l  %164 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %163\l  store i32 %162, i32 addrspace(3)* %164, align 8, !tbaa !5\l  %165 = or i32 %155, 1\l  %166 = add nsw i32 %165, %3\l  %167 = srem i32 %166, %3\l  %168 = add i32 %147, %167\l  %169 = zext i32 %168 to i64\l  %170 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %169\l  %171 = load i32, i32 addrspace(1)* %170, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %172 = add i32 %149, %165\l  %173 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %172\l  store i32 %171, i32 addrspace(3)* %173, align 4, !tbaa !5\l  %174 = add i32 %155, 2\l  %175 = add nsw i32 %174, %3\l  %176 = srem i32 %175, %3\l  %177 = add i32 %147, %176\l  %178 = zext i32 %177 to i64\l  %179 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %178\l  %180 = load i32, i32 addrspace(1)* %179, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %181 = add i32 %149, %174\l  %182 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %181\l  store i32 %180, i32 addrspace(3)* %182, align 8, !tbaa !5\l  %183 = add i32 %155, 3\l  %184 = add nsw i32 %183, %3\l  %185 = srem i32 %184, %3\l  %186 = add i32 %147, %185\l  %187 = zext i32 %186 to i64\l  %188 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %187\l  %189 = load i32, i32 addrspace(1)* %188, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %190 = add i32 %149, %183\l  %191 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %190\l  store i32 %189, i32 addrspace(3)* %191, align 4, !tbaa !5\l  %192 = add i32 %155, 4\l  %193 = add nsw i32 %192, %3\l  %194 = srem i32 %193, %3\l  %195 = add i32 %147, %194\l  %196 = zext i32 %195 to i64\l  %197 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %196\l  %198 = load i32, i32 addrspace(1)* %197, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %199 = add i32 %149, %192\l  %200 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %199\l  store i32 %198, i32 addrspace(3)* %200, align 8, !tbaa !5\l  %201 = add i32 %155, 5\l  %202 = add nsw i32 %201, %3\l  %203 = srem i32 %202, %3\l  %204 = add i32 %147, %203\l  %205 = zext i32 %204 to i64\l  %206 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %205\l  %207 = load i32, i32 addrspace(1)* %206, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %208 = add i32 %149, %201\l  %209 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %208\l  store i32 %207, i32 addrspace(3)* %209, align 4, !tbaa !5\l  %210 = add i32 %155, 6\l  %211 = add nsw i32 %210, %3\l  %212 = srem i32 %211, %3\l  %213 = add i32 %147, %212\l  %214 = zext i32 %213 to i64\l  %215 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %214\l  %216 = load i32, i32 addrspace(1)* %215, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %217 = add i32 %149, %210\l  %218 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %217\l  store i32 %216, i32 addrspace(3)* %218, align 8, !tbaa !5\l  %219 = add i32 %155, 7\l  %220 = add nsw i32 %219, %3\l  %221 = srem i32 %220, %3\l  %222 = add i32 %147, %221\l  %223 = zext i32 %222 to i64\l  %224 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %223\l  %225 = load i32, i32 addrspace(1)* %224, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %226 = add i32 %149, %219\l  %227 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %226\l  store i32 %225, i32 addrspace(3)* %227, align 4, !tbaa !5\l  %228 = add i32 %155, 8\l  %229 = add i32 %156, 8\l  %230 = icmp eq i32 %229, %153\l  br i1 %230, label %231, label %154, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x5398770:s0 -> Node0x5398550;
	Node0x5398770:s1 -> Node0x5398770;
	Node0x5398550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%231:\l231:                                              \l  %232 = phi i32 [ -2, %145 ], [ %228, %154 ]\l  %233 = icmp eq i32 %150, 0\l  br i1 %233, label %248, label %234\l|{<s0>T|<s1>F}}"];
	Node0x5398550:s0 -> Node0x539c1e0;
	Node0x5398550:s1 -> Node0x539c230;
	Node0x539c230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%234:\l234:                                              \l  %235 = phi i32 [ %245, %234 ], [ %232, %231 ]\l  %236 = phi i32 [ %246, %234 ], [ 0, %231 ]\l  %237 = add nsw i32 %235, %3\l  %238 = srem i32 %237, %3\l  %239 = add i32 %147, %238\l  %240 = zext i32 %239 to i64\l  %241 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %240\l  %242 = load i32, i32 addrspace(1)* %241, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %243 = add i32 %149, %235\l  %244 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %243\l  store i32 %242, i32 addrspace(3)* %244, align 4, !tbaa !5\l  %245 = add i32 %235, 1\l  %246 = add i32 %236, 1\l  %247 = icmp eq i32 %246, %150\l  br i1 %247, label %248, label %234, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x539c230:s0 -> Node0x539c1e0;
	Node0x539c230:s1 -> Node0x539c230;
	Node0x539c1e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d1dae970",label="{%248:\l248:                                              \l  br i1 %8, label %458, label %249\l|{<s0>T|<s1>F}}"];
	Node0x539c1e0:s0 -> Node0x5390aa0;
	Node0x539c1e0:s1 -> Node0x539ccf0;
	Node0x539ccf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%249:\l249:                                              \l  %250 = add i32 %10, 1\l  %251 = urem i32 %250, %3\l  %252 = mul i32 %251, %3\l  %253 = mul nsw i32 %11, 3\l  %254 = add i32 %253, 2\l  %255 = and i32 %17, 7\l  %256 = icmp ult i32 %18, 7\l  br i1 %256, label %336, label %257\l|{<s0>T|<s1>F}}"];
	Node0x539ccf0:s0 -> Node0x5397070;
	Node0x539ccf0:s1 -> Node0x53970c0;
	Node0x53970c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%257:\l257:                                              \l  %258 = and i32 %17, -8\l  br label %259\l}"];
	Node0x53970c0 -> Node0x5397290;
	Node0x5397290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%259:\l259:                                              \l  %260 = phi i32 [ -2, %257 ], [ %333, %259 ]\l  %261 = phi i32 [ 0, %257 ], [ %334, %259 ]\l  %262 = add nsw i32 %260, %3\l  %263 = srem i32 %262, %3\l  %264 = add i32 %252, %263\l  %265 = zext i32 %264 to i64\l  %266 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %265\l  %267 = load i32, i32 addrspace(1)* %266, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %268 = add i32 %254, %260\l  %269 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %268\l  store i32 %267, i32 addrspace(3)* %269, align 4, !tbaa !5\l  %270 = or i32 %260, 1\l  %271 = add nsw i32 %270, %3\l  %272 = srem i32 %271, %3\l  %273 = add i32 %252, %272\l  %274 = zext i32 %273 to i64\l  %275 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %274\l  %276 = load i32, i32 addrspace(1)* %275, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %277 = add i32 %254, %270\l  %278 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %277\l  store i32 %276, i32 addrspace(3)* %278, align 4, !tbaa !5\l  %279 = add i32 %260, 2\l  %280 = add nsw i32 %279, %3\l  %281 = srem i32 %280, %3\l  %282 = add i32 %252, %281\l  %283 = zext i32 %282 to i64\l  %284 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %283\l  %285 = load i32, i32 addrspace(1)* %284, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %286 = add i32 %254, %279\l  %287 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %286\l  store i32 %285, i32 addrspace(3)* %287, align 4, !tbaa !5\l  %288 = add i32 %260, 3\l  %289 = add nsw i32 %288, %3\l  %290 = srem i32 %289, %3\l  %291 = add i32 %252, %290\l  %292 = zext i32 %291 to i64\l  %293 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %292\l  %294 = load i32, i32 addrspace(1)* %293, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %295 = add i32 %254, %288\l  %296 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %295\l  store i32 %294, i32 addrspace(3)* %296, align 4, !tbaa !5\l  %297 = add i32 %260, 4\l  %298 = add nsw i32 %297, %3\l  %299 = srem i32 %298, %3\l  %300 = add i32 %252, %299\l  %301 = zext i32 %300 to i64\l  %302 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %301\l  %303 = load i32, i32 addrspace(1)* %302, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %304 = add i32 %254, %297\l  %305 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %304\l  store i32 %303, i32 addrspace(3)* %305, align 4, !tbaa !5\l  %306 = add i32 %260, 5\l  %307 = add nsw i32 %306, %3\l  %308 = srem i32 %307, %3\l  %309 = add i32 %252, %308\l  %310 = zext i32 %309 to i64\l  %311 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %310\l  %312 = load i32, i32 addrspace(1)* %311, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %313 = add i32 %254, %306\l  %314 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %313\l  store i32 %312, i32 addrspace(3)* %314, align 4, !tbaa !5\l  %315 = add i32 %260, 6\l  %316 = add nsw i32 %315, %3\l  %317 = srem i32 %316, %3\l  %318 = add i32 %252, %317\l  %319 = zext i32 %318 to i64\l  %320 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %319\l  %321 = load i32, i32 addrspace(1)* %320, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %322 = add i32 %254, %315\l  %323 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %322\l  store i32 %321, i32 addrspace(3)* %323, align 4, !tbaa !5\l  %324 = add i32 %260, 7\l  %325 = add nsw i32 %324, %3\l  %326 = srem i32 %325, %3\l  %327 = add i32 %252, %326\l  %328 = zext i32 %327 to i64\l  %329 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %328\l  %330 = load i32, i32 addrspace(1)* %329, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %331 = add i32 %254, %324\l  %332 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %331\l  store i32 %330, i32 addrspace(3)* %332, align 4, !tbaa !5\l  %333 = add i32 %260, 8\l  %334 = add i32 %261, 8\l  %335 = icmp eq i32 %334, %258\l  br i1 %335, label %336, label %259, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x5397290:s0 -> Node0x5397070;
	Node0x5397290:s1 -> Node0x5397290;
	Node0x5397070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%336:\l336:                                              \l  %337 = phi i32 [ -2, %249 ], [ %333, %259 ]\l  %338 = icmp eq i32 %255, 0\l  br i1 %338, label %353, label %339\l|{<s0>T|<s1>F}}"];
	Node0x5397070:s0 -> Node0x53a2130;
	Node0x5397070:s1 -> Node0x53a2180;
	Node0x53a2180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%339:\l339:                                              \l  %340 = phi i32 [ %350, %339 ], [ %337, %336 ]\l  %341 = phi i32 [ %351, %339 ], [ 0, %336 ]\l  %342 = add nsw i32 %340, %3\l  %343 = srem i32 %342, %3\l  %344 = add i32 %252, %343\l  %345 = zext i32 %344 to i64\l  %346 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %345\l  %347 = load i32, i32 addrspace(1)* %346, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %348 = add i32 %254, %340\l  %349 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %348\l  store i32 %347, i32 addrspace(3)* %349, align 4, !tbaa !5\l  %350 = add i32 %340, 1\l  %351 = add i32 %341, 1\l  %352 = icmp eq i32 %351, %255\l  br i1 %352, label %353, label %339, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x53a2180:s0 -> Node0x53a2130;
	Node0x53a2180:s1 -> Node0x53a2180;
	Node0x53a2130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%353:\l353:                                              \l  br i1 %8, label %458, label %354\l|{<s0>T|<s1>F}}"];
	Node0x53a2130:s0 -> Node0x5390aa0;
	Node0x53a2130:s1 -> Node0x53a2c10;
	Node0x53a2c10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%354:\l354:                                              \l  %355 = add i32 %10, 2\l  %356 = urem i32 %355, %3\l  %357 = mul i32 %356, %3\l  %358 = shl nsw i32 %11, 2\l  %359 = add nuw nsw i32 %358, 2\l  %360 = and i32 %17, 7\l  %361 = icmp ult i32 %18, 7\l  br i1 %361, label %441, label %362\l|{<s0>T|<s1>F}}"];
	Node0x53a2c10:s0 -> Node0x53a3100;
	Node0x53a2c10:s1 -> Node0x53a3150;
	Node0x53a3150 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#85a8fc70",label="{%362:\l362:                                              \l  %363 = and i32 %17, -8\l  br label %364\l}"];
	Node0x53a3150 -> Node0x53a3320;
	Node0x53a3320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%364:\l364:                                              \l  %365 = phi i32 [ -2, %362 ], [ %438, %364 ]\l  %366 = phi i32 [ 0, %362 ], [ %439, %364 ]\l  %367 = add nsw i32 %365, %3\l  %368 = srem i32 %367, %3\l  %369 = add i32 %357, %368\l  %370 = zext i32 %369 to i64\l  %371 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %370\l  %372 = load i32, i32 addrspace(1)* %371, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %373 = add i32 %359, %365\l  %374 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %373\l  store i32 %372, i32 addrspace(3)* %374, align 8, !tbaa !5\l  %375 = or i32 %365, 1\l  %376 = add nsw i32 %375, %3\l  %377 = srem i32 %376, %3\l  %378 = add i32 %357, %377\l  %379 = zext i32 %378 to i64\l  %380 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %379\l  %381 = load i32, i32 addrspace(1)* %380, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %382 = add i32 %359, %375\l  %383 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %382\l  store i32 %381, i32 addrspace(3)* %383, align 4, !tbaa !5\l  %384 = add i32 %365, 2\l  %385 = add nsw i32 %384, %3\l  %386 = srem i32 %385, %3\l  %387 = add i32 %357, %386\l  %388 = zext i32 %387 to i64\l  %389 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %388\l  %390 = load i32, i32 addrspace(1)* %389, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %391 = add i32 %359, %384\l  %392 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %391\l  store i32 %390, i32 addrspace(3)* %392, align 8, !tbaa !5\l  %393 = add i32 %365, 3\l  %394 = add nsw i32 %393, %3\l  %395 = srem i32 %394, %3\l  %396 = add i32 %357, %395\l  %397 = zext i32 %396 to i64\l  %398 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %397\l  %399 = load i32, i32 addrspace(1)* %398, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %400 = add i32 %359, %393\l  %401 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %400\l  store i32 %399, i32 addrspace(3)* %401, align 4, !tbaa !5\l  %402 = add i32 %365, 4\l  %403 = add nsw i32 %402, %3\l  %404 = srem i32 %403, %3\l  %405 = add i32 %357, %404\l  %406 = zext i32 %405 to i64\l  %407 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %406\l  %408 = load i32, i32 addrspace(1)* %407, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %409 = add i32 %359, %402\l  %410 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %409\l  store i32 %408, i32 addrspace(3)* %410, align 8, !tbaa !5\l  %411 = add i32 %365, 5\l  %412 = add nsw i32 %411, %3\l  %413 = srem i32 %412, %3\l  %414 = add i32 %357, %413\l  %415 = zext i32 %414 to i64\l  %416 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %415\l  %417 = load i32, i32 addrspace(1)* %416, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %418 = add i32 %359, %411\l  %419 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %418\l  store i32 %417, i32 addrspace(3)* %419, align 4, !tbaa !5\l  %420 = add i32 %365, 6\l  %421 = add nsw i32 %420, %3\l  %422 = srem i32 %421, %3\l  %423 = add i32 %357, %422\l  %424 = zext i32 %423 to i64\l  %425 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %424\l  %426 = load i32, i32 addrspace(1)* %425, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %427 = add i32 %359, %420\l  %428 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %427\l  store i32 %426, i32 addrspace(3)* %428, align 8, !tbaa !5\l  %429 = add i32 %365, 7\l  %430 = add nsw i32 %429, %3\l  %431 = srem i32 %430, %3\l  %432 = add i32 %357, %431\l  %433 = zext i32 %432 to i64\l  %434 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %433\l  %435 = load i32, i32 addrspace(1)* %434, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %436 = add i32 %359, %429\l  %437 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %436\l  store i32 %435, i32 addrspace(3)* %437, align 4, !tbaa !5\l  %438 = add i32 %365, 8\l  %439 = add i32 %366, 8\l  %440 = icmp eq i32 %439, %363\l  br i1 %440, label %441, label %364, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x53a3320:s0 -> Node0x53a3100;
	Node0x53a3320:s1 -> Node0x53a3320;
	Node0x53a3100 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%441:\l441:                                              \l  %442 = phi i32 [ -2, %354 ], [ %438, %364 ]\l  %443 = icmp eq i32 %360, 0\l  br i1 %443, label %458, label %444\l|{<s0>T|<s1>F}}"];
	Node0x53a3100:s0 -> Node0x5390aa0;
	Node0x53a3100:s1 -> Node0x53a6be0;
	Node0x53a6be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%444:\l444:                                              \l  %445 = phi i32 [ %455, %444 ], [ %442, %441 ]\l  %446 = phi i32 [ %456, %444 ], [ 0, %441 ]\l  %447 = add nsw i32 %445, %3\l  %448 = srem i32 %447, %3\l  %449 = add i32 %357, %448\l  %450 = zext i32 %449 to i64\l  %451 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %450\l  %452 = load i32, i32 addrspace(1)* %451, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %453 = add i32 %359, %445\l  %454 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %453\l  store i32 %452, i32 addrspace(3)* %454, align 4, !tbaa !5\l  %455 = add i32 %445, 1\l  %456 = add i32 %446, 1\l  %457 = icmp eq i32 %456, %360\l  br i1 %457, label %458, label %444, !llvm.loop !17\l|{<s0>T|<s1>F}}"];
	Node0x53a6be0:s0 -> Node0x5390aa0;
	Node0x53a6be0:s1 -> Node0x53a6be0;
	Node0x5390aa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%458:\l458:                                              \l  %459 = mul i32 %6, %4\l  %460 = icmp ult i32 %6, 25\l  br i1 %460, label %538, label %543\l|{<s0>T|<s1>F}}"];
	Node0x5390aa0:s0 -> Node0x53a7750;
	Node0x5390aa0:s1 -> Node0x53a77a0;
	Node0x5391390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{%461:\l461:                                              \l  %462 = phi i32 [ -2, %21 ], [ %535, %461 ]\l  %463 = phi i32 [ 0, %21 ], [ %536, %461 ]\l  %464 = add nsw i32 %462, %3\l  %465 = srem i32 %464, %3\l  %466 = add i32 %16, %465\l  %467 = zext i32 %466 to i64\l  %468 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %467\l  %469 = load i32, i32 addrspace(1)* %468, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %470 = add i32 %462, 2\l  %471 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %470\l  store i32 %469, i32 addrspace(3)* %471, align 8, !tbaa !5\l  %472 = or i32 %462, 1\l  %473 = add nsw i32 %472, %3\l  %474 = srem i32 %473, %3\l  %475 = add i32 %16, %474\l  %476 = zext i32 %475 to i64\l  %477 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %476\l  %478 = load i32, i32 addrspace(1)* %477, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %479 = add i32 %462, 3\l  %480 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %479\l  store i32 %478, i32 addrspace(3)* %480, align 4, !tbaa !5\l  %481 = add i32 %462, 2\l  %482 = add nsw i32 %481, %3\l  %483 = srem i32 %482, %3\l  %484 = add i32 %16, %483\l  %485 = zext i32 %484 to i64\l  %486 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %485\l  %487 = load i32, i32 addrspace(1)* %486, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %488 = add i32 %462, 4\l  %489 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %488\l  store i32 %487, i32 addrspace(3)* %489, align 8, !tbaa !5\l  %490 = add i32 %462, 3\l  %491 = add nsw i32 %490, %3\l  %492 = srem i32 %491, %3\l  %493 = add i32 %16, %492\l  %494 = zext i32 %493 to i64\l  %495 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %494\l  %496 = load i32, i32 addrspace(1)* %495, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %497 = add i32 %462, 5\l  %498 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %497\l  store i32 %496, i32 addrspace(3)* %498, align 4, !tbaa !5\l  %499 = add i32 %462, 4\l  %500 = add nsw i32 %499, %3\l  %501 = srem i32 %500, %3\l  %502 = add i32 %16, %501\l  %503 = zext i32 %502 to i64\l  %504 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %503\l  %505 = load i32, i32 addrspace(1)* %504, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %506 = add i32 %462, 6\l  %507 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %506\l  store i32 %505, i32 addrspace(3)* %507, align 8, !tbaa !5\l  %508 = add i32 %462, 5\l  %509 = add nsw i32 %508, %3\l  %510 = srem i32 %509, %3\l  %511 = add i32 %16, %510\l  %512 = zext i32 %511 to i64\l  %513 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %512\l  %514 = load i32, i32 addrspace(1)* %513, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %515 = add i32 %462, 7\l  %516 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %515\l  store i32 %514, i32 addrspace(3)* %516, align 4, !tbaa !5\l  %517 = add i32 %462, 6\l  %518 = add nsw i32 %517, %3\l  %519 = srem i32 %518, %3\l  %520 = add i32 %16, %519\l  %521 = zext i32 %520 to i64\l  %522 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %521\l  %523 = load i32, i32 addrspace(1)* %522, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %524 = add i32 %462, 8\l  %525 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %524\l  store i32 %523, i32 addrspace(3)* %525, align 8, !tbaa !5\l  %526 = add i32 %462, 7\l  %527 = add nsw i32 %526, %3\l  %528 = srem i32 %527, %3\l  %529 = add i32 %16, %528\l  %530 = zext i32 %529 to i64\l  %531 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %530\l  %532 = load i32, i32 addrspace(1)* %531, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %533 = add i32 %462, 9\l  %534 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %533\l  store i32 %532, i32 addrspace(3)* %534, align 4, !tbaa !5\l  %535 = add i32 %462, 8\l  %536 = add i32 %463, 8\l  %537 = icmp eq i32 %536, %22\l  br i1 %537, label %23, label %461, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x5391390:s0 -> Node0x5391170;
	Node0x5391390:s1 -> Node0x5391390;
	Node0x53a7750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%538:\l538:                                              \l  %539 = zext i32 %6 to i64\l  %540 = getelementptr inbounds double, double addrspace(1)* %1, i64 %539\l  %541 = load double, double addrspace(1)* %540, align 8, !tbaa !18,\l... !amdgpu.noclobber !9\l  %542 = getelementptr inbounds [25 x double], [25 x double] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0, i32 %6\l  store double %541, double addrspace(3)* %542, align 8, !tbaa !18\l  br label %543\l}"];
	Node0x53a7750 -> Node0x53a77a0;
	Node0x53a77a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%543:\l543:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %544 = icmp sgt i32 %4, 0\l  br i1 %544, label %545, label %735\l|{<s0>T|<s1>F}}"];
	Node0x53a77a0:s0 -> Node0x539f7d0;
	Node0x53a77a0:s1 -> Node0x539f820;
	Node0x539f7d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%545:\l545:                                              \l  %546 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %547 = getelementptr i8, i8 addrspace(4)* %546, i64 4\l  %548 = bitcast i8 addrspace(4)* %547 to i16 addrspace(4)*\l  %549 = load i16, i16 addrspace(4)* %548, align 4, !range !20,\l... !invariant.load !9\l  %550 = zext i16 %549 to i32\l  %551 = mul i32 %9, %4\l  %552 = mul i32 %551, %550\l  %553 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 12), align 16, !tbaa !18\l  %554 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 13), align 8, !tbaa !18\l  %555 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 14), align 16, !tbaa !18\l  %556 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 0), align 16, !tbaa !18\l  %557 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 1), align 8, !tbaa !18\l  %558 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 2), align 16, !tbaa !18\l  %559 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 3), align 8, !tbaa !18\l  %560 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 4), align 16, !tbaa !18\l  %561 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 5), align 8, !tbaa !18\l  %562 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 6), align 16, !tbaa !18\l  %563 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 7), align 8, !tbaa !18\l  %564 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 8), align 16, !tbaa !18\l  %565 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 9), align 8, !tbaa !18\l  %566 = shl nsw i32 %11, 1\l  %567 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 10), align 16, !tbaa !18\l  %568 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 11), align 8, !tbaa !18\l  %569 = mul nsw i32 %11, 3\l  %570 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 15), align 8, !tbaa !18\l  %571 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 16), align 16, !tbaa !18\l  %572 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 17), align 8, !tbaa !18\l  %573 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 18), align 16, !tbaa !18\l  %574 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 19), align 8, !tbaa !18\l  %575 = shl nsw i32 %11, 2\l  %576 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 20), align 16, !tbaa !18\l  %577 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 21), align 8, !tbaa !18\l  %578 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 22), align 16, !tbaa !18\l  %579 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 23), align 8, !tbaa !18\l  %580 = load double, double addrspace(3)* getelementptr inbounds ([25 x\l... double], [25 x double] addrspace(3)* @_ZZ9cudaisingPiPdS_iiE5tempW, i32 0,\l... i32 24), align 16, !tbaa !18\l  br label %581\l}"];
	Node0x539f7d0 -> Node0x53b0a70;
	Node0x53b0a70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%581:\l581:                                              \l  %582 = phi i32 [ 0, %545 ], [ %748, %744 ]\l  %583 = add nsw i32 %582, %459\l  %584 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %583\l  %585 = load i32, i32 addrspace(3)* %584, align 4, !tbaa !5\l  %586 = sitofp i32 %585 to double\l  %587 = fmul contract double %556, %586\l  %588 = fadd contract double %587, 0.000000e+00\l  %589 = add i32 %583, 1\l  %590 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %589\l  %591 = load i32, i32 addrspace(3)* %590, align 4, !tbaa !5\l  %592 = sitofp i32 %591 to double\l  %593 = fmul contract double %557, %592\l  %594 = fadd contract double %588, %593\l  %595 = add i32 %583, 2\l  %596 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %595\l  %597 = load i32, i32 addrspace(3)* %596, align 4, !tbaa !5\l  %598 = sitofp i32 %597 to double\l  %599 = fmul contract double %558, %598\l  %600 = fadd contract double %594, %599\l  %601 = add i32 %583, 3\l  %602 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %601\l  %603 = load i32, i32 addrspace(3)* %602, align 4, !tbaa !5\l  %604 = sitofp i32 %603 to double\l  %605 = fmul contract double %559, %604\l  %606 = fadd contract double %600, %605\l  %607 = add i32 %583, 4\l  %608 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %607\l  %609 = load i32, i32 addrspace(3)* %608, align 4, !tbaa !5\l  %610 = sitofp i32 %609 to double\l  %611 = fmul contract double %560, %610\l  %612 = fadd contract double %606, %611\l  %613 = add i32 %583, %11\l  %614 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %613\l  %615 = load i32, i32 addrspace(3)* %614, align 4, !tbaa !5\l  %616 = sitofp i32 %615 to double\l  %617 = fmul contract double %561, %616\l  %618 = fadd contract double %612, %617\l  %619 = add i32 %613, 1\l  %620 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %619\l  %621 = load i32, i32 addrspace(3)* %620, align 4, !tbaa !5\l  %622 = sitofp i32 %621 to double\l  %623 = fmul contract double %562, %622\l  %624 = fadd contract double %618, %623\l  %625 = add i32 %613, 2\l  %626 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %625\l  %627 = load i32, i32 addrspace(3)* %626, align 4, !tbaa !5\l  %628 = sitofp i32 %627 to double\l  %629 = fmul contract double %563, %628\l  %630 = fadd contract double %624, %629\l  %631 = add i32 %613, 3\l  %632 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %631\l  %633 = load i32, i32 addrspace(3)* %632, align 4, !tbaa !5\l  %634 = sitofp i32 %633 to double\l  %635 = fmul contract double %564, %634\l  %636 = fadd contract double %630, %635\l  %637 = add i32 %613, 4\l  %638 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %637\l  %639 = load i32, i32 addrspace(3)* %638, align 4, !tbaa !5\l  %640 = sitofp i32 %639 to double\l  %641 = fmul contract double %565, %640\l  %642 = fadd contract double %636, %641\l  %643 = add i32 %583, %566\l  %644 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %643\l  %645 = load i32, i32 addrspace(3)* %644, align 4, !tbaa !5\l  %646 = sitofp i32 %645 to double\l  %647 = fmul contract double %567, %646\l  %648 = fadd contract double %642, %647\l  %649 = add i32 %643, 1\l  %650 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %649\l  %651 = load i32, i32 addrspace(3)* %650, align 4, !tbaa !5\l  %652 = sitofp i32 %651 to double\l  %653 = fmul contract double %568, %652\l  %654 = fadd contract double %648, %653\l  %655 = add i32 %643, 2\l  %656 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %655\l  %657 = load i32, i32 addrspace(3)* %656, align 4, !tbaa !5\l  %658 = sitofp i32 %657 to double\l  %659 = fmul contract double %553, %658\l  %660 = fadd contract double %654, %659\l  %661 = add i32 %643, 3\l  %662 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %661\l  %663 = load i32, i32 addrspace(3)* %662, align 4, !tbaa !5\l  %664 = sitofp i32 %663 to double\l  %665 = fmul contract double %554, %664\l  %666 = fadd contract double %660, %665\l  %667 = add i32 %643, 4\l  %668 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %667\l  %669 = load i32, i32 addrspace(3)* %668, align 4, !tbaa !5\l  %670 = sitofp i32 %669 to double\l  %671 = fmul contract double %555, %670\l  %672 = fadd contract double %666, %671\l  %673 = add i32 %583, %569\l  %674 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %673\l  %675 = load i32, i32 addrspace(3)* %674, align 4, !tbaa !5\l  %676 = sitofp i32 %675 to double\l  %677 = fmul contract double %570, %676\l  %678 = fadd contract double %672, %677\l  %679 = add i32 %673, 1\l  %680 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %679\l  %681 = load i32, i32 addrspace(3)* %680, align 4, !tbaa !5\l  %682 = sitofp i32 %681 to double\l  %683 = fmul contract double %571, %682\l  %684 = fadd contract double %678, %683\l  %685 = add i32 %673, 2\l  %686 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %685\l  %687 = load i32, i32 addrspace(3)* %686, align 4, !tbaa !5\l  %688 = sitofp i32 %687 to double\l  %689 = fmul contract double %572, %688\l  %690 = fadd contract double %684, %689\l  %691 = add i32 %673, 3\l  %692 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %691\l  %693 = load i32, i32 addrspace(3)* %692, align 4, !tbaa !5\l  %694 = sitofp i32 %693 to double\l  %695 = fmul contract double %573, %694\l  %696 = fadd contract double %690, %695\l  %697 = add i32 %673, 4\l  %698 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %697\l  %699 = load i32, i32 addrspace(3)* %698, align 4, !tbaa !5\l  %700 = sitofp i32 %699 to double\l  %701 = fmul contract double %574, %700\l  %702 = fadd contract double %696, %701\l  %703 = add i32 %583, %575\l  %704 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %703\l  %705 = load i32, i32 addrspace(3)* %704, align 4, !tbaa !5\l  %706 = sitofp i32 %705 to double\l  %707 = fmul contract double %576, %706\l  %708 = fadd contract double %702, %707\l  %709 = add i32 %703, 1\l  %710 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %709\l  %711 = load i32, i32 addrspace(3)* %710, align 4, !tbaa !5\l  %712 = sitofp i32 %711 to double\l  %713 = fmul contract double %577, %712\l  %714 = fadd contract double %708, %713\l  %715 = add i32 %703, 2\l  %716 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %715\l  %717 = load i32, i32 addrspace(3)* %716, align 4, !tbaa !5\l  %718 = sitofp i32 %717 to double\l  %719 = fmul contract double %578, %718\l  %720 = fadd contract double %714, %719\l  %721 = add i32 %703, 3\l  %722 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %721\l  %723 = load i32, i32 addrspace(3)* %722, align 4, !tbaa !5\l  %724 = sitofp i32 %723 to double\l  %725 = fmul contract double %579, %724\l  %726 = fadd contract double %720, %725\l  %727 = add i32 %703, 4\l  %728 = getelementptr inbounds [2605 x i32], [2605 x i32] addrspace(3)*\l... @_ZZ9cudaisingPiPdS_iiE5tempG, i32 0, i32 %727\l  %729 = load i32, i32 addrspace(3)* %728, align 4, !tbaa !5\l  %730 = sitofp i32 %729 to double\l  %731 = fmul contract double %580, %730\l  %732 = fadd contract double %726, %731\l  %733 = add i32 %583, %552\l  %734 = fcmp contract ogt double %732, 0x3EB0C6F7A0B5ED8D\l  br i1 %734, label %736, label %738\l|{<s0>T|<s1>F}}"];
	Node0x53b0a70:s0 -> Node0x53a5430;
	Node0x53b0a70:s1 -> Node0x53b7bd0;
	Node0x539f820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b59970",label="{%735:\l735:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
	Node0x53a5430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d0473d70",label="{%736:\l736:                                              \l  %737 = sext i32 %733 to i64\l  br label %744\l}"];
	Node0x53a5430 -> Node0x53b0b30;
	Node0x53b7bd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d0473d70",label="{%738:\l738:                                              \l  %739 = fcmp contract olt double %732, 0xBEB0C6F7A0B5ED8D\l  %740 = sext i32 %733 to i64\l  br i1 %739, label %744, label %741\l|{<s0>T|<s1>F}}"];
	Node0x53b7bd0:s0 -> Node0x53b0b30;
	Node0x53b7bd0:s1 -> Node0x53b80b0;
	Node0x53b80b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%741:\l741:                                              \l  %742 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %740\l  %743 = load i32, i32 addrspace(1)* %742, align 4, !tbaa !5\l  br label %744\l}"];
	Node0x53b80b0 -> Node0x53b0b30;
	Node0x53b0b30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%744:\l744:                                              \l  %745 = phi i64 [ %740, %741 ], [ %737, %736 ], [ %740, %738 ]\l  %746 = phi i32 [ %743, %741 ], [ 1, %736 ], [ -1, %738 ]\l  %747 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %745\l  store i32 %746, i32 addrspace(1)* %747, align 4, !tbaa !5\l  %748 = add nuw nsw i32 %582, 1\l  %749 = icmp eq i32 %748, %4\l  br i1 %749, label %735, label %581, !llvm.loop !21\l|{<s0>T|<s1>F}}"];
	Node0x53b0b30:s0 -> Node0x539f820;
	Node0x53b0b30:s1 -> Node0x53b0a70;
}
