
MisProyectos/procesadorDeAudio/out/procesadorDeAudio.elf:     file format elf32-littlearm
MisProyectos/procesadorDeAudio/out/procesadorDeAudio.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a002119

Program Header:
0x70000001 off    0x00012c68 vaddr 0x1a002c68 paddr 0x1a002c68 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00005b54 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00002c70 memsz 0x00002c70 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a002c70 align 2**16
         filesz 0x000004b0 memsz 0x000004b0 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c68  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000004b0  10000000  1a002c70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000204b0  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000204b0  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000204b0  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000204b0  2**2
                  CONTENTS
  6 .bss          000056a4  100004b0  100004b0  000004b0  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000204b0  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000204b0  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000204b0  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000204b0  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a002c68  1a002c68  00012c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  000204b0  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  000204b0  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  000204b0  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  000204b0  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  000204b0  2**2
                  CONTENTS
 17 .noinit       00000000  10005b54  10005b54  000204b0  2**2
                  CONTENTS
 18 .debug_info   0001759f  00000000  00000000  000204b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 000040fc  00000000  00000000  00037a4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00009460  00000000  00000000  0003bb4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000be8  00000000  00000000  00044fb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000b48  00000000  00000000  00045b98  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000c570  00000000  00000000  000466e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000f7de  00000000  00000000  00052c50  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001f130  00000000  00000000  0006242e  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000070  00000000  00000000  0008155e  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000039  00000000  00000000  000815ce  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00001abc  00000000  00000000  00081608  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100004b0 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002c68 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10005b54 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a000d30 l     F .text	000000ac uartProcessIRQ
100004c8 l     O .bss	00000004 rxIsrCallbackUART0
100004cc l     O .bss	00000004 txIsrCallbackUART0
100004d0 l     O .bss	00000004 txIsrCallbackUART2
100004d4 l     O .bss	00000004 txIsrCallbackUART3
1a002a20 l     O .text	00000048 lpcUarts
100004d8 l     O .bss	00000004 rxIsrCallbackUART2
100004dc l     O .bss	00000004 rxIsrCallbackUART3
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 ADC_proxyClient.c
00000000 l    df *ABS*	00000000 DAC_hardwareProxy.c
00000000 l    df *ABS*	00000000 ADC_hardwareProxy.c
100004b2 l     O .bss	00000002 dataAcquired
100004b4 l     O .bss	00000008 ADCSetup
00000000 l    df *ABS*	00000000 main.c
100004bc l     O .bss	00000001 debugPrint
00000000 l    df *ABS*	00000000 filterManager.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000434 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0009d0 l     F .text	0000002c gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a000f30 l     F .text	00000002 errorOcurred
1a000f34 l     F .text	00000002 doNothing
1a002a68 l     O .text	00000030 timer_sd
10000438 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_print.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 board.c
1a001264 l     F .text	00000040 Board_LED_Init
1a0012a4 l     F .text	0000003c Board_TEC_Init
1a0012e0 l     F .text	0000003c Board_GPIO_Init
1a00131c l     F .text	00000038 Board_SPI_Init
1a001354 l     F .text	00000024 Board_I2C_Init
1a001378 l     F .text	00000030 Board_ADC_Init
1a002a9c l     O .text	00000012 GpioPorts
1a002ab8 l     O .text	00000008 GpioButtons
1a002ac0 l     O .text	0000000c GpioLeds
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a002acc l     O .text	0000000c InitClkStates
1a002ad8 l     O .text	00000098 pinmuxing
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000478 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001544 l     F .text	0000002c Chip_UART_GetIndex
1a002b70 l     O .text	00000008 UART_BClock
1a002b78 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0016e8 l     F .text	00000014 Chip_ADC_GetClockIndex
1a0016fc l     F .text	00000030 getClkDiv
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0018b4 l     F .text	000000a8 pll_calc_divs
1a00195c l     F .text	00000104 pll_get_frac
1a001a60 l     F .text	00000048 Chip_Clock_FindBaseClock
1a001ccc l     F .text	00000022 Chip_Clock_GetDivRate
100004e0 l     O .bss	00000008 audio_usb_pll_freq
1a002b8c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 timer_18xx_43xx.c
1a001e20 l     F .text	0000002c Chip_TIMER_GetClockIndex
00000000 l    df *ABS*	00000000 dac_18xx_43xx.c
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a002bf8 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a002060 l     F .text	00000014 Chip_SSP_GetClockIndex
1a002074 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 itoa.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 utoa.c
00000000 l    df *ABS*	00000000 test.c
00000000 l    df *ABS*	00000000 
00000000 l       *UND*	00000000 enableGPIOIrq
00000000 l       *UND*	00000000 _printf_float
1a002c68 l       .bss_RAM5	00000000 __init_array_end
1a002c68 l       .bss_RAM5	00000000 __preinit_array_end
00000000 l       *UND*	00000000 disableGPIOIrq
1a002c68 l       .bss_RAM5	00000000 __init_array_start
1a002c68 l       .bss_RAM5	00000000 __preinit_array_start
1a001af4 g     F .text	0000001c Chip_Clock_GetDividerSource
1a002200 g     F .text	0000002e .hidden __gnu_uldivmod_helper
100004f0 g     O .bss	00000001 acquisitionEnable
1a0010c8 g     F .text	00000040 TIMER2_IRQHandler
1a00019c  w    F .text	00000002 DebugMon_Handler
1a0001a8  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001a8  w    F .text	00000002 ADCHS_IRQHandler
1a002234 g     F .text	0000029c .hidden __divdi3
1a000114 g       .text	00000000 __section_table_start
1a0001a8  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a000650 g     F .text	00000088 ADCHARDWAREPROXY_config
1a0001a8  w    F .text	00000002 I2C0_IRQHandler
1a000ef0 g     F .text	0000003e delayRead
100004c4 g     O .bss	00000004 callBackFuncParams
1a000188  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a001848 g     F .text	0000000c Chip_ADC_SetResolution
1a000d00 g     F .text	00000030 SysTick_Handler
1a0015c4 g     F .text	00000040 Chip_UART_SetBaud
1a001158 g     F .text	00000008 printString
1a0001a8  w    F .text	00000002 SDIO_IRQHandler
1a0006d8 g     F .text	00000010 tickTimerHandler
1a0001a8  w    F .text	00000002 ATIMER_IRQHandler
1a0001a0  w    F .text	00000002 PendSV_Handler
1a000184  w    F .text	00000002 NMI_Handler
1a002c70 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001a8  w    F .text	00000002 I2C1_IRQHandler
10005318 g     O .bss	00000008 hpf
1a0001a8  w    F .text	00000002 UART1_IRQHandler
1a0001a8  w    F .text	00000002 GPIO5_IRQHandler
1a0001a8  w    F .text	00000002 CAN1_IRQHandler
53ff5726 g       *ABS*	00000000 __valid_user_code_checksum
1a002c70 g       .ARM.exidx	00000000 _etext
1a0001a8  w    F .text	00000002 USB1_IRQHandler
1a0001a8  w    F .text	00000002 I2S0_IRQHandler
1a001108 g     F .text	00000040 TIMER3_IRQHandler
1a001d58 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000178 g     F .text	0000000a UART0_IRQHandler
1a0001c8 g     F .text	00000012 bss_init
1a001e58 g     F .text	00000018 Chip_TIMER_Reset
1a0001a8  w    F .text	00000002 SGPIO_IRQHandler
100004b0 g     O .bss	00000001 adcDataReadyFlag
1a0021a0 g     F .text	00000000 .hidden __aeabi_uldivmod
10005b54 g       .noinit	00000000 _noinit
1a000ea0 g     F .text	00000018 uartWriteString
10005b50 g     O .bss	00000004 SystemCoreClock
10005320 g     O .bss	00000004 audioChannel
1a001570 g     F .text	00000054 Chip_UART_Init
1a001e70 g     F .text	00000010 Chip_DAC_UpdateValue
1a0004d4 g     F .text	00000020 ADC0_IRQHandler
10000410 g     O .data	00000020 lpf4Khz
1a00173c g     F .text	00000018 readAdcVal
10005324 g     O .bss	000003e8 outVector
1a000194  w    F .text	00000002 UsageFault_Handler
1a001dd4 g     F .text	0000004c Chip_Clock_GetRate
1a0001a8  w    F .text	00000002 GPIO6_IRQHandler
1a001148 g     F .text	0000000e printInitUart
10005b40 g     O .bss	00000008 tickCounter
1a0004f4 g     F .text	0000015c adcChannelEnable
1a001458 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0027b6 g     F .text	00000004 itoa
1a002ab4 g     O .text	00000004 ExtRateIn
1a0001a8  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
10005710 g     O .bss	00000018 waitDelay
10005728 g     O .bss	00000008 lpf
1a0001a8  w    F .text	00000002 GPIO1_IRQHandler
1a0001a8  w    F .text	00000002 SSP0_IRQHandler
1a002c68 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a00172c g     F .text	0000000e setStartMode
1a00273c g     F .text	0000004c __libc_init_array
1a0024d0 g     F .text	0000026a .hidden __udivdi3
100004f4 g     O .bss	00004e20 bufferRx
1a0001a8  w    F .text	00000002 ADC1_IRQHandler
1a0013cc g     F .text	0000003c Board_Init
1a00219c g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001a8  w    F .text	00000002 RTC_IRQHandler
10005b54 g       .bss	00000000 _ebss
1a001854 g     F .text	00000026 Chip_ADC_EnableChannel
1a00104c g     F .text	0000003c TIMER0_IRQHandler
1a000c84 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001a8  w    F .text	00000002 SPI_IRQHandler
1a001514 g     F .text	00000030 Chip_I2C_SetClockRate
1a0001a8  w    F .text	00000002 LCD_IRQHandler
1a001aa8 g     F .text	0000004c Chip_Clock_EnableCrystal
100004e8 g     O .bss	00000008 adcStruct
1a001794 g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0001ac g     F .text	0000001a data_init
1a000938 g     F .text	0000007c filterProcessing
1a0003c0 g     F .text	00000010 DACHARDWAREPROXY_initialize
1a0017f4 g     F .text	00000020 Chip_ADC_SetStartMode
1a001088 g     F .text	00000040 TIMER1_IRQHandler
10005314 g     O .bss	00000002 indexWriteRx
1a0014f0 g     F .text	00000024 Chip_I2C_Init
1a000eb8 g     F .text	0000000a UART2_IRQHandler
1a001160 g     F .text	00000010 printEnter
1a002788 g     F .text	0000002e __itoa
1a001c64 g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a0028e8 g     O .text	00000136 gpioPinsInit
1a000e84 g     F .text	0000001a uartWriteByte
1a00208c g     F .text	00000012 Chip_SSP_SetClockRate
1a000c48 g     F .text	00000016 gpioToggle
1a0001a8  w    F .text	00000002 GPIO2_IRQHandler
1a000f38 g     F .text	0000010c Timer_Init
1a001044 g     F .text	00000008 Timer_microsecondsToTicks
1a001d34 g     F .text	00000024 Chip_Clock_GetBaseClock
100004b0 g       .bss	00000000 _bss
1a00179c g     F .text	00000038 Chip_ADC_ReadStatus
1a001e98 g     F .text	0000001a Chip_DAC_Init
1a001814 g     F .text	00000032 Chip_ADC_SetSampleRate
1a000ed0 g     F .text	00000020 delayInit
1a0001a8  w    F .text	00000002 I2S1_IRQHandler
1a0020a0 g     F .text	0000003e Chip_SSP_SetBitRate
10005730 g     O .bss	00000021 buffer
1a001f0c g     F .text	00000002 Chip_GPIO_Init
1a002ab0 g     O .text	00000004 OscRateIn
1a000e08 g     F .text	0000007c uartInit
10005b54 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001a8  w    F .text	00000002 SSP1_IRQHandler
1a001e4c g     F .text	0000000c Chip_TIMER_Init
1a000178 g       .text	00000000 __bss_section_table_end
1a0009fc g     F .text	0000019c gpioInit
1a002230  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0001a8  w    F .text	00000002 USB0_IRQHandler
1a0001a8  w    F .text	00000002 GPIO3_IRQHandler
1a0001a8  w    F .text	00000002 SCT_IRQHandler
1a0027cc g     F .text	00000078 __utoa
1a001b10 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0027ba g     F .text	00000010 memset
1a00018c  w    F .text	00000002 MemManage_Handler
1a0006e8 g     F .text	00000230 main
1a0003d0 g     F .text	0000001c DACHARDWAREPROXY_config
1a0001a8  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000198  w    F .text	00000002 SVC_Handler
10000430 g     O .data	00000004 DWT_CTRL
1a000ddc g     F .text	00000018 uartTxReady
1a0001a8  w    F .text	00000002 GPIO7_IRQHandler
1a001d64 g     F .text	0000003c Chip_Clock_EnableOpts
1a001b2c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a001eb4 g     F .text	00000058 fpuInit
100003ec g     O .data	00000022 hpf4Khz
1a000300 g     F .text	00000028 ADCPROXYCLIENT_initialize
1a001be4 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001408 g     F .text	0000001c SystemInit
1a0001a8  w    F .text	00000002 SPIFI_IRQHandler
1a0001a8  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000b98 g     F .text	00000058 gpioWrite
1a0004c8 g     F .text	0000000c ADCHARDWAREPROXY_acquireDisable
1a001754 g     F .text	00000040 Chip_ADC_Init
1a001424 g     F .text	00000034 Board_SetupMuxing
1a001604 g     F .text	000000e4 Chip_UART_SetBaudFDR
1a000c60 g     F .text	0000000c tickRead
10005b48 g     O .bss	00000008 tickRateMS
1a00187c g     F .text	00000022 Chip_ADC_SetBurstCmd
1a000918 g     F .text	00000020 continousFilterGain
1a0001a8  w    F .text	00000002 ETH_IRQHandler
100004c0 g     O .bss	00000004 tickHookFunction
10000004 g     O .data	000003e8 inVector10Khz
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a000df4 g     F .text	00000014 uartTxWrite
1a0001a8  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a0003ec g     F .text	00000010 ADCHARDWAREPROXY_initialize
10005b54 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a0020e0 g     F .text	00000038 Chip_SSP_Init
1a0001a8  w    F .text	00000002 GINT0_IRQHandler
1a001e80 g     F .text	00000016 Chip_DAC_SetBias
1a0001a8  w    F .text	00000002 DAC_IRQHandler
1a0013a8 g     F .text	00000024 Board_Debug_Init
10000000 g     O .data	00000001 LED
10005316 g     O .bss	00000002 indexReadRx
1a0017d4 g     F .text	0000001e Chip_ADC_Int_SetChannelCmd
100004b0 g       .data	00000000 _edata
1a0014d0 g     F .text	00000020 Chip_I2C_EventHandler
1a0001a8  w    F .text	00000002 M0SUB_IRQHandler
10005754 g     O .bss	000003e8 inpVector
1a00034c g     F .text	00000074 ADCPROXYCLIENT_access
1a001f10 g     F .text	00000150 Chip_SetupCoreClock
1a0001a8  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a002118 g     F .text	00000084 ResetISR
1a0018a0 g     F .text	00000014 SystemCoreClockUpdate
1a0001a8  w    F .text	00000002 DMA_IRQHandler
1a0001a8  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0003fc g     F .text	000000cc ADCHARDWAREPROXY_unmarshal
1a002230  w    F .text	00000002 .hidden __aeabi_idiv0
1a000190  w    F .text	00000002 BusFault_Handler
1a001da0 g     F .text	00000034 Chip_Clock_Enable
1a000ec4 g     F .text	0000000a UART3_IRQHandler
1a0001a8  w    F .text	00000002 MCPWM_IRQHandler
1a0021d0 g     F .text	0000002e .hidden __gnu_ldivmod_helper
1a0001a8  w    F .text	00000002 M0APP_IRQHandler
1a000bf0 g     F .text	00000058 gpioRead
1a001170 g     F .text	000000f4 boardInit
1a0001a8  w    F .text	00000002 GINT1_IRQHandler
1a000c6c g     F .text	00000018 tickPowerSet
1a001cf0 g     F .text	00000044 Chip_Clock_SetBaseClock
1a0009b4 g     F .text	0000001c cyclesCounterInit
1a0001a8  w    F .text	00000002 GPIO4_IRQHandler
1a000328 g     F .text	00000024 ADCPROXYCLIENT_config
1a0014c4 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 19 21 00 1a 85 01 00 1a 89 01 00 1a     .....!..........
1a000010:	8d 01 00 1a 91 01 00 1a 95 01 00 1a 26 57 ff 53     ............&W.S
	...
1a00002c:	99 01 00 1a 9d 01 00 1a 00 00 00 00 a1 01 00 1a     ................
1a00003c:	01 0d 00 1a a9 01 00 1a a9 01 00 1a a9 01 00 1a     ................
1a00004c:	00 00 00 00 a9 01 00 1a a9 01 00 1a a9 01 00 1a     ................
1a00005c:	a9 01 00 1a a9 01 00 1a a9 01 00 1a a9 01 00 1a     ................
1a00006c:	a9 01 00 1a 4d 10 00 1a 89 10 00 1a c9 10 00 1a     ....M...........
1a00007c:	09 11 00 1a a9 01 00 1a d5 04 00 1a a9 01 00 1a     ................
1a00008c:	a9 01 00 1a a9 01 00 1a a9 01 00 1a a9 01 00 1a     ................
1a00009c:	a9 01 00 1a 79 01 00 1a a9 01 00 1a b9 0e 00 1a     ....y...........
1a0000ac:	c5 0e 00 1a a9 01 00 1a a9 01 00 1a a9 01 00 1a     ................
1a0000bc:	a9 01 00 1a a9 01 00 1a a9 01 00 1a a9 01 00 1a     ................
1a0000cc:	a9 01 00 1a a9 01 00 1a a9 01 00 1a a9 01 00 1a     ................
1a0000dc:	a9 01 00 1a a9 01 00 1a a9 01 00 1a a9 01 00 1a     ................
1a0000ec:	a9 01 00 1a 00 00 00 00 a9 01 00 1a a9 01 00 1a     ................
1a0000fc:	a9 01 00 1a 00 00 00 00 a9 01 00 1a a9 01 00 1a     ................
1a00010c:	a9 01 00 1a a9 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a002c70 	.word	0x1a002c70
1a000118:	10000000 	.word	0x10000000
1a00011c:	000004b0 	.word	0x000004b0
1a000120:	1a002c70 	.word	0x1a002c70
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a002c70 	.word	0x1a002c70
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a002c70 	.word	0x1a002c70
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a002c70 	.word	0x1a002c70
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100004b0 	.word	0x100004b0
1a000154:	000056a4 	.word	0x000056a4
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a000178:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a00017a:	2000      	movs	r0, #0
1a00017c:	f000 fdd8 	bl	1a000d30 <uartProcessIRQ>
1a000180:	bd08      	pop	{r3, pc}
1a000182:	bf00      	nop

1a000184 <NMI_Handler>:
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <NMI_Handler>
1a000186:	bf00      	nop

1a000188 <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <HardFault_Handler>
1a00018a:	bf00      	nop

1a00018c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00018c:	e7fe      	b.n	1a00018c <MemManage_Handler>
1a00018e:	bf00      	nop

1a000190 <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a000190:	e7fe      	b.n	1a000190 <BusFault_Handler>
1a000192:	bf00      	nop

1a000194 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000194:	e7fe      	b.n	1a000194 <UsageFault_Handler>
1a000196:	bf00      	nop

1a000198 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000198:	e7fe      	b.n	1a000198 <SVC_Handler>
1a00019a:	bf00      	nop

1a00019c <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a00019c:	e7fe      	b.n	1a00019c <DebugMon_Handler>
1a00019e:	bf00      	nop

1a0001a0 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a0001a0:	e7fe      	b.n	1a0001a0 <PendSV_Handler>
1a0001a2:	bf00      	nop
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a0001a4:	e7fe      	b.n	1a0001a4 <PendSV_Handler+0x4>
1a0001a6:	bf00      	nop

1a0001a8 <ADC1_IRQHandler>:
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001a8:	e7fe      	b.n	1a0001a8 <ADC1_IRQHandler>
1a0001aa:	bf00      	nop

1a0001ac <data_init>:
// ResetISR() function in order to cope with MCUs with multiple banks of
// memory.
//*****************************************************************************
        __attribute__((section(".after_vectors"
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a0001ac:	b410      	push	{r4}
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001ae:	2300      	movs	r3, #0
1a0001b0:	e004      	b.n	1a0001bc <data_init+0x10>
        *pulDest++ = *pulSrc++;
1a0001b2:	6804      	ldr	r4, [r0, #0]
1a0001b4:	600c      	str	r4, [r1, #0]
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b6:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001b8:	3004      	adds	r0, #4
1a0001ba:	3104      	adds	r1, #4
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001bc:	4293      	cmp	r3, r2
1a0001be:	d3f8      	bcc.n	1a0001b2 <data_init+0x6>
        *pulDest++ = *pulSrc++;
}
1a0001c0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001c4:	4770      	bx	lr
1a0001c6:	bf00      	nop

1a0001c8 <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c8:	2300      	movs	r3, #0
1a0001ca:	e003      	b.n	1a0001d4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001cc:	2200      	movs	r2, #0
1a0001ce:	6002      	str	r2, [r0, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001d0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001d2:	3004      	adds	r0, #4

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001d4:	428b      	cmp	r3, r1
1a0001d6:	d3f9      	bcc.n	1a0001cc <bss_init+0x4>
        *pulDest++ = 0;
}
1a0001d8:	4770      	bx	lr
1a0001da:	bf00      	nop
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <ADCPROXYCLIENT_initialize>:
extern uint16_t indexReadRx, indexWriteRx, bufferRx[RX_BUFFER_LENGTH_ADC];
/*==================[definiciones de funciones externas]=====================*/

/*Funcion publica que inicializa el ADC pro defecto inicializa la frecuencia de meustreo en 400kHz, la resolucion en 10 bits
 *  el canal derecho en el ADC_CH1 y el canal izquierdo en el ADC_CH2*/
void ADCPROXYCLIENT_initialize(void){
1a000300:	b508      	push	{r3, lr}
	ADCHARDWAREPROXY_initialize(CHANNEL0);
1a000302:	4806      	ldr	r0, [pc, #24]	; (1a00031c <ADCPROXYCLIENT_initialize+0x1c>)
1a000304:	f000 f872 	bl	1a0003ec <ADCHARDWAREPROXY_initialize>
	adcStruct.adcSampleRate = AUDIO_SAMPLE_RATE;
1a000308:	4b05      	ldr	r3, [pc, #20]	; (1a000320 <ADCPROXYCLIENT_initialize+0x20>)
1a00030a:	4a06      	ldr	r2, [pc, #24]	; (1a000324 <ADCPROXYCLIENT_initialize+0x24>)
1a00030c:	601a      	str	r2, [r3, #0]
	adcStruct.adcResolution = ADC_10BITS;
1a00030e:	2200      	movs	r2, #0
1a000310:	719a      	strb	r2, [r3, #6]
	adcStruct.adcRightChannel = ADC_CH1;
1a000312:	2201      	movs	r2, #1
1a000314:	715a      	strb	r2, [r3, #5]
	adcStruct.adcLeftChannel = ADC_CH2;
1a000316:	2202      	movs	r2, #2
1a000318:	711a      	strb	r2, [r3, #4]
1a00031a:	bd08      	pop	{r3, pc}
1a00031c:	400e3000 	.word	0x400e3000
1a000320:	100004e8 	.word	0x100004e8
1a000324:	00061a80 	.word	0x00061a80

1a000328 <ADCPROXYCLIENT_config>:
}

/*Funcion publica que configura el ADC*/
void ADCPROXYCLIENT_config(void){
1a000328:	b500      	push	{lr}
1a00032a:	b083      	sub	sp, #12
	ADCHARDWAREPROXY_config(CHANNEL0, BURST_MODE, adcStruct.adcRightChannel, adcStruct.adcSampleRate, adcStruct.adcResolution);
1a00032c:	4905      	ldr	r1, [pc, #20]	; (1a000344 <ADCPROXYCLIENT_config+0x1c>)
1a00032e:	794a      	ldrb	r2, [r1, #5]
1a000330:	680b      	ldr	r3, [r1, #0]
1a000332:	7989      	ldrb	r1, [r1, #6]
1a000334:	9100      	str	r1, [sp, #0]
1a000336:	4804      	ldr	r0, [pc, #16]	; (1a000348 <ADCPROXYCLIENT_config+0x20>)
1a000338:	2100      	movs	r1, #0
1a00033a:	f000 f989 	bl	1a000650 <ADCHARDWAREPROXY_config>
}
1a00033e:	b003      	add	sp, #12
1a000340:	f85d fb04 	ldr.w	pc, [sp], #4
1a000344:	100004e8 	.word	0x100004e8
1a000348:	400e3000 	.word	0x400e3000

1a00034c <ADCPROXYCLIENT_access>:
 * 				bufferActualizado(0) -> Indica que el buffer ha sido actualizado.
 * 				bufferLleno(1) 		 -> Indica que el buffer de adquisicion esta lleno.
 * 				bufferVacio(2) 		 -> Indica que el buffer de adquisicion esta vacio.
 * 				datoAdquirido(3) 	 -> Indica que se ha levantado un dato del buffer de adquisicion.
 **/
uint8_t ADCPROXYCLIENT_access(accessAction_t  action, uint16_t *dataAcquired){
1a00034c:	b508      	push	{r3, lr}
	uint8_t state=0;
	switch(action){
1a00034e:	b110      	cbz	r0, 1a000356 <ADCPROXYCLIENT_access+0xa>
1a000350:	2801      	cmp	r0, #1
1a000352:	d009      	beq.n	1a000368 <ADCPROXYCLIENT_access+0x1c>
1a000354:	e022      	b.n	1a00039c <ADCPROXYCLIENT_access+0x50>
	case adcUpdateValue:
		if(ADCHARDWAREPROXY_unmarshal(CHANNEL0, BURST_MODE, adcStruct.adcRightChannel)){
1a000356:	4814      	ldr	r0, [pc, #80]	; (1a0003a8 <ADCPROXYCLIENT_access+0x5c>)
1a000358:	2100      	movs	r1, #0
1a00035a:	4b14      	ldr	r3, [pc, #80]	; (1a0003ac <ADCPROXYCLIENT_access+0x60>)
1a00035c:	795a      	ldrb	r2, [r3, #5]
1a00035e:	f000 f84d 	bl	1a0003fc <ADCHARDWAREPROXY_unmarshal>
1a000362:	b9e0      	cbnz	r0, 1a00039e <ADCPROXYCLIENT_access+0x52>
			return bufferActualizado; // ADC buffer actualizado
		}else{
			return bufferLleno; // Buffer lleno
1a000364:	2001      	movs	r0, #1
1a000366:	bd08      	pop	{r3, pc}
		}
		break;
	case adcGetValue:
		if (indexReadRx == indexWriteRx)
1a000368:	4b11      	ldr	r3, [pc, #68]	; (1a0003b0 <ADCPROXYCLIENT_access+0x64>)
1a00036a:	881b      	ldrh	r3, [r3, #0]
1a00036c:	4a11      	ldr	r2, [pc, #68]	; (1a0003b4 <ADCPROXYCLIENT_access+0x68>)
1a00036e:	8812      	ldrh	r2, [r2, #0]
1a000370:	4293      	cmp	r3, r2
1a000372:	d016      	beq.n	1a0003a2 <ADCPROXYCLIENT_access+0x56>
				return bufferVacio; // Buffer vacio
			else {
				*dataAcquired = bufferRx[indexReadRx];
1a000374:	4a10      	ldr	r2, [pc, #64]	; (1a0003b8 <ADCPROXYCLIENT_access+0x6c>)
1a000376:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
1a00037a:	800b      	strh	r3, [r1, #0]
				indexReadRx = (indexReadRx+1)%RX_BUFFER_LENGTH_ADC;
1a00037c:	480c      	ldr	r0, [pc, #48]	; (1a0003b0 <ADCPROXYCLIENT_access+0x64>)
1a00037e:	8802      	ldrh	r2, [r0, #0]
1a000380:	3201      	adds	r2, #1
1a000382:	4b0e      	ldr	r3, [pc, #56]	; (1a0003bc <ADCPROXYCLIENT_access+0x70>)
1a000384:	fb83 3102 	smull	r3, r1, r3, r2
1a000388:	17d3      	asrs	r3, r2, #31
1a00038a:	ebc3 3321 	rsb	r3, r3, r1, asr #12
1a00038e:	f242 7110 	movw	r1, #10000	; 0x2710
1a000392:	fb01 2313 	mls	r3, r1, r3, r2
1a000396:	8003      	strh	r3, [r0, #0]
				return datoAdquirido; // valor del adc adquirido
1a000398:	2003      	movs	r0, #3
1a00039a:	bd08      	pop	{r3, pc}
1a00039c:	bd08      	pop	{r3, pc}
uint8_t ADCPROXYCLIENT_access(accessAction_t  action, uint16_t *dataAcquired){
	uint8_t state=0;
	switch(action){
	case adcUpdateValue:
		if(ADCHARDWAREPROXY_unmarshal(CHANNEL0, BURST_MODE, adcStruct.adcRightChannel)){
			return bufferActualizado; // ADC buffer actualizado
1a00039e:	2000      	movs	r0, #0
1a0003a0:	bd08      	pop	{r3, pc}
			return bufferLleno; // Buffer lleno
		}
		break;
	case adcGetValue:
		if (indexReadRx == indexWriteRx)
				return bufferVacio; // Buffer vacio
1a0003a2:	2002      	movs	r0, #2
				indexReadRx = (indexReadRx+1)%RX_BUFFER_LENGTH_ADC;
				return datoAdquirido; // valor del adc adquirido
			}
		break;
	}
}
1a0003a4:	bd08      	pop	{r3, pc}
1a0003a6:	bf00      	nop
1a0003a8:	400e3000 	.word	0x400e3000
1a0003ac:	100004e8 	.word	0x100004e8
1a0003b0:	10005316 	.word	0x10005316
1a0003b4:	10005314 	.word	0x10005314
1a0003b8:	100004f4 	.word	0x100004f4
1a0003bc:	68db8bad 	.word	0x68db8bad

1a0003c0 <DACHARDWAREPROXY_initialize>:

/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

void DACHARDWAREPROXY_initialize(void){
1a0003c0:	b508      	push	{r3, lr}
	Chip_DAC_Init(DAC_CHANNEL);		//Enable DAC channel
1a0003c2:	4802      	ldr	r0, [pc, #8]	; (1a0003cc <DACHARDWAREPROXY_initialize+0xc>)
1a0003c4:	f001 fd68 	bl	1a001e98 <Chip_DAC_Init>
1a0003c8:	bd08      	pop	{r3, pc}
1a0003ca:	bf00      	nop
1a0003cc:	400e1000 	.word	0x400e1000

1a0003d0 <DACHARDWAREPROXY_config>:
}

void DACHARDWAREPROXY_config(void){
1a0003d0:	b508      	push	{r3, lr}
 */
STATIC INLINE void Chip_DAC_ConfigDAConverterControl(LPC_DAC_T *pDAC, uint32_t dacFlags)
{
	uint32_t temp;

	temp = pDAC->CTRL & ~DAC_DACCTRL_MASK;
1a0003d2:	4805      	ldr	r0, [pc, #20]	; (1a0003e8 <DACHARDWAREPROXY_config+0x18>)
1a0003d4:	6843      	ldr	r3, [r0, #4]
1a0003d6:	f023 030f 	bic.w	r3, r3, #15
	pDAC->CTRL = temp | dacFlags;
1a0003da:	f043 0308 	orr.w	r3, r3, #8
1a0003de:	6043      	str	r3, [r0, #4]
	/* Enables the DMA operation and controls DMA timer */
	Chip_DAC_ConfigDAConverterControl(DAC_CHANNEL, DAC_DMA_ENA);
	/* DCAR DMA access */
	/* Update value to DAC buffer*/
	Chip_DAC_UpdateValue(DAC_CHANNEL, 0);
1a0003e0:	2100      	movs	r1, #0
1a0003e2:	f001 fd45 	bl	1a001e70 <Chip_DAC_UpdateValue>
1a0003e6:	bd08      	pop	{r3, pc}
1a0003e8:	400e1000 	.word	0x400e1000

1a0003ec <ADCHARDWAREPROXY_initialize>:
void adcChannelEnable(ADC_CHANNEL_T adcMultiplexedChannel,LPC_ADC_T *channel);
void adcChannelDisableAll(ADC_CHANNEL_T adcMultiplexedChannel,LPC_ADC_T *channel);

/*==================[definiciones de funciones externas]=====================*/

void ADCHARDWAREPROXY_initialize(LPC_ADC_T *channel){
1a0003ec:	b508      	push	{r3, lr}
	Chip_ADC_Init( channel, &ADCSetup );
1a0003ee:	4902      	ldr	r1, [pc, #8]	; (1a0003f8 <ADCHARDWAREPROXY_initialize+0xc>)
1a0003f0:	f001 f9b0 	bl	1a001754 <Chip_ADC_Init>
1a0003f4:	bd08      	pop	{r3, pc}
1a0003f6:	bf00      	nop
1a0003f8:	100004b4 	.word	0x100004b4

1a0003fc <ADCHARDWAREPROXY_unmarshal>:
		break;
	}
}

/* Funcion utilizada para adquirir datos del ADC y guardarlos en el buffer de recepcion*/
uint8_t ADCHARDWAREPROXY_unmarshal(LPC_ADC_T *channel, adcHardwareProxyConfigMode_t mode,ADC_CHANNEL_T adcMultiplexedChannel){
1a0003fc:	b570      	push	{r4, r5, r6, lr}

	 uint16_t analogValue = 0;

	 if( (indexWriteRx+1)%RX_BUFFER_LENGTH_ADC == indexReadRx )
1a0003fe:	4b2c      	ldr	r3, [pc, #176]	; (1a0004b0 <ADCHARDWAREPROXY_unmarshal+0xb4>)
1a000400:	881c      	ldrh	r4, [r3, #0]
1a000402:	1c65      	adds	r5, r4, #1
1a000404:	4b2b      	ldr	r3, [pc, #172]	; (1a0004b4 <ADCHARDWAREPROXY_unmarshal+0xb8>)
1a000406:	fb83 6305 	smull	r6, r3, r3, r5
1a00040a:	17ee      	asrs	r6, r5, #31
1a00040c:	ebc6 3323 	rsb	r3, r6, r3, asr #12
1a000410:	f242 7610 	movw	r6, #10000	; 0x2710
1a000414:	fb06 5313 	mls	r3, r6, r3, r5
1a000418:	4d27      	ldr	r5, [pc, #156]	; (1a0004b8 <ADCHARDWAREPROXY_unmarshal+0xbc>)
1a00041a:	882d      	ldrh	r5, [r5, #0]
1a00041c:	42ab      	cmp	r3, r5
1a00041e:	d040      	beq.n	1a0004a2 <ADCHARDWAREPROXY_unmarshal+0xa6>
	 // Buffer Lleno (error)
		 return 0;
	 else{
		switch(mode){
1a000420:	b111      	cbz	r1, 1a000428 <ADCHARDWAREPROXY_unmarshal+0x2c>
1a000422:	2902      	cmp	r1, #2
1a000424:	d00e      	beq.n	1a000444 <ADCHARDWAREPROXY_unmarshal+0x48>
1a000426:	e03e      	b.n	1a0004a6 <ADCHARDWAREPROXY_unmarshal+0xaa>
				case BURST_MODE:
					if (adcDataReadyFlag == TRUE){
1a000428:	4a24      	ldr	r2, [pc, #144]	; (1a0004bc <ADCHARDWAREPROXY_unmarshal+0xc0>)
1a00042a:	7810      	ldrb	r0, [r2, #0]
1a00042c:	2801      	cmp	r0, #1
1a00042e:	d13c      	bne.n	1a0004aa <ADCHARDWAREPROXY_unmarshal+0xae>
						adcDataReadyFlag = FALSE;
1a000430:	2100      	movs	r1, #0
1a000432:	7011      	strb	r1, [r2, #0]
						bufferRx[indexWriteRx] = dataAcquired;
1a000434:	4a22      	ldr	r2, [pc, #136]	; (1a0004c0 <ADCHARDWAREPROXY_unmarshal+0xc4>)
1a000436:	8811      	ldrh	r1, [r2, #0]
1a000438:	4a22      	ldr	r2, [pc, #136]	; (1a0004c4 <ADCHARDWAREPROXY_unmarshal+0xc8>)
1a00043a:	f822 1014 	strh.w	r1, [r2, r4, lsl #1]
						indexWriteRx=(indexWriteRx+1)%RX_BUFFER_LENGTH_ADC;
1a00043e:	4a1c      	ldr	r2, [pc, #112]	; (1a0004b0 <ADCHARDWAREPROXY_unmarshal+0xb4>)
1a000440:	8013      	strh	r3, [r2, #0]
1a000442:	bd70      	pop	{r4, r5, r6, pc}
1a000444:	4615      	mov	r5, r2
1a000446:	4604      	mov	r4, r0
					}
					break;
				case DMA_MODE:
					break;
				case NORMAL_MODE:
					Chip_ADC_EnableChannel(channel, adcMultiplexedChannel, ENABLE);
1a000448:	4611      	mov	r1, r2
1a00044a:	2201      	movs	r2, #1
1a00044c:	f001 fa02 	bl	1a001854 <Chip_ADC_EnableChannel>
					Chip_ADC_SetStartMode(channel, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a000450:	4620      	mov	r0, r4
1a000452:	2101      	movs	r1, #1
1a000454:	2200      	movs	r2, #0
1a000456:	f001 f9cd 	bl	1a0017f4 <Chip_ADC_SetStartMode>
					while(
							(Chip_ADC_ReadStatus( channel, adcMultiplexedChannel, ADC_DR_DONE_STAT) != SET)
1a00045a:	4620      	mov	r0, r4
1a00045c:	4629      	mov	r1, r5
1a00045e:	2200      	movs	r2, #0
1a000460:	f001 f99c 	bl	1a00179c <Chip_ADC_ReadStatus>
				case DMA_MODE:
					break;
				case NORMAL_MODE:
					Chip_ADC_EnableChannel(channel, adcMultiplexedChannel, ENABLE);
					Chip_ADC_SetStartMode(channel, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
					while(
1a000464:	2801      	cmp	r0, #1
1a000466:	d1f8      	bne.n	1a00045a <ADCHARDWAREPROXY_unmarshal+0x5e>
							(Chip_ADC_ReadStatus( channel, adcMultiplexedChannel, ADC_DR_DONE_STAT) != SET)
					   );
					   //Chip_ADC_ReadValue( channel, adcMultiplexedChannel, &analogValue );
					   Chip_ADC_ReadValue( channel, adcMultiplexedChannel, &bufferRx[indexWriteRx] );
1a000468:	4e11      	ldr	r6, [pc, #68]	; (1a0004b0 <ADCHARDWAREPROXY_unmarshal+0xb4>)
1a00046a:	8832      	ldrh	r2, [r6, #0]
1a00046c:	4620      	mov	r0, r4
1a00046e:	4629      	mov	r1, r5
1a000470:	4b14      	ldr	r3, [pc, #80]	; (1a0004c4 <ADCHARDWAREPROXY_unmarshal+0xc8>)
1a000472:	eb03 0242 	add.w	r2, r3, r2, lsl #1
1a000476:	f001 f98d 	bl	1a001794 <Chip_ADC_ReadValue>
					   Chip_ADC_EnableChannel( channel, adcMultiplexedChannel, DISABLE );
1a00047a:	4620      	mov	r0, r4
1a00047c:	4629      	mov	r1, r5
1a00047e:	2200      	movs	r2, #0
1a000480:	f001 f9e8 	bl	1a001854 <Chip_ADC_EnableChannel>
					   indexWriteRx=(indexWriteRx+1)%RX_BUFFER_LENGTH_ADC;
1a000484:	8832      	ldrh	r2, [r6, #0]
1a000486:	3201      	adds	r2, #1
1a000488:	4b0a      	ldr	r3, [pc, #40]	; (1a0004b4 <ADCHARDWAREPROXY_unmarshal+0xb8>)
1a00048a:	fb83 3102 	smull	r3, r1, r3, r2
1a00048e:	17d3      	asrs	r3, r2, #31
1a000490:	ebc3 3321 	rsb	r3, r3, r1, asr #12
1a000494:	f242 7110 	movw	r1, #10000	; 0x2710
1a000498:	fb01 2313 	mls	r3, r1, r3, r2
1a00049c:	8033      	strh	r3, [r6, #0]
					break;
				default:
					break;
		}
		return 1;
1a00049e:	2001      	movs	r0, #1
					   );
					   //Chip_ADC_ReadValue( channel, adcMultiplexedChannel, &analogValue );
					   Chip_ADC_ReadValue( channel, adcMultiplexedChannel, &bufferRx[indexWriteRx] );
					   Chip_ADC_EnableChannel( channel, adcMultiplexedChannel, DISABLE );
					   indexWriteRx=(indexWriteRx+1)%RX_BUFFER_LENGTH_ADC;
					break;
1a0004a0:	bd70      	pop	{r4, r5, r6, pc}

	 uint16_t analogValue = 0;

	 if( (indexWriteRx+1)%RX_BUFFER_LENGTH_ADC == indexReadRx )
	 // Buffer Lleno (error)
		 return 0;
1a0004a2:	2000      	movs	r0, #0
1a0004a4:	bd70      	pop	{r4, r5, r6, pc}
					   indexWriteRx=(indexWriteRx+1)%RX_BUFFER_LENGTH_ADC;
					break;
				default:
					break;
		}
		return 1;
1a0004a6:	2001      	movs	r0, #1
1a0004a8:	bd70      	pop	{r4, r5, r6, pc}
1a0004aa:	2001      	movs	r0, #1
	 }
	//return analogValue;
}
1a0004ac:	bd70      	pop	{r4, r5, r6, pc}
1a0004ae:	bf00      	nop
1a0004b0:	10005314 	.word	0x10005314
1a0004b4:	68db8bad 	.word	0x68db8bad
1a0004b8:	10005316 	.word	0x10005316
1a0004bc:	100004b0 	.word	0x100004b0
1a0004c0:	100004b2 	.word	0x100004b2
1a0004c4:	100004f4 	.word	0x100004f4

1a0004c8 <ADCHARDWAREPROXY_acquireDisable>:
void ADCHARDWAREPROXY_acquireEnable(void){
	acquisitionEnable = TRUE;
}

void ADCHARDWAREPROXY_acquireDisable(void){
	acquisitionEnable = FALSE;
1a0004c8:	2200      	movs	r2, #0
1a0004ca:	4b01      	ldr	r3, [pc, #4]	; (1a0004d0 <ADCHARDWAREPROXY_acquireDisable+0x8>)
1a0004cc:	701a      	strb	r2, [r3, #0]
1a0004ce:	4770      	bx	lr
1a0004d0:	100004f0 	.word	0x100004f0

1a0004d4 <ADC0_IRQHandler>:
}


void ADC0_IRQHandler(void){
1a0004d4:	b508      	push	{r3, lr}
	adcDataReadyFlag = TRUE;
1a0004d6:	2101      	movs	r1, #1
1a0004d8:	4b03      	ldr	r3, [pc, #12]	; (1a0004e8 <ADC0_IRQHandler+0x14>)
1a0004da:	7019      	strb	r1, [r3, #0]
	Chip_ADC_ReadValue(LPC_ADC0, ADC_CH1, &dataAcquired);
1a0004dc:	4803      	ldr	r0, [pc, #12]	; (1a0004ec <ADC0_IRQHandler+0x18>)
1a0004de:	4a04      	ldr	r2, [pc, #16]	; (1a0004f0 <ADC0_IRQHandler+0x1c>)
1a0004e0:	f001 f958 	bl	1a001794 <Chip_ADC_ReadValue>
1a0004e4:	bd08      	pop	{r3, pc}
1a0004e6:	bf00      	nop
1a0004e8:	100004b0 	.word	0x100004b0
1a0004ec:	400e3000 	.word	0x400e3000
1a0004f0:	100004b2 	.word	0x100004b2

1a0004f4 <adcChannelEnable>:

}

void adcChannelEnable(ADC_CHANNEL_T adcMultiplexedChannel,LPC_ADC_T *channel){
1a0004f4:	b510      	push	{r4, lr}
1a0004f6:	460c      	mov	r4, r1

	switch (adcMultiplexedChannel){
1a0004f8:	3801      	subs	r0, #1
1a0004fa:	2803      	cmp	r0, #3
1a0004fc:	f200 80a7 	bhi.w	1a00064e <adcChannelEnable+0x15a>
1a000500:	e8df f000 	tbb	[pc, r0]
1a000504:	7d542b02 	.word	0x7d542b02
	case ADC_CH1:
		/* Enable channel*/
		Chip_ADC_EnableChannel( channel,ADC_CH1, ENABLE );
1a000508:	4608      	mov	r0, r1
1a00050a:	2101      	movs	r1, #1
1a00050c:	460a      	mov	r2, r1
1a00050e:	f001 f9a1 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH1, ENABLE ); // habilita la interrupcion de conversion para el channel
1a000512:	4620      	mov	r0, r4
1a000514:	2101      	movs	r1, #1
1a000516:	460a      	mov	r2, r1
1a000518:	f001 f95c 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		/* Disable the rest off the channels */
		Chip_ADC_EnableChannel( channel, ADC_CH2, DISABLE );
1a00051c:	4620      	mov	r0, r4
1a00051e:	2102      	movs	r1, #2
1a000520:	2200      	movs	r2, #0
1a000522:	f001 f997 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH2, DISABLE );
1a000526:	4620      	mov	r0, r4
1a000528:	2102      	movs	r1, #2
1a00052a:	2200      	movs	r2, #0
1a00052c:	f001 f952 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH3, DISABLE );
1a000530:	4620      	mov	r0, r4
1a000532:	2103      	movs	r1, #3
1a000534:	2200      	movs	r2, #0
1a000536:	f001 f98d 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH3, DISABLE );
1a00053a:	4620      	mov	r0, r4
1a00053c:	2103      	movs	r1, #3
1a00053e:	2200      	movs	r2, #0
1a000540:	f001 f948 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH4, DISABLE );
1a000544:	4620      	mov	r0, r4
1a000546:	2104      	movs	r1, #4
1a000548:	2200      	movs	r2, #0
1a00054a:	f001 f983 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH4, DISABLE );
1a00054e:	4620      	mov	r0, r4
1a000550:	2104      	movs	r1, #4
1a000552:	2200      	movs	r2, #0
1a000554:	f001 f93e 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>
		break;
1a000558:	bd10      	pop	{r4, pc}
	case ADC_CH2:
		/* Enable channel*/
		Chip_ADC_EnableChannel( channel,ADC_CH2, ENABLE );
1a00055a:	4608      	mov	r0, r1
1a00055c:	2102      	movs	r1, #2
1a00055e:	2201      	movs	r2, #1
1a000560:	f001 f978 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH2, ENABLE ); // habilita la interrupcion de conversion para el channel
1a000564:	4620      	mov	r0, r4
1a000566:	2102      	movs	r1, #2
1a000568:	2201      	movs	r2, #1
1a00056a:	f001 f933 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		/* Disable the rest off the channels */
		Chip_ADC_EnableChannel( channel, ADC_CH1, DISABLE );
1a00056e:	4620      	mov	r0, r4
1a000570:	2101      	movs	r1, #1
1a000572:	2200      	movs	r2, #0
1a000574:	f001 f96e 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH1, DISABLE );
1a000578:	4620      	mov	r0, r4
1a00057a:	2101      	movs	r1, #1
1a00057c:	2200      	movs	r2, #0
1a00057e:	f001 f929 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH3, DISABLE );
1a000582:	4620      	mov	r0, r4
1a000584:	2103      	movs	r1, #3
1a000586:	2200      	movs	r2, #0
1a000588:	f001 f964 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH3, DISABLE );
1a00058c:	4620      	mov	r0, r4
1a00058e:	2103      	movs	r1, #3
1a000590:	2200      	movs	r2, #0
1a000592:	f001 f91f 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH4, DISABLE );
1a000596:	4620      	mov	r0, r4
1a000598:	2104      	movs	r1, #4
1a00059a:	2200      	movs	r2, #0
1a00059c:	f001 f95a 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH4, DISABLE );
1a0005a0:	4620      	mov	r0, r4
1a0005a2:	2104      	movs	r1, #4
1a0005a4:	2200      	movs	r2, #0
1a0005a6:	f001 f915 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>
		break;
1a0005aa:	bd10      	pop	{r4, pc}
	case ADC_CH3:
		/* Enable channel*/
		Chip_ADC_EnableChannel( channel,ADC_CH3, ENABLE );
1a0005ac:	4608      	mov	r0, r1
1a0005ae:	2103      	movs	r1, #3
1a0005b0:	2201      	movs	r2, #1
1a0005b2:	f001 f94f 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH3, ENABLE ); // habilita la interrupcion de conversion para el channel
1a0005b6:	4620      	mov	r0, r4
1a0005b8:	2103      	movs	r1, #3
1a0005ba:	2201      	movs	r2, #1
1a0005bc:	f001 f90a 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		/* Disable the rest off the channels */
		Chip_ADC_EnableChannel( channel, ADC_CH2, DISABLE );
1a0005c0:	4620      	mov	r0, r4
1a0005c2:	2102      	movs	r1, #2
1a0005c4:	2200      	movs	r2, #0
1a0005c6:	f001 f945 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH2, DISABLE );
1a0005ca:	4620      	mov	r0, r4
1a0005cc:	2102      	movs	r1, #2
1a0005ce:	2200      	movs	r2, #0
1a0005d0:	f001 f900 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH1, DISABLE );
1a0005d4:	4620      	mov	r0, r4
1a0005d6:	2101      	movs	r1, #1
1a0005d8:	2200      	movs	r2, #0
1a0005da:	f001 f93b 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH1, DISABLE );
1a0005de:	4620      	mov	r0, r4
1a0005e0:	2101      	movs	r1, #1
1a0005e2:	2200      	movs	r2, #0
1a0005e4:	f001 f8f6 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH4, DISABLE );
1a0005e8:	4620      	mov	r0, r4
1a0005ea:	2104      	movs	r1, #4
1a0005ec:	2200      	movs	r2, #0
1a0005ee:	f001 f931 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH4, DISABLE );
1a0005f2:	4620      	mov	r0, r4
1a0005f4:	2104      	movs	r1, #4
1a0005f6:	2200      	movs	r2, #0
1a0005f8:	f001 f8ec 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>
		break;
1a0005fc:	bd10      	pop	{r4, pc}
	case ADC_CH4:
		/* Enable channel*/
		Chip_ADC_EnableChannel( channel,ADC_CH4, ENABLE );
1a0005fe:	4608      	mov	r0, r1
1a000600:	2104      	movs	r1, #4
1a000602:	2201      	movs	r2, #1
1a000604:	f001 f926 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH4, ENABLE ); // habilita la interrupcion de conversion para el channel
1a000608:	4620      	mov	r0, r4
1a00060a:	2104      	movs	r1, #4
1a00060c:	2201      	movs	r2, #1
1a00060e:	f001 f8e1 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		/* Disable the rest off the channels */
		Chip_ADC_EnableChannel( channel, ADC_CH2, DISABLE );
1a000612:	4620      	mov	r0, r4
1a000614:	2102      	movs	r1, #2
1a000616:	2200      	movs	r2, #0
1a000618:	f001 f91c 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH2, DISABLE );
1a00061c:	4620      	mov	r0, r4
1a00061e:	2102      	movs	r1, #2
1a000620:	2200      	movs	r2, #0
1a000622:	f001 f8d7 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH3, DISABLE );
1a000626:	4620      	mov	r0, r4
1a000628:	2103      	movs	r1, #3
1a00062a:	2200      	movs	r2, #0
1a00062c:	f001 f912 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH3, DISABLE );
1a000630:	4620      	mov	r0, r4
1a000632:	2103      	movs	r1, #3
1a000634:	2200      	movs	r2, #0
1a000636:	f001 f8cd 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>

		Chip_ADC_EnableChannel( channel, ADC_CH1, DISABLE );
1a00063a:	4620      	mov	r0, r4
1a00063c:	2101      	movs	r1, #1
1a00063e:	2200      	movs	r2, #0
1a000640:	f001 f908 	bl	1a001854 <Chip_ADC_EnableChannel>
		Chip_ADC_Int_SetChannelCmd( channel, ADC_CH1, DISABLE );
1a000644:	4620      	mov	r0, r4
1a000646:	2101      	movs	r1, #1
1a000648:	2200      	movs	r2, #0
1a00064a:	f001 f8c3 	bl	1a0017d4 <Chip_ADC_Int_SetChannelCmd>
1a00064e:	bd10      	pop	{r4, pc}

1a000650 <ADCHARDWAREPROXY_config>:

void ADCHARDWAREPROXY_initialize(LPC_ADC_T *channel){
	Chip_ADC_Init( channel, &ADCSetup );
}

void ADCHARDWAREPROXY_config(LPC_ADC_T *channel,adcHardwareProxyConfigMode_t mode,ADC_CHANNEL_T adcMultiplexedChannel,uint32_t adcSampleRate, uint8_t resolution){
1a000650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000654:	4604      	mov	r4, r0
1a000656:	4615      	mov	r5, r2
1a000658:	461f      	mov	r7, r3
1a00065a:	f89d 6018 	ldrb.w	r6, [sp, #24]

	switch(mode){
1a00065e:	b119      	cbz	r1, 1a000668 <ADCHARDWAREPROXY_config+0x18>
1a000660:	2902      	cmp	r1, #2
1a000662:	d01a      	beq.n	1a00069a <ADCHARDWAREPROXY_config+0x4a>
1a000664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

		case BURST_MODE:
			/* Enable burst mode */
			Chip_ADC_SetBurstCmd( channel, ENABLE );
1a000668:	2101      	movs	r1, #1
1a00066a:	f001 f907 	bl	1a00187c <Chip_ADC_SetBurstCmd>
			/* Set sample rate to 44KHz */
			Chip_ADC_SetSampleRate( channel, &ADCSetup, adcSampleRate );
1a00066e:	f8df 8064 	ldr.w	r8, [pc, #100]	; 1a0006d4 <ADCHARDWAREPROXY_config+0x84>
1a000672:	4620      	mov	r0, r4
1a000674:	4641      	mov	r1, r8
1a000676:	463a      	mov	r2, r7
1a000678:	f001 f8cc 	bl	1a001814 <Chip_ADC_SetSampleRate>
			Chip_ADC_SetResolution( channel, &ADCSetup, resolution);
1a00067c:	4620      	mov	r0, r4
1a00067e:	4641      	mov	r1, r8
1a000680:	4632      	mov	r2, r6
1a000682:	f001 f8e1 	bl	1a001848 <Chip_ADC_SetResolution>
			/* Enable channel 1, disable the rest */
			adcChannelEnable(adcMultiplexedChannel,channel);
1a000686:	4628      	mov	r0, r5
1a000688:	4621      	mov	r1, r4
1a00068a:	f7ff ff33 	bl	1a0004f4 <adcChannelEnable>
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a00068e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
1a000692:	4b0f      	ldr	r3, [pc, #60]	; (1a0006d0 <ADCHARDWAREPROXY_config+0x80>)
1a000694:	601a      	str	r2, [r3, #0]
1a000696:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			break;
		case DMA_MODE:
			break;
		case NORMAL_MODE:
			/* Enable burst mode */
			Chip_ADC_SetBurstCmd( channel, DISABLE );
1a00069a:	2100      	movs	r1, #0
1a00069c:	f001 f8ee 	bl	1a00187c <Chip_ADC_SetBurstCmd>
			/* Set sample rate to 44KHz */
			Chip_ADC_SetSampleRate( channel, &ADCSetup, adcSampleRate );
1a0006a0:	f8df 8030 	ldr.w	r8, [pc, #48]	; 1a0006d4 <ADCHARDWAREPROXY_config+0x84>
1a0006a4:	4620      	mov	r0, r4
1a0006a6:	4641      	mov	r1, r8
1a0006a8:	463a      	mov	r2, r7
1a0006aa:	f001 f8b3 	bl	1a001814 <Chip_ADC_SetSampleRate>
			Chip_ADC_SetResolution( channel, &ADCSetup, resolution);
1a0006ae:	4620      	mov	r0, r4
1a0006b0:	4641      	mov	r1, r8
1a0006b2:	4632      	mov	r2, r6
1a0006b4:	f001 f8c8 	bl	1a001848 <Chip_ADC_SetResolution>
			/* Enable channel 1, disable the rest */
			adcChannelEnable(adcMultiplexedChannel,channel);
1a0006b8:	4628      	mov	r0, r5
1a0006ba:	4621      	mov	r1, r4
1a0006bc:	f7ff ff1a 	bl	1a0004f4 <adcChannelEnable>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1a0006c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
1a0006c4:	4b02      	ldr	r3, [pc, #8]	; (1a0006d0 <ADCHARDWAREPROXY_config+0x80>)
1a0006c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
1a0006ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0006ce:	bf00      	nop
1a0006d0:	e000e100 	.word	0xe000e100
1a0006d4:	100004b4 	.word	0x100004b4

1a0006d8 <tickTimerHandler>:
   return 0;
}
/*==================[definiciones de funciones internas]=====================*/
// Funcion que se ejecuta cada vez que se desborda el TIMER 1
// El TIMER 1 se desborda con una frecuencia de 100KHz
void tickTimerHandler( void *ptr ){
1a0006d8:	b508      	push	{r3, lr}
	if(ADCPROXYCLIENT_access(adcUpdateValue, &audioChannel.audioRightChannel) == bufferLleno){
1a0006da:	2000      	movs	r0, #0
1a0006dc:	4901      	ldr	r1, [pc, #4]	; (1a0006e4 <tickTimerHandler+0xc>)
1a0006de:	f7ff fe35 	bl	1a00034c <ADCPROXYCLIENT_access>
1a0006e2:	bd08      	pop	{r3, pc}
1a0006e4:	10005322 	.word	0x10005322

1a0006e8 <main>:
#endif
/*==================[declaraciones de funciones internas]====================*/
void tickTimerHandler( void *ptr );
/*==================[declaraciones de funciones externas]====================*/
/*==================[funcion principal]======================================*/
int main( void ){
1a0006e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0006ec:	b084      	sub	sp, #16
// ---------------------CONFIGURACIONES INICIALES-----------------------------
#ifdef TEST_OFFLINE_ENABLE
	volatile uint32_t * DWT_CTRL   = (uint32_t *)0xE0001000;
	volatile uint32_t * DWT_CYCCNT = (uint32_t *)0xE0001004;

	volatile uint32_t cyclesC=0;
1a0006ee:	2500      	movs	r5, #0
1a0006f0:	9503      	str	r5, [sp, #12]
#endif
   // Inicializacion y configuracion de la plataforma
   boardConfig();
1a0006f2:	f000 fd3d 	bl	1a001170 <boardInit>
   ADCHARDWAREPROXY_acquireDisable();
1a0006f6:	f7ff fee7 	bl	1a0004c8 <ADCHARDWAREPROXY_acquireDisable>

#ifdef TEST_OFFLINE_ENABLE
   *DWT_CTRL  |= 1;
1a0006fa:	4a6e      	ldr	r2, [pc, #440]	; (1a0008b4 <main+0x1cc>)
1a0006fc:	6813      	ldr	r3, [r2, #0]
1a0006fe:	f043 0301 	orr.w	r3, r3, #1
1a000702:	6013      	str	r3, [r2, #0]
#endif

   // Inicializacion de UART_USB como salida de consola de debug
   debugPrintConfigUart( UART_USB, 115200 );
1a000704:	4c6c      	ldr	r4, [pc, #432]	; (1a0008b8 <main+0x1d0>)
1a000706:	4620      	mov	r0, r4
1a000708:	2103      	movs	r1, #3
1a00070a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
1a00070e:	f000 fd1b 	bl	1a001148 <printInitUart>
   debugPrintlnString( "UART_USB configurada.\n\r" );
1a000712:	7820      	ldrb	r0, [r4, #0]
1a000714:	4969      	ldr	r1, [pc, #420]	; (1a0008bc <main+0x1d4>)
1a000716:	f000 fd1f 	bl	1a001158 <printString>
1a00071a:	7820      	ldrb	r0, [r4, #0]
1a00071c:	f000 fd20 	bl	1a001160 <printEnter>

   //Inicializacion y configuracion del conversor digital-analogico DAC
   debugPrintlnString("Inicializando DAC..");
1a000720:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 1a000914 <main+0x22c>
1a000724:	7820      	ldrb	r0, [r4, #0]
1a000726:	4641      	mov	r1, r8
1a000728:	f000 fd16 	bl	1a001158 <printString>
1a00072c:	7820      	ldrb	r0, [r4, #0]
1a00072e:	f000 fd17 	bl	1a001160 <printEnter>
   DACHARDWAREPROXY_initialize();
1a000732:	f7ff fe45 	bl	1a0003c0 <DACHARDWAREPROXY_initialize>
   debugPrintlnString("DAC Inicializado\n\r");
1a000736:	4f62      	ldr	r7, [pc, #392]	; (1a0008c0 <main+0x1d8>)
1a000738:	7820      	ldrb	r0, [r4, #0]
1a00073a:	4639      	mov	r1, r7
1a00073c:	f000 fd0c 	bl	1a001158 <printString>
1a000740:	7820      	ldrb	r0, [r4, #0]
1a000742:	f000 fd0d 	bl	1a001160 <printEnter>
   DACHARDWAREPROXY_config();
1a000746:	f7ff fe43 	bl	1a0003d0 <DACHARDWAREPROXY_config>
   debugPrintlnString("DAC Configurad0\n\r");
1a00074a:	7820      	ldrb	r0, [r4, #0]
1a00074c:	495d      	ldr	r1, [pc, #372]	; (1a0008c4 <main+0x1dc>)
1a00074e:	f000 fd03 	bl	1a001158 <printString>
1a000752:	7820      	ldrb	r0, [r4, #0]
1a000754:	f000 fd04 	bl	1a001160 <printEnter>

   //Inicializacion y configuracion del conversor analogico-digital ADC
   debugPrintlnString("Inicializando ADC..");
1a000758:	4e5b      	ldr	r6, [pc, #364]	; (1a0008c8 <main+0x1e0>)
1a00075a:	7820      	ldrb	r0, [r4, #0]
1a00075c:	4631      	mov	r1, r6
1a00075e:	f000 fcfb 	bl	1a001158 <printString>
1a000762:	7820      	ldrb	r0, [r4, #0]
1a000764:	f000 fcfc 	bl	1a001160 <printEnter>

   //Inicializo DAC
   debugPrintlnString( "Inicializando DAC.." );
1a000768:	7820      	ldrb	r0, [r4, #0]
1a00076a:	4641      	mov	r1, r8
1a00076c:	f000 fcf4 	bl	1a001158 <printString>
1a000770:	7820      	ldrb	r0, [r4, #0]
1a000772:	f000 fcf5 	bl	1a001160 <printEnter>
   DACHARDWAREPROXY_initialize();
1a000776:	f7ff fe23 	bl	1a0003c0 <DACHARDWAREPROXY_initialize>
   debugPrintlnString( "DAC Inicializado\n\r" );
1a00077a:	7820      	ldrb	r0, [r4, #0]
1a00077c:	4639      	mov	r1, r7
1a00077e:	f000 fceb 	bl	1a001158 <printString>
1a000782:	7820      	ldrb	r0, [r4, #0]
1a000784:	f000 fcec 	bl	1a001160 <printEnter>
   DACHARDWAREPROXY_config();
1a000788:	f7ff fe22 	bl	1a0003d0 <DACHARDWAREPROXY_config>
   debugPrintlnString( "DAC Configurado\n\r" );
1a00078c:	7820      	ldrb	r0, [r4, #0]
1a00078e:	494f      	ldr	r1, [pc, #316]	; (1a0008cc <main+0x1e4>)
1a000790:	f000 fce2 	bl	1a001158 <printString>
1a000794:	7820      	ldrb	r0, [r4, #0]
1a000796:	f000 fce3 	bl	1a001160 <printEnter>

   //Inicializo ADC
   debugPrintlnString( "Inicializando ADC.." );
1a00079a:	7820      	ldrb	r0, [r4, #0]
1a00079c:	4631      	mov	r1, r6
1a00079e:	f000 fcdb 	bl	1a001158 <printString>
1a0007a2:	7820      	ldrb	r0, [r4, #0]
1a0007a4:	f000 fcdc 	bl	1a001160 <printEnter>
   ADCPROXYCLIENT_initialize();
1a0007a8:	f7ff fdaa 	bl	1a000300 <ADCPROXYCLIENT_initialize>

   //Inicializacion de la esctructura de manejo del ADC
   adcStruct.adcSampleRate = AUDIO_SAMPLE_RATE;
1a0007ac:	4b48      	ldr	r3, [pc, #288]	; (1a0008d0 <main+0x1e8>)
1a0007ae:	4a49      	ldr	r2, [pc, #292]	; (1a0008d4 <main+0x1ec>)
1a0007b0:	601a      	str	r2, [r3, #0]
   adcStruct.adcResolution = ADC_10BITS;
1a0007b2:	719d      	strb	r5, [r3, #6]
   adcStruct.adcRightChannel = ADC_CH1;
1a0007b4:	2601      	movs	r6, #1
1a0007b6:	715e      	strb	r6, [r3, #5]
   adcStruct.adcLeftChannel = ADC_CH2;
1a0007b8:	2202      	movs	r2, #2
1a0007ba:	711a      	strb	r2, [r3, #4]
   debugPrintlnString("ADC Inicializado\n\r");
1a0007bc:	7820      	ldrb	r0, [r4, #0]
1a0007be:	4946      	ldr	r1, [pc, #280]	; (1a0008d8 <main+0x1f0>)
1a0007c0:	f000 fcca 	bl	1a001158 <printString>
1a0007c4:	7820      	ldrb	r0, [r4, #0]
1a0007c6:	f000 fccb 	bl	1a001160 <printEnter>

   ADCPROXYCLIENT_config();
1a0007ca:	f7ff fdad 	bl	1a000328 <ADCPROXYCLIENT_config>
   debugPrintlnString("ADC Configurado\n\r");
1a0007ce:	7820      	ldrb	r0, [r4, #0]
1a0007d0:	4942      	ldr	r1, [pc, #264]	; (1a0008dc <main+0x1f4>)
1a0007d2:	f000 fcc1 	bl	1a001158 <printString>
1a0007d6:	7820      	ldrb	r0, [r4, #0]
1a0007d8:	f000 fcc2 	bl	1a001160 <printEnter>

   gpioWrite(LED2,ON); // Board Alive
1a0007dc:	202c      	movs	r0, #44	; 0x2c
1a0007de:	4631      	mov	r1, r6
1a0007e0:	f000 f9da 	bl	1a000b98 <gpioWrite>
   gpioWrite(LED3,ON); // Board Alive
1a0007e4:	202d      	movs	r0, #45	; 0x2d
1a0007e6:	4631      	mov	r1, r6
1a0007e8:	f000 f9d6 	bl	1a000b98 <gpioWrite>

   lpf.filterSize = sizeof(lpf4Khz)/sizeof(int16_t);
1a0007ec:	4c3c      	ldr	r4, [pc, #240]	; (1a0008e0 <main+0x1f8>)
1a0007ee:	2010      	movs	r0, #16
1a0007f0:	7020      	strb	r0, [r4, #0]
   lpf.filterGain = continousFilterGain(lpf.filterSize, &lpf4Khz[0]);
1a0007f2:	493c      	ldr	r1, [pc, #240]	; (1a0008e4 <main+0x1fc>)
1a0007f4:	f000 f890 	bl	1a000918 <continousFilterGain>
1a0007f8:	6060      	str	r0, [r4, #4]

   hpf.filterSize = sizeof(hpf4Khz)/sizeof(int16_t);
1a0007fa:	4e3b      	ldr	r6, [pc, #236]	; (1a0008e8 <main+0x200>)
1a0007fc:	2311      	movs	r3, #17
1a0007fe:	7033      	strb	r3, [r6, #0]
   hpf.filterGain = continousFilterGain(lpf.filterSize, &hpf4Khz[0]);
1a000800:	7820      	ldrb	r0, [r4, #0]
1a000802:	493a      	ldr	r1, [pc, #232]	; (1a0008ec <main+0x204>)
1a000804:	f000 f888 	bl	1a000918 <continousFilterGain>
1a000808:	6070      	str	r0, [r6, #4]

   uint16_t j;

   for (j=0; j<500;j++){
1a00080a:	462b      	mov	r3, r5
1a00080c:	e009      	b.n	1a000822 <main+0x13a>
   // se dividen los coeficientes del filtro por dos porque porque los vectores de
   // test fueron calculados con amplitud 1023, entonces se divide por dos asi se
   // tiene el fondo de escala de adquisicion del ADC y es real
	   inVector10Khz[j] = inVector10Khz[j]/2;
1a00080e:	4938      	ldr	r1, [pc, #224]	; (1a0008f0 <main+0x208>)
1a000810:	f931 2013 	ldrsh.w	r2, [r1, r3, lsl #1]
1a000814:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
1a000818:	1052      	asrs	r2, r2, #1
1a00081a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
   hpf.filterSize = sizeof(hpf4Khz)/sizeof(int16_t);
   hpf.filterGain = continousFilterGain(lpf.filterSize, &hpf4Khz[0]);

   uint16_t j;

   for (j=0; j<500;j++){
1a00081e:	3301      	adds	r3, #1
1a000820:	b29b      	uxth	r3, r3
1a000822:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
1a000826:	d3f2      	bcc.n	1a00080e <main+0x126>
   // tiene el fondo de escala de adquisicion del ADC y es real
	   inVector10Khz[j] = inVector10Khz[j]/2;
   }

   // Inicializacion TIMER 1 desborde con una frecuencia de 100KHz
   Timer_Init( TIMER1 , ACQUISITION_FRECUENCY_100KHZ(), tickTimerHandler );
1a000828:	200a      	movs	r0, #10
1a00082a:	f000 fc0b 	bl	1a001044 <Timer_microsecondsToTicks>
1a00082e:	4601      	mov	r1, r0
1a000830:	2001      	movs	r0, #1
1a000832:	4a30      	ldr	r2, [pc, #192]	; (1a0008f4 <main+0x20c>)
1a000834:	f000 fb80 	bl	1a000f38 <Timer_Init>

   while( TRUE ){

#ifdef TEST_OFFLINE_ENABLE
	   *DWT_CYCCNT = 0;// Se inicializa el contador para medir la cantidad de ciclos de clock
1a000838:	4c2f      	ldr	r4, [pc, #188]	; (1a0008f8 <main+0x210>)
1a00083a:	2300      	movs	r3, #0
1a00083c:	6023      	str	r3, [r4, #0]
	   	   	   	   	   // que tarda la funcion de filtrado en ejecutarse
#endif

	   //filterProcessing(lpf.filterSize, lpf.filterGain, &lpf4Khz[0], INPUT_VECTOR_SIZE,
	   //			   &inVector10Khz[0], &outVector[0]);
	   filterProcessing(hpf.filterSize, hpf.filterGain, &hpf4Khz[0], INPUT_VECTOR_SIZE,
1a00083e:	4b2a      	ldr	r3, [pc, #168]	; (1a0008e8 <main+0x200>)
1a000840:	7818      	ldrb	r0, [r3, #0]
1a000842:	6859      	ldr	r1, [r3, #4]
1a000844:	4b2a      	ldr	r3, [pc, #168]	; (1a0008f0 <main+0x208>)
1a000846:	9300      	str	r3, [sp, #0]
1a000848:	4b2c      	ldr	r3, [pc, #176]	; (1a0008fc <main+0x214>)
1a00084a:	9301      	str	r3, [sp, #4]
1a00084c:	4a27      	ldr	r2, [pc, #156]	; (1a0008ec <main+0x204>)
1a00084e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
1a000852:	f000 f871 	bl	1a000938 <filterProcessing>
	   	   			   &inVector10Khz[0], &outVector[0]);

#ifdef TEST_OFFLINE_ENABLE
	   cyclesC=*DWT_CYCCNT; // mido la cantidad de ciclos de clock usa para procesar el filtro
1a000856:	6823      	ldr	r3, [r4, #0]
1a000858:	9303      	str	r3, [sp, #12]
	   //}

	   // Actualizacion de la salida DAC con el dato obtenido del buffer circular del adc
	   //DACPROXYCLIENT_mutate(audioChannel.audioRightChannel);
	   //Debug
	   if (!waitDelay.running){
1a00085a:	4b29      	ldr	r3, [pc, #164]	; (1a000900 <main+0x218>)
1a00085c:	7c1b      	ldrb	r3, [r3, #16]
1a00085e:	b943      	cbnz	r3, 1a000872 <main+0x18a>
				delayConfig(&waitDelay,WAIT_DELAY);
1a000860:	4c27      	ldr	r4, [pc, #156]	; (1a000900 <main+0x218>)
1a000862:	4620      	mov	r0, r4
1a000864:	2232      	movs	r2, #50	; 0x32
1a000866:	2300      	movs	r3, #0
1a000868:	f000 fb32 	bl	1a000ed0 <delayInit>
				delayRead(&waitDelay);
1a00086c:	4620      	mov	r0, r4
1a00086e:	f000 fb3f 	bl	1a000ef0 <delayRead>
			}
	   if (delayRead(&waitDelay)){
1a000872:	4823      	ldr	r0, [pc, #140]	; (1a000900 <main+0x218>)
1a000874:	f000 fb3c 	bl	1a000ef0 <delayRead>
1a000878:	2800      	cmp	r0, #0
1a00087a:	d0dd      	beq.n	1a000838 <main+0x150>
		   // Led de debug para ver que no se trabe el funcionamiento
		   gpioToggle( LED );
1a00087c:	4b21      	ldr	r3, [pc, #132]	; (1a000904 <main+0x21c>)
1a00087e:	7818      	ldrb	r0, [r3, #0]
1a000880:	f000 f9e2 	bl	1a000c48 <gpioToggle>
		   // muestro por uart el valor adquirido del adc cada 50ms para debug
		   itoa(audioChannel.audioRightChannel,buffer,10);
1a000884:	4d20      	ldr	r5, [pc, #128]	; (1a000908 <main+0x220>)
1a000886:	4b21      	ldr	r3, [pc, #132]	; (1a00090c <main+0x224>)
1a000888:	8858      	ldrh	r0, [r3, #2]
1a00088a:	4629      	mov	r1, r5
1a00088c:	220a      	movs	r2, #10
1a00088e:	f001 ff92 	bl	1a0027b6 <itoa>
		   debugPrintlnString(buffer);
1a000892:	4c09      	ldr	r4, [pc, #36]	; (1a0008b8 <main+0x1d0>)
1a000894:	7820      	ldrb	r0, [r4, #0]
1a000896:	4629      	mov	r1, r5
1a000898:	f000 fc5e 	bl	1a001158 <printString>
1a00089c:	7820      	ldrb	r0, [r4, #0]
1a00089e:	f000 fc5f 	bl	1a001160 <printEnter>
		   debugPrintlnString("\n\r");
1a0008a2:	7820      	ldrb	r0, [r4, #0]
1a0008a4:	491a      	ldr	r1, [pc, #104]	; (1a000910 <main+0x228>)
1a0008a6:	f000 fc57 	bl	1a001158 <printString>
1a0008aa:	7820      	ldrb	r0, [r4, #0]
1a0008ac:	f000 fc58 	bl	1a001160 <printEnter>
1a0008b0:	e7c2      	b.n	1a000838 <main+0x150>
1a0008b2:	bf00      	nop
1a0008b4:	e0001000 	.word	0xe0001000
1a0008b8:	100004bc 	.word	0x100004bc
1a0008bc:	1a002844 	.word	0x1a002844
1a0008c0:	1a002870 	.word	0x1a002870
1a0008c4:	1a002884 	.word	0x1a002884
1a0008c8:	1a002898 	.word	0x1a002898
1a0008cc:	1a0028ac 	.word	0x1a0028ac
1a0008d0:	100004e8 	.word	0x100004e8
1a0008d4:	00061a80 	.word	0x00061a80
1a0008d8:	1a0028c0 	.word	0x1a0028c0
1a0008dc:	1a0028d4 	.word	0x1a0028d4
1a0008e0:	10005728 	.word	0x10005728
1a0008e4:	10000410 	.word	0x10000410
1a0008e8:	10005318 	.word	0x10005318
1a0008ec:	100003ec 	.word	0x100003ec
1a0008f0:	10000004 	.word	0x10000004
1a0008f4:	1a0006d9 	.word	0x1a0006d9
1a0008f8:	e0001004 	.word	0xe0001004
1a0008fc:	10005324 	.word	0x10005324
1a000900:	10005710 	.word	0x10005710
1a000904:	10000000 	.word	0x10000000
1a000908:	10005730 	.word	0x10005730
1a00090c:	10005320 	.word	0x10005320
1a000910:	1a002880 	.word	0x1a002880
1a000914:	1a00285c 	.word	0x1a00285c

1a000918 <continousFilterGain>:
	* @brief Funcion que calcula la ganancia de continua del filtro FIR
	* @param filterLength cantidad de elementos del filtro FIR
	* @param coeffVector puntero al vector de coeficientes del filtro FIR
	* @return filterAcumulator ganancia de continua del filtro
	*/
	int32_t continousFilterGain(uint8_t filterLength,int16_t *coeffVector){
1a000918:	b410      	push	{r4}
		int32_t filterAcumulator = 0;
		uint16_t filterCounter = 0;
		for(filterCounter = 0; filterCounter < filterLength; filterCounter++){
1a00091a:	2300      	movs	r3, #0
	* @param filterLength cantidad de elementos del filtro FIR
	* @param coeffVector puntero al vector de coeficientes del filtro FIR
	* @return filterAcumulator ganancia de continua del filtro
	*/
	int32_t continousFilterGain(uint8_t filterLength,int16_t *coeffVector){
		int32_t filterAcumulator = 0;
1a00091c:	461a      	mov	r2, r3
		uint16_t filterCounter = 0;
		for(filterCounter = 0; filterCounter < filterLength; filterCounter++){
1a00091e:	e004      	b.n	1a00092a <continousFilterGain+0x12>
			filterAcumulator += coeffVector[filterCounter];
1a000920:	f931 4013 	ldrsh.w	r4, [r1, r3, lsl #1]
1a000924:	4422      	add	r2, r4
	* @return filterAcumulator ganancia de continua del filtro
	*/
	int32_t continousFilterGain(uint8_t filterLength,int16_t *coeffVector){
		int32_t filterAcumulator = 0;
		uint16_t filterCounter = 0;
		for(filterCounter = 0; filterCounter < filterLength; filterCounter++){
1a000926:	3301      	adds	r3, #1
1a000928:	b29b      	uxth	r3, r3
1a00092a:	b284      	uxth	r4, r0
1a00092c:	429c      	cmp	r4, r3
1a00092e:	d8f7      	bhi.n	1a000920 <continousFilterGain+0x8>
			filterAcumulator += coeffVector[filterCounter];
				}
		return filterAcumulator;
	}
1a000930:	4610      	mov	r0, r2
1a000932:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000936:	4770      	bx	lr

1a000938 <filterProcessing>:
	* @param outputVector puntero al vector de salida
	* @return 1 cuando termino el procesamiento
	*/
	uint8_t filterProcessing(uint8_t filterLength, int32_t continousGain,
										int16_t *coeffVector, uint16_t inputLength,
										int16_t *inputVector, int16_t *outputVector){
1a000938:	b4f0      	push	{r4, r5, r6, r7}
1a00093a:	ee05 1a10 	vmov	s10, r1
1a00093e:	9e04      	ldr	r6, [sp, #16]
1a000940:	9f05      	ldr	r7, [sp, #20]
		float filterAcumulator = 0, coefFilter = 0, filterGain = 0, inputVectorValue = 0;
		uint16_t filterCounter = 0,i;

		for(i = 0; i < inputLength;i++){
1a000942:	2500      	movs	r5, #0
1a000944:	e02d      	b.n	1a0009a2 <filterProcessing+0x6a>
			for(filterCounter = 0; filterCounter < filterLength; filterCounter++){
				coefFilter = (float)(coeffVector[filterCounter]);
1a000946:	f932 4011 	ldrsh.w	r4, [r2, r1, lsl #1]
1a00094a:	ee07 4a10 	vmov	s14, r4
1a00094e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
				filterGain = (float)(continousGain);
1a000952:	eeb8 7ac5 	vcvt.f32.s32	s14, s10
				inputVectorValue = (float)(inputVector[i+filterCounter]);
1a000956:	186c      	adds	r4, r5, r1
1a000958:	f936 4014 	ldrsh.w	r4, [r6, r4, lsl #1]
1a00095c:	ee07 4a90 	vmov	s15, r4
1a000960:	eeb8 6ae7 	vcvt.f32.s32	s12, s15

				filterAcumulator +=  ((coefFilter/(filterGain)) * (inputVectorValue)/1023);
1a000964:	ee86 7a87 	vdiv.f32	s14, s13, s14
1a000968:	ee67 7a06 	vmul.f32	s15, s14, s12
1a00096c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 1a0009ac <filterProcessing+0x74>
1a000970:	eec7 7a87 	vdiv.f32	s15, s15, s14
1a000974:	ee75 5aa7 	vadd.f32	s11, s11, s15
										int16_t *inputVector, int16_t *outputVector){
		float filterAcumulator = 0, coefFilter = 0, filterGain = 0, inputVectorValue = 0;
		uint16_t filterCounter = 0,i;

		for(i = 0; i < inputLength;i++){
			for(filterCounter = 0; filterCounter < filterLength; filterCounter++){
1a000978:	3101      	adds	r1, #1
1a00097a:	b289      	uxth	r1, r1
1a00097c:	e002      	b.n	1a000984 <filterProcessing+0x4c>
1a00097e:	2100      	movs	r1, #0
1a000980:	eddf 5a0b 	vldr	s11, [pc, #44]	; 1a0009b0 <filterProcessing+0x78>
1a000984:	b284      	uxth	r4, r0
1a000986:	428c      	cmp	r4, r1
1a000988:	d8dd      	bhi.n	1a000946 <filterProcessing+0xe>
				filterGain = (float)(continousGain);
				inputVectorValue = (float)(inputVector[i+filterCounter]);

				filterAcumulator +=  ((coefFilter/(filterGain)) * (inputVectorValue)/1023);
			}
			outputVector[i] = (int16_t)(filterAcumulator*1023);
1a00098a:	eddf 7a08 	vldr	s15, [pc, #32]	; 1a0009ac <filterProcessing+0x74>
1a00098e:	ee65 5aa7 	vmul.f32	s11, s11, s15
1a000992:	eefd 7ae5 	vcvt.s32.f32	s15, s11
1a000996:	ee17 1a90 	vmov	r1, s15
1a00099a:	f827 1015 	strh.w	r1, [r7, r5, lsl #1]
										int16_t *coeffVector, uint16_t inputLength,
										int16_t *inputVector, int16_t *outputVector){
		float filterAcumulator = 0, coefFilter = 0, filterGain = 0, inputVectorValue = 0;
		uint16_t filterCounter = 0,i;

		for(i = 0; i < inputLength;i++){
1a00099e:	3501      	adds	r5, #1
1a0009a0:	b2ad      	uxth	r5, r5
1a0009a2:	429d      	cmp	r5, r3
1a0009a4:	d3eb      	bcc.n	1a00097e <filterProcessing+0x46>
			}
			outputVector[i] = (int16_t)(filterAcumulator*1023);
			filterAcumulator = 0;
		}
		return 1;
	}
1a0009a6:	2001      	movs	r0, #1
1a0009a8:	bcf0      	pop	{r4, r5, r6, r7}
1a0009aa:	4770      	bx	lr
1a0009ac:	447fc000 	.word	0x447fc000
1a0009b0:	00000000 	.word	0x00000000

1a0009b4 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a0009b4:	4b04      	ldr	r3, [pc, #16]	; (1a0009c8 <cyclesCounterInit+0x14>)
1a0009b6:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   *DWT_CTRL  |= 1;
1a0009b8:	4b04      	ldr	r3, [pc, #16]	; (1a0009cc <cyclesCounterInit+0x18>)
1a0009ba:	681a      	ldr	r2, [r3, #0]
1a0009bc:	6813      	ldr	r3, [r2, #0]
1a0009be:	f043 0301 	orr.w	r3, r3, #1
1a0009c2:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a0009c4:	2001      	movs	r0, #1
1a0009c6:	4770      	bx	lr
1a0009c8:	10000434 	.word	0x10000434
1a0009cc:	10000430 	.word	0x10000430

1a0009d0 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0009d0:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0009d2:	4d09      	ldr	r5, [pc, #36]	; (1a0009f8 <gpioObtainPinInit+0x28>)
1a0009d4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0009d8:	182c      	adds	r4, r5, r0
1a0009da:	5c28      	ldrb	r0, [r5, r0]
1a0009dc:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0009de:	7861      	ldrb	r1, [r4, #1]
1a0009e0:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0009e2:	78a2      	ldrb	r2, [r4, #2]
1a0009e4:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0009e6:	78e2      	ldrb	r2, [r4, #3]
1a0009e8:	9b02      	ldr	r3, [sp, #8]
1a0009ea:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0009ec:	7922      	ldrb	r2, [r4, #4]
1a0009ee:	9b03      	ldr	r3, [sp, #12]
1a0009f0:	701a      	strb	r2, [r3, #0]
}
1a0009f2:	bc30      	pop	{r4, r5}
1a0009f4:	4770      	bx	lr
1a0009f6:	bf00      	nop
1a0009f8:	1a0028e8 	.word	0x1a0028e8

1a0009fc <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a0009fc:	b570      	push	{r4, r5, r6, lr}
1a0009fe:	b084      	sub	sp, #16
1a000a00:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a000a02:	2300      	movs	r3, #0
1a000a04:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000a08:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000a0c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000a10:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000a14:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000a18:	ab03      	add	r3, sp, #12
1a000a1a:	9300      	str	r3, [sp, #0]
1a000a1c:	f10d 030b 	add.w	r3, sp, #11
1a000a20:	9301      	str	r3, [sp, #4]
1a000a22:	f10d 010f 	add.w	r1, sp, #15
1a000a26:	f10d 020e 	add.w	r2, sp, #14
1a000a2a:	f10d 030d 	add.w	r3, sp, #13
1a000a2e:	f7ff ffcf 	bl	1a0009d0 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a000a32:	2c05      	cmp	r4, #5
1a000a34:	f200 80a8 	bhi.w	1a000b88 <gpioInit+0x18c>
1a000a38:	e8df f004 	tbb	[pc, r4]
1a000a3c:	46278408 	.word	0x46278408
1a000a40:	0365      	.short	0x0365

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a000a42:	4853      	ldr	r0, [pc, #332]	; (1a000b90 <gpioInit+0x194>)
1a000a44:	f001 fa62 	bl	1a001f0c <Chip_GPIO_Init>
/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{

   bool_t ret_val     = 1;
1a000a48:	2001      	movs	r0, #1
   switch(config) {

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
      break;
1a000a4a:	e09e      	b.n	1a000b8a <gpioInit+0x18e>

   case GPIO_INPUT:
      Chip_SCU_PinMux(
1a000a4c:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000a50:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000a54:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a000a58:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000a5c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000a60:	494c      	ldr	r1, [pc, #304]	; (1a000b94 <gpioInit+0x198>)
1a000a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000a66:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000a6a:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000a6e:	2001      	movs	r0, #1
1a000a70:	fa00 f402 	lsl.w	r4, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a000a74:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a000a78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000a7c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a000a80:	ea22 0204 	bic.w	r2, r2, r4
1a000a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000a88:	e07f      	b.n	1a000b8a <gpioInit+0x18e>
      break;

   case GPIO_INPUT_PULLUP:
      Chip_SCU_PinMux(
1a000a8a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000a8e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000a92:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a000a96:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000a9a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000a9e:	493d      	ldr	r1, [pc, #244]	; (1a000b94 <gpioInit+0x198>)
1a000aa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000aa4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000aa8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000aac:	2001      	movs	r0, #1
1a000aae:	fa00 f402 	lsl.w	r4, r0, r2
1a000ab2:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a000ab6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000aba:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a000abe:	ea22 0204 	bic.w	r2, r2, r4
1a000ac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000ac6:	e060      	b.n	1a000b8a <gpioInit+0x18e>
      break;

   case GPIO_INPUT_PULLDOWN:
      Chip_SCU_PinMux(
1a000ac8:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000acc:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000ad0:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a000ad4:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000ad8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000adc:	492d      	ldr	r1, [pc, #180]	; (1a000b94 <gpioInit+0x198>)
1a000ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000ae2:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000ae6:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000aea:	2001      	movs	r0, #1
1a000aec:	fa00 f402 	lsl.w	r4, r0, r2
1a000af0:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a000af4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000af8:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a000afc:	ea22 0204 	bic.w	r2, r2, r4
1a000b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000b04:	e041      	b.n	1a000b8a <gpioInit+0x18e>
      break;
   case GPIO_INPUT_PULLUP_PULLDOWN:
      Chip_SCU_PinMux(
1a000b06:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000b0a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000b0e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a000b12:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000b16:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000b1a:	491e      	ldr	r1, [pc, #120]	; (1a000b94 <gpioInit+0x198>)
1a000b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000b20:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000b24:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000b28:	2001      	movs	r0, #1
1a000b2a:	fa00 f402 	lsl.w	r4, r0, r2
1a000b2e:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a000b32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000b36:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a000b3a:	ea22 0204 	bic.w	r2, r2, r4
1a000b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000b42:	e022      	b.n	1a000b8a <gpioInit+0x18e>
      break;

   case GPIO_OUTPUT:
      Chip_SCU_PinMux(
1a000b44:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000b48:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000b4c:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a000b50:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000b54:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000b58:	490e      	ldr	r1, [pc, #56]	; (1a000b94 <gpioInit+0x198>)
1a000b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a000b5e:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a000b62:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a000b66:	b25a      	sxtb	r2, r3
1a000b68:	2001      	movs	r0, #1
1a000b6a:	fa00 f602 	lsl.w	r6, r0, r2
 * Chip_GPIO_SetPortDIR() function instead.
 */
STATIC INLINE void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
1a000b6e:	4a08      	ldr	r2, [pc, #32]	; (1a000b90 <gpioInit+0x194>)
1a000b70:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a000b74:	f852 1025 	ldr.w	r1, [r2, r5, lsl #2]
1a000b78:	4331      	orrs	r1, r6
1a000b7a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a000b7e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a000b82:	2100      	movs	r1, #0
1a000b84:	54d1      	strb	r1, [r2, r3]
1a000b86:	e000      	b.n	1a000b8a <gpioInit+0x18e>
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
      break;

   default:
      ret_val = 0;
1a000b88:	2000      	movs	r0, #0
      break;
   }

   return ret_val;

}
1a000b8a:	b004      	add	sp, #16
1a000b8c:	bd70      	pop	{r4, r5, r6, pc}
1a000b8e:	bf00      	nop
1a000b90:	400f4000 	.word	0x400f4000
1a000b94:	40086000 	.word	0x40086000

1a000b98 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a000b98:	b510      	push	{r4, lr}
1a000b9a:	b084      	sub	sp, #16
1a000b9c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a000b9e:	2300      	movs	r3, #0
1a000ba0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000ba4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000ba8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000bac:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000bb0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000bb4:	ab03      	add	r3, sp, #12
1a000bb6:	9300      	str	r3, [sp, #0]
1a000bb8:	f10d 030b 	add.w	r3, sp, #11
1a000bbc:	9301      	str	r3, [sp, #4]
1a000bbe:	f10d 010f 	add.w	r1, sp, #15
1a000bc2:	f10d 020e 	add.w	r2, sp, #14
1a000bc6:	f10d 030d 	add.w	r3, sp, #13
1a000bca:	f7ff ff01 	bl	1a0009d0 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a000bce:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a000bd2:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a000bd6:	3400      	adds	r4, #0
1a000bd8:	bf18      	it	ne
1a000bda:	2401      	movne	r4, #1
1a000bdc:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a000be0:	4a02      	ldr	r2, [pc, #8]	; (1a000bec <gpioWrite+0x54>)
1a000be2:	54d4      	strb	r4, [r2, r3]

   return ret_val;
}
1a000be4:	2001      	movs	r0, #1
1a000be6:	b004      	add	sp, #16
1a000be8:	bd10      	pop	{r4, pc}
1a000bea:	bf00      	nop
1a000bec:	400f4000 	.word	0x400f4000

1a000bf0 <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a000bf0:	b500      	push	{lr}
1a000bf2:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a000bf4:	2300      	movs	r3, #0
1a000bf6:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000bfa:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000bfe:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000c02:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000c06:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000c0a:	ab03      	add	r3, sp, #12
1a000c0c:	9300      	str	r3, [sp, #0]
1a000c0e:	f10d 030b 	add.w	r3, sp, #11
1a000c12:	9301      	str	r3, [sp, #4]
1a000c14:	f10d 010f 	add.w	r1, sp, #15
1a000c18:	f10d 020e 	add.w	r2, sp, #14
1a000c1c:	f10d 030d 	add.w	r3, sp, #13
1a000c20:	f7ff fed6 	bl	1a0009d0 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a000c24:	f99d 200c 	ldrsb.w	r2, [sp, #12]
1a000c28:	f89d 300b 	ldrb.w	r3, [sp, #11]
 * @return	true of the GPIO is high, false if low
 * @note	It is recommended to use the Chip_GPIO_GetPinState() function instead.
 */
STATIC INLINE bool Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)
{
	return (bool) pGPIO->B[port][pin];
1a000c2c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a000c30:	4a04      	ldr	r2, [pc, #16]	; (1a000c44 <gpioRead+0x54>)
1a000c32:	5cd3      	ldrb	r3, [r2, r3]
1a000c34:	f013 0fff 	tst.w	r3, #255	; 0xff

   return ret_val;
}
1a000c38:	bf14      	ite	ne
1a000c3a:	2001      	movne	r0, #1
1a000c3c:	2000      	moveq	r0, #0
1a000c3e:	b005      	add	sp, #20
1a000c40:	f85d fb04 	ldr.w	pc, [sp], #4
1a000c44:	400f4000 	.word	0x400f4000

1a000c48 <gpioToggle>:
   return ret_val;
}


bool_t gpioToggle( gpioMap_t pin )
{
1a000c48:	b510      	push	{r4, lr}
1a000c4a:	4604      	mov	r4, r0

   return gpioWrite( pin, !gpioRead(pin) );
1a000c4c:	f7ff ffd0 	bl	1a000bf0 <gpioRead>
1a000c50:	fab0 f180 	clz	r1, r0
1a000c54:	0949      	lsrs	r1, r1, #5
1a000c56:	4620      	mov	r0, r4
1a000c58:	f7ff ff9e 	bl	1a000b98 <gpioWrite>
}
1a000c5c:	bd10      	pop	{r4, pc}
1a000c5e:	bf00      	nop

1a000c60 <tickRead>:

// Read Tick Counter
tick_t tickRead( void )
{
   return tickCounter;
}
1a000c60:	4b01      	ldr	r3, [pc, #4]	; (1a000c68 <tickRead+0x8>)
1a000c62:	e9d3 0100 	ldrd	r0, r1, [r3]
1a000c66:	4770      	bx	lr
1a000c68:	10005b40 	.word	0x10005b40

1a000c6c <tickPowerSet>:
}

// Enable or disable the peripheral energy and clock
void tickPowerSet( bool_t power )
{
   if( power ) {
1a000c6c:	b118      	cbz	r0, 1a000c76 <tickPowerSet+0xa>
      // Enable SysTick IRQ and SysTick Timer
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a000c6e:	2207      	movs	r2, #7
1a000c70:	4b03      	ldr	r3, [pc, #12]	; (1a000c80 <tickPowerSet+0x14>)
1a000c72:	601a      	str	r2, [r3, #0]
1a000c74:	4770      	bx	lr
                      SysTick_CTRL_TICKINT_Msk   |
                      SysTick_CTRL_ENABLE_Msk;
   } else {
      // Disable SysTick IRQ and SysTick Timer
      SysTick->CTRL = 0x0000000;
1a000c76:	2200      	movs	r2, #0
1a000c78:	4b01      	ldr	r3, [pc, #4]	; (1a000c80 <tickPowerSet+0x14>)
1a000c7a:	601a      	str	r2, [r3, #0]
1a000c7c:	4770      	bx	lr
1a000c7e:	bf00      	nop
1a000c80:	e000e010 	.word	0xe000e010

1a000c84 <tickInit>:

void tickerCallback( void );

// Tick Initialization and rate configuration from 1 to 50 ms
bool_t tickInit( tick_t tickRateMSvalue )
{
1a000c84:	b510      	push	{r4, lr}
   #ifndef TICK_OVER_RTOS
      bool_t ret_val = 1;
      tick_t tickRateHz = 0;
      if( tickRateMSvalue == 0 ) {
1a000c86:	ea50 0301 	orrs.w	r3, r0, r1
1a000c8a:	d104      	bne.n	1a000c96 <tickInit+0x12>
         tickPowerSet( OFF );
1a000c8c:	2000      	movs	r0, #0
1a000c8e:	f7ff ffed 	bl	1a000c6c <tickPowerSet>
         ret_val = 0;
1a000c92:	2000      	movs	r0, #0
1a000c94:	bd10      	pop	{r4, pc}
      } else {
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a000c96:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a000c9a:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a000c9e:	2b00      	cmp	r3, #0
1a000ca0:	bf08      	it	eq
1a000ca2:	2a32      	cmpeq	r2, #50	; 0x32
1a000ca4:	d222      	bcs.n	1a000cec <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a000ca6:	4b12      	ldr	r3, [pc, #72]	; (1a000cf0 <tickInit+0x6c>)
1a000ca8:	e9c3 0100 	strd	r0, r1, [r3]
            tickRateHz =  200 =>  200 ticks per second =>  5 ms tick
            tickRateHz =  100 =>  100 ticks per second => 10 ms tick
            tickRateHz =   20 =>   20 ticks per second => 50 ms tick
            */
            // Init SysTick interrupt, tickRateHz ticks per second
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a000cac:	4b11      	ldr	r3, [pc, #68]	; (1a000cf4 <tickInit+0x70>)
1a000cae:	681c      	ldr	r4, [r3, #0]
1a000cb0:	fba4 2300 	umull	r2, r3, r4, r0
1a000cb4:	fb04 3301 	mla	r3, r4, r1, r3
1a000cb8:	4610      	mov	r0, r2
1a000cba:	4619      	mov	r1, r3
1a000cbc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000cc0:	2300      	movs	r3, #0
1a000cc2:	f001 fa6d 	bl	1a0021a0 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a000cc6:	3801      	subs	r0, #1
1a000cc8:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a000ccc:	d209      	bcs.n	1a000ce2 <tickInit+0x5e>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a000cce:	4b0a      	ldr	r3, [pc, #40]	; (1a000cf8 <tickInit+0x74>)
1a000cd0:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a000cd2:	21e0      	movs	r1, #224	; 0xe0
1a000cd4:	4a09      	ldr	r2, [pc, #36]	; (1a000cfc <tickInit+0x78>)
1a000cd6:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a000cda:	2200      	movs	r2, #0
1a000cdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a000cde:	2207      	movs	r2, #7
1a000ce0:	601a      	str	r2, [r3, #0]
            if ( SysTick_Config( CMU_ClockFreqGet(cmuClock_CORE) / tickRateHz) ){
               //DEBUG_BREAK;
               ret_val = 0;
            }
            */
            tickPowerSet( ON );
1a000ce2:	2001      	movs	r0, #1
1a000ce4:	f7ff ffc2 	bl	1a000c6c <tickPowerSet>

// Tick Initialization and rate configuration from 1 to 50 ms
bool_t tickInit( tick_t tickRateMSvalue )
{
   #ifndef TICK_OVER_RTOS
      bool_t ret_val = 1;
1a000ce8:	2001      	movs	r0, #1
1a000cea:	bd10      	pop	{r4, pc}
            }
            */
            tickPowerSet( ON );
         } else {
            // Error, tickRateMS variable not in range (1 <= tickRateMS <= 50)
            ret_val = 0;
1a000cec:	2000      	movs	r0, #0
      #else
         #warning "Unknown RTOS. Ticker disabled"
            return 0;
      #endif
   #endif
}
1a000cee:	bd10      	pop	{r4, pc}
1a000cf0:	10005b48 	.word	0x10005b48
1a000cf4:	10005b50 	.word	0x10005b50
1a000cf8:	e000e010 	.word	0xe000e010
1a000cfc:	e000ed00 	.word	0xe000ed00

1a000d00 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a000d00:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a000d02:	4908      	ldr	r1, [pc, #32]	; (1a000d24 <SysTick_Handler+0x24>)
1a000d04:	e9d1 2300 	ldrd	r2, r3, [r1]
1a000d08:	3201      	adds	r2, #1
1a000d0a:	f143 0300 	adc.w	r3, r3, #0
1a000d0e:	e9c1 2300 	strd	r2, r3, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a000d12:	4b05      	ldr	r3, [pc, #20]	; (1a000d28 <SysTick_Handler+0x28>)
1a000d14:	681b      	ldr	r3, [r3, #0]
1a000d16:	b123      	cbz	r3, 1a000d22 <SysTick_Handler+0x22>
      (* tickHookFunction )( callBackFuncParams );
1a000d18:	4b03      	ldr	r3, [pc, #12]	; (1a000d28 <SysTick_Handler+0x28>)
1a000d1a:	681b      	ldr	r3, [r3, #0]
1a000d1c:	4a03      	ldr	r2, [pc, #12]	; (1a000d2c <SysTick_Handler+0x2c>)
1a000d1e:	6810      	ldr	r0, [r2, #0]
1a000d20:	4798      	blx	r3
1a000d22:	bd08      	pop	{r3, pc}
1a000d24:	10005b40 	.word	0x10005b40
1a000d28:	100004c0 	.word	0x100004c0
1a000d2c:	100004c4 	.word	0x100004c4

1a000d30 <uartProcessIRQ>:
static void uartProcessIRQ( uartMap_t uart );

/*==================[internal functions definition]==========================*/

static void uartProcessIRQ( uartMap_t uart )
{
1a000d30:	b570      	push	{r4, r5, r6, lr}
1a000d32:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a000d34:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a000d38:	009b      	lsls	r3, r3, #2
1a000d3a:	4a21      	ldr	r2, [pc, #132]	; (1a000dc0 <uartProcessIRQ+0x90>)
1a000d3c:	58d6      	ldr	r6, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000d3e:	6975      	ldr	r5, [r6, #20]
1a000d40:	b2ed      	uxtb	r5, r5

   // Rx Interrupt
   if(status & UART_LSR_RDR) { // uartRxReady
1a000d42:	f015 0f01 	tst.w	r5, #1
1a000d46:	d019      	beq.n	1a000d7c <uartProcessIRQ+0x4c>
      // Execute callback
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a000d48:	b930      	cbnz	r0, 1a000d58 <uartProcessIRQ+0x28>
1a000d4a:	4b1e      	ldr	r3, [pc, #120]	; (1a000dc4 <uartProcessIRQ+0x94>)
1a000d4c:	681b      	ldr	r3, [r3, #0]
1a000d4e:	b11b      	cbz	r3, 1a000d58 <uartProcessIRQ+0x28>
         (*rxIsrCallbackUART0)(0);
1a000d50:	4b1c      	ldr	r3, [pc, #112]	; (1a000dc4 <uartProcessIRQ+0x94>)
1a000d52:	681b      	ldr	r3, [r3, #0]
1a000d54:	2000      	movs	r0, #0
1a000d56:	4798      	blx	r3

      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a000d58:	2c03      	cmp	r4, #3
1a000d5a:	d106      	bne.n	1a000d6a <uartProcessIRQ+0x3a>
1a000d5c:	4b1a      	ldr	r3, [pc, #104]	; (1a000dc8 <uartProcessIRQ+0x98>)
1a000d5e:	681b      	ldr	r3, [r3, #0]
1a000d60:	b11b      	cbz	r3, 1a000d6a <uartProcessIRQ+0x3a>
         (*rxIsrCallbackUART2)(0);
1a000d62:	4b19      	ldr	r3, [pc, #100]	; (1a000dc8 <uartProcessIRQ+0x98>)
1a000d64:	681b      	ldr	r3, [r3, #0]
1a000d66:	2000      	movs	r0, #0
1a000d68:	4798      	blx	r3

      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a000d6a:	2c05      	cmp	r4, #5
1a000d6c:	d106      	bne.n	1a000d7c <uartProcessIRQ+0x4c>
1a000d6e:	4b17      	ldr	r3, [pc, #92]	; (1a000dcc <uartProcessIRQ+0x9c>)
1a000d70:	681b      	ldr	r3, [r3, #0]
1a000d72:	b11b      	cbz	r3, 1a000d7c <uartProcessIRQ+0x4c>
         (*rxIsrCallbackUART3)(0);
1a000d74:	4b15      	ldr	r3, [pc, #84]	; (1a000dcc <uartProcessIRQ+0x9c>)
1a000d76:	681b      	ldr	r3, [r3, #0]
1a000d78:	2000      	movs	r0, #0
1a000d7a:	4798      	blx	r3
   }

   // Tx Interrupt
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a000d7c:	f015 0f20 	tst.w	r5, #32
1a000d80:	d01d      	beq.n	1a000dbe <uartProcessIRQ+0x8e>
 *			to determine which interrupts are enabled. You can check
 *			for multiple enabled bits if needed.
 */
STATIC INLINE uint32_t Chip_UART_GetIntsEnabled(LPC_USART_T *pUART)
{
	return pUART->IER;
1a000d82:	6873      	ldr	r3, [r6, #4]
1a000d84:	f013 0f02 	tst.w	r3, #2
1a000d88:	d019      	beq.n	1a000dbe <uartProcessIRQ+0x8e>
       ( Chip_UART_GetIntsEnabled( lpcUarts[uart].uartAddr ) & UART_IER_THREINT ) ) {

      // Execute callback
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a000d8a:	b934      	cbnz	r4, 1a000d9a <uartProcessIRQ+0x6a>
1a000d8c:	4b10      	ldr	r3, [pc, #64]	; (1a000dd0 <uartProcessIRQ+0xa0>)
1a000d8e:	681b      	ldr	r3, [r3, #0]
1a000d90:	b11b      	cbz	r3, 1a000d9a <uartProcessIRQ+0x6a>
         (*txIsrCallbackUART0)(0);
1a000d92:	4b0f      	ldr	r3, [pc, #60]	; (1a000dd0 <uartProcessIRQ+0xa0>)
1a000d94:	681b      	ldr	r3, [r3, #0]
1a000d96:	2000      	movs	r0, #0
1a000d98:	4798      	blx	r3

      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a000d9a:	2c03      	cmp	r4, #3
1a000d9c:	d106      	bne.n	1a000dac <uartProcessIRQ+0x7c>
1a000d9e:	4b0d      	ldr	r3, [pc, #52]	; (1a000dd4 <uartProcessIRQ+0xa4>)
1a000da0:	681b      	ldr	r3, [r3, #0]
1a000da2:	b11b      	cbz	r3, 1a000dac <uartProcessIRQ+0x7c>
         (*txIsrCallbackUART2)(0);
1a000da4:	4b0b      	ldr	r3, [pc, #44]	; (1a000dd4 <uartProcessIRQ+0xa4>)
1a000da6:	681b      	ldr	r3, [r3, #0]
1a000da8:	2000      	movs	r0, #0
1a000daa:	4798      	blx	r3

      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a000dac:	2c05      	cmp	r4, #5
1a000dae:	d106      	bne.n	1a000dbe <uartProcessIRQ+0x8e>
1a000db0:	4b09      	ldr	r3, [pc, #36]	; (1a000dd8 <uartProcessIRQ+0xa8>)
1a000db2:	681b      	ldr	r3, [r3, #0]
1a000db4:	b11b      	cbz	r3, 1a000dbe <uartProcessIRQ+0x8e>
         (*txIsrCallbackUART3)(0);
1a000db6:	4b08      	ldr	r3, [pc, #32]	; (1a000dd8 <uartProcessIRQ+0xa8>)
1a000db8:	681b      	ldr	r3, [r3, #0]
1a000dba:	2000      	movs	r0, #0
1a000dbc:	4798      	blx	r3
1a000dbe:	bd70      	pop	{r4, r5, r6, pc}
1a000dc0:	1a002a20 	.word	0x1a002a20
1a000dc4:	100004c8 	.word	0x100004c8
1a000dc8:	100004d8 	.word	0x100004d8
1a000dcc:	100004dc 	.word	0x100004dc
1a000dd0:	100004cc 	.word	0x100004cc
1a000dd4:	100004d0 	.word	0x100004d0
1a000dd8:	100004d4 	.word	0x100004d4

1a000ddc <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
}
// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a000ddc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a000de0:	0080      	lsls	r0, r0, #2
1a000de2:	4b03      	ldr	r3, [pc, #12]	; (1a000df0 <uartTxReady+0x14>)
1a000de4:	581b      	ldr	r3, [r3, r0]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000de6:	6958      	ldr	r0, [r3, #20]
}
1a000de8:	f000 0020 	and.w	r0, r0, #32
1a000dec:	4770      	bx	lr
1a000dee:	bf00      	nop
1a000df0:	1a002a20 	.word	0x1a002a20

1a000df4 <uartTxWrite>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
}
// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a000df4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a000df8:	0080      	lsls	r0, r0, #2
1a000dfa:	4b02      	ldr	r3, [pc, #8]	; (1a000e04 <uartTxWrite+0x10>)
1a000dfc:	581b      	ldr	r3, [r3, r0]
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a000dfe:	6019      	str	r1, [r3, #0]
1a000e00:	4770      	bx	lr
1a000e02:	bf00      	nop
1a000e04:	1a002a20 	.word	0x1a002a20

1a000e08 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a000e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a000e0c:	4607      	mov	r7, r0
1a000e0e:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a000e10:	f8df 806c 	ldr.w	r8, [pc, #108]	; 1a000e80 <uartInit+0x78>
1a000e14:	0044      	lsls	r4, r0, #1
1a000e16:	1823      	adds	r3, r4, r0
1a000e18:	009b      	lsls	r3, r3, #2
1a000e1a:	eb08 0503 	add.w	r5, r8, r3
1a000e1e:	f858 6003 	ldr.w	r6, [r8, r3]
1a000e22:	4630      	mov	r0, r6
1a000e24:	f000 fba4 	bl	1a001570 <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a000e28:	4630      	mov	r0, r6
1a000e2a:	4649      	mov	r1, r9
1a000e2c:	f000 fbca 	bl	1a0015c4 <Chip_UART_SetBaud>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a000e30:	2307      	movs	r3, #7
1a000e32:	60b3      	str	r3, [r6, #8]
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a000e34:	6833      	ldr	r3, [r6, #0]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a000e36:	2301      	movs	r3, #1
1a000e38:	65f3      	str	r3, [r6, #92]	; 0x5c
   // Dummy read
   Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a000e3a:	7929      	ldrb	r1, [r5, #4]
1a000e3c:	796b      	ldrb	r3, [r5, #5]
1a000e3e:	79aa      	ldrb	r2, [r5, #6]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a000e40:	f042 0218 	orr.w	r2, r2, #24
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000e44:	480c      	ldr	r0, [pc, #48]	; (1a000e78 <uartInit+0x70>)
1a000e46:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000e4a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a000e4e:	79ee      	ldrb	r6, [r5, #7]
1a000e50:	7a2a      	ldrb	r2, [r5, #8]
1a000e52:	7a69      	ldrb	r1, [r5, #9]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a000e54:	f041 01d0 	orr.w	r1, r1, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000e58:	eb02 1346 	add.w	r3, r2, r6, lsl #5
1a000e5c:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a000e60:	2f01      	cmp	r7, #1
1a000e62:	d107      	bne.n	1a000e74 <uartInit+0x6c>
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a000e64:	4a05      	ldr	r2, [pc, #20]	; (1a000e7c <uartInit+0x74>)
1a000e66:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a000e68:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a000e6c:	64d3      	str	r3, [r2, #76]	; 0x4c
1a000e6e:	221a      	movs	r2, #26
1a000e70:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
1a000e74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a000e78:	40086000 	.word	0x40086000
1a000e7c:	40081000 	.word	0x40081000
1a000e80:	1a002a20 	.word	0x1a002a20

1a000e84 <uartWriteByte>:
   return retVal;
}

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a000e84:	b538      	push	{r3, r4, r5, lr}
1a000e86:	4604      	mov	r4, r0
1a000e88:	460d      	mov	r5, r1
   // Wait for space in FIFO (blocking)
   while( uartTxReady( uart ) == FALSE );
1a000e8a:	4620      	mov	r0, r4
1a000e8c:	f7ff ffa6 	bl	1a000ddc <uartTxReady>
1a000e90:	2800      	cmp	r0, #0
1a000e92:	d0fa      	beq.n	1a000e8a <uartWriteByte+0x6>
   // Send byte
   uartTxWrite( uart, value );
1a000e94:	4620      	mov	r0, r4
1a000e96:	4629      	mov	r1, r5
1a000e98:	f7ff ffac 	bl	1a000df4 <uartTxWrite>
1a000e9c:	bd38      	pop	{r3, r4, r5, pc}
1a000e9e:	bf00      	nop

1a000ea0 <uartWriteString>:
}

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
1a000ea0:	b538      	push	{r3, r4, r5, lr}
1a000ea2:	4605      	mov	r5, r0
1a000ea4:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a000ea6:	e003      	b.n	1a000eb0 <uartWriteString+0x10>
      uartWriteByte( uart, (uint8_t)*str );
1a000ea8:	4628      	mov	r0, r5
1a000eaa:	f7ff ffeb 	bl	1a000e84 <uartWriteByte>
      str++;
1a000eae:	3401      	adds	r4, #1
}

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
   while( *str != 0 ) {
1a000eb0:	7821      	ldrb	r1, [r4, #0]
1a000eb2:	2900      	cmp	r1, #0
1a000eb4:	d1f8      	bne.n	1a000ea8 <uartWriteString+0x8>
      uartWriteByte( uart, (uint8_t)*str );
      str++;
   }
}
1a000eb6:	bd38      	pop	{r3, r4, r5, pc}

1a000eb8 <UART2_IRQHandler>:
}

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a000eb8:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a000eba:	2003      	movs	r0, #3
1a000ebc:	f7ff ff38 	bl	1a000d30 <uartProcessIRQ>
1a000ec0:	bd08      	pop	{r3, pc}
1a000ec2:	bf00      	nop

1a000ec4 <UART3_IRQHandler>:
}

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a000ec4:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a000ec6:	2005      	movs	r0, #5
1a000ec8:	f7ff ff32 	bl	1a000d30 <uartProcessIRQ>
1a000ecc:	bd08      	pop	{r3, pc}
1a000ece:	bf00      	nop

1a000ed0 <delayInit>:


/* ---- Non Blocking Delay ---- */

void delayInit( delay_t * delay, tick_t duration )
{
1a000ed0:	b510      	push	{r4, lr}
1a000ed2:	4604      	mov	r4, r0
   delay->duration = duration/tickRateMS;
1a000ed4:	4610      	mov	r0, r2
1a000ed6:	4619      	mov	r1, r3
1a000ed8:	4b04      	ldr	r3, [pc, #16]	; (1a000eec <delayInit+0x1c>)
1a000eda:	e9d3 2300 	ldrd	r2, r3, [r3]
1a000ede:	f001 f95f 	bl	1a0021a0 <__aeabi_uldivmod>
1a000ee2:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a000ee6:	2300      	movs	r3, #0
1a000ee8:	7423      	strb	r3, [r4, #16]
1a000eea:	bd10      	pop	{r4, pc}
1a000eec:	10005b48 	.word	0x10005b48

1a000ef0 <delayRead>:
}

bool_t delayRead( delay_t * delay )
{
1a000ef0:	b510      	push	{r4, lr}
1a000ef2:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ) {
1a000ef4:	7c03      	ldrb	r3, [r0, #16]
1a000ef6:	b93b      	cbnz	r3, 1a000f08 <delayRead+0x18>
      delay->startTime = tickRead();
1a000ef8:	f7ff feb2 	bl	1a000c60 <tickRead>
1a000efc:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a000f00:	2301      	movs	r3, #1
1a000f02:	7423      	strb	r3, [r4, #16]
}

bool_t delayRead( delay_t * delay )
{

   bool_t timeArrived = 0;
1a000f04:	2000      	movs	r0, #0
1a000f06:	bd10      	pop	{r4, pc}

   if( !delay->running ) {
      delay->startTime = tickRead();
      delay->running = 1;
   } else {
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
1a000f08:	f7ff feaa 	bl	1a000c60 <tickRead>
1a000f0c:	e9d4 2300 	ldrd	r2, r3, [r4]
1a000f10:	1a80      	subs	r0, r0, r2
1a000f12:	eb61 0103 	sbc.w	r1, r1, r3
1a000f16:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a000f1a:	4299      	cmp	r1, r3
1a000f1c:	bf08      	it	eq
1a000f1e:	4290      	cmpeq	r0, r2
1a000f20:	d303      	bcc.n	1a000f2a <delayRead+0x3a>
         timeArrived = 1;
         delay->running = 0;
1a000f22:	2300      	movs	r3, #0
1a000f24:	7423      	strb	r3, [r4, #16]
   if( !delay->running ) {
      delay->startTime = tickRead();
      delay->running = 1;
   } else {
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
         timeArrived = 1;
1a000f26:	2001      	movs	r0, #1
1a000f28:	bd10      	pop	{r4, pc}
}

bool_t delayRead( delay_t * delay )
{

   bool_t timeArrived = 0;
1a000f2a:	2000      	movs	r0, #0
         delay->running = 0;
      }
   }

   return timeArrived;
}
1a000f2c:	bd10      	pop	{r4, pc}
1a000f2e:	bf00      	nop

1a000f30 <errorOcurred>:
/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
   while(1);
1a000f30:	e7fe      	b.n	1a000f30 <errorOcurred>
1a000f32:	bf00      	nop

1a000f34 <doNothing>:
}

static void doNothing( void* ptr )
{
1a000f34:	4770      	bx	lr
1a000f36:	bf00      	nop

1a000f38 <Timer_Init>:
 * @return   nothing
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_Init( uint8_t timerNumber, uint32_t ticks,
                 callBackFuncPtr_t voidFunctionPointer )
{
1a000f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   /* Source:
   http://docs.lpcware.com/lpcopen/v1.03/lpc18xx__43xx_2examples_2periph_2periph__blinky_2blinky_8c_source.html */

   /*If timer period = CompareMatch0 Period = 0 => ERROR*/
   if (ticks==0) {
1a000f3c:	b911      	cbnz	r1, 1a000f44 <Timer_Init+0xc>
      errorOcurred(0);
1a000f3e:	2000      	movs	r0, #0
1a000f40:	f7ff fff6 	bl	1a000f30 <errorOcurred>
1a000f44:	4605      	mov	r5, r0
1a000f46:	4617      	mov	r7, r2
1a000f48:	460e      	mov	r6, r1
   }

   /* Enable timer clock and reset it */
   Chip_TIMER_Init(timer_sd[timerNumber].name);
1a000f4a:	4604      	mov	r4, r0
1a000f4c:	4a38      	ldr	r2, [pc, #224]	; (1a001030 <Timer_Init+0xf8>)
1a000f4e:	0043      	lsls	r3, r0, #1
1a000f50:	4403      	add	r3, r0
1a000f52:	009b      	lsls	r3, r3, #2
1a000f54:	eb02 0803 	add.w	r8, r2, r3
1a000f58:	58d0      	ldr	r0, [r2, r3]
1a000f5a:	f000 ff77 	bl	1a001e4c <Chip_TIMER_Init>
   Chip_RGU_TriggerReset(timer_sd[timerNumber].RGU);
1a000f5e:	f898 3004 	ldrb.w	r3, [r8, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	Nothing
 */
STATIC INLINE void Chip_RGU_TriggerReset(CHIP_RGU_RST_T ResetNumber)
{
	LPC_RGU->RESET_CTRL[ResetNumber >> 5] = 1 << (ResetNumber & 31);
1a000f62:	095a      	lsrs	r2, r3, #5
1a000f64:	f003 031f 	and.w	r3, r3, #31
1a000f68:	2101      	movs	r1, #1
1a000f6a:	4099      	lsls	r1, r3
1a000f6c:	f102 0340 	add.w	r3, r2, #64	; 0x40
1a000f70:	4a30      	ldr	r2, [pc, #192]	; (1a001034 <Timer_Init+0xfc>)
1a000f72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   while (Chip_RGU_InReset(timer_sd[timerNumber].RGU)) {}
1a000f76:	eb04 0344 	add.w	r3, r4, r4, lsl #1
1a000f7a:	009b      	lsls	r3, r3, #2
1a000f7c:	4a2c      	ldr	r2, [pc, #176]	; (1a001030 <Timer_Init+0xf8>)
1a000f7e:	4413      	add	r3, r2
1a000f80:	791b      	ldrb	r3, [r3, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	true if the periperal is still being reset
 */
STATIC INLINE bool Chip_RGU_InReset(CHIP_RGU_RST_T ResetNumber)
{
	return !(LPC_RGU->RESET_ACTIVE_STATUS[ResetNumber >> 5] & (1 << (ResetNumber & 31)));
1a000f82:	095a      	lsrs	r2, r3, #5
1a000f84:	3254      	adds	r2, #84	; 0x54
1a000f86:	492b      	ldr	r1, [pc, #172]	; (1a001034 <Timer_Init+0xfc>)
1a000f88:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
1a000f8c:	f003 031f 	and.w	r3, r3, #31
1a000f90:	2201      	movs	r2, #1
1a000f92:	fa02 f303 	lsl.w	r3, r2, r3
1a000f96:	4219      	tst	r1, r3
1a000f98:	d0ed      	beq.n	1a000f76 <Timer_Init+0x3e>
   Chip_TIMER_Reset(timer_sd[timerNumber].name);
1a000f9a:	4a25      	ldr	r2, [pc, #148]	; (1a001030 <Timer_Init+0xf8>)
1a000f9c:	006b      	lsls	r3, r5, #1
1a000f9e:	442b      	add	r3, r5
1a000fa0:	009b      	lsls	r3, r3, #2
1a000fa2:	eb02 0803 	add.w	r8, r2, r3
1a000fa6:	58d4      	ldr	r4, [r2, r3]
1a000fa8:	4620      	mov	r0, r4
1a000faa:	f000 ff55 	bl	1a001e58 <Chip_TIMER_Reset>

   /* Update the defalut function pointer name of the Compare match 0*/
   timer_dd[timerNumber].timerCompareMatchFunctionPointer[TIMERCOMPAREMATCH0] = voidFunctionPointer;
1a000fae:	012b      	lsls	r3, r5, #4
1a000fb0:	4a21      	ldr	r2, [pc, #132]	; (1a001038 <Timer_Init+0x100>)
1a000fb2:	50d7      	str	r7, [r2, r3]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a000fb4:	6963      	ldr	r3, [r4, #20]
1a000fb6:	f043 0301 	orr.w	r3, r3, #1
1a000fba:	6163      	str	r3, [r4, #20]
 * @return	Nothing
 * @note	Sets one of the timer match values.
 */
STATIC INLINE void Chip_TIMER_SetMatch(LPC_TIMER_T *pTMR, int8_t matchnum, uint32_t matchval)
{
	pTMR->MR[matchnum] = matchval;
1a000fbc:	61a6      	str	r6, [r4, #24]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_RESET_ON_MATCH(matchnum);
1a000fbe:	6963      	ldr	r3, [r4, #20]
1a000fc0:	f043 0302 	orr.w	r3, r3, #2
1a000fc4:	6163      	str	r3, [r4, #20]
 * @return	Nothing
 * @note	Enables the timer to start counting.
 */
STATIC INLINE void Chip_TIMER_Enable(LPC_TIMER_T *pTMR)
{
	pTMR->TCR |= TIMER_ENABLE;
1a000fc6:	6863      	ldr	r3, [r4, #4]
1a000fc8:	f043 0301 	orr.w	r3, r3, #1
1a000fcc:	6063      	str	r3, [r4, #4]

   /*Enable timer*/
   Chip_TIMER_Enable(timer_sd[timerNumber].name);

   /* Enable timer interrupt */
   NVIC_SetPriority(timer_sd[timerNumber].IRQn, MAX_SYSCALL_INTERRUPT_PRIORITY+1);
1a000fce:	f8d8 2008 	ldr.w	r2, [r8, #8]
1a000fd2:	b2d3      	uxtb	r3, r2
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
1a000fd4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000fd8:	d006      	beq.n	1a000fe8 <Timer_Init+0xb0>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a000fda:	f002 020f 	and.w	r2, r2, #15
1a000fde:	4b17      	ldr	r3, [pc, #92]	; (1a00103c <Timer_Init+0x104>)
1a000fe0:	4413      	add	r3, r2
1a000fe2:	22c0      	movs	r2, #192	; 0xc0
1a000fe4:	761a      	strb	r2, [r3, #24]
1a000fe6:	e005      	b.n	1a000ff4 <Timer_Init+0xbc>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
1a000fe8:	4a15      	ldr	r2, [pc, #84]	; (1a001040 <Timer_Init+0x108>)
1a000fea:	fa42 f383 	sxtab	r3, r2, r3
1a000fee:	22c0      	movs	r2, #192	; 0xc0
1a000ff0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
   NVIC_EnableIRQ(timer_sd[timerNumber].IRQn);
1a000ff4:	4c0e      	ldr	r4, [pc, #56]	; (1a001030 <Timer_Init+0xf8>)
1a000ff6:	006e      	lsls	r6, r5, #1
1a000ff8:	1973      	adds	r3, r6, r5
1a000ffa:	009b      	lsls	r3, r3, #2
1a000ffc:	4423      	add	r3, r4
1a000ffe:	689b      	ldr	r3, [r3, #8]
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a001000:	b259      	sxtb	r1, r3
1a001002:	0949      	lsrs	r1, r1, #5
1a001004:	f003 031f 	and.w	r3, r3, #31
1a001008:	2201      	movs	r2, #1
1a00100a:	fa02 f303 	lsl.w	r3, r2, r3
1a00100e:	480c      	ldr	r0, [pc, #48]	; (1a001040 <Timer_Init+0x108>)
1a001010:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
   NVIC_ClearPendingIRQ(timer_sd[timerNumber].IRQn);
1a001014:	4435      	add	r5, r6
1a001016:	00ad      	lsls	r5, r5, #2
1a001018:	4425      	add	r5, r4
1a00101a:	68a9      	ldr	r1, [r5, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a00101c:	b24b      	sxtb	r3, r1
1a00101e:	095b      	lsrs	r3, r3, #5
1a001020:	f001 011f 	and.w	r1, r1, #31
1a001024:	408a      	lsls	r2, r1
1a001026:	3360      	adds	r3, #96	; 0x60
1a001028:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
1a00102c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001030:	1a002a68 	.word	0x1a002a68
1a001034:	40053000 	.word	0x40053000
1a001038:	10000438 	.word	0x10000438
1a00103c:	e000ecfc 	.word	0xe000ecfc
1a001040:	e000e100 	.word	0xe000e100

1a001044 <Timer_microsecondsToTicks>:
 * @note   Can be used for the second parameter in the Timer_init
 */
uint32_t Timer_microsecondsToTicks( uint32_t uS )
{
   return (uS*(LPC4337_MAX_FREC/1000000));
}
1a001044:	23cc      	movs	r3, #204	; 0xcc
1a001046:	fb03 f000 	mul.w	r0, r3, r0
1a00104a:	4770      	bx	lr

1a00104c <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a00104c:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00104e:	2400      	movs	r4, #0
1a001050:	e013      	b.n	1a00107a <TIMER0_IRQHandler+0x2e>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001052:	4b0b      	ldr	r3, [pc, #44]	; (1a001080 <TIMER0_IRQHandler+0x34>)
1a001054:	681a      	ldr	r2, [r3, #0]
1a001056:	f004 010f 	and.w	r1, r4, #15
1a00105a:	2301      	movs	r3, #1
1a00105c:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a00105e:	421a      	tst	r2, r3
1a001060:	d009      	beq.n	1a001076 <TIMER0_IRQHandler+0x2a>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a001062:	4b08      	ldr	r3, [pc, #32]	; (1a001084 <TIMER0_IRQHandler+0x38>)
1a001064:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a001068:	2000      	movs	r0, #0
1a00106a:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00106c:	b262      	sxtb	r2, r4
1a00106e:	2301      	movs	r3, #1
1a001070:	4093      	lsls	r3, r2
1a001072:	4a03      	ldr	r2, [pc, #12]	; (1a001080 <TIMER0_IRQHandler+0x34>)
1a001074:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a001076:	3401      	adds	r4, #1
1a001078:	b2e4      	uxtb	r4, r4
void TIMER0_IRQHandler(void)
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00107a:	2c03      	cmp	r4, #3
1a00107c:	d9e9      	bls.n	1a001052 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a00107e:	bd10      	pop	{r4, pc}
1a001080:	40084000 	.word	0x40084000
1a001084:	10000438 	.word	0x10000438

1a001088 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a001088:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00108a:	2400      	movs	r4, #0
1a00108c:	e014      	b.n	1a0010b8 <TIMER1_IRQHandler+0x30>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00108e:	4b0c      	ldr	r3, [pc, #48]	; (1a0010c0 <TIMER1_IRQHandler+0x38>)
1a001090:	681a      	ldr	r2, [r3, #0]
1a001092:	f004 010f 	and.w	r1, r4, #15
1a001096:	2301      	movs	r3, #1
1a001098:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a00109a:	421a      	tst	r2, r3
1a00109c:	d00a      	beq.n	1a0010b4 <TIMER1_IRQHandler+0x2c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00109e:	1d23      	adds	r3, r4, #4
1a0010a0:	4a08      	ldr	r2, [pc, #32]	; (1a0010c4 <TIMER1_IRQHandler+0x3c>)
1a0010a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0010a6:	2000      	movs	r0, #0
1a0010a8:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0010aa:	b262      	sxtb	r2, r4
1a0010ac:	2301      	movs	r3, #1
1a0010ae:	4093      	lsls	r3, r2
1a0010b0:	4a03      	ldr	r2, [pc, #12]	; (1a0010c0 <TIMER1_IRQHandler+0x38>)
1a0010b2:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0010b4:	3401      	adds	r4, #1
1a0010b6:	b2e4      	uxtb	r4, r4
void TIMER1_IRQHandler( void )
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0010b8:	2c03      	cmp	r4, #3
1a0010ba:	d9e8      	bls.n	1a00108e <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a0010bc:	bd10      	pop	{r4, pc}
1a0010be:	bf00      	nop
1a0010c0:	40085000 	.word	0x40085000
1a0010c4:	10000438 	.word	0x10000438

1a0010c8 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a0010c8:	b510      	push	{r4, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0010ca:	2400      	movs	r4, #0
1a0010cc:	e015      	b.n	1a0010fa <TIMER2_IRQHandler+0x32>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0010ce:	4b0c      	ldr	r3, [pc, #48]	; (1a001100 <TIMER2_IRQHandler+0x38>)
1a0010d0:	681a      	ldr	r2, [r3, #0]
1a0010d2:	f004 010f 	and.w	r1, r4, #15
1a0010d6:	2301      	movs	r3, #1
1a0010d8:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a0010da:	421a      	tst	r2, r3
1a0010dc:	d00b      	beq.n	1a0010f6 <TIMER2_IRQHandler+0x2e>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0010de:	f104 0308 	add.w	r3, r4, #8
1a0010e2:	4a08      	ldr	r2, [pc, #32]	; (1a001104 <TIMER2_IRQHandler+0x3c>)
1a0010e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0010e8:	2000      	movs	r0, #0
1a0010ea:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0010ec:	b262      	sxtb	r2, r4
1a0010ee:	2301      	movs	r3, #1
1a0010f0:	4093      	lsls	r3, r2
1a0010f2:	4a03      	ldr	r2, [pc, #12]	; (1a001100 <TIMER2_IRQHandler+0x38>)
1a0010f4:	6013      	str	r3, [r2, #0]
{
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0010f6:	3401      	adds	r4, #1
1a0010f8:	b2e4      	uxtb	r4, r4

void TIMER2_IRQHandler( void )
{
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0010fa:	2c03      	cmp	r4, #3
1a0010fc:	d9e7      	bls.n	1a0010ce <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a0010fe:	bd10      	pop	{r4, pc}
1a001100:	400c3000 	.word	0x400c3000
1a001104:	10000438 	.word	0x10000438

1a001108 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a001108:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00110a:	2400      	movs	r4, #0
1a00110c:	e015      	b.n	1a00113a <TIMER3_IRQHandler+0x32>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00110e:	4b0c      	ldr	r3, [pc, #48]	; (1a001140 <TIMER3_IRQHandler+0x38>)
1a001110:	681a      	ldr	r2, [r3, #0]
1a001112:	f004 010f 	and.w	r1, r4, #15
1a001116:	2301      	movs	r3, #1
1a001118:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a00111a:	421a      	tst	r2, r3
1a00111c:	d00b      	beq.n	1a001136 <TIMER3_IRQHandler+0x2e>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00111e:	f104 030c 	add.w	r3, r4, #12
1a001122:	4a08      	ldr	r2, [pc, #32]	; (1a001144 <TIMER3_IRQHandler+0x3c>)
1a001124:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001128:	2000      	movs	r0, #0
1a00112a:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00112c:	b262      	sxtb	r2, r4
1a00112e:	2301      	movs	r3, #1
1a001130:	4093      	lsls	r3, r2
1a001132:	4a03      	ldr	r2, [pc, #12]	; (1a001140 <TIMER3_IRQHandler+0x38>)
1a001134:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a001136:	3401      	adds	r4, #1
1a001138:	b2e4      	uxtb	r4, r4
void TIMER3_IRQHandler( void )
{

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00113a:	2c03      	cmp	r4, #3
1a00113c:	d9e7      	bls.n	1a00110e <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a00113e:	bd10      	pop	{r4, pc}
1a001140:	400c4000 	.word	0x400c4000
1a001144:	10000438 	.word	0x10000438

1a001148 <printInitUart>:
{
   *printer = uart;
}

void printInitUart( print_t* printer, uartMap_t uart, uint32_t baudRate )
{
1a001148:	b508      	push	{r3, lr}
   *printer = uart;
1a00114a:	7001      	strb	r1, [r0, #0]
   uartInit( uart, baudRate );
1a00114c:	4608      	mov	r0, r1
1a00114e:	4611      	mov	r1, r2
1a001150:	f7ff fe5a 	bl	1a000e08 <uartInit>
1a001154:	bd08      	pop	{r3, pc}
1a001156:	bf00      	nop

1a001158 <printString>:


// Print String

void printString( print_t printer, const char* string )
{
1a001158:	b508      	push	{r3, lr}
   uartWriteString( printer, string );
1a00115a:	f7ff fea1 	bl	1a000ea0 <uartWriteString>
1a00115e:	bd08      	pop	{r3, pc}

1a001160 <printEnter>:
}

void printEnter( print_t printer )
{
1a001160:	b508      	push	{r3, lr}
   uartWriteString( printer, PRINT_ENTER_STRING );
1a001162:	4902      	ldr	r1, [pc, #8]	; (1a00116c <printEnter+0xc>)
1a001164:	f7ff fe9c 	bl	1a000ea0 <uartWriteString>
1a001168:	bd08      	pop	{r3, pc}
1a00116a:	bf00      	nop
1a00116c:	1a002a98 	.word	0x1a002a98

1a001170 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a001170:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a001172:	f000 fb95 	bl	1a0018a0 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a001176:	4b3a      	ldr	r3, [pc, #232]	; (1a001260 <boardInit+0xf0>)
1a001178:	6818      	ldr	r0, [r3, #0]
1a00117a:	f7ff fc1b 	bl	1a0009b4 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a00117e:	2001      	movs	r0, #1
1a001180:	2100      	movs	r1, #0
1a001182:	f7ff fd7f 	bl	1a000c84 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a001186:	2000      	movs	r0, #0
1a001188:	2105      	movs	r1, #5
1a00118a:	f7ff fc37 	bl	1a0009fc <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a00118e:	2024      	movs	r0, #36	; 0x24
1a001190:	2100      	movs	r1, #0
1a001192:	f7ff fc33 	bl	1a0009fc <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a001196:	2025      	movs	r0, #37	; 0x25
1a001198:	2100      	movs	r1, #0
1a00119a:	f7ff fc2f 	bl	1a0009fc <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a00119e:	2026      	movs	r0, #38	; 0x26
1a0011a0:	2100      	movs	r1, #0
1a0011a2:	f7ff fc2b 	bl	1a0009fc <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a0011a6:	2027      	movs	r0, #39	; 0x27
1a0011a8:	2100      	movs	r1, #0
1a0011aa:	f7ff fc27 	bl	1a0009fc <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a0011ae:	2028      	movs	r0, #40	; 0x28
1a0011b0:	2101      	movs	r1, #1
1a0011b2:	f7ff fc23 	bl	1a0009fc <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a0011b6:	2029      	movs	r0, #41	; 0x29
1a0011b8:	2101      	movs	r1, #1
1a0011ba:	f7ff fc1f 	bl	1a0009fc <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a0011be:	202a      	movs	r0, #42	; 0x2a
1a0011c0:	2101      	movs	r1, #1
1a0011c2:	f7ff fc1b 	bl	1a0009fc <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a0011c6:	202b      	movs	r0, #43	; 0x2b
1a0011c8:	2101      	movs	r1, #1
1a0011ca:	f7ff fc17 	bl	1a0009fc <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a0011ce:	202c      	movs	r0, #44	; 0x2c
1a0011d0:	2101      	movs	r1, #1
1a0011d2:	f7ff fc13 	bl	1a0009fc <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a0011d6:	202d      	movs	r0, #45	; 0x2d
1a0011d8:	2101      	movs	r1, #1
1a0011da:	f7ff fc0f 	bl	1a0009fc <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a0011de:	202e      	movs	r0, #46	; 0x2e
1a0011e0:	2100      	movs	r1, #0
1a0011e2:	f7ff fc0b 	bl	1a0009fc <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a0011e6:	202f      	movs	r0, #47	; 0x2f
1a0011e8:	2100      	movs	r1, #0
1a0011ea:	f7ff fc07 	bl	1a0009fc <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a0011ee:	2030      	movs	r0, #48	; 0x30
1a0011f0:	2100      	movs	r1, #0
1a0011f2:	f7ff fc03 	bl	1a0009fc <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a0011f6:	2031      	movs	r0, #49	; 0x31
1a0011f8:	2100      	movs	r1, #0
1a0011fa:	f7ff fbff 	bl	1a0009fc <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a0011fe:	2032      	movs	r0, #50	; 0x32
1a001200:	2100      	movs	r1, #0
1a001202:	f7ff fbfb 	bl	1a0009fc <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a001206:	2033      	movs	r0, #51	; 0x33
1a001208:	2100      	movs	r1, #0
1a00120a:	f7ff fbf7 	bl	1a0009fc <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a00120e:	2034      	movs	r0, #52	; 0x34
1a001210:	2100      	movs	r1, #0
1a001212:	f7ff fbf3 	bl	1a0009fc <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a001216:	2035      	movs	r0, #53	; 0x35
1a001218:	2100      	movs	r1, #0
1a00121a:	f7ff fbef 	bl	1a0009fc <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a00121e:	2036      	movs	r0, #54	; 0x36
1a001220:	2101      	movs	r1, #1
1a001222:	f7ff fbeb 	bl	1a0009fc <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a001226:	2037      	movs	r0, #55	; 0x37
1a001228:	2101      	movs	r1, #1
1a00122a:	f7ff fbe7 	bl	1a0009fc <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a00122e:	2038      	movs	r0, #56	; 0x38
1a001230:	2101      	movs	r1, #1
1a001232:	f7ff fbe3 	bl	1a0009fc <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a001236:	2039      	movs	r0, #57	; 0x39
1a001238:	2101      	movs	r1, #1
1a00123a:	f7ff fbdf 	bl	1a0009fc <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a00123e:	203a      	movs	r0, #58	; 0x3a
1a001240:	2101      	movs	r1, #1
1a001242:	f7ff fbdb 	bl	1a0009fc <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a001246:	203b      	movs	r0, #59	; 0x3b
1a001248:	2101      	movs	r1, #1
1a00124a:	f7ff fbd7 	bl	1a0009fc <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a00124e:	203c      	movs	r0, #60	; 0x3c
1a001250:	2101      	movs	r1, #1
1a001252:	f7ff fbd3 	bl	1a0009fc <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a001256:	203d      	movs	r0, #61	; 0x3d
1a001258:	2101      	movs	r1, #1
1a00125a:	f7ff fbcf 	bl	1a0009fc <gpioInit>
1a00125e:	bd08      	pop	{r3, pc}
1a001260:	10005b50 	.word	0x10005b50

1a001264 <Board_LED_Init>:
#define GPIO_BUTTONS_SIZE   (sizeof(GpioButtons) / sizeof(struct gpio_t))
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
1a001264:	b470      	push	{r4, r5, r6}
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001266:	2200      	movs	r2, #0
1a001268:	e014      	b.n	1a001294 <Board_LED_Init+0x30>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a00126a:	4b0c      	ldr	r3, [pc, #48]	; (1a00129c <Board_LED_Init+0x38>)
1a00126c:	f813 4012 	ldrb.w	r4, [r3, r2, lsl #1]
1a001270:	eb03 0342 	add.w	r3, r3, r2, lsl #1
1a001274:	7859      	ldrb	r1, [r3, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a001276:	480a      	ldr	r0, [pc, #40]	; (1a0012a0 <Board_LED_Init+0x3c>)
1a001278:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a00127c:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
1a001280:	2301      	movs	r3, #1
1a001282:	408b      	lsls	r3, r1
1a001284:	4333      	orrs	r3, r6
1a001286:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a00128a:	eb01 1144 	add.w	r1, r1, r4, lsl #5
1a00128e:	2300      	movs	r3, #0
1a001290:	5443      	strb	r3, [r0, r1]
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001292:	3201      	adds	r2, #1
1a001294:	2a05      	cmp	r2, #5
1a001296:	d9e8      	bls.n	1a00126a <Board_LED_Init+0x6>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a001298:	bc70      	pop	{r4, r5, r6}
1a00129a:	4770      	bx	lr
1a00129c:	1a002ac0 	.word	0x1a002ac0
1a0012a0:	400f4000 	.word	0x400f4000

1a0012a4 <Board_TEC_Init>:


static void Board_TEC_Init()
{
1a0012a4:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0012a6:	2300      	movs	r3, #0
1a0012a8:	e011      	b.n	1a0012ce <Board_TEC_Init+0x2a>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0012aa:	490b      	ldr	r1, [pc, #44]	; (1a0012d8 <Board_TEC_Init+0x34>)
1a0012ac:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0012b0:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0012b4:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0012b6:	4c09      	ldr	r4, [pc, #36]	; (1a0012dc <Board_TEC_Init+0x38>)
1a0012b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0012bc:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
1a0012c0:	2101      	movs	r1, #1
1a0012c2:	40a9      	lsls	r1, r5
1a0012c4:	ea20 0101 	bic.w	r1, r0, r1
1a0012c8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0012cc:	3301      	adds	r3, #1
1a0012ce:	2b03      	cmp	r3, #3
1a0012d0:	d9eb      	bls.n	1a0012aa <Board_TEC_Init+0x6>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a0012d2:	bc30      	pop	{r4, r5}
1a0012d4:	4770      	bx	lr
1a0012d6:	bf00      	nop
1a0012d8:	1a002ab8 	.word	0x1a002ab8
1a0012dc:	400f4000 	.word	0x400f4000

1a0012e0 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
1a0012e0:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0012e2:	2300      	movs	r3, #0
1a0012e4:	e011      	b.n	1a00130a <Board_GPIO_Init+0x2a>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0012e6:	490b      	ldr	r1, [pc, #44]	; (1a001314 <Board_GPIO_Init+0x34>)
1a0012e8:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0012ec:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0012f0:	784d      	ldrb	r5, [r1, #1]
1a0012f2:	4c09      	ldr	r4, [pc, #36]	; (1a001318 <Board_GPIO_Init+0x38>)
1a0012f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0012f8:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
1a0012fc:	2101      	movs	r1, #1
1a0012fe:	40a9      	lsls	r1, r5
1a001300:	ea20 0101 	bic.w	r1, r0, r1
1a001304:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001308:	3301      	adds	r3, #1
1a00130a:	2b08      	cmp	r3, #8
1a00130c:	d9eb      	bls.n	1a0012e6 <Board_GPIO_Init+0x6>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a00130e:	bc30      	pop	{r4, r5}
1a001310:	4770      	bx	lr
1a001312:	bf00      	nop
1a001314:	1a002a9c 	.word	0x1a002a9c
1a001318:	400f4000 	.word	0x400f4000

1a00131c <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a00131c:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a00131e:	4c0b      	ldr	r4, [pc, #44]	; (1a00134c <Board_SPI_Init+0x30>)
1a001320:	4620      	mov	r0, r4
1a001322:	f000 fedd 	bl	1a0020e0 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001326:	6863      	ldr	r3, [r4, #4]
1a001328:	f023 0304 	bic.w	r3, r3, #4
1a00132c:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00132e:	6823      	ldr	r3, [r4, #0]
1a001330:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001334:	f043 0307 	orr.w	r3, r3, #7
1a001338:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a00133a:	4620      	mov	r0, r4
1a00133c:	4904      	ldr	r1, [pc, #16]	; (1a001350 <Board_SPI_Init+0x34>)
1a00133e:	f000 feaf 	bl	1a0020a0 <Chip_SSP_SetBitRate>
 * @param	pSSP		: The base of SSP peripheral on the chip
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Enable(LPC_SSP_T *pSSP)
{
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a001342:	6863      	ldr	r3, [r4, #4]
1a001344:	f043 0302 	orr.w	r3, r3, #2
1a001348:	6063      	str	r3, [r4, #4]
1a00134a:	bd10      	pop	{r4, pc}
1a00134c:	400c5000 	.word	0x400c5000
1a001350:	000186a0 	.word	0x000186a0

1a001354 <Board_I2C_Init>:
    }
}


static void Board_I2C_Init()
{
1a001354:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a001356:	2000      	movs	r0, #0
1a001358:	f000 f8ca 	bl	1a0014f0 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a00135c:	f640 0208 	movw	r2, #2056	; 0x808
1a001360:	4b03      	ldr	r3, [pc, #12]	; (1a001370 <Board_I2C_Init+0x1c>)
1a001362:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_SCU_I2C0PinConfig(BOARD_I2C_MODE);
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a001366:	2000      	movs	r0, #0
1a001368:	4902      	ldr	r1, [pc, #8]	; (1a001374 <Board_I2C_Init+0x20>)
1a00136a:	f000 f8d3 	bl	1a001514 <Chip_I2C_SetClockRate>
1a00136e:	bd08      	pop	{r3, pc}
1a001370:	40086000 	.word	0x40086000
1a001374:	000f4240 	.word	0x000f4240

1a001378 <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a001378:	b510      	push	{r4, lr}
1a00137a:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a00137c:	4c08      	ldr	r4, [pc, #32]	; (1a0013a0 <Board_ADC_Init+0x28>)
1a00137e:	4620      	mov	r0, r4
1a001380:	4669      	mov	r1, sp
1a001382:	f000 f9e7 	bl	1a001754 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a001386:	4620      	mov	r0, r4
1a001388:	4669      	mov	r1, sp
1a00138a:	4a06      	ldr	r2, [pc, #24]	; (1a0013a4 <Board_ADC_Init+0x2c>)
1a00138c:	f000 fa42 	bl	1a001814 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a001390:	4620      	mov	r0, r4
1a001392:	4669      	mov	r1, sp
1a001394:	2200      	movs	r2, #0
1a001396:	f000 fa57 	bl	1a001848 <Chip_ADC_SetResolution>
}
1a00139a:	b002      	add	sp, #8
1a00139c:	bd10      	pop	{r4, pc}
1a00139e:	bf00      	nop
1a0013a0:	400e3000 	.word	0x400e3000
1a0013a4:	00061a80 	.word	0x00061a80

1a0013a8 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a0013a8:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a0013aa:	4c07      	ldr	r4, [pc, #28]	; (1a0013c8 <Board_Debug_Init+0x20>)
1a0013ac:	4620      	mov	r0, r4
1a0013ae:	f000 f8df 	bl	1a001570 <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0013b2:	4620      	mov	r0, r4
1a0013b4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0013b8:	f000 f924 	bl	1a001604 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0013bc:	2303      	movs	r3, #3
1a0013be:	60e3      	str	r3, [r4, #12]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a0013c0:	2301      	movs	r3, #1
1a0013c2:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0013c4:	bd10      	pop	{r4, pc}
1a0013c6:	bf00      	nop
1a0013c8:	400c1000 	.word	0x400c1000

1a0013cc <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a0013cc:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0013ce:	f7ff ffeb 	bl	1a0013a8 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a0013d2:	480b      	ldr	r0, [pc, #44]	; (1a001400 <Board_Init+0x34>)
1a0013d4:	f000 fd9a 	bl	1a001f0c <Chip_GPIO_Init>

   Board_LED_Init();
1a0013d8:	f7ff ff44 	bl	1a001264 <Board_LED_Init>
   Board_TEC_Init();
1a0013dc:	f7ff ff62 	bl	1a0012a4 <Board_TEC_Init>
   Board_SPI_Init();
1a0013e0:	f7ff ff9c 	bl	1a00131c <Board_SPI_Init>
   Board_GPIO_Init();
1a0013e4:	f7ff ff7c 	bl	1a0012e0 <Board_GPIO_Init>
   Board_I2C_Init();
1a0013e8:	f7ff ffb4 	bl	1a001354 <Board_I2C_Init>
   Board_ADC_Init();
1a0013ec:	f7ff ffc4 	bl	1a001378 <Board_ADC_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
	LPC_CREG->CREG6 |= 0x4;
1a0013f0:	4a04      	ldr	r2, [pc, #16]	; (1a001404 <Board_Init+0x38>)
1a0013f2:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a0013f6:	f043 0304 	orr.w	r3, r3, #4
1a0013fa:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a0013fe:	bd08      	pop	{r3, pc}
1a001400:	400f4000 	.word	0x400f4000
1a001404:	40043000 	.word	0x40043000

1a001408 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a001408:	b508      	push	{r3, lr}
   unsigned int *pSCB_VTOR = (unsigned int *) 0xE000ED08;

   extern void *g_pfnVectors;

   *pSCB_VTOR = (unsigned int) &g_pfnVectors;
1a00140a:	4b04      	ldr	r3, [pc, #16]	; (1a00141c <SystemInit+0x14>)
1a00140c:	4a04      	ldr	r2, [pc, #16]	; (1a001420 <SystemInit+0x18>)
1a00140e:	601a      	str	r2, [r3, #0]

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a001410:	f000 fd50 	bl	1a001eb4 <fpuInit>
#endif

   /* Board specific SystemInit */
   Board_SystemInit();
1a001414:	f000 f856 	bl	1a0014c4 <Board_SystemInit>
1a001418:	bd08      	pop	{r3, pc}
1a00141a:	bf00      	nop
1a00141c:	e000ed08 	.word	0xe000ed08
1a001420:	1a000000 	.word	0x1a000000

1a001424 <Board_SetupMuxing>:
    {0,  1, (SCU_MODE_HIGHSPEEDSLEW_EN | SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_FUNC6)}, /* TXEN */
};


void Board_SetupMuxing(void)
{
1a001424:	b410      	push	{r4}
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001426:	2300      	movs	r3, #0
1a001428:	e00c      	b.n	1a001444 <Board_SetupMuxing+0x20>
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a00142a:	4a09      	ldr	r2, [pc, #36]	; (1a001450 <Board_SetupMuxing+0x2c>)
1a00142c:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a001430:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a001434:	784a      	ldrb	r2, [r1, #1]
1a001436:	8848      	ldrh	r0, [r1, #2]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001438:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00143c:	4905      	ldr	r1, [pc, #20]	; (1a001454 <Board_SetupMuxing+0x30>)
1a00143e:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001442:	3301      	adds	r3, #1
1a001444:	2b25      	cmp	r3, #37	; 0x25
1a001446:	d9f0      	bls.n	1a00142a <Board_SetupMuxing+0x6>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a001448:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00144c:	4770      	bx	lr
1a00144e:	bf00      	nop
1a001450:	1a002ad8 	.word	0x1a002ad8
1a001454:	40086000 	.word	0x40086000

1a001458 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a001458:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00145a:	4a17      	ldr	r2, [pc, #92]	; (1a0014b8 <Board_SetupClocking+0x60>)
1a00145c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001460:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001464:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001468:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a00146c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001470:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001474:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001478:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a00147c:	2006      	movs	r0, #6
1a00147e:	490f      	ldr	r1, [pc, #60]	; (1a0014bc <Board_SetupClocking+0x64>)
1a001480:	2201      	movs	r2, #1
1a001482:	f000 fd45 	bl	1a001f10 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a001486:	2400      	movs	r4, #0
1a001488:	e00a      	b.n	1a0014a0 <Board_SetupClocking+0x48>
    {
        const struct CLK_BASE_STATES *c = &InitClkStates[i];
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00148a:	4a0d      	ldr	r2, [pc, #52]	; (1a0014c0 <Board_SetupClocking+0x68>)
1a00148c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a001490:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a001494:	7859      	ldrb	r1, [r3, #1]
1a001496:	789a      	ldrb	r2, [r3, #2]
1a001498:	78db      	ldrb	r3, [r3, #3]
1a00149a:	f000 fc29 	bl	1a001cf0 <Chip_Clock_SetBaseClock>
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00149e:	3401      	adds	r4, #1
1a0014a0:	2c02      	cmp	r4, #2
1a0014a2:	d9f2      	bls.n	1a00148a <Board_SetupClocking+0x32>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a0014a4:	4b04      	ldr	r3, [pc, #16]	; (1a0014b8 <Board_SetupClocking+0x60>)
1a0014a6:	685a      	ldr	r2, [r3, #4]
1a0014a8:	f022 020c 	bic.w	r2, r2, #12
1a0014ac:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a0014ae:	685a      	ldr	r2, [r3, #4]
1a0014b0:	f042 0203 	orr.w	r2, r2, #3
1a0014b4:	605a      	str	r2, [r3, #4]
1a0014b6:	bd10      	pop	{r4, pc}
1a0014b8:	40043000 	.word	0x40043000
1a0014bc:	0c28cb00 	.word	0x0c28cb00
1a0014c0:	1a002acc 	.word	0x1a002acc

1a0014c4 <Board_SystemInit>:
}


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0014c4:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0014c6:	f7ff ffad 	bl	1a001424 <Board_SetupMuxing>
    Board_SetupClocking();
1a0014ca:	f7ff ffc5 	bl	1a001458 <Board_SetupClocking>
1a0014ce:	bd08      	pop	{r3, pc}

1a0014d0 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0014d0:	2901      	cmp	r1, #1
1a0014d2:	d109      	bne.n	1a0014e8 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a0014d4:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0014d8:	0080      	lsls	r0, r0, #2
1a0014da:	4b04      	ldr	r3, [pc, #16]	; (1a0014ec <Chip_I2C_EventHandler+0x1c>)
1a0014dc:	4418      	add	r0, r3
1a0014de:	6902      	ldr	r2, [r0, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a0014e0:	7d13      	ldrb	r3, [r2, #20]
1a0014e2:	b2db      	uxtb	r3, r3
1a0014e4:	2b04      	cmp	r3, #4
1a0014e6:	d0fb      	beq.n	1a0014e0 <Chip_I2C_EventHandler+0x10>
1a0014e8:	4770      	bx	lr
1a0014ea:	bf00      	nop
1a0014ec:	10000478 	.word	0x10000478

1a0014f0 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0014f0:	b570      	push	{r4, r5, r6, lr}
1a0014f2:	4605      	mov	r5, r0
 * Private functions
 ****************************************************************************/

STATIC INLINE void enableClk(I2C_ID_T id)
{
	Chip_Clock_Enable(i2c[id].clk);
1a0014f4:	4e06      	ldr	r6, [pc, #24]	; (1a001510 <Chip_I2C_Init+0x20>)
1a0014f6:	00c4      	lsls	r4, r0, #3
1a0014f8:	1a23      	subs	r3, r4, r0
1a0014fa:	009b      	lsls	r3, r3, #2
1a0014fc:	4433      	add	r3, r6
1a0014fe:	8898      	ldrh	r0, [r3, #4]
1a001500:	f000 fc4e 	bl	1a001da0 <Chip_Clock_Enable>
void Chip_I2C_Init(I2C_ID_T id)
{
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a001504:	1b60      	subs	r0, r4, r5
1a001506:	0080      	lsls	r0, r0, #2
1a001508:	5833      	ldr	r3, [r6, r0]
1a00150a:	226c      	movs	r2, #108	; 0x6c
1a00150c:	619a      	str	r2, [r3, #24]
1a00150e:	bd70      	pop	{r4, r5, r6, pc}
1a001510:	10000478 	.word	0x10000478

1a001514 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a001514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001518:	460c      	mov	r4, r1
}

/* Get the ADC Clock Rate */
STATIC INLINE uint32_t getClkRate(I2C_ID_T id)
{
	return Chip_Clock_GetRate(i2c[id].clk);
1a00151a:	4f09      	ldr	r7, [pc, #36]	; (1a001540 <Chip_I2C_SetClockRate+0x2c>)
1a00151c:	00c5      	lsls	r5, r0, #3
1a00151e:	1a2e      	subs	r6, r5, r0
1a001520:	00b6      	lsls	r6, r6, #2
1a001522:	19bb      	adds	r3, r7, r6
1a001524:	8898      	ldrh	r0, [r3, #4]
1a001526:	f000 fc55 	bl	1a001dd4 <Chip_Clock_GetRate>
/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a00152a:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00152e:	59bb      	ldr	r3, [r7, r6]
1a001530:	0842      	lsrs	r2, r0, #1
1a001532:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a001534:	59bb      	ldr	r3, [r7, r6]
1a001536:	691a      	ldr	r2, [r3, #16]
1a001538:	1a80      	subs	r0, r0, r2
1a00153a:	6158      	str	r0, [r3, #20]
1a00153c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001540:	10000478 	.word	0x10000478

1a001544 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001544:	4b09      	ldr	r3, [pc, #36]	; (1a00156c <Chip_UART_GetIndex+0x28>)
1a001546:	4298      	cmp	r0, r3
1a001548:	d009      	beq.n	1a00155e <Chip_UART_GetIndex+0x1a>
1a00154a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00154e:	4298      	cmp	r0, r3
1a001550:	d007      	beq.n	1a001562 <Chip_UART_GetIndex+0x1e>
1a001552:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001556:	4298      	cmp	r0, r3
1a001558:	d005      	beq.n	1a001566 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a00155a:	2000      	movs	r0, #0
1a00155c:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00155e:	2002      	movs	r0, #2
1a001560:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a001562:	2003      	movs	r0, #3
1a001564:	4770      	bx	lr
	uint32_t base = (uint32_t) pUART;
	switch(base) {
		case LPC_USART0_BASE:
			return 0;
		case LPC_UART1_BASE:
			return 1;
1a001566:	2001      	movs	r0, #1
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a001568:	4770      	bx	lr
1a00156a:	bf00      	nop
1a00156c:	400c1000 	.word	0x400c1000

1a001570 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001570:	b510      	push	{r4, lr}
1a001572:	b082      	sub	sp, #8
1a001574:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a001576:	f7ff ffe5 	bl	1a001544 <Chip_UART_GetIndex>
1a00157a:	4b10      	ldr	r3, [pc, #64]	; (1a0015bc <Chip_UART_Init+0x4c>)
1a00157c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001580:	2101      	movs	r1, #1
1a001582:	460a      	mov	r2, r1
1a001584:	460b      	mov	r3, r1
1a001586:	f000 fbed 	bl	1a001d64 <Chip_Clock_EnableOpts>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a00158a:	2307      	movs	r3, #7
1a00158c:	60a3      	str	r3, [r4, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a00158e:	2300      	movs	r3, #0
1a001590:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a001592:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a001594:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a001596:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a001598:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a00159a:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a00159c:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00159e:	4b08      	ldr	r3, [pc, #32]	; (1a0015c0 <Chip_UART_Init+0x50>)
1a0015a0:	429c      	cmp	r4, r3
1a0015a2:	d103      	bne.n	1a0015ac <Chip_UART_Init+0x3c>
		/* Set Modem Control to default state */
		pUART->MCR = 0;
1a0015a4:	2300      	movs	r3, #0
1a0015a6:	6123      	str	r3, [r4, #16]
		/*Dummy Reading to Clear Status */
		tmp = pUART->MSR;
1a0015a8:	69a3      	ldr	r3, [r4, #24]
1a0015aa:	9301      	str	r3, [sp, #4]
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0015ac:	2303      	movs	r3, #3
1a0015ae:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0015b0:	2310      	movs	r3, #16
1a0015b2:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0015b4:	9b01      	ldr	r3, [sp, #4]
}
1a0015b6:	b002      	add	sp, #8
1a0015b8:	bd10      	pop	{r4, pc}
1a0015ba:	bf00      	nop
1a0015bc:	1a002b78 	.word	0x1a002b78
1a0015c0:	40082000 	.word	0x40082000

1a0015c4 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a0015c4:	b538      	push	{r3, r4, r5, lr}
1a0015c6:	4605      	mov	r5, r0
1a0015c8:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0015ca:	f7ff ffbb 	bl	1a001544 <Chip_UART_GetIndex>
1a0015ce:	4b0c      	ldr	r3, [pc, #48]	; (1a001600 <Chip_UART_SetBaud+0x3c>)
1a0015d0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0015d4:	f000 fbfe 	bl	1a001dd4 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a0015d8:	0124      	lsls	r4, r4, #4
1a0015da:	fbb0 f3f4 	udiv	r3, r0, r4
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0015de:	68ea      	ldr	r2, [r5, #12]
1a0015e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a0015e4:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a0015e6:	b2da      	uxtb	r2, r3
1a0015e8:	602a      	str	r2, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a0015ea:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a0015ee:	606a      	str	r2, [r5, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0015f0:	68ea      	ldr	r2, [r5, #12]
1a0015f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a0015f6:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a0015f8:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a0015fc:	0900      	lsrs	r0, r0, #4
1a0015fe:	bd38      	pop	{r3, r4, r5, pc}
1a001600:	1a002b70 	.word	0x1a002b70

1a001604 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001608:	b083      	sub	sp, #12
1a00160a:	4683      	mov	fp, r0
1a00160c:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00160e:	f7ff ff99 	bl	1a001544 <Chip_UART_GetIndex>
1a001612:	4b34      	ldr	r3, [pc, #208]	; (1a0016e4 <Chip_UART_SetBaudFDR+0xe0>)
1a001614:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001618:	f000 fbdc 	bl	1a001dd4 <Chip_Clock_GetRate>
1a00161c:	4606      	mov	r6, r0
/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */
1a00161e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a001622:	2401      	movs	r4, #1
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a001624:	2300      	movs	r3, #0
1a001626:	9301      	str	r3, [sp, #4]
1a001628:	46a2      	mov	sl, r4
1a00162a:	4699      	mov	r9, r3

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00162c:	e029      	b.n	1a001682 <Chip_UART_SetBaudFDR+0x7e>
		for (d = 0; d < m; d++) {
			uint32_t diff, div;
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a00162e:	2300      	movs	r3, #0
1a001630:	0932      	lsrs	r2, r6, #4
1a001632:	0730      	lsls	r0, r6, #28
1a001634:	fba0 0104 	umull	r0, r1, r0, r4
1a001638:	fb04 1102 	mla	r1, r4, r2, r1
1a00163c:	1962      	adds	r2, r4, r5
1a00163e:	fb08 f202 	mul.w	r2, r8, r2
1a001642:	f000 fdad 	bl	1a0021a0 <__aeabi_uldivmod>

			/* Lower 32-bit of dval has diff */
			diff = (uint32_t) dval;
1a001646:	4603      	mov	r3, r0
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);
1a001648:	460a      	mov	r2, r1

			/* Closer to next div */
			if ((int)diff < 0) {
1a00164a:	2800      	cmp	r0, #0
1a00164c:	da01      	bge.n	1a001652 <Chip_UART_SetBaudFDR+0x4e>
				diff = -diff;
1a00164e:	4243      	negs	r3, r0
				div ++;
1a001650:	1c4a      	adds	r2, r1, #1
			}

			/* Check if new value is worse than old or out of range */
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a001652:	429f      	cmp	r7, r3
1a001654:	d30a      	bcc.n	1a00166c <Chip_UART_SetBaudFDR+0x68>
1a001656:	b14a      	cbz	r2, 1a00166c <Chip_UART_SetBaudFDR+0x68>
1a001658:	0c11      	lsrs	r1, r2, #16
1a00165a:	d107      	bne.n	1a00166c <Chip_UART_SetBaudFDR+0x68>
1a00165c:	2a02      	cmp	r2, #2
1a00165e:	d800      	bhi.n	1a001662 <Chip_UART_SetBaudFDR+0x5e>
1a001660:	b925      	cbnz	r5, 1a00166c <Chip_UART_SetBaudFDR+0x68>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a001662:	b14b      	cbz	r3, 1a001678 <Chip_UART_SetBaudFDR+0x74>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a001664:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a001666:	9501      	str	r5, [sp, #4]
			sm = m;
1a001668:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a00166a:	4691      	mov	r9, r2
	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
		for (d = 0; d < m; d++) {
1a00166c:	3501      	adds	r5, #1
1a00166e:	e000      	b.n	1a001672 <Chip_UART_SetBaudFDR+0x6e>
1a001670:	2500      	movs	r5, #0
1a001672:	42a5      	cmp	r5, r4
1a001674:	d3db      	bcc.n	1a00162e <Chip_UART_SetBaudFDR+0x2a>
1a001676:	e003      	b.n	1a001680 <Chip_UART_SetBaudFDR+0x7c>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a001678:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a00167a:	9501      	str	r5, [sp, #4]
			sm = m;
1a00167c:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a00167e:	4691      	mov	r9, r2

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a001680:	3401      	adds	r4, #1
1a001682:	b10f      	cbz	r7, 1a001688 <Chip_UART_SetBaudFDR+0x84>
1a001684:	2c0f      	cmp	r4, #15
1a001686:	d9f3      	bls.n	1a001670 <Chip_UART_SetBaudFDR+0x6c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a001688:	f1b9 0f00 	cmp.w	r9, #0
1a00168c:	d026      	beq.n	1a0016dc <Chip_UART_SetBaudFDR+0xd8>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00168e:	f8db 300c 	ldr.w	r3, [fp, #12]
1a001692:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001696:	f8cb 300c 	str.w	r3, [fp, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a00169a:	fa5f f389 	uxtb.w	r3, r9
1a00169e:	f8cb 3000 	str.w	r3, [fp]
	pUART->DLM = (uint32_t) dlm;
1a0016a2:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0016a6:	f8cb 3004 	str.w	r3, [fp, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0016aa:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0016ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0016b2:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0016b6:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0016ba:	b2da      	uxtb	r2, r3
1a0016bc:	9901      	ldr	r1, [sp, #4]
1a0016be:	f001 030f 	and.w	r3, r1, #15
1a0016c2:	4313      	orrs	r3, r2
1a0016c4:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0016c8:	0933      	lsrs	r3, r6, #4
1a0016ca:	fb0a f303 	mul.w	r3, sl, r3
1a0016ce:	eb0a 0001 	add.w	r0, sl, r1
1a0016d2:	fb09 f000 	mul.w	r0, r9, r0
1a0016d6:	fbb3 f0f0 	udiv	r0, r3, r0
1a0016da:	e000      	b.n	1a0016de <Chip_UART_SetBaudFDR+0xda>
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
		return 0;
1a0016dc:	2000      	movs	r0, #0
	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
}
1a0016de:	b003      	add	sp, #12
1a0016e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0016e4:	1a002b70 	.word	0x1a002b70

1a0016e8 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0016e8:	4b03      	ldr	r3, [pc, #12]	; (1a0016f8 <Chip_ADC_GetClockIndex+0x10>)
1a0016ea:	4298      	cmp	r0, r3
1a0016ec:	d101      	bne.n	1a0016f2 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
1a0016ee:	2004      	movs	r0, #4
1a0016f0:	4770      	bx	lr
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0016f2:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0016f4:	4770      	bx	lr
1a0016f6:	bf00      	nop
1a0016f8:	400e4000 	.word	0x400e4000

1a0016fc <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0016fc:	b570      	push	{r4, r5, r6, lr}
1a0016fe:	460d      	mov	r5, r1
1a001700:	4614      	mov	r4, r2
1a001702:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a001704:	f7ff fff0 	bl	1a0016e8 <Chip_ADC_GetClockIndex>
1a001708:	f000 fb64 	bl	1a001dd4 <Chip_Clock_GetRate>
	if (burstMode) {
1a00170c:	b115      	cbz	r5, 1a001714 <getClkDiv+0x18>
		fullAdcRate = adcRate * clks;
1a00170e:	fb04 f406 	mul.w	r4, r4, r6
1a001712:	e003      	b.n	1a00171c <getClkDiv+0x20>
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a001714:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001718:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a00171c:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a001720:	0064      	lsls	r4, r4, #1
1a001722:	fbb0 f4f4 	udiv	r4, r0, r4
1a001726:	1e60      	subs	r0, r4, #1
	return div;
}
1a001728:	b2c0      	uxtb	r0, r0
1a00172a:	bd70      	pop	{r4, r5, r6, pc}

1a00172c <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a00172c:	6803      	ldr	r3, [r0, #0]
1a00172e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a001732:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a001736:	6001      	str	r1, [r0, #0]
1a001738:	4770      	bx	lr
1a00173a:	bf00      	nop

1a00173c <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a00173c:	3104      	adds	r1, #4
1a00173e:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a001742:	2b00      	cmp	r3, #0
1a001744:	da04      	bge.n	1a001750 <readAdcVal+0x14>
		return ERROR;
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a001746:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a00174a:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a00174c:	2001      	movs	r0, #1
1a00174e:	4770      	bx	lr
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
	if (!ADC_DR_DONE(temp)) {
		return ERROR;
1a001750:	2000      	movs	r0, #0
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
	return SUCCESS;
}
1a001752:	4770      	bx	lr

1a001754 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a001754:	b538      	push	{r3, r4, r5, lr}
1a001756:	4605      	mov	r5, r0
1a001758:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a00175a:	f7ff ffc5 	bl	1a0016e8 <Chip_ADC_GetClockIndex>
1a00175e:	2101      	movs	r1, #1
1a001760:	460a      	mov	r2, r1
1a001762:	460b      	mov	r3, r1
1a001764:	f000 fafe 	bl	1a001d64 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a001768:	2100      	movs	r1, #0
1a00176a:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a00176c:	4a08      	ldr	r2, [pc, #32]	; (1a001790 <Chip_ADC_Init+0x3c>)
1a00176e:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a001770:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a001772:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a001774:	4628      	mov	r0, r5
1a001776:	230b      	movs	r3, #11
1a001778:	f7ff ffc0 	bl	1a0016fc <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a00177c:	0200      	lsls	r0, r0, #8
1a00177e:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001782:	7920      	ldrb	r0, [r4, #4]
1a001784:	f000 0007 	and.w	r0, r0, #7
1a001788:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
	pADC->CR = cr;
1a00178c:	6028      	str	r0, [r5, #0]
1a00178e:	bd38      	pop	{r3, r4, r5, pc}
1a001790:	00061a80 	.word	0x00061a80

1a001794 <Chip_ADC_ReadValue>:
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
}

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a001794:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a001796:	f7ff ffd1 	bl	1a00173c <readAdcVal>
}
1a00179a:	bd08      	pop	{r3, pc}

1a00179c <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a00179c:	2a01      	cmp	r2, #1
1a00179e:	d009      	beq.n	1a0017b4 <Chip_ADC_ReadStatus+0x18>
1a0017a0:	b112      	cbz	r2, 1a0017a8 <Chip_ADC_ReadStatus+0xc>
1a0017a2:	2a02      	cmp	r2, #2
1a0017a4:	d00e      	beq.n	1a0017c4 <Chip_ADC_ReadStatus+0x28>
1a0017a6:	e013      	b.n	1a0017d0 <Chip_ADC_ReadStatus+0x34>
	case ADC_DR_DONE_STAT:
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a0017a8:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0017aa:	40c8      	lsrs	r0, r1
1a0017ac:	f000 0001 	and.w	r0, r0, #1
1a0017b0:	b2c0      	uxtb	r0, r0
1a0017b2:	4770      	bx	lr

	case ADC_DR_OVERRUN_STAT:
		channel += 8;
1a0017b4:	3108      	adds	r1, #8
1a0017b6:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a0017b8:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0017ba:	40c8      	lsrs	r0, r1
1a0017bc:	f000 0001 	and.w	r0, r0, #1
1a0017c0:	b2c0      	uxtb	r0, r0
1a0017c2:	4770      	bx	lr

	case ADC_DR_ADINT_STAT:
		return pADC->STAT >> 16 ? SET : RESET;
1a0017c4:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a0017c6:	0c1b      	lsrs	r3, r3, #16
1a0017c8:	bf14      	ite	ne
1a0017ca:	2001      	movne	r0, #1
1a0017cc:	2000      	moveq	r0, #0
1a0017ce:	4770      	bx	lr

	default:
		break;
	}
	return RESET;
1a0017d0:	2000      	movs	r0, #0
}
1a0017d2:	4770      	bx	lr

1a0017d4 <Chip_ADC_Int_SetChannelCmd>:

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a0017d4:	2a01      	cmp	r2, #1
1a0017d6:	d105      	bne.n	1a0017e4 <Chip_ADC_Int_SetChannelCmd+0x10>
		pADC->INTEN |= (1UL << channel);
1a0017d8:	68c2      	ldr	r2, [r0, #12]
1a0017da:	2301      	movs	r3, #1
1a0017dc:	408b      	lsls	r3, r1
1a0017de:	4313      	orrs	r3, r2
1a0017e0:	60c3      	str	r3, [r0, #12]
1a0017e2:	4770      	bx	lr
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a0017e4:	68c2      	ldr	r2, [r0, #12]
1a0017e6:	2301      	movs	r3, #1
1a0017e8:	408b      	lsls	r3, r1
1a0017ea:	ea22 0303 	bic.w	r3, r2, r3
1a0017ee:	60c3      	str	r3, [r0, #12]
1a0017f0:	4770      	bx	lr
1a0017f2:	bf00      	nop

1a0017f4 <Chip_ADC_SetStartMode>:
	}
}

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a0017f4:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a0017f6:	2901      	cmp	r1, #1
1a0017f8:	d909      	bls.n	1a00180e <Chip_ADC_SetStartMode+0x1a>
		if (EdgeOption) {
1a0017fa:	b122      	cbz	r2, 1a001806 <Chip_ADC_SetStartMode+0x12>
			pADC->CR |= ADC_CR_EDGE;
1a0017fc:	6803      	ldr	r3, [r0, #0]
1a0017fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a001802:	6003      	str	r3, [r0, #0]
1a001804:	e003      	b.n	1a00180e <Chip_ADC_SetStartMode+0x1a>
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
1a001806:	6803      	ldr	r3, [r0, #0]
1a001808:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a00180c:	6003      	str	r3, [r0, #0]
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a00180e:	f7ff ff8d 	bl	1a00172c <setStartMode>
1a001812:	bd08      	pop	{r3, pc}

1a001814 <Chip_ADC_SetSampleRate>:
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a001814:	b570      	push	{r4, r5, r6, lr}
1a001816:	4606      	mov	r6, r0
1a001818:	460d      	mov	r5, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a00181a:	6804      	ldr	r4, [r0, #0]
1a00181c:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a001820:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a001824:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a001826:	790b      	ldrb	r3, [r1, #4]
1a001828:	f1c3 030b 	rsb	r3, r3, #11
1a00182c:	7949      	ldrb	r1, [r1, #5]
1a00182e:	b2db      	uxtb	r3, r3
1a001830:	f7ff ff64 	bl	1a0016fc <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001834:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001838:	792c      	ldrb	r4, [r5, #4]
1a00183a:	f004 0407 	and.w	r4, r4, #7
1a00183e:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	pADC->CR = cr;
1a001842:	6030      	str	r0, [r6, #0]
1a001844:	bd70      	pop	{r4, r5, r6, pc}
1a001846:	bf00      	nop

1a001848 <Chip_ADC_SetResolution>:
}

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a001848:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a00184a:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00184c:	680a      	ldr	r2, [r1, #0]
1a00184e:	f7ff ffe1 	bl	1a001814 <Chip_ADC_SetSampleRate>
1a001852:	bd08      	pop	{r3, pc}

1a001854 <Chip_ADC_EnableChannel>:
}

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a001854:	2a01      	cmp	r2, #1
1a001856:	d105      	bne.n	1a001864 <Chip_ADC_EnableChannel+0x10>
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a001858:	6802      	ldr	r2, [r0, #0]
1a00185a:	2301      	movs	r3, #1
1a00185c:	408b      	lsls	r3, r1
1a00185e:	4313      	orrs	r3, r2
1a001860:	6003      	str	r3, [r0, #0]
1a001862:	4770      	bx	lr
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a001864:	6803      	ldr	r3, [r0, #0]
1a001866:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a00186a:	6003      	str	r3, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a00186c:	6802      	ldr	r2, [r0, #0]
1a00186e:	2301      	movs	r3, #1
1a001870:	408b      	lsls	r3, r1
1a001872:	ea22 0303 	bic.w	r3, r2, r3
1a001876:	6003      	str	r3, [r0, #0]
1a001878:	4770      	bx	lr
1a00187a:	bf00      	nop

1a00187c <Chip_ADC_SetBurstCmd>:
	}
}

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a00187c:	b538      	push	{r3, r4, r5, lr}
1a00187e:	4604      	mov	r4, r0
1a001880:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a001882:	2100      	movs	r1, #0
1a001884:	f7ff ff52 	bl	1a00172c <setStartMode>
	
    if (NewState == DISABLE) {
1a001888:	b925      	cbnz	r5, 1a001894 <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a00188a:	6823      	ldr	r3, [r4, #0]
1a00188c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a001890:	6023      	str	r3, [r4, #0]
1a001892:	bd38      	pop	{r3, r4, r5, pc}
	}
	else {
		pADC->CR |= ADC_CR_BURST;
1a001894:	6823      	ldr	r3, [r4, #0]
1a001896:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a00189a:	6023      	str	r3, [r4, #0]
1a00189c:	bd38      	pop	{r3, r4, r5, pc}
1a00189e:	bf00      	nop

1a0018a0 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0018a0:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0018a2:	2069      	movs	r0, #105	; 0x69
1a0018a4:	f000 fa96 	bl	1a001dd4 <Chip_Clock_GetRate>
1a0018a8:	4b01      	ldr	r3, [pc, #4]	; (1a0018b0 <SystemCoreClockUpdate+0x10>)
1a0018aa:	6018      	str	r0, [r3, #0]
1a0018ac:	bd08      	pop	{r3, pc}
1a0018ae:	bf00      	nop
1a0018b0:	10005b50 	.word	0x10005b50

1a0018b4 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0018b4:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0018b6:	680b      	ldr	r3, [r1, #0]
1a0018b8:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0018bc:	d002      	beq.n	1a0018c4 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0018be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0018c2:	600b      	str	r3, [r1, #0]
1a0018c4:	4686      	mov	lr, r0
1a0018c6:	2601      	movs	r6, #1
1a0018c8:	e041      	b.n	1a00194e <pll_calc_divs+0x9a>
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
1a0018ca:	680d      	ldr	r5, [r1, #0]
1a0018cc:	f015 0f40 	tst.w	r5, #64	; 0x40
1a0018d0:	d008      	beq.n	1a0018e4 <pll_calc_divs+0x30>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0018d2:	1c7b      	adds	r3, r7, #1
1a0018d4:	fa04 f203 	lsl.w	r2, r4, r3
1a0018d8:	694b      	ldr	r3, [r1, #20]
1a0018da:	fb03 f302 	mul.w	r3, r3, r2
1a0018de:	fbb3 f3f6 	udiv	r3, r3, r6
1a0018e2:	e004      	b.n	1a0018ee <pll_calc_divs+0x3a>
				} else {
					fcco = (m * ppll->fin) / n;
1a0018e4:	694b      	ldr	r3, [r1, #20]
1a0018e6:	fb04 f303 	mul.w	r3, r4, r3
1a0018ea:	fbb3 f3f6 	udiv	r3, r3, r6
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0018ee:	4a19      	ldr	r2, [pc, #100]	; (1a001954 <pll_calc_divs+0xa0>)
1a0018f0:	4293      	cmp	r3, r2
1a0018f2:	d920      	bls.n	1a001936 <pll_calc_divs+0x82>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0018f4:	4a18      	ldr	r2, [pc, #96]	; (1a001958 <pll_calc_divs+0xa4>)
1a0018f6:	4293      	cmp	r3, r2
1a0018f8:	d823      	bhi.n	1a001942 <pll_calc_divs+0x8e>
				if (ppll->ctrl & (1 << 7)) {
1a0018fa:	f015 0f80 	tst.w	r5, #128	; 0x80
1a0018fe:	d103      	bne.n	1a001908 <pll_calc_divs+0x54>
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
1a001900:	1c7a      	adds	r2, r7, #1
1a001902:	fa23 f202 	lsr.w	r2, r3, r2
1a001906:	e000      	b.n	1a00190a <pll_calc_divs+0x56>
					fcco = (m * ppll->fin) / n;
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a001908:	461a      	mov	r2, r3
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a00190a:	1a85      	subs	r5, r0, r2
1a00190c:	d502      	bpl.n	1a001914 <pll_calc_divs+0x60>
		return -val;
1a00190e:	f1c5 0c00 	rsb	ip, r5, #0
1a001912:	e000      	b.n	1a001916 <pll_calc_divs+0x62>
	return val;
1a001914:	46ac      	mov	ip, r5
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a001916:	45e6      	cmp	lr, ip
1a001918:	d90d      	bls.n	1a001936 <pll_calc_divs+0x82>
					ppll->nsel = n;
1a00191a:	608e      	str	r6, [r1, #8]
					ppll->psel = p + 1;
1a00191c:	f107 0e01 	add.w	lr, r7, #1
1a001920:	f8c1 e00c 	str.w	lr, [r1, #12]
					ppll->msel = m;
1a001924:	610c      	str	r4, [r1, #16]
					ppll->fout = fout;
1a001926:	618a      	str	r2, [r1, #24]
					ppll->fcco = fcco;
1a001928:	61cb      	str	r3, [r1, #28]
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a00192a:	2d00      	cmp	r5, #0
1a00192c:	da02      	bge.n	1a001934 <pll_calc_divs+0x80>
		return -val;
1a00192e:	f1c5 0e00 	rsb	lr, r5, #0
1a001932:	e000      	b.n	1a001936 <pll_calc_divs+0x82>
	return val;
1a001934:	46ae      	mov	lr, r5
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
1a001936:	3401      	adds	r4, #1
1a001938:	e000      	b.n	1a00193c <pll_calc_divs+0x88>
1a00193a:	2401      	movs	r4, #1
1a00193c:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
1a001940:	ddc3      	ble.n	1a0018ca <pll_calc_divs+0x16>
	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a001942:	3701      	adds	r7, #1
1a001944:	e000      	b.n	1a001948 <pll_calc_divs+0x94>
1a001946:	2700      	movs	r7, #0
1a001948:	2f03      	cmp	r7, #3
1a00194a:	ddf6      	ble.n	1a00193a <pll_calc_divs+0x86>

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
1a00194c:	3601      	adds	r6, #1
1a00194e:	2e04      	cmp	r6, #4
1a001950:	ddf9      	ble.n	1a001946 <pll_calc_divs+0x92>
					prev = ABS(freq - fout);
				}
			}
		}
	}
}
1a001952:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001954:	094c5eff 	.word	0x094c5eff
1a001958:	1312d000 	.word	0x1312d000

1a00195c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a00195c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00195e:	b099      	sub	sp, #100	; 0x64
1a001960:	4605      	mov	r5, r0
1a001962:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a001964:	4668      	mov	r0, sp
1a001966:	2100      	movs	r1, #0
1a001968:	2260      	movs	r2, #96	; 0x60
1a00196a:	f000 ff26 	bl	1a0027ba <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00196e:	2380      	movs	r3, #128	; 0x80
1a001970:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a001972:	6963      	ldr	r3, [r4, #20]
1a001974:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a001976:	7923      	ldrb	r3, [r4, #4]
1a001978:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a00197c:	4628      	mov	r0, r5
1a00197e:	4669      	mov	r1, sp
1a001980:	f7ff ff98 	bl	1a0018b4 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a001984:	9b06      	ldr	r3, [sp, #24]
1a001986:	42ab      	cmp	r3, r5
1a001988:	d107      	bne.n	1a00199a <pll_get_frac+0x3e>
		*ppll = pll[0];
1a00198a:	466d      	mov	r5, sp
1a00198c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00198e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001990:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001994:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a001998:	e05e      	b.n	1a001a58 <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a00199a:	1aeb      	subs	r3, r5, r3
1a00199c:	d500      	bpl.n	1a0019a0 <pll_get_frac+0x44>
		return -val;
1a00199e:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[0]);
	if (pll[0].fout == freq) {
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a0019a0:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a0019a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0019a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0019a8:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0019aa:	6963      	ldr	r3, [r4, #20]
1a0019ac:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0019ae:	7923      	ldrb	r3, [r4, #4]
1a0019b0:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0019b4:	4628      	mov	r0, r5
1a0019b6:	a910      	add	r1, sp, #64	; 0x40
1a0019b8:	f7ff ff7c 	bl	1a0018b4 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0019bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0019be:	42ab      	cmp	r3, r5
1a0019c0:	d107      	bne.n	1a0019d2 <pll_get_frac+0x76>
		*ppll = pll[2];
1a0019c2:	ad10      	add	r5, sp, #64	; 0x40
1a0019c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0019c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0019c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0019cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0019d0:	e042      	b.n	1a001a58 <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a0019d2:	1aeb      	subs	r3, r5, r3
1a0019d4:	d500      	bpl.n	1a0019d8 <pll_get_frac+0x7c>
		return -val;
1a0019d6:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[2]);
	if (pll[2].fout == freq) {
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0019d8:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0019da:	4b20      	ldr	r3, [pc, #128]	; (1a001a5c <pll_get_frac+0x100>)
1a0019dc:	429d      	cmp	r5, r3
1a0019de:	d812      	bhi.n	1a001a06 <pll_get_frac+0xaa>
		/* Try integer mode */
		pll[1].ctrl = (1 << 6);
1a0019e0:	2340      	movs	r3, #64	; 0x40
1a0019e2:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0019e4:	6963      	ldr	r3, [r4, #20]
1a0019e6:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0019e8:	4628      	mov	r0, r5
1a0019ea:	a908      	add	r1, sp, #32
1a0019ec:	f7ff ff62 	bl	1a0018b4 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a0019f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0019f2:	42ab      	cmp	r3, r5
1a0019f4:	d107      	bne.n	1a001a06 <pll_get_frac+0xaa>
			*ppll = pll[1];
1a0019f6:	ad08      	add	r5, sp, #32
1a0019f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0019fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0019fc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001a00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a001a04:	e028      	b.n	1a001a58 <pll_get_frac+0xfc>
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a001a06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a001a08:	1aed      	subs	r5, r5, r3
1a001a0a:	d500      	bpl.n	1a001a0e <pll_get_frac+0xb2>
		return -val;
1a001a0c:	426d      	negs	r5, r5
		}
	}
	diff[1] = ABS(freq - pll[1].fout);

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a001a0e:	42ae      	cmp	r6, r5
1a001a10:	dc11      	bgt.n	1a001a36 <pll_get_frac+0xda>
		if (diff[0] <= diff[2]) {
1a001a12:	42be      	cmp	r6, r7
1a001a14:	dc07      	bgt.n	1a001a26 <pll_get_frac+0xca>
			*ppll = pll[0];
1a001a16:	466d      	mov	r5, sp
1a001a18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001a1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001a1c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001a20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001a24:	e018      	b.n	1a001a58 <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a001a26:	ad10      	add	r5, sp, #64	; 0x40
1a001a28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001a2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001a2c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001a30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001a34:	e010      	b.n	1a001a58 <pll_get_frac+0xfc>
		}
	} else {
		if (diff[1] <= diff[2]) {
1a001a36:	42af      	cmp	r7, r5
1a001a38:	db07      	blt.n	1a001a4a <pll_get_frac+0xee>
			*ppll = pll[1];
1a001a3a:	ad08      	add	r5, sp, #32
1a001a3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001a3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001a40:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001a44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001a48:	e006      	b.n	1a001a58 <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a001a4a:	ad10      	add	r5, sp, #64	; 0x40
1a001a4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001a4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001a50:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001a54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		}
	}
}
1a001a58:	b019      	add	sp, #100	; 0x64
1a001a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001a5c:	068e7780 	.word	0x068e7780

1a001a60 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a001a60:	b430      	push	{r4, r5}
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a001a62:	2300      	movs	r3, #0
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a001a64:	211c      	movs	r1, #28
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001a66:	e010      	b.n	1a001a8a <Chip_Clock_FindBaseClock+0x2a>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a001a68:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001a6c:	0052      	lsls	r2, r2, #1
1a001a6e:	4d0d      	ldr	r5, [pc, #52]	; (1a001aa4 <Chip_Clock_FindBaseClock+0x44>)
1a001a70:	5aaa      	ldrh	r2, [r5, r2]
1a001a72:	4282      	cmp	r2, r0
1a001a74:	d806      	bhi.n	1a001a84 <Chip_Clock_FindBaseClock+0x24>
1a001a76:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001a7a:	0052      	lsls	r2, r2, #1
1a001a7c:	442a      	add	r2, r5
1a001a7e:	8852      	ldrh	r2, [r2, #2]
1a001a80:	4282      	cmp	r2, r0
1a001a82:	d201      	bcs.n	1a001a88 <Chip_Clock_FindBaseClock+0x28>
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a001a84:	3301      	adds	r3, #1
1a001a86:	e000      	b.n	1a001a8a <Chip_Clock_FindBaseClock+0x2a>
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
1a001a88:	4621      	mov	r1, r4
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001a8a:	291c      	cmp	r1, #28
1a001a8c:	d107      	bne.n	1a001a9e <Chip_Clock_FindBaseClock+0x3e>
1a001a8e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001a92:	0052      	lsls	r2, r2, #1
1a001a94:	4c03      	ldr	r4, [pc, #12]	; (1a001aa4 <Chip_Clock_FindBaseClock+0x44>)
1a001a96:	4422      	add	r2, r4
1a001a98:	7914      	ldrb	r4, [r2, #4]
1a001a9a:	428c      	cmp	r4, r1
1a001a9c:	d1e4      	bne.n	1a001a68 <Chip_Clock_FindBaseClock+0x8>
			i++;
		}
	}

	return baseclk;
}
1a001a9e:	4608      	mov	r0, r1
1a001aa0:	bc30      	pop	{r4, r5}
1a001aa2:	4770      	bx	lr
1a001aa4:	1a002b8c 	.word	0x1a002b8c

1a001aa8 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a001aa8:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a001aaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a001aae:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a001ab0:	4a0d      	ldr	r2, [pc, #52]	; (1a001ae8 <Chip_Clock_EnableCrystal+0x40>)
1a001ab2:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a001ab4:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a001ab8:	6992      	ldr	r2, [r2, #24]
1a001aba:	428a      	cmp	r2, r1
1a001abc:	d001      	beq.n	1a001ac2 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001abe:	4a0a      	ldr	r2, [pc, #40]	; (1a001ae8 <Chip_Clock_EnableCrystal+0x40>)
1a001ac0:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a001ac2:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a001ac6:	4a09      	ldr	r2, [pc, #36]	; (1a001aec <Chip_Clock_EnableCrystal+0x44>)
1a001ac8:	6811      	ldr	r1, [r2, #0]
1a001aca:	4a09      	ldr	r2, [pc, #36]	; (1a001af0 <Chip_Clock_EnableCrystal+0x48>)
1a001acc:	4291      	cmp	r1, r2
1a001ace:	d901      	bls.n	1a001ad4 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a001ad0:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001ad4:	4a04      	ldr	r2, [pc, #16]	; (1a001ae8 <Chip_Clock_EnableCrystal+0x40>)
1a001ad6:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a001ad8:	9b01      	ldr	r3, [sp, #4]
1a001ada:	1e5a      	subs	r2, r3, #1
1a001adc:	9201      	str	r2, [sp, #4]
1a001ade:	2b00      	cmp	r3, #0
1a001ae0:	d1fa      	bne.n	1a001ad8 <Chip_Clock_EnableCrystal+0x30>
}
1a001ae2:	b002      	add	sp, #8
1a001ae4:	4770      	bx	lr
1a001ae6:	bf00      	nop
1a001ae8:	40050000 	.word	0x40050000
1a001aec:	1a002ab0 	.word	0x1a002ab0
1a001af0:	01312cff 	.word	0x01312cff

1a001af4 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001af4:	3012      	adds	r0, #18
1a001af6:	4b05      	ldr	r3, [pc, #20]	; (1a001b0c <Chip_Clock_GetDividerSource+0x18>)
1a001af8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a001afc:	f010 0f01 	tst.w	r0, #1
1a001b00:	d102      	bne.n	1a001b08 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001b02:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001b06:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];

	if (reg & 1) {	/* divider is powered down */
		return CLKINPUT_PD;
1a001b08:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a001b0a:	4770      	bx	lr
1a001b0c:	40050000 	.word	0x40050000

1a001b10 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001b10:	f100 0212 	add.w	r2, r0, #18
1a001b14:	4b03      	ldr	r3, [pc, #12]	; (1a001b24 <Chip_Clock_GetDividerDivisor+0x14>)
1a001b16:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a001b1a:	4b03      	ldr	r3, [pc, #12]	; (1a001b28 <Chip_Clock_GetDividerDivisor+0x18>)
1a001b1c:	5c18      	ldrb	r0, [r3, r0]
}
1a001b1e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a001b22:	4770      	bx	lr
1a001b24:	40050000 	.word	0x40050000
1a001b28:	1a002b84 	.word	0x1a002b84

1a001b2c <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a001b2c:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a001b2e:	2810      	cmp	r0, #16
1a001b30:	d80a      	bhi.n	1a001b48 <Chip_Clock_GetClockInputHz+0x1c>
1a001b32:	e8df f000 	tbb	[pc, r0]
1a001b36:	0b42      	.short	0x0b42
1a001b38:	091f160d 	.word	0x091f160d
1a001b3c:	2b282522 	.word	0x2b282522
1a001b40:	322e0909 	.word	0x322e0909
1a001b44:	3a36      	.short	0x3a36
1a001b46:	3e          	.byte	0x3e
1a001b47:	00          	.byte	0x00
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a001b48:	2000      	movs	r0, #0
1a001b4a:	bd08      	pop	{r3, pc}
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a001b4c:	481e      	ldr	r0, [pc, #120]	; (1a001bc8 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a001b4e:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001b50:	4b1e      	ldr	r3, [pc, #120]	; (1a001bcc <Chip_Clock_GetClockInputHz+0xa0>)
1a001b52:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001b56:	f003 0307 	and.w	r3, r3, #7
1a001b5a:	2b04      	cmp	r3, #4
1a001b5c:	d130      	bne.n	1a001bc0 <Chip_Clock_GetClockInputHz+0x94>
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a001b5e:	2000      	movs	r0, #0
1a001b60:	bd08      	pop	{r3, pc}
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001b62:	4b1a      	ldr	r3, [pc, #104]	; (1a001bcc <Chip_Clock_GetClockInputHz+0xa0>)
1a001b64:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001b68:	f003 0307 	and.w	r3, r3, #7
1a001b6c:	2b04      	cmp	r3, #4
1a001b6e:	d029      	beq.n	1a001bc4 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a001b70:	4817      	ldr	r0, [pc, #92]	; (1a001bd0 <Chip_Clock_GetClockInputHz+0xa4>)
1a001b72:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a001b74:	4b17      	ldr	r3, [pc, #92]	; (1a001bd4 <Chip_Clock_GetClockInputHz+0xa8>)
1a001b76:	6818      	ldr	r0, [r3, #0]
		break;
1a001b78:	bd08      	pop	{r3, pc}

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a001b7a:	4b17      	ldr	r3, [pc, #92]	; (1a001bd8 <Chip_Clock_GetClockInputHz+0xac>)
1a001b7c:	6818      	ldr	r0, [r3, #0]
		break;
1a001b7e:	bd08      	pop	{r3, pc}

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a001b80:	4b16      	ldr	r3, [pc, #88]	; (1a001bdc <Chip_Clock_GetClockInputHz+0xb0>)
1a001b82:	6818      	ldr	r0, [r3, #0]
		break;
1a001b84:	bd08      	pop	{r3, pc}

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a001b86:	4b15      	ldr	r3, [pc, #84]	; (1a001bdc <Chip_Clock_GetClockInputHz+0xb0>)
1a001b88:	6858      	ldr	r0, [r3, #4]
		break;
1a001b8a:	bd08      	pop	{r3, pc}

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a001b8c:	f000 f86a 	bl	1a001c64 <Chip_Clock_GetMainPLLHz>
		break;
1a001b90:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a001b92:	2100      	movs	r1, #0
1a001b94:	f000 f89a 	bl	1a001ccc <Chip_Clock_GetDivRate>
		break;
1a001b98:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a001b9a:	2101      	movs	r1, #1
1a001b9c:	f000 f896 	bl	1a001ccc <Chip_Clock_GetDivRate>
		break;
1a001ba0:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a001ba2:	2102      	movs	r1, #2
1a001ba4:	f000 f892 	bl	1a001ccc <Chip_Clock_GetDivRate>
		break;
1a001ba8:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a001baa:	2103      	movs	r1, #3
1a001bac:	f000 f88e 	bl	1a001ccc <Chip_Clock_GetDivRate>
		break;
1a001bb0:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a001bb2:	2104      	movs	r1, #4
1a001bb4:	f000 f88a 	bl	1a001ccc <Chip_Clock_GetDivRate>
		break;
1a001bb8:	bd08      	pop	{r3, pc}
{
	uint32_t rate = 0;

	switch (input) {
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
1a001bba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a001bbe:	bd08      	pop	{r3, pc}
		break;

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a001bc0:	4803      	ldr	r0, [pc, #12]	; (1a001bd0 <Chip_Clock_GetClockInputHz+0xa4>)
1a001bc2:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			rate = 25000000; /* MII uses 25 MHz */
		} else {
			rate = 50000000; /* RMII uses 50 MHz */
1a001bc4:	4806      	ldr	r0, [pc, #24]	; (1a001be0 <Chip_Clock_GetClockInputHz+0xb4>)
	default:
		break;
	}

	return rate;
}
1a001bc6:	bd08      	pop	{r3, pc}
1a001bc8:	00b71b00 	.word	0x00b71b00
1a001bcc:	40043000 	.word	0x40043000
1a001bd0:	017d7840 	.word	0x017d7840
1a001bd4:	1a002ab4 	.word	0x1a002ab4
1a001bd8:	1a002ab0 	.word	0x1a002ab0
1a001bdc:	100004e0 	.word	0x100004e0
1a001be0:	02faf080 	.word	0x02faf080

1a001be4 <Chip_Clock_CalcMainPLLValue>:
	while(delay--) {}
}

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001be4:	b538      	push	{r3, r4, r5, lr}
1a001be6:	4605      	mov	r5, r0
1a001be8:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a001bea:	7908      	ldrb	r0, [r1, #4]
1a001bec:	f7ff ff9e 	bl	1a001b2c <Chip_Clock_GetClockInputHz>
1a001bf0:	6160      	str	r0, [r4, #20]

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a001bf2:	4b19      	ldr	r3, [pc, #100]	; (1a001c58 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001bf4:	442b      	add	r3, r5
1a001bf6:	4a19      	ldr	r2, [pc, #100]	; (1a001c5c <Chip_Clock_CalcMainPLLValue+0x78>)
1a001bf8:	4293      	cmp	r3, r2
1a001bfa:	d821      	bhi.n	1a001c40 <Chip_Clock_CalcMainPLLValue+0x5c>
1a001bfc:	b318      	cbz	r0, 1a001c46 <Chip_Clock_CalcMainPLLValue+0x62>
		return -1;
	}

	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a001bfe:	2380      	movs	r3, #128	; 0x80
1a001c00:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a001c02:	2300      	movs	r3, #0
1a001c04:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a001c06:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001c08:	fbb5 f3f0 	udiv	r3, r5, r0
1a001c0c:	6123      	str	r3, [r4, #16]

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a001c0e:	4a14      	ldr	r2, [pc, #80]	; (1a001c60 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a001c10:	4295      	cmp	r5, r2
1a001c12:	d903      	bls.n	1a001c1c <Chip_Clock_CalcMainPLLValue+0x38>
1a001c14:	fb03 f000 	mul.w	r0, r3, r0
1a001c18:	42a8      	cmp	r0, r5
1a001c1a:	d007      	beq.n	1a001c2c <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a001c1c:	4628      	mov	r0, r5
1a001c1e:	4621      	mov	r1, r4
1a001c20:	f7ff fe9c 	bl	1a00195c <pll_get_frac>
		if (!ppll->nsel) {
1a001c24:	68a3      	ldr	r3, [r4, #8]
1a001c26:	b18b      	cbz	r3, 1a001c4c <Chip_Clock_CalcMainPLLValue+0x68>
			return -1;
		}
		ppll->nsel --;
1a001c28:	3b01      	subs	r3, #1
1a001c2a:	60a3      	str	r3, [r4, #8]
	}

	if (ppll->msel == 0) {
1a001c2c:	6923      	ldr	r3, [r4, #16]
1a001c2e:	b183      	cbz	r3, 1a001c52 <Chip_Clock_CalcMainPLLValue+0x6e>
		return - 1;
	}

	if (ppll->psel) {
1a001c30:	68e2      	ldr	r2, [r4, #12]
1a001c32:	b10a      	cbz	r2, 1a001c38 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a001c34:	3a01      	subs	r2, #1
1a001c36:	60e2      	str	r2, [r4, #12]
	}

	ppll->msel --;
1a001c38:	3b01      	subs	r3, #1
1a001c3a:	6123      	str	r3, [r4, #16]

	return 0;
1a001c3c:	2000      	movs	r0, #0
1a001c3e:	bd38      	pop	{r3, r4, r5, pc}
{
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
		return -1;
1a001c40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001c44:	bd38      	pop	{r3, r4, r5, pc}
1a001c46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001c4a:	bd38      	pop	{r3, r4, r5, pc}
	ppll->msel = freq / ppll->fin;

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
		pll_get_frac(freq, ppll);
		if (!ppll->nsel) {
			return -1;
1a001c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001c50:	bd38      	pop	{r3, r4, r5, pc}
		}
		ppll->nsel --;
	}

	if (ppll->msel == 0) {
		return - 1;
1a001c52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	ppll->msel --;

	return 0;
}
1a001c56:	bd38      	pop	{r3, r4, r5, pc}
1a001c58:	ff6b3a10 	.word	0xff6b3a10
1a001c5c:	0b940510 	.word	0x0b940510
1a001c60:	094c5eff 	.word	0x094c5eff

1a001c64 <Chip_Clock_GetMainPLLHz>:
	return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a001c64:	b570      	push	{r4, r5, r6, lr}
1a001c66:	b082      	sub	sp, #8
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a001c68:	4d16      	ldr	r5, [pc, #88]	; (1a001cc4 <Chip_Clock_GetMainPLLHz+0x60>)
1a001c6a:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a001c6c:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a001c70:	f7ff ff5c 	bl	1a001b2c <Chip_Clock_GetClockInputHz>
1a001c74:	4606      	mov	r6, r0
	uint32_t msel, nsel, psel, direct, fbsel;
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};
1a001c76:	4b14      	ldr	r3, [pc, #80]	; (1a001cc8 <Chip_Clock_GetMainPLLHz+0x64>)
1a001c78:	6818      	ldr	r0, [r3, #0]
1a001c7a:	9001      	str	r0, [sp, #4]

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a001c7c:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a001c7e:	f010 0001 	ands.w	r0, r0, #1
1a001c82:	d01d      	beq.n	1a001cc0 <Chip_Clock_GetMainPLLHz+0x5c>
		return 0;
	}

	msel = (PLLReg >> 16) & 0xFF;
1a001c84:	f3c4 4007 	ubfx	r0, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a001c88:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a001c8c:	f3c4 2101 	ubfx	r1, r4, #8, #2
	direct = (PLLReg >> 7) & 0x1;
	fbsel = (PLLReg >> 6) & 0x1;
1a001c90:	f3c4 1580 	ubfx	r5, r4, #6, #1

	m = msel + 1;
1a001c94:	1c43      	adds	r3, r0, #1
	n = nsel + 1;
1a001c96:	3201      	adds	r2, #1
	p = ptab[psel];
1a001c98:	a802      	add	r0, sp, #8
1a001c9a:	4401      	add	r1, r0
1a001c9c:	f811 0c04 	ldrb.w	r0, [r1, #-4]

	if (direct || fbsel) {
1a001ca0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001ca4:	d100      	bne.n	1a001ca8 <Chip_Clock_GetMainPLLHz+0x44>
1a001ca6:	b125      	cbz	r5, 1a001cb2 <Chip_Clock_GetMainPLLHz+0x4e>
		return m * (freq / n);
1a001ca8:	fbb6 f0f2 	udiv	r0, r6, r2
1a001cac:	fb03 f000 	mul.w	r0, r3, r0
1a001cb0:	e006      	b.n	1a001cc0 <Chip_Clock_GetMainPLLHz+0x5c>
	}

	return (m / (2 * p)) * (freq / n);
1a001cb2:	0040      	lsls	r0, r0, #1
1a001cb4:	fbb3 f3f0 	udiv	r3, r3, r0
1a001cb8:	fbb6 f0f2 	udiv	r0, r6, r2
1a001cbc:	fb00 f003 	mul.w	r0, r0, r3
}
1a001cc0:	b002      	add	sp, #8
1a001cc2:	bd70      	pop	{r4, r5, r6, pc}
1a001cc4:	40050000 	.word	0x40050000
1a001cc8:	1a002b80 	.word	0x1a002b80

1a001ccc <Chip_Clock_GetDivRate>:
	return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a001ccc:	b538      	push	{r3, r4, r5, lr}
1a001cce:	460c      	mov	r4, r1
	CHIP_CGU_CLKIN_T input;
	uint32_t div;

	input = Chip_Clock_GetDividerSource(divider);
1a001cd0:	4608      	mov	r0, r1
1a001cd2:	f7ff ff0f 	bl	1a001af4 <Chip_Clock_GetDividerSource>
1a001cd6:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a001cd8:	4620      	mov	r0, r4
1a001cda:	f7ff ff19 	bl	1a001b10 <Chip_Clock_GetDividerDivisor>
1a001cde:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001ce0:	4628      	mov	r0, r5
1a001ce2:	f7ff ff23 	bl	1a001b2c <Chip_Clock_GetClockInputHz>
1a001ce6:	3401      	adds	r4, #1
}
1a001ce8:	fbb0 f0f4 	udiv	r0, r0, r4
1a001cec:	bd38      	pop	{r3, r4, r5, pc}
1a001cee:	bf00      	nop

1a001cf0 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001cf0:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a001cf2:	0085      	lsls	r5, r0, #2
1a001cf4:	4c0d      	ldr	r4, [pc, #52]	; (1a001d2c <Chip_Clock_SetBaseClock+0x3c>)
1a001cf6:	5965      	ldr	r5, [r4, r5]

	if (BaseClock < CLK_BASE_NONE) {
1a001cf8:	281b      	cmp	r0, #27
1a001cfa:	d80f      	bhi.n	1a001d1c <Chip_Clock_SetBaseClock+0x2c>
		if (Input != CLKINPUT_PD) {
1a001cfc:	2911      	cmp	r1, #17
1a001cfe:	d012      	beq.n	1a001d26 <Chip_Clock_SetBaseClock+0x36>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a001d00:	4c0b      	ldr	r4, [pc, #44]	; (1a001d30 <Chip_Clock_SetBaseClock+0x40>)
1a001d02:	402c      	ands	r4, r5

			if (autoblocken) {
1a001d04:	b10a      	cbz	r2, 1a001d0a <Chip_Clock_SetBaseClock+0x1a>
				reg |= (1 << 11);
1a001d06:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
			}
			if (powerdn) {
1a001d0a:	b10b      	cbz	r3, 1a001d10 <Chip_Clock_SetBaseClock+0x20>
				reg |= (1 << 0);
1a001d0c:	f044 0401 	orr.w	r4, r4, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a001d10:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a001d14:	0080      	lsls	r0, r0, #2
1a001d16:	4b05      	ldr	r3, [pc, #20]	; (1a001d2c <Chip_Clock_SetBaseClock+0x3c>)
1a001d18:	501c      	str	r4, [r3, r0]
1a001d1a:	e004      	b.n	1a001d26 <Chip_Clock_SetBaseClock+0x36>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a001d1c:	f045 0501 	orr.w	r5, r5, #1
1a001d20:	0080      	lsls	r0, r0, #2
1a001d22:	4b02      	ldr	r3, [pc, #8]	; (1a001d2c <Chip_Clock_SetBaseClock+0x3c>)
1a001d24:	501d      	str	r5, [r3, r0]
	}
}
1a001d26:	bc30      	pop	{r4, r5}
1a001d28:	4770      	bx	lr
1a001d2a:	bf00      	nop
1a001d2c:	4005005c 	.word	0x4005005c
1a001d30:	e0fff7fe 	.word	0xe0fff7fe

1a001d34 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a001d34:	281b      	cmp	r0, #27
1a001d36:	d808      	bhi.n	1a001d4a <Chip_Clock_GetBaseClock+0x16>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a001d38:	0080      	lsls	r0, r0, #2
1a001d3a:	4b06      	ldr	r3, [pc, #24]	; (1a001d54 <Chip_Clock_GetBaseClock+0x20>)
1a001d3c:	5818      	ldr	r0, [r3, r0]

	/* base clock is powered down? */
	if (reg & 1) {
1a001d3e:	f010 0f01 	tst.w	r0, #1
1a001d42:	d104      	bne.n	1a001d4e <Chip_Clock_GetBaseClock+0x1a>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001d44:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001d48:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
		return CLKINPUT_PD;
1a001d4a:	2011      	movs	r0, #17
1a001d4c:	4770      	bx	lr

	reg = LPC_CGU->BASE_CLK[BaseClock];

	/* base clock is powered down? */
	if (reg & 1) {
		return CLKINPUT_PD;
1a001d4e:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a001d50:	4770      	bx	lr
1a001d52:	bf00      	nop
1a001d54:	4005005c 	.word	0x4005005c

1a001d58 <Chip_Clock_GetBaseClocktHz>:
	return rate;
}

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a001d58:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001d5a:	f7ff ffeb 	bl	1a001d34 <Chip_Clock_GetBaseClock>
1a001d5e:	f7ff fee5 	bl	1a001b2c <Chip_Clock_GetClockInputHz>
}
1a001d62:	bd08      	pop	{r3, pc}

1a001d64 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a001d64:	b909      	cbnz	r1, 1a001d6a <Chip_Clock_EnableOpts+0x6>
}

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;
1a001d66:	2101      	movs	r1, #1
1a001d68:	e000      	b.n	1a001d6c <Chip_Clock_EnableOpts+0x8>

	if (autoen) {
		reg |= (1 << 1);
1a001d6a:	2103      	movs	r1, #3
	}
	if (wakeupen) {
1a001d6c:	b10a      	cbz	r2, 1a001d72 <Chip_Clock_EnableOpts+0xe>
		reg |= (1 << 2);
1a001d6e:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a001d72:	2b02      	cmp	r3, #2
1a001d74:	d101      	bne.n	1a001d7a <Chip_Clock_EnableOpts+0x16>
		reg |= (1 << 5);
1a001d76:	f041 0120 	orr.w	r1, r1, #32
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a001d7a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001d7e:	d305      	bcc.n	1a001d8c <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a001d80:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001d84:	4b04      	ldr	r3, [pc, #16]	; (1a001d98 <Chip_Clock_EnableOpts+0x34>)
1a001d86:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a001d8a:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a001d8c:	3020      	adds	r0, #32
1a001d8e:	4b03      	ldr	r3, [pc, #12]	; (1a001d9c <Chip_Clock_EnableOpts+0x38>)
1a001d90:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a001d94:	4770      	bx	lr
1a001d96:	bf00      	nop
1a001d98:	40052000 	.word	0x40052000
1a001d9c:	40051000 	.word	0x40051000

1a001da0 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a001da0:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001da4:	d309      	bcc.n	1a001dba <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001da6:	4a09      	ldr	r2, [pc, #36]	; (1a001dcc <Chip_Clock_Enable+0x2c>)
1a001da8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001dac:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001db0:	f043 0301 	orr.w	r3, r3, #1
1a001db4:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001db8:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a001dba:	4a05      	ldr	r2, [pc, #20]	; (1a001dd0 <Chip_Clock_Enable+0x30>)
1a001dbc:	3020      	adds	r0, #32
1a001dbe:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001dc2:	f043 0301 	orr.w	r3, r3, #1
1a001dc6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001dca:	4770      	bx	lr
1a001dcc:	40052000 	.word	0x40052000
1a001dd0:	40051000 	.word	0x40051000

1a001dd4 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001dd4:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a001dd6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001dda:	d305      	bcc.n	1a001de8 <Chip_Clock_GetRate+0x14>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001ddc:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001de0:	4a0d      	ldr	r2, [pc, #52]	; (1a001e18 <Chip_Clock_GetRate+0x44>)
1a001de2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001de6:	e004      	b.n	1a001df2 <Chip_Clock_GetRate+0x1e>
	}
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a001de8:	f100 0320 	add.w	r3, r0, #32
1a001dec:	4a0b      	ldr	r2, [pc, #44]	; (1a001e1c <Chip_Clock_GetRate+0x48>)
1a001dee:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a001df2:	f014 0f01 	tst.w	r4, #1
1a001df6:	d00c      	beq.n	1a001e12 <Chip_Clock_GetRate+0x3e>
		/* Get base clock for this peripheral clock */
		baseclk = Chip_Clock_FindBaseClock(clk);
1a001df8:	f7ff fe32 	bl	1a001a60 <Chip_Clock_FindBaseClock>

		/* Get base clock rate */
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a001dfc:	f7ff ffac 	bl	1a001d58 <Chip_Clock_GetBaseClocktHz>

		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
1a001e00:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001e04:	d101      	bne.n	1a001e0a <Chip_Clock_GetRate+0x36>
			div = 1;
1a001e06:	2301      	movs	r3, #1
1a001e08:	e000      	b.n	1a001e0c <Chip_Clock_GetRate+0x38>
		}
		else {
			div = 2;/* No other dividers supported */
1a001e0a:	2302      	movs	r3, #2

		}
		rate = rate / div;
1a001e0c:	fbb0 f0f3 	udiv	r0, r0, r3
1a001e10:	bd10      	pop	{r4, pc}
	}
	else {
		rate = 0;
1a001e12:	2000      	movs	r0, #0
	}

	return rate;
}
1a001e14:	bd10      	pop	{r4, pc}
1a001e16:	bf00      	nop
1a001e18:	40052000 	.word	0x40052000
1a001e1c:	40051000 	.word	0x40051000

1a001e20 <Chip_TIMER_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
1a001e20:	4b09      	ldr	r3, [pc, #36]	; (1a001e48 <Chip_TIMER_GetClockIndex+0x28>)
1a001e22:	4298      	cmp	r0, r3
1a001e24:	d009      	beq.n	1a001e3a <Chip_TIMER_GetClockIndex+0x1a>
		clkTMR = CLK_MX_TIMER3;
	}
    else if (pTMR == LPC_TIMER2) {
1a001e26:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
1a001e2a:	4298      	cmp	r0, r3
1a001e2c:	d007      	beq.n	1a001e3e <Chip_TIMER_GetClockIndex+0x1e>
		clkTMR = CLK_MX_TIMER2;
	}
    else if (pTMR == LPC_TIMER1) {
1a001e2e:	f5a3 3378 	sub.w	r3, r3, #253952	; 0x3e000
1a001e32:	4298      	cmp	r0, r3
1a001e34:	d105      	bne.n	1a001e42 <Chip_TIMER_GetClockIndex+0x22>
		clkTMR = CLK_MX_TIMER1;
1a001e36:	2085      	movs	r0, #133	; 0x85
1a001e38:	4770      	bx	lr
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
		clkTMR = CLK_MX_TIMER3;
1a001e3a:	20a4      	movs	r0, #164	; 0xa4
1a001e3c:	4770      	bx	lr
	}
    else if (pTMR == LPC_TIMER2) {
		clkTMR = CLK_MX_TIMER2;
1a001e3e:	20a3      	movs	r0, #163	; 0xa3
1a001e40:	4770      	bx	lr
	}
    else if (pTMR == LPC_TIMER1) {
		clkTMR = CLK_MX_TIMER1;
	}
	else {
		clkTMR = CLK_MX_TIMER0;
1a001e42:	2084      	movs	r0, #132	; 0x84
	}

	return clkTMR;
}
1a001e44:	4770      	bx	lr
1a001e46:	bf00      	nop
1a001e48:	400c4000 	.word	0x400c4000

1a001e4c <Chip_TIMER_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize a timer */
void Chip_TIMER_Init(LPC_TIMER_T *pTMR)
{
1a001e4c:	b508      	push	{r3, lr}
	Chip_Clock_Enable(Chip_TIMER_GetClockIndex(pTMR));
1a001e4e:	f7ff ffe7 	bl	1a001e20 <Chip_TIMER_GetClockIndex>
1a001e52:	f7ff ffa5 	bl	1a001da0 <Chip_Clock_Enable>
1a001e56:	bd08      	pop	{r3, pc}

1a001e58 <Chip_TIMER_Reset>:
void Chip_TIMER_Reset(LPC_TIMER_T *pTMR)
{
	uint32_t reg;

	/* Disable timer, set terminal count to non-0 */
	reg = pTMR->TCR;
1a001e58:	6842      	ldr	r2, [r0, #4]
	pTMR->TCR = 0;
1a001e5a:	2300      	movs	r3, #0
1a001e5c:	6043      	str	r3, [r0, #4]
	pTMR->TC = 1;
1a001e5e:	2301      	movs	r3, #1
1a001e60:	6083      	str	r3, [r0, #8]

	/* Reset timer counter */
	pTMR->TCR = TIMER_RESET;
1a001e62:	2302      	movs	r3, #2
1a001e64:	6043      	str	r3, [r0, #4]

	/* Wait for terminal count to clear */
	while (pTMR->TC != 0) {}
1a001e66:	6883      	ldr	r3, [r0, #8]
1a001e68:	2b00      	cmp	r3, #0
1a001e6a:	d1fc      	bne.n	1a001e66 <Chip_TIMER_Reset+0xe>

	/* Restore timer state */
	pTMR->TCR = reg;
1a001e6c:	6042      	str	r2, [r0, #4]
1a001e6e:	4770      	bx	lr

1a001e70 <Chip_DAC_UpdateValue>:
/* Update value to DAC buffer*/
void Chip_DAC_UpdateValue(LPC_DAC_T *pDAC, uint32_t dac_value)
{
	uint32_t tmp;

	tmp = pDAC->CR & DAC_BIAS_EN;
1a001e70:	6803      	ldr	r3, [r0, #0]
1a001e72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
	tmp |= DAC_VALUE(dac_value);
1a001e76:	0189      	lsls	r1, r1, #6
1a001e78:	b289      	uxth	r1, r1
1a001e7a:	430b      	orrs	r3, r1
	/* Update value */
	pDAC->CR = tmp;
1a001e7c:	6003      	str	r3, [r0, #0]
1a001e7e:	4770      	bx	lr

1a001e80 <Chip_DAC_SetBias>:
}

/* Set Maximum update rate for DAC */
void Chip_DAC_SetBias(LPC_DAC_T *pDAC, uint32_t bias)
{
	pDAC->CR &= ~DAC_BIAS_EN;
1a001e80:	6803      	ldr	r3, [r0, #0]
1a001e82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a001e86:	6003      	str	r3, [r0, #0]

	if (bias  == DAC_MAX_UPDATE_RATE_400kHz) {
1a001e88:	2901      	cmp	r1, #1
1a001e8a:	d103      	bne.n	1a001e94 <Chip_DAC_SetBias+0x14>
		pDAC->CR |= DAC_BIAS_EN;
1a001e8c:	6803      	ldr	r3, [r0, #0]
1a001e8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a001e92:	6003      	str	r3, [r0, #0]
1a001e94:	4770      	bx	lr
1a001e96:	bf00      	nop

1a001e98 <Chip_DAC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the DAC peripheral */
void Chip_DAC_Init(LPC_DAC_T *pDAC)
{
1a001e98:	b510      	push	{r4, lr}
1a001e9a:	4604      	mov	r4, r0
	Chip_Clock_EnableOpts(CLK_APB3_DAC, true, true, 1);
1a001e9c:	2002      	movs	r0, #2
1a001e9e:	2101      	movs	r1, #1
1a001ea0:	460a      	mov	r2, r1
1a001ea2:	460b      	mov	r3, r1
1a001ea4:	f7ff ff5e 	bl	1a001d64 <Chip_Clock_EnableOpts>

	/* Set maximum update rate 1MHz */
	Chip_DAC_SetBias(pDAC, DAC_MAX_UPDATE_RATE_1MHz);
1a001ea8:	4620      	mov	r0, r4
1a001eaa:	2100      	movs	r1, #0
1a001eac:	f7ff ffe8 	bl	1a001e80 <Chip_DAC_SetBias>
1a001eb0:	bd10      	pop	{r4, pc}
1a001eb2:	bf00      	nop

1a001eb4 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a001eb4:	b084      	sub	sp, #16
	volatile uint32_t Cpacr;
	volatile uint32_t Mvfr0;
	volatile uint32_t Mvfr1;
	char vfpPresent = 0;

	Mvfr0 = *regMvfr0;
1a001eb6:	4b10      	ldr	r3, [pc, #64]	; (1a001ef8 <fpuInit+0x44>)
1a001eb8:	681b      	ldr	r3, [r3, #0]
1a001eba:	9302      	str	r3, [sp, #8]
	Mvfr1 = *regMvfr1;
1a001ebc:	4b0f      	ldr	r3, [pc, #60]	; (1a001efc <fpuInit+0x48>)
1a001ebe:	681b      	ldr	r3, [r3, #0]
1a001ec0:	9301      	str	r3, [sp, #4]

	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a001ec2:	9a02      	ldr	r2, [sp, #8]
1a001ec4:	4b0e      	ldr	r3, [pc, #56]	; (1a001f00 <fpuInit+0x4c>)
1a001ec6:	429a      	cmp	r2, r3
1a001ec8:	d105      	bne.n	1a001ed6 <fpuInit+0x22>
1a001eca:	9a01      	ldr	r2, [sp, #4]
1a001ecc:	4b0d      	ldr	r3, [pc, #52]	; (1a001f04 <fpuInit+0x50>)
1a001ece:	429a      	cmp	r2, r3
1a001ed0:	d003      	beq.n	1a001eda <fpuInit+0x26>
1a001ed2:	2300      	movs	r3, #0
1a001ed4:	e002      	b.n	1a001edc <fpuInit+0x28>
1a001ed6:	2300      	movs	r3, #0
1a001ed8:	e000      	b.n	1a001edc <fpuInit+0x28>
1a001eda:	2301      	movs	r3, #1

	if (vfpPresent) {
1a001edc:	f013 0fff 	tst.w	r3, #255	; 0xff
1a001ee0:	d008      	beq.n	1a001ef4 <fpuInit+0x40>
		Cpacr = *regCpacr;
1a001ee2:	4a09      	ldr	r2, [pc, #36]	; (1a001f08 <fpuInit+0x54>)
1a001ee4:	6813      	ldr	r3, [r2, #0]
1a001ee6:	9303      	str	r3, [sp, #12]
		Cpacr |= (0xF << 20);
1a001ee8:	9b03      	ldr	r3, [sp, #12]
1a001eea:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001eee:	9303      	str	r3, [sp, #12]
		*regCpacr = Cpacr;	// enable CP10 and CP11 for full access
1a001ef0:	9b03      	ldr	r3, [sp, #12]
1a001ef2:	6013      	str	r3, [r2, #0]
	}
#endif /* __FPU_PRESENT != 0 */
}
1a001ef4:	b004      	add	sp, #16
1a001ef6:	4770      	bx	lr
1a001ef8:	e000ef40 	.word	0xe000ef40
1a001efc:	e000ef44 	.word	0xe000ef44
1a001f00:	10110021 	.word	0x10110021
1a001f04:	11000011 	.word	0x11000011
1a001f08:	e000ed88 	.word	0xe000ed88

1a001f0c <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a001f0c:	4770      	bx	lr
1a001f0e:	bf00      	nop

1a001f10 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001f10:	b570      	push	{r4, r5, r6, lr}
1a001f12:	b08a      	sub	sp, #40	; 0x28
1a001f14:	4605      	mov	r5, r0
1a001f16:	460e      	mov	r6, r1
1a001f18:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a001f1a:	f242 7310 	movw	r3, #10000	; 0x2710
1a001f1e:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a001f20:	2806      	cmp	r0, #6
1a001f22:	d101      	bne.n	1a001f28 <Chip_SetupCoreClock+0x18>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
1a001f24:	f7ff fdc0 	bl	1a001aa8 <Chip_Clock_EnableCrystal>
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001f28:	2004      	movs	r0, #4
1a001f2a:	4629      	mov	r1, r5
1a001f2c:	2201      	movs	r2, #1
1a001f2e:	2300      	movs	r3, #0
1a001f30:	f7ff fede 	bl	1a001cf0 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a001f34:	4a47      	ldr	r2, [pc, #284]	; (1a002054 <Chip_SetupCoreClock+0x144>)
1a001f36:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001f38:	f043 0301 	orr.w	r3, r3, #1
1a001f3c:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a001f3e:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a001f42:	4630      	mov	r0, r6
1a001f44:	a901      	add	r1, sp, #4
1a001f46:	f7ff fe4d 	bl	1a001be4 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a001f4a:	4b43      	ldr	r3, [pc, #268]	; (1a002058 <Chip_SetupCoreClock+0x148>)
1a001f4c:	429e      	cmp	r6, r3
1a001f4e:	d913      	bls.n	1a001f78 <Chip_SetupCoreClock+0x68>
		if (ppll.ctrl & (1 << 6)) {
1a001f50:	9b01      	ldr	r3, [sp, #4]
1a001f52:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001f56:	d000      	beq.n	1a001f5a <Chip_SetupCoreClock+0x4a>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a001f58:	e7fe      	b.n	1a001f58 <Chip_SetupCoreClock+0x48>
		} else if (ppll.ctrl & (1 << 7)){
1a001f5a:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001f5e:	d005      	beq.n	1a001f6c <Chip_SetupCoreClock+0x5c>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001f60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001f64:	9301      	str	r3, [sp, #4]
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a001f66:	2500      	movs	r5, #0

	if (core_freq > 110000000UL) {
		if (ppll.ctrl & (1 << 6)) {
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
1a001f68:	2601      	movs	r6, #1
1a001f6a:	e007      	b.n	1a001f7c <Chip_SetupCoreClock+0x6c>
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
			ppll.psel++;
1a001f6c:	9b04      	ldr	r3, [sp, #16]
1a001f6e:	3301      	adds	r3, #1
1a001f70:	9304      	str	r3, [sp, #16]
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
1a001f72:	2501      	movs	r5, #1
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a001f74:	2600      	movs	r6, #0
1a001f76:	e001      	b.n	1a001f7c <Chip_SetupCoreClock+0x6c>
1a001f78:	2500      	movs	r5, #0
1a001f7a:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001f7c:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001f80:	9b01      	ldr	r3, [sp, #4]
1a001f82:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001f86:	9a05      	ldr	r2, [sp, #20]
1a001f88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001f8c:	9a03      	ldr	r2, [sp, #12]
1a001f8e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001f92:	9a04      	ldr	r2, [sp, #16]
1a001f94:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001f98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001f9c:	4a2d      	ldr	r2, [pc, #180]	; (1a002054 <Chip_SetupCoreClock+0x144>)
1a001f9e:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001fa0:	4b2c      	ldr	r3, [pc, #176]	; (1a002054 <Chip_SetupCoreClock+0x144>)
1a001fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a001fa4:	f013 0f01 	tst.w	r3, #1
1a001fa8:	d0fa      	beq.n	1a001fa0 <Chip_SetupCoreClock+0x90>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001faa:	2004      	movs	r0, #4
1a001fac:	2109      	movs	r1, #9
1a001fae:	2201      	movs	r2, #1
1a001fb0:	2300      	movs	r3, #0
1a001fb2:	f7ff fe9d 	bl	1a001cf0 <Chip_Clock_SetBaseClock>

	if (direct) {
1a001fb6:	b1ee      	cbz	r6, 1a001ff4 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001fb8:	f242 7310 	movw	r3, #10000	; 0x2710
1a001fbc:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001fc0:	1e5a      	subs	r2, r3, #1
1a001fc2:	9209      	str	r2, [sp, #36]	; 0x24
1a001fc4:	2b00      	cmp	r3, #0
1a001fc6:	d1fa      	bne.n	1a001fbe <Chip_SetupCoreClock+0xae>
		ppll.ctrl |= 1 << 7;
1a001fc8:	9b01      	ldr	r3, [sp, #4]
1a001fca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001fce:	9301      	str	r3, [sp, #4]
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001fd0:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001fd4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001fd8:	9a05      	ldr	r2, [sp, #20]
1a001fda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001fde:	9a03      	ldr	r2, [sp, #12]
1a001fe0:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001fe4:	9a04      	ldr	r2, [sp, #16]
1a001fe6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001fea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001fee:	4a19      	ldr	r2, [pc, #100]	; (1a002054 <Chip_SetupCoreClock+0x144>)
1a001ff0:	6453      	str	r3, [r2, #68]	; 0x44
1a001ff2:	e01c      	b.n	1a00202e <Chip_SetupCoreClock+0x11e>
		Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
	} else if (pdivide) {
1a001ff4:	b1dd      	cbz	r5, 1a00202e <Chip_SetupCoreClock+0x11e>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001ff6:	f242 7310 	movw	r3, #10000	; 0x2710
1a001ffa:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001ffe:	1e5a      	subs	r2, r3, #1
1a002000:	9209      	str	r2, [sp, #36]	; 0x24
1a002002:	2b00      	cmp	r3, #0
1a002004:	d1fa      	bne.n	1a001ffc <Chip_SetupCoreClock+0xec>
		ppll.psel--;
1a002006:	9b04      	ldr	r3, [sp, #16]
1a002008:	1e59      	subs	r1, r3, #1
1a00200a:	9104      	str	r1, [sp, #16]
1a00200c:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002010:	9b01      	ldr	r3, [sp, #4]
1a002012:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
1a002016:	9b05      	ldr	r3, [sp, #20]
1a002018:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
1a00201c:	9b03      	ldr	r3, [sp, #12]
1a00201e:	ea42 3303 	orr.w	r3, r2, r3, lsl #12
1a002022:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
1a002026:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00202a:	4a0a      	ldr	r2, [pc, #40]	; (1a002054 <Chip_SetupCoreClock+0x144>)
1a00202c:	6453      	str	r3, [r2, #68]	; 0x44
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a00202e:	b964      	cbnz	r4, 1a00204a <Chip_SetupCoreClock+0x13a>
1a002030:	e00e      	b.n	1a002050 <Chip_SetupCoreClock+0x140>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002032:	4a0a      	ldr	r2, [pc, #40]	; (1a00205c <Chip_SetupCoreClock+0x14c>)
1a002034:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a002038:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a00203c:	7859      	ldrb	r1, [r3, #1]
1a00203e:	789a      	ldrb	r2, [r3, #2]
1a002040:	78db      	ldrb	r3, [r3, #3]
1a002042:	f7ff fe55 	bl	1a001cf0 <Chip_Clock_SetBaseClock>

	if (setbase) {
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002046:	3401      	adds	r4, #1
1a002048:	e000      	b.n	1a00204c <Chip_SetupCoreClock+0x13c>
1a00204a:	2400      	movs	r4, #0
1a00204c:	2c11      	cmp	r4, #17
1a00204e:	d9f0      	bls.n	1a002032 <Chip_SetupCoreClock+0x122>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002050:	b00a      	add	sp, #40	; 0x28
1a002052:	bd70      	pop	{r4, r5, r6, pc}
1a002054:	40050000 	.word	0x40050000
1a002058:	068e7780 	.word	0x068e7780
1a00205c:	1a002bf8 	.word	0x1a002bf8

1a002060 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002060:	4b03      	ldr	r3, [pc, #12]	; (1a002070 <Chip_SSP_GetClockIndex+0x10>)
1a002062:	4298      	cmp	r0, r3
1a002064:	d101      	bne.n	1a00206a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
1a002066:	20a5      	movs	r0, #165	; 0xa5
1a002068:	4770      	bx	lr
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a00206a:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a00206c:	4770      	bx	lr
1a00206e:	bf00      	nop
1a002070:	400c5000 	.word	0x400c5000

1a002074 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002074:	4b04      	ldr	r3, [pc, #16]	; (1a002088 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a002076:	4298      	cmp	r0, r3
1a002078:	d102      	bne.n	1a002080 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
1a00207a:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a00207e:	4770      	bx	lr
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a002080:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a002084:	4770      	bx	lr
1a002086:	bf00      	nop
1a002088:	400c5000 	.word	0x400c5000

1a00208c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a00208c:	6803      	ldr	r3, [r0, #0]
1a00208e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a002092:	0209      	lsls	r1, r1, #8
1a002094:	b289      	uxth	r1, r1
1a002096:	430b      	orrs	r3, r1
1a002098:	6003      	str	r3, [r0, #0]
	pSSP->CPSR = prescale;
1a00209a:	6102      	str	r2, [r0, #16]
1a00209c:	4770      	bx	lr
1a00209e:	bf00      	nop

1a0020a0 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0020a0:	b570      	push	{r4, r5, r6, lr}
1a0020a2:	4606      	mov	r6, r0
1a0020a4:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0020a6:	f7ff ffe5 	bl	1a002074 <Chip_SSP_GetPeriphClockIndex>
1a0020aa:	f7ff fe93 	bl	1a001dd4 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0020ae:	2202      	movs	r2, #2
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
1a0020b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
{
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
1a0020b4:	2100      	movs	r1, #0
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a0020b6:	e00c      	b.n	1a0020d2 <Chip_SSP_SetBitRate+0x32>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0020b8:	1c4c      	adds	r4, r1, #1
1a0020ba:	fb02 f304 	mul.w	r3, r2, r4
1a0020be:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a0020c2:	42ab      	cmp	r3, r5
1a0020c4:	d905      	bls.n	1a0020d2 <Chip_SSP_SetBitRate+0x32>
			cr0_div++;
			if (cr0_div > 0xFF) {
1a0020c6:	2cff      	cmp	r4, #255	; 0xff
1a0020c8:	d902      	bls.n	1a0020d0 <Chip_SSP_SetBitRate+0x30>
				cr0_div = 0;
				prescale += 2;
1a0020ca:	3202      	adds	r2, #2
	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
			if (cr0_div > 0xFF) {
				cr0_div = 0;
1a0020cc:	2100      	movs	r1, #0
1a0020ce:	e000      	b.n	1a0020d2 <Chip_SSP_SetBitRate+0x32>
	prescale = 2;

	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a0020d0:	4621      	mov	r1, r4

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a0020d2:	42ab      	cmp	r3, r5
1a0020d4:	d8f0      	bhi.n	1a0020b8 <Chip_SSP_SetBitRate+0x18>
				prescale += 2;
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a0020d6:	4630      	mov	r0, r6
1a0020d8:	f7ff ffd8 	bl	1a00208c <Chip_SSP_SetClockRate>
1a0020dc:	bd70      	pop	{r4, r5, r6, pc}
1a0020de:	bf00      	nop

1a0020e0 <Chip_SSP_Init>:
}

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a0020e0:	b510      	push	{r4, lr}
1a0020e2:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a0020e4:	f7ff ffbc 	bl	1a002060 <Chip_SSP_GetClockIndex>
1a0020e8:	f7ff fe5a 	bl	1a001da0 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0020ec:	4620      	mov	r0, r4
1a0020ee:	f7ff ffc1 	bl	1a002074 <Chip_SSP_GetPeriphClockIndex>
1a0020f2:	f7ff fe55 	bl	1a001da0 <Chip_Clock_Enable>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0020f6:	6863      	ldr	r3, [r4, #4]
1a0020f8:	f023 0304 	bic.w	r3, r3, #4
1a0020fc:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0020fe:	6823      	ldr	r3, [r4, #0]
1a002100:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002104:	f043 0307 	orr.w	r3, r3, #7
1a002108:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00210a:	4620      	mov	r0, r4
1a00210c:	4901      	ldr	r1, [pc, #4]	; (1a002114 <Chip_SSP_Init+0x34>)
1a00210e:	f7ff ffc7 	bl	1a0020a0 <Chip_SSP_SetBitRate>
1a002112:	bd10      	pop	{r4, pc}
1a002114:	000186a0 	.word	0x000186a0

1a002118 <ResetISR>:
// not debug) by setting the define 'DONT_RESET_ON_RESTART'.
//
#ifndef DONT_RESET_ON_RESTART

    // Disable interrupts
    __asm volatile ("cpsid i");
1a002118:	b672      	cpsid	i
    // Note that we do not use the CMSIS register access mechanism,
    // as there is no guarantee that the project has been configured
    // to use CMSIS.

    // Write to LPC_RGU->RESET_CTRL0
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a00211a:	4a19      	ldr	r2, [pc, #100]	; (1a002180 <ResetISR+0x68>)
1a00211c:	4b19      	ldr	r3, [pc, #100]	; (1a002184 <ResetISR+0x6c>)
1a00211e:	601a      	str	r2, [r3, #0]
    // GPIO_RST|AES_RST|ETHERNET_RST|SDIO_RST|DMA_RST|
    // USB1_RST|USB0_RST|LCD_RST|M0_SUB_RST

    // Write to LPC_RGU->RESET_CTRL1
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a002120:	4a19      	ldr	r2, [pc, #100]	; (1a002188 <ResetISR+0x70>)
1a002122:	3304      	adds	r3, #4
1a002124:	601a      	str	r2, [r3, #0]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a002126:	2300      	movs	r3, #0
1a002128:	e005      	b.n	1a002136 <ResetISR+0x1e>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a00212a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a00212e:	4a17      	ldr	r2, [pc, #92]	; (1a00218c <ResetISR+0x74>)
1a002130:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a002134:	3301      	adds	r3, #1
1a002136:	2b07      	cmp	r3, #7
1a002138:	d9f7      	bls.n	1a00212a <ResetISR+0x12>
// Reset entry point for your code.
// Sets up a simple runtime environment and initializes the C/C++
// library.
//
//*****************************************************************************
void ResetISR(void) {
1a00213a:	b510      	push	{r4, lr}
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }

    // Reenable interrupts
    __asm volatile ("cpsie i");
1a00213c:	b662      	cpsie	i

#endif  // ifndef DONT_RESET_ON_RESTART
// *************************************************************

#if defined (__USE_LPCOPEN)
    SystemInit();
1a00213e:	f7ff f963 	bl	1a001408 <SystemInit>
    //
    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;
1a002142:	4b13      	ldr	r3, [pc, #76]	; (1a002190 <ResetISR+0x78>)

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a002144:	e007      	b.n	1a002156 <ResetISR+0x3e>
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a002146:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00214a:	6818      	ldr	r0, [r3, #0]
1a00214c:	6859      	ldr	r1, [r3, #4]
1a00214e:	689a      	ldr	r2, [r3, #8]
1a002150:	f7fe f82c 	bl	1a0001ac <data_init>

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a002154:	4623      	mov	r3, r4

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a002156:	4a0f      	ldr	r2, [pc, #60]	; (1a002194 <ResetISR+0x7c>)
1a002158:	4293      	cmp	r3, r2
1a00215a:	d3f4      	bcc.n	1a002146 <ResetISR+0x2e>
1a00215c:	e006      	b.n	1a00216c <ResetISR+0x54>
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
1a00215e:	461c      	mov	r4, r3
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
1a002160:	f854 0b08 	ldr.w	r0, [r4], #8
1a002164:	6859      	ldr	r1, [r3, #4]
1a002166:	f7fe f82f 	bl	1a0001c8 <bss_init>
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a00216a:	4623      	mov	r3, r4
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
1a00216c:	4a0a      	ldr	r2, [pc, #40]	; (1a002198 <ResetISR+0x80>)
1a00216e:	4293      	cmp	r3, r2
1a002170:	d3f5      	bcc.n	1a00215e <ResetISR+0x46>

#if defined (__USE_CMSIS)
    SystemInit();
#endif

    __libc_init_array();
1a002172:	f000 fae3 	bl	1a00273c <__libc_init_array>

#if defined (__REDLIB__)
    // Call the Redlib library, which in turn calls main()
    __main();
#else
    Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a002176:	f7ff f929 	bl	1a0013cc <Board_Init>
    main();
1a00217a:	f7fe fab5 	bl	1a0006e8 <main>
    //
    // main() shouldn't return, but if it does, we'll just enter an infinite loop
    //
    while (1) {
        ;
    }
1a00217e:	e7fe      	b.n	1a00217e <ResetISR+0x66>
1a002180:	10df1000 	.word	0x10df1000
1a002184:	40053100 	.word	0x40053100
1a002188:	01dff7ff 	.word	0x01dff7ff
1a00218c:	e000e280 	.word	0xe000e280
1a002190:	1a000114 	.word	0x1a000114
1a002194:	1a000150 	.word	0x1a000150
1a002198:	1a000178 	.word	0x1a000178

1a00219c <_init>:
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
        *pulDest++ = 0;
}

void _init(void) {}
1a00219c:	4770      	bx	lr
1a00219e:	bf00      	nop

1a0021a0 <__aeabi_uldivmod>:
1a0021a0:	b953      	cbnz	r3, 1a0021b8 <__aeabi_uldivmod+0x18>
1a0021a2:	b94a      	cbnz	r2, 1a0021b8 <__aeabi_uldivmod+0x18>
1a0021a4:	2900      	cmp	r1, #0
1a0021a6:	bf08      	it	eq
1a0021a8:	2800      	cmpeq	r0, #0
1a0021aa:	bf1c      	itt	ne
1a0021ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0021b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0021b4:	f000 b83c 	b.w	1a002230 <__aeabi_idiv0>
1a0021b8:	b082      	sub	sp, #8
1a0021ba:	46ec      	mov	ip, sp
1a0021bc:	e92d 5000 	stmdb	sp!, {ip, lr}
1a0021c0:	f000 f81e 	bl	1a002200 <__gnu_uldivmod_helper>
1a0021c4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0021c8:	b002      	add	sp, #8
1a0021ca:	bc0c      	pop	{r2, r3}
1a0021cc:	4770      	bx	lr
1a0021ce:	bf00      	nop

1a0021d0 <__gnu_ldivmod_helper>:
1a0021d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0021d4:	9c06      	ldr	r4, [sp, #24]
1a0021d6:	4615      	mov	r5, r2
1a0021d8:	4606      	mov	r6, r0
1a0021da:	460f      	mov	r7, r1
1a0021dc:	4698      	mov	r8, r3
1a0021de:	f000 f829 	bl	1a002234 <__divdi3>
1a0021e2:	fb05 f301 	mul.w	r3, r5, r1
1a0021e6:	fb00 3808 	mla	r8, r0, r8, r3
1a0021ea:	fba5 2300 	umull	r2, r3, r5, r0
1a0021ee:	1ab2      	subs	r2, r6, r2
1a0021f0:	4443      	add	r3, r8
1a0021f2:	eb67 0303 	sbc.w	r3, r7, r3
1a0021f6:	e9c4 2300 	strd	r2, r3, [r4]
1a0021fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0021fe:	bf00      	nop

1a002200 <__gnu_uldivmod_helper>:
1a002200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002204:	9c06      	ldr	r4, [sp, #24]
1a002206:	4690      	mov	r8, r2
1a002208:	4606      	mov	r6, r0
1a00220a:	460f      	mov	r7, r1
1a00220c:	461d      	mov	r5, r3
1a00220e:	f000 f95f 	bl	1a0024d0 <__udivdi3>
1a002212:	fb00 f505 	mul.w	r5, r0, r5
1a002216:	fba0 2308 	umull	r2, r3, r0, r8
1a00221a:	fb08 5501 	mla	r5, r8, r1, r5
1a00221e:	1ab2      	subs	r2, r6, r2
1a002220:	442b      	add	r3, r5
1a002222:	eb67 0303 	sbc.w	r3, r7, r3
1a002226:	e9c4 2300 	strd	r2, r3, [r4]
1a00222a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00222e:	bf00      	nop

1a002230 <__aeabi_idiv0>:
1a002230:	4770      	bx	lr
1a002232:	bf00      	nop

1a002234 <__divdi3>:
1a002234:	2900      	cmp	r1, #0
1a002236:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a00223a:	f2c0 80a6 	blt.w	1a00238a <__divdi3+0x156>
1a00223e:	2600      	movs	r6, #0
1a002240:	2b00      	cmp	r3, #0
1a002242:	f2c0 809c 	blt.w	1a00237e <__divdi3+0x14a>
1a002246:	4688      	mov	r8, r1
1a002248:	4694      	mov	ip, r2
1a00224a:	469e      	mov	lr, r3
1a00224c:	4615      	mov	r5, r2
1a00224e:	4604      	mov	r4, r0
1a002250:	460f      	mov	r7, r1
1a002252:	2b00      	cmp	r3, #0
1a002254:	d13d      	bne.n	1a0022d2 <__divdi3+0x9e>
1a002256:	428a      	cmp	r2, r1
1a002258:	d959      	bls.n	1a00230e <__divdi3+0xda>
1a00225a:	fab2 f382 	clz	r3, r2
1a00225e:	b13b      	cbz	r3, 1a002270 <__divdi3+0x3c>
1a002260:	f1c3 0220 	rsb	r2, r3, #32
1a002264:	409f      	lsls	r7, r3
1a002266:	fa20 f202 	lsr.w	r2, r0, r2
1a00226a:	409d      	lsls	r5, r3
1a00226c:	4317      	orrs	r7, r2
1a00226e:	409c      	lsls	r4, r3
1a002270:	0c29      	lsrs	r1, r5, #16
1a002272:	0c22      	lsrs	r2, r4, #16
1a002274:	fbb7 fef1 	udiv	lr, r7, r1
1a002278:	b2a8      	uxth	r0, r5
1a00227a:	fb01 771e 	mls	r7, r1, lr, r7
1a00227e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
1a002282:	fb00 f30e 	mul.w	r3, r0, lr
1a002286:	42bb      	cmp	r3, r7
1a002288:	d90a      	bls.n	1a0022a0 <__divdi3+0x6c>
1a00228a:	197f      	adds	r7, r7, r5
1a00228c:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
1a002290:	f080 8105 	bcs.w	1a00249e <__divdi3+0x26a>
1a002294:	42bb      	cmp	r3, r7
1a002296:	f240 8102 	bls.w	1a00249e <__divdi3+0x26a>
1a00229a:	f1ae 0e02 	sub.w	lr, lr, #2
1a00229e:	442f      	add	r7, r5
1a0022a0:	1aff      	subs	r7, r7, r3
1a0022a2:	b2a4      	uxth	r4, r4
1a0022a4:	fbb7 f3f1 	udiv	r3, r7, r1
1a0022a8:	fb01 7713 	mls	r7, r1, r3, r7
1a0022ac:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a0022b0:	fb00 f003 	mul.w	r0, r0, r3
1a0022b4:	42b8      	cmp	r0, r7
1a0022b6:	d908      	bls.n	1a0022ca <__divdi3+0x96>
1a0022b8:	197f      	adds	r7, r7, r5
1a0022ba:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
1a0022be:	f080 80f0 	bcs.w	1a0024a2 <__divdi3+0x26e>
1a0022c2:	42b8      	cmp	r0, r7
1a0022c4:	f240 80ed 	bls.w	1a0024a2 <__divdi3+0x26e>
1a0022c8:	3b02      	subs	r3, #2
1a0022ca:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
1a0022ce:	2200      	movs	r2, #0
1a0022d0:	e003      	b.n	1a0022da <__divdi3+0xa6>
1a0022d2:	428b      	cmp	r3, r1
1a0022d4:	d90f      	bls.n	1a0022f6 <__divdi3+0xc2>
1a0022d6:	2200      	movs	r2, #0
1a0022d8:	4613      	mov	r3, r2
1a0022da:	1c34      	adds	r4, r6, #0
1a0022dc:	bf18      	it	ne
1a0022de:	2401      	movne	r4, #1
1a0022e0:	4260      	negs	r0, r4
1a0022e2:	f04f 0500 	mov.w	r5, #0
1a0022e6:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
1a0022ea:	4058      	eors	r0, r3
1a0022ec:	4051      	eors	r1, r2
1a0022ee:	1900      	adds	r0, r0, r4
1a0022f0:	4169      	adcs	r1, r5
1a0022f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a0022f6:	fab3 f283 	clz	r2, r3
1a0022fa:	2a00      	cmp	r2, #0
1a0022fc:	f040 8086 	bne.w	1a00240c <__divdi3+0x1d8>
1a002300:	428b      	cmp	r3, r1
1a002302:	d302      	bcc.n	1a00230a <__divdi3+0xd6>
1a002304:	4584      	cmp	ip, r0
1a002306:	f200 80db 	bhi.w	1a0024c0 <__divdi3+0x28c>
1a00230a:	2301      	movs	r3, #1
1a00230c:	e7e5      	b.n	1a0022da <__divdi3+0xa6>
1a00230e:	b912      	cbnz	r2, 1a002316 <__divdi3+0xe2>
1a002310:	2301      	movs	r3, #1
1a002312:	fbb3 f5f2 	udiv	r5, r3, r2
1a002316:	fab5 f085 	clz	r0, r5
1a00231a:	2800      	cmp	r0, #0
1a00231c:	d13b      	bne.n	1a002396 <__divdi3+0x162>
1a00231e:	1b78      	subs	r0, r7, r5
1a002320:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002324:	fa1f fc85 	uxth.w	ip, r5
1a002328:	2201      	movs	r2, #1
1a00232a:	fbb0 f8fe 	udiv	r8, r0, lr
1a00232e:	0c21      	lsrs	r1, r4, #16
1a002330:	fb0e 0718 	mls	r7, lr, r8, r0
1a002334:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
1a002338:	fb0c f308 	mul.w	r3, ip, r8
1a00233c:	42bb      	cmp	r3, r7
1a00233e:	d907      	bls.n	1a002350 <__divdi3+0x11c>
1a002340:	197f      	adds	r7, r7, r5
1a002342:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
1a002346:	d202      	bcs.n	1a00234e <__divdi3+0x11a>
1a002348:	42bb      	cmp	r3, r7
1a00234a:	f200 80bd 	bhi.w	1a0024c8 <__divdi3+0x294>
1a00234e:	4688      	mov	r8, r1
1a002350:	1aff      	subs	r7, r7, r3
1a002352:	b2a4      	uxth	r4, r4
1a002354:	fbb7 f3fe 	udiv	r3, r7, lr
1a002358:	fb0e 7713 	mls	r7, lr, r3, r7
1a00235c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a002360:	fb0c fc03 	mul.w	ip, ip, r3
1a002364:	45bc      	cmp	ip, r7
1a002366:	d907      	bls.n	1a002378 <__divdi3+0x144>
1a002368:	197f      	adds	r7, r7, r5
1a00236a:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
1a00236e:	d202      	bcs.n	1a002376 <__divdi3+0x142>
1a002370:	45bc      	cmp	ip, r7
1a002372:	f200 80a7 	bhi.w	1a0024c4 <__divdi3+0x290>
1a002376:	460b      	mov	r3, r1
1a002378:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00237c:	e7ad      	b.n	1a0022da <__divdi3+0xa6>
1a00237e:	4252      	negs	r2, r2
1a002380:	ea6f 0606 	mvn.w	r6, r6
1a002384:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a002388:	e75d      	b.n	1a002246 <__divdi3+0x12>
1a00238a:	4240      	negs	r0, r0
1a00238c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a002390:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
1a002394:	e754      	b.n	1a002240 <__divdi3+0xc>
1a002396:	f1c0 0220 	rsb	r2, r0, #32
1a00239a:	fa24 f102 	lsr.w	r1, r4, r2
1a00239e:	fa07 f300 	lsl.w	r3, r7, r0
1a0023a2:	4085      	lsls	r5, r0
1a0023a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0023a8:	40d7      	lsrs	r7, r2
1a0023aa:	4319      	orrs	r1, r3
1a0023ac:	fbb7 f2fe 	udiv	r2, r7, lr
1a0023b0:	0c0b      	lsrs	r3, r1, #16
1a0023b2:	fb0e 7712 	mls	r7, lr, r2, r7
1a0023b6:	fa1f fc85 	uxth.w	ip, r5
1a0023ba:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
1a0023be:	fb0c f702 	mul.w	r7, ip, r2
1a0023c2:	429f      	cmp	r7, r3
1a0023c4:	fa04 f400 	lsl.w	r4, r4, r0
1a0023c8:	d907      	bls.n	1a0023da <__divdi3+0x1a6>
1a0023ca:	195b      	adds	r3, r3, r5
1a0023cc:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
1a0023d0:	d274      	bcs.n	1a0024bc <__divdi3+0x288>
1a0023d2:	429f      	cmp	r7, r3
1a0023d4:	d972      	bls.n	1a0024bc <__divdi3+0x288>
1a0023d6:	3a02      	subs	r2, #2
1a0023d8:	442b      	add	r3, r5
1a0023da:	1bdf      	subs	r7, r3, r7
1a0023dc:	b289      	uxth	r1, r1
1a0023de:	fbb7 f8fe 	udiv	r8, r7, lr
1a0023e2:	fb0e 7318 	mls	r3, lr, r8, r7
1a0023e6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a0023ea:	fb0c f708 	mul.w	r7, ip, r8
1a0023ee:	429f      	cmp	r7, r3
1a0023f0:	d908      	bls.n	1a002404 <__divdi3+0x1d0>
1a0023f2:	195b      	adds	r3, r3, r5
1a0023f4:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
1a0023f8:	d25c      	bcs.n	1a0024b4 <__divdi3+0x280>
1a0023fa:	429f      	cmp	r7, r3
1a0023fc:	d95a      	bls.n	1a0024b4 <__divdi3+0x280>
1a0023fe:	f1a8 0802 	sub.w	r8, r8, #2
1a002402:	442b      	add	r3, r5
1a002404:	1bd8      	subs	r0, r3, r7
1a002406:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
1a00240a:	e78e      	b.n	1a00232a <__divdi3+0xf6>
1a00240c:	f1c2 0320 	rsb	r3, r2, #32
1a002410:	fa2c f103 	lsr.w	r1, ip, r3
1a002414:	fa0e fe02 	lsl.w	lr, lr, r2
1a002418:	fa20 f703 	lsr.w	r7, r0, r3
1a00241c:	ea41 0e0e 	orr.w	lr, r1, lr
1a002420:	fa08 f002 	lsl.w	r0, r8, r2
1a002424:	fa28 f103 	lsr.w	r1, r8, r3
1a002428:	ea4f 451e 	mov.w	r5, lr, lsr #16
1a00242c:	4338      	orrs	r0, r7
1a00242e:	fbb1 f8f5 	udiv	r8, r1, r5
1a002432:	0c03      	lsrs	r3, r0, #16
1a002434:	fb05 1118 	mls	r1, r5, r8, r1
1a002438:	fa1f f78e 	uxth.w	r7, lr
1a00243c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a002440:	fb07 f308 	mul.w	r3, r7, r8
1a002444:	428b      	cmp	r3, r1
1a002446:	fa0c fc02 	lsl.w	ip, ip, r2
1a00244a:	d909      	bls.n	1a002460 <__divdi3+0x22c>
1a00244c:	eb11 010e 	adds.w	r1, r1, lr
1a002450:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
1a002454:	d230      	bcs.n	1a0024b8 <__divdi3+0x284>
1a002456:	428b      	cmp	r3, r1
1a002458:	d92e      	bls.n	1a0024b8 <__divdi3+0x284>
1a00245a:	f1a8 0802 	sub.w	r8, r8, #2
1a00245e:	4471      	add	r1, lr
1a002460:	1ac9      	subs	r1, r1, r3
1a002462:	b280      	uxth	r0, r0
1a002464:	fbb1 f3f5 	udiv	r3, r1, r5
1a002468:	fb05 1113 	mls	r1, r5, r3, r1
1a00246c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a002470:	fb07 f703 	mul.w	r7, r7, r3
1a002474:	428f      	cmp	r7, r1
1a002476:	d908      	bls.n	1a00248a <__divdi3+0x256>
1a002478:	eb11 010e 	adds.w	r1, r1, lr
1a00247c:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
1a002480:	d216      	bcs.n	1a0024b0 <__divdi3+0x27c>
1a002482:	428f      	cmp	r7, r1
1a002484:	d914      	bls.n	1a0024b0 <__divdi3+0x27c>
1a002486:	3b02      	subs	r3, #2
1a002488:	4471      	add	r1, lr
1a00248a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00248e:	1bc9      	subs	r1, r1, r7
1a002490:	fba3 890c 	umull	r8, r9, r3, ip
1a002494:	4549      	cmp	r1, r9
1a002496:	d309      	bcc.n	1a0024ac <__divdi3+0x278>
1a002498:	d005      	beq.n	1a0024a6 <__divdi3+0x272>
1a00249a:	2200      	movs	r2, #0
1a00249c:	e71d      	b.n	1a0022da <__divdi3+0xa6>
1a00249e:	4696      	mov	lr, r2
1a0024a0:	e6fe      	b.n	1a0022a0 <__divdi3+0x6c>
1a0024a2:	4613      	mov	r3, r2
1a0024a4:	e711      	b.n	1a0022ca <__divdi3+0x96>
1a0024a6:	4094      	lsls	r4, r2
1a0024a8:	4544      	cmp	r4, r8
1a0024aa:	d2f6      	bcs.n	1a00249a <__divdi3+0x266>
1a0024ac:	3b01      	subs	r3, #1
1a0024ae:	e7f4      	b.n	1a00249a <__divdi3+0x266>
1a0024b0:	4603      	mov	r3, r0
1a0024b2:	e7ea      	b.n	1a00248a <__divdi3+0x256>
1a0024b4:	4688      	mov	r8, r1
1a0024b6:	e7a5      	b.n	1a002404 <__divdi3+0x1d0>
1a0024b8:	46c8      	mov	r8, r9
1a0024ba:	e7d1      	b.n	1a002460 <__divdi3+0x22c>
1a0024bc:	4602      	mov	r2, r0
1a0024be:	e78c      	b.n	1a0023da <__divdi3+0x1a6>
1a0024c0:	4613      	mov	r3, r2
1a0024c2:	e70a      	b.n	1a0022da <__divdi3+0xa6>
1a0024c4:	3b02      	subs	r3, #2
1a0024c6:	e757      	b.n	1a002378 <__divdi3+0x144>
1a0024c8:	f1a8 0802 	sub.w	r8, r8, #2
1a0024cc:	442f      	add	r7, r5
1a0024ce:	e73f      	b.n	1a002350 <__divdi3+0x11c>

1a0024d0 <__udivdi3>:
1a0024d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0024d4:	2b00      	cmp	r3, #0
1a0024d6:	d144      	bne.n	1a002562 <__udivdi3+0x92>
1a0024d8:	428a      	cmp	r2, r1
1a0024da:	4615      	mov	r5, r2
1a0024dc:	4604      	mov	r4, r0
1a0024de:	d94f      	bls.n	1a002580 <__udivdi3+0xb0>
1a0024e0:	fab2 f782 	clz	r7, r2
1a0024e4:	460e      	mov	r6, r1
1a0024e6:	b14f      	cbz	r7, 1a0024fc <__udivdi3+0x2c>
1a0024e8:	f1c7 0320 	rsb	r3, r7, #32
1a0024ec:	40b9      	lsls	r1, r7
1a0024ee:	fa20 f603 	lsr.w	r6, r0, r3
1a0024f2:	fa02 f507 	lsl.w	r5, r2, r7
1a0024f6:	430e      	orrs	r6, r1
1a0024f8:	fa00 f407 	lsl.w	r4, r0, r7
1a0024fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002500:	0c23      	lsrs	r3, r4, #16
1a002502:	fbb6 f0fe 	udiv	r0, r6, lr
1a002506:	b2af      	uxth	r7, r5
1a002508:	fb0e 6110 	mls	r1, lr, r0, r6
1a00250c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002510:	fb07 f100 	mul.w	r1, r7, r0
1a002514:	4299      	cmp	r1, r3
1a002516:	d909      	bls.n	1a00252c <__udivdi3+0x5c>
1a002518:	195b      	adds	r3, r3, r5
1a00251a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
1a00251e:	f080 80ec 	bcs.w	1a0026fa <__udivdi3+0x22a>
1a002522:	4299      	cmp	r1, r3
1a002524:	f240 80e9 	bls.w	1a0026fa <__udivdi3+0x22a>
1a002528:	3802      	subs	r0, #2
1a00252a:	442b      	add	r3, r5
1a00252c:	1a5a      	subs	r2, r3, r1
1a00252e:	b2a4      	uxth	r4, r4
1a002530:	fbb2 f3fe 	udiv	r3, r2, lr
1a002534:	fb0e 2213 	mls	r2, lr, r3, r2
1a002538:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
1a00253c:	fb07 f703 	mul.w	r7, r7, r3
1a002540:	4297      	cmp	r7, r2
1a002542:	d908      	bls.n	1a002556 <__udivdi3+0x86>
1a002544:	1952      	adds	r2, r2, r5
1a002546:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
1a00254a:	f080 80d8 	bcs.w	1a0026fe <__udivdi3+0x22e>
1a00254e:	4297      	cmp	r7, r2
1a002550:	f240 80d5 	bls.w	1a0026fe <__udivdi3+0x22e>
1a002554:	3b02      	subs	r3, #2
1a002556:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a00255a:	2600      	movs	r6, #0
1a00255c:	4631      	mov	r1, r6
1a00255e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002562:	428b      	cmp	r3, r1
1a002564:	d847      	bhi.n	1a0025f6 <__udivdi3+0x126>
1a002566:	fab3 f683 	clz	r6, r3
1a00256a:	2e00      	cmp	r6, #0
1a00256c:	d148      	bne.n	1a002600 <__udivdi3+0x130>
1a00256e:	428b      	cmp	r3, r1
1a002570:	d302      	bcc.n	1a002578 <__udivdi3+0xa8>
1a002572:	4282      	cmp	r2, r0
1a002574:	f200 80cd 	bhi.w	1a002712 <__udivdi3+0x242>
1a002578:	2001      	movs	r0, #1
1a00257a:	4631      	mov	r1, r6
1a00257c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002580:	b912      	cbnz	r2, 1a002588 <__udivdi3+0xb8>
1a002582:	2501      	movs	r5, #1
1a002584:	fbb5 f5f2 	udiv	r5, r5, r2
1a002588:	fab5 f885 	clz	r8, r5
1a00258c:	f1b8 0f00 	cmp.w	r8, #0
1a002590:	d177      	bne.n	1a002682 <__udivdi3+0x1b2>
1a002592:	1b4a      	subs	r2, r1, r5
1a002594:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002598:	b2af      	uxth	r7, r5
1a00259a:	2601      	movs	r6, #1
1a00259c:	fbb2 f0fe 	udiv	r0, r2, lr
1a0025a0:	0c23      	lsrs	r3, r4, #16
1a0025a2:	fb0e 2110 	mls	r1, lr, r0, r2
1a0025a6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a0025aa:	fb07 f300 	mul.w	r3, r7, r0
1a0025ae:	428b      	cmp	r3, r1
1a0025b0:	d907      	bls.n	1a0025c2 <__udivdi3+0xf2>
1a0025b2:	1949      	adds	r1, r1, r5
1a0025b4:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
1a0025b8:	d202      	bcs.n	1a0025c0 <__udivdi3+0xf0>
1a0025ba:	428b      	cmp	r3, r1
1a0025bc:	f200 80ba 	bhi.w	1a002734 <__udivdi3+0x264>
1a0025c0:	4610      	mov	r0, r2
1a0025c2:	1ac9      	subs	r1, r1, r3
1a0025c4:	b2a4      	uxth	r4, r4
1a0025c6:	fbb1 f3fe 	udiv	r3, r1, lr
1a0025ca:	fb0e 1113 	mls	r1, lr, r3, r1
1a0025ce:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
1a0025d2:	fb07 f703 	mul.w	r7, r7, r3
1a0025d6:	42a7      	cmp	r7, r4
1a0025d8:	d908      	bls.n	1a0025ec <__udivdi3+0x11c>
1a0025da:	1964      	adds	r4, r4, r5
1a0025dc:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
1a0025e0:	f080 808f 	bcs.w	1a002702 <__udivdi3+0x232>
1a0025e4:	42a7      	cmp	r7, r4
1a0025e6:	f240 808c 	bls.w	1a002702 <__udivdi3+0x232>
1a0025ea:	3b02      	subs	r3, #2
1a0025ec:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a0025f0:	4631      	mov	r1, r6
1a0025f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0025f6:	2600      	movs	r6, #0
1a0025f8:	4630      	mov	r0, r6
1a0025fa:	4631      	mov	r1, r6
1a0025fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002600:	f1c6 0420 	rsb	r4, r6, #32
1a002604:	fa22 f504 	lsr.w	r5, r2, r4
1a002608:	40b3      	lsls	r3, r6
1a00260a:	432b      	orrs	r3, r5
1a00260c:	fa20 fc04 	lsr.w	ip, r0, r4
1a002610:	fa01 f706 	lsl.w	r7, r1, r6
1a002614:	fa21 f504 	lsr.w	r5, r1, r4
1a002618:	ea4f 4e13 	mov.w	lr, r3, lsr #16
1a00261c:	ea4c 0707 	orr.w	r7, ip, r7
1a002620:	fbb5 f8fe 	udiv	r8, r5, lr
1a002624:	0c39      	lsrs	r1, r7, #16
1a002626:	fb0e 5518 	mls	r5, lr, r8, r5
1a00262a:	fa1f fc83 	uxth.w	ip, r3
1a00262e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
1a002632:	fb0c f108 	mul.w	r1, ip, r8
1a002636:	42a9      	cmp	r1, r5
1a002638:	fa02 f206 	lsl.w	r2, r2, r6
1a00263c:	d904      	bls.n	1a002648 <__udivdi3+0x178>
1a00263e:	18ed      	adds	r5, r5, r3
1a002640:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
1a002644:	d367      	bcc.n	1a002716 <__udivdi3+0x246>
1a002646:	46a0      	mov	r8, r4
1a002648:	1a6d      	subs	r5, r5, r1
1a00264a:	b2bf      	uxth	r7, r7
1a00264c:	fbb5 f4fe 	udiv	r4, r5, lr
1a002650:	fb0e 5514 	mls	r5, lr, r4, r5
1a002654:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
1a002658:	fb0c fc04 	mul.w	ip, ip, r4
1a00265c:	458c      	cmp	ip, r1
1a00265e:	d904      	bls.n	1a00266a <__udivdi3+0x19a>
1a002660:	18c9      	adds	r1, r1, r3
1a002662:	f104 35ff 	add.w	r5, r4, #4294967295	; 0xffffffff
1a002666:	d35c      	bcc.n	1a002722 <__udivdi3+0x252>
1a002668:	462c      	mov	r4, r5
1a00266a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
1a00266e:	ebcc 0101 	rsb	r1, ip, r1
1a002672:	fba4 2302 	umull	r2, r3, r4, r2
1a002676:	4299      	cmp	r1, r3
1a002678:	d348      	bcc.n	1a00270c <__udivdi3+0x23c>
1a00267a:	d044      	beq.n	1a002706 <__udivdi3+0x236>
1a00267c:	4620      	mov	r0, r4
1a00267e:	2600      	movs	r6, #0
1a002680:	e76c      	b.n	1a00255c <__udivdi3+0x8c>
1a002682:	f1c8 0420 	rsb	r4, r8, #32
1a002686:	fa01 f308 	lsl.w	r3, r1, r8
1a00268a:	fa05 f508 	lsl.w	r5, r5, r8
1a00268e:	fa20 f704 	lsr.w	r7, r0, r4
1a002692:	40e1      	lsrs	r1, r4
1a002694:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002698:	431f      	orrs	r7, r3
1a00269a:	fbb1 f6fe 	udiv	r6, r1, lr
1a00269e:	0c3a      	lsrs	r2, r7, #16
1a0026a0:	fb0e 1116 	mls	r1, lr, r6, r1
1a0026a4:	fa1f fc85 	uxth.w	ip, r5
1a0026a8:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
1a0026ac:	fb0c f206 	mul.w	r2, ip, r6
1a0026b0:	429a      	cmp	r2, r3
1a0026b2:	fa00 f408 	lsl.w	r4, r0, r8
1a0026b6:	d907      	bls.n	1a0026c8 <__udivdi3+0x1f8>
1a0026b8:	195b      	adds	r3, r3, r5
1a0026ba:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
1a0026be:	d237      	bcs.n	1a002730 <__udivdi3+0x260>
1a0026c0:	429a      	cmp	r2, r3
1a0026c2:	d935      	bls.n	1a002730 <__udivdi3+0x260>
1a0026c4:	3e02      	subs	r6, #2
1a0026c6:	442b      	add	r3, r5
1a0026c8:	1a9b      	subs	r3, r3, r2
1a0026ca:	b2bf      	uxth	r7, r7
1a0026cc:	fbb3 f0fe 	udiv	r0, r3, lr
1a0026d0:	fb0e 3310 	mls	r3, lr, r0, r3
1a0026d4:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
1a0026d8:	fb0c f100 	mul.w	r1, ip, r0
1a0026dc:	4299      	cmp	r1, r3
1a0026de:	d907      	bls.n	1a0026f0 <__udivdi3+0x220>
1a0026e0:	195b      	adds	r3, r3, r5
1a0026e2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
1a0026e6:	d221      	bcs.n	1a00272c <__udivdi3+0x25c>
1a0026e8:	4299      	cmp	r1, r3
1a0026ea:	d91f      	bls.n	1a00272c <__udivdi3+0x25c>
1a0026ec:	3802      	subs	r0, #2
1a0026ee:	442b      	add	r3, r5
1a0026f0:	1a5a      	subs	r2, r3, r1
1a0026f2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a0026f6:	4667      	mov	r7, ip
1a0026f8:	e750      	b.n	1a00259c <__udivdi3+0xcc>
1a0026fa:	4610      	mov	r0, r2
1a0026fc:	e716      	b.n	1a00252c <__udivdi3+0x5c>
1a0026fe:	460b      	mov	r3, r1
1a002700:	e729      	b.n	1a002556 <__udivdi3+0x86>
1a002702:	4613      	mov	r3, r2
1a002704:	e772      	b.n	1a0025ec <__udivdi3+0x11c>
1a002706:	40b0      	lsls	r0, r6
1a002708:	4290      	cmp	r0, r2
1a00270a:	d2b7      	bcs.n	1a00267c <__udivdi3+0x1ac>
1a00270c:	1e60      	subs	r0, r4, #1
1a00270e:	2600      	movs	r6, #0
1a002710:	e724      	b.n	1a00255c <__udivdi3+0x8c>
1a002712:	4630      	mov	r0, r6
1a002714:	e722      	b.n	1a00255c <__udivdi3+0x8c>
1a002716:	42a9      	cmp	r1, r5
1a002718:	d995      	bls.n	1a002646 <__udivdi3+0x176>
1a00271a:	f1a8 0802 	sub.w	r8, r8, #2
1a00271e:	441d      	add	r5, r3
1a002720:	e792      	b.n	1a002648 <__udivdi3+0x178>
1a002722:	458c      	cmp	ip, r1
1a002724:	d9a0      	bls.n	1a002668 <__udivdi3+0x198>
1a002726:	3c02      	subs	r4, #2
1a002728:	4419      	add	r1, r3
1a00272a:	e79e      	b.n	1a00266a <__udivdi3+0x19a>
1a00272c:	4610      	mov	r0, r2
1a00272e:	e7df      	b.n	1a0026f0 <__udivdi3+0x220>
1a002730:	460e      	mov	r6, r1
1a002732:	e7c9      	b.n	1a0026c8 <__udivdi3+0x1f8>
1a002734:	3802      	subs	r0, #2
1a002736:	4429      	add	r1, r5
1a002738:	e743      	b.n	1a0025c2 <__udivdi3+0xf2>
1a00273a:	bf00      	nop

1a00273c <__libc_init_array>:
1a00273c:	b570      	push	{r4, r5, r6, lr}
1a00273e:	4b0e      	ldr	r3, [pc, #56]	; (1a002778 <__libc_init_array+0x3c>)
1a002740:	4c0e      	ldr	r4, [pc, #56]	; (1a00277c <__libc_init_array+0x40>)
1a002742:	1ae4      	subs	r4, r4, r3
1a002744:	10a4      	asrs	r4, r4, #2
1a002746:	2500      	movs	r5, #0
1a002748:	461e      	mov	r6, r3
1a00274a:	42a5      	cmp	r5, r4
1a00274c:	d004      	beq.n	1a002758 <__libc_init_array+0x1c>
1a00274e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a002752:	4798      	blx	r3
1a002754:	3501      	adds	r5, #1
1a002756:	e7f8      	b.n	1a00274a <__libc_init_array+0xe>
1a002758:	f7ff fd20 	bl	1a00219c <_init>
1a00275c:	4c08      	ldr	r4, [pc, #32]	; (1a002780 <__libc_init_array+0x44>)
1a00275e:	4b09      	ldr	r3, [pc, #36]	; (1a002784 <__libc_init_array+0x48>)
1a002760:	1ae4      	subs	r4, r4, r3
1a002762:	10a4      	asrs	r4, r4, #2
1a002764:	2500      	movs	r5, #0
1a002766:	461e      	mov	r6, r3
1a002768:	42a5      	cmp	r5, r4
1a00276a:	d004      	beq.n	1a002776 <__libc_init_array+0x3a>
1a00276c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a002770:	4798      	blx	r3
1a002772:	3501      	adds	r5, #1
1a002774:	e7f8      	b.n	1a002768 <__libc_init_array+0x2c>
1a002776:	bd70      	pop	{r4, r5, r6, pc}
1a002778:	1a002c68 	.word	0x1a002c68
1a00277c:	1a002c68 	.word	0x1a002c68
1a002780:	1a002c68 	.word	0x1a002c68
1a002784:	1a002c68 	.word	0x1a002c68

1a002788 <__itoa>:
1a002788:	1e93      	subs	r3, r2, #2
1a00278a:	2b22      	cmp	r3, #34	; 0x22
1a00278c:	b510      	push	{r4, lr}
1a00278e:	460c      	mov	r4, r1
1a002790:	d902      	bls.n	1a002798 <__itoa+0x10>
1a002792:	2000      	movs	r0, #0
1a002794:	7008      	strb	r0, [r1, #0]
1a002796:	bd10      	pop	{r4, pc}
1a002798:	2a0a      	cmp	r2, #10
1a00279a:	d106      	bne.n	1a0027aa <__itoa+0x22>
1a00279c:	2800      	cmp	r0, #0
1a00279e:	da04      	bge.n	1a0027aa <__itoa+0x22>
1a0027a0:	232d      	movs	r3, #45	; 0x2d
1a0027a2:	700b      	strb	r3, [r1, #0]
1a0027a4:	4240      	negs	r0, r0
1a0027a6:	2101      	movs	r1, #1
1a0027a8:	e000      	b.n	1a0027ac <__itoa+0x24>
1a0027aa:	2100      	movs	r1, #0
1a0027ac:	4421      	add	r1, r4
1a0027ae:	f000 f80d 	bl	1a0027cc <__utoa>
1a0027b2:	4620      	mov	r0, r4
1a0027b4:	bd10      	pop	{r4, pc}

1a0027b6 <itoa>:
1a0027b6:	f7ff bfe7 	b.w	1a002788 <__itoa>

1a0027ba <memset>:
1a0027ba:	4402      	add	r2, r0
1a0027bc:	4603      	mov	r3, r0
1a0027be:	4293      	cmp	r3, r2
1a0027c0:	d002      	beq.n	1a0027c8 <memset+0xe>
1a0027c2:	f803 1b01 	strb.w	r1, [r3], #1
1a0027c6:	e7fa      	b.n	1a0027be <memset+0x4>
1a0027c8:	4770      	bx	lr
1a0027ca:	Address 0x000000001a0027ca is out of bounds.


1a0027cc <__utoa>:
1a0027cc:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0027ce:	4c1c      	ldr	r4, [pc, #112]	; (1a002840 <__utoa+0x74>)
1a0027d0:	b08b      	sub	sp, #44	; 0x2c
1a0027d2:	4603      	mov	r3, r0
1a0027d4:	460f      	mov	r7, r1
1a0027d6:	466d      	mov	r5, sp
1a0027d8:	f104 0e20 	add.w	lr, r4, #32
1a0027dc:	6820      	ldr	r0, [r4, #0]
1a0027de:	6861      	ldr	r1, [r4, #4]
1a0027e0:	462e      	mov	r6, r5
1a0027e2:	c603      	stmia	r6!, {r0, r1}
1a0027e4:	3408      	adds	r4, #8
1a0027e6:	4574      	cmp	r4, lr
1a0027e8:	4635      	mov	r5, r6
1a0027ea:	d1f7      	bne.n	1a0027dc <__utoa+0x10>
1a0027ec:	7921      	ldrb	r1, [r4, #4]
1a0027ee:	7131      	strb	r1, [r6, #4]
1a0027f0:	1e91      	subs	r1, r2, #2
1a0027f2:	6820      	ldr	r0, [r4, #0]
1a0027f4:	6030      	str	r0, [r6, #0]
1a0027f6:	2922      	cmp	r1, #34	; 0x22
1a0027f8:	f04f 0000 	mov.w	r0, #0
1a0027fc:	d901      	bls.n	1a002802 <__utoa+0x36>
1a0027fe:	7038      	strb	r0, [r7, #0]
1a002800:	e01c      	b.n	1a00283c <__utoa+0x70>
1a002802:	1e7d      	subs	r5, r7, #1
1a002804:	fbb3 f4f2 	udiv	r4, r3, r2
1a002808:	ae0a      	add	r6, sp, #40	; 0x28
1a00280a:	fb02 3314 	mls	r3, r2, r4, r3
1a00280e:	4433      	add	r3, r6
1a002810:	1c41      	adds	r1, r0, #1
1a002812:	f813 3c28 	ldrb.w	r3, [r3, #-40]
1a002816:	f805 3f01 	strb.w	r3, [r5, #1]!
1a00281a:	4623      	mov	r3, r4
1a00281c:	b10c      	cbz	r4, 1a002822 <__utoa+0x56>
1a00281e:	4608      	mov	r0, r1
1a002820:	e7f0      	b.n	1a002804 <__utoa+0x38>
1a002822:	547c      	strb	r4, [r7, r1]
1a002824:	183a      	adds	r2, r7, r0
1a002826:	1ac1      	subs	r1, r0, r3
1a002828:	428b      	cmp	r3, r1
1a00282a:	da06      	bge.n	1a00283a <__utoa+0x6e>
1a00282c:	5cf9      	ldrb	r1, [r7, r3]
1a00282e:	7814      	ldrb	r4, [r2, #0]
1a002830:	54fc      	strb	r4, [r7, r3]
1a002832:	f802 1901 	strb.w	r1, [r2], #-1
1a002836:	3301      	adds	r3, #1
1a002838:	e7f5      	b.n	1a002826 <__utoa+0x5a>
1a00283a:	4638      	mov	r0, r7
1a00283c:	b00b      	add	sp, #44	; 0x2c
1a00283e:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a002840:	1a002c40 	.word	0x1a002c40
1a002844:	54524155 	.word	0x54524155
1a002848:	4253555f 	.word	0x4253555f
1a00284c:	6e6f6320 	.word	0x6e6f6320
1a002850:	75676966 	.word	0x75676966
1a002854:	61646172 	.word	0x61646172
1a002858:	000d0a2e 	.word	0x000d0a2e
1a00285c:	63696e49 	.word	0x63696e49
1a002860:	696c6169 	.word	0x696c6169
1a002864:	646e617a 	.word	0x646e617a
1a002868:	4144206f 	.word	0x4144206f
1a00286c:	002e2e43 	.word	0x002e2e43
1a002870:	20434144 	.word	0x20434144
1a002874:	63696e49 	.word	0x63696e49
1a002878:	696c6169 	.word	0x696c6169
1a00287c:	6f64617a 	.word	0x6f64617a
1a002880:	00000d0a 	.word	0x00000d0a
1a002884:	20434144 	.word	0x20434144
1a002888:	666e6f43 	.word	0x666e6f43
1a00288c:	72756769 	.word	0x72756769
1a002890:	0a306461 	.word	0x0a306461
1a002894:	0000000d 	.word	0x0000000d
1a002898:	63696e49 	.word	0x63696e49
1a00289c:	696c6169 	.word	0x696c6169
1a0028a0:	646e617a 	.word	0x646e617a
1a0028a4:	4441206f 	.word	0x4441206f
1a0028a8:	002e2e43 	.word	0x002e2e43
1a0028ac:	20434144 	.word	0x20434144
1a0028b0:	666e6f43 	.word	0x666e6f43
1a0028b4:	72756769 	.word	0x72756769
1a0028b8:	0a6f6461 	.word	0x0a6f6461
1a0028bc:	0000000d 	.word	0x0000000d
1a0028c0:	20434441 	.word	0x20434441
1a0028c4:	63696e49 	.word	0x63696e49
1a0028c8:	696c6169 	.word	0x696c6169
1a0028cc:	6f64617a 	.word	0x6f64617a
1a0028d0:	00000d0a 	.word	0x00000d0a
1a0028d4:	20434441 	.word	0x20434441
1a0028d8:	666e6f43 	.word	0x666e6f43
1a0028dc:	72756769 	.word	0x72756769
1a0028e0:	0a6f6461 	.word	0x0a6f6461
1a0028e4:	ffff000d 	.word	0xffff000d

1a0028e8 <gpioPinsInit>:
1a0028e8:	02000104 00050701 05010d03 04080100     ................
1a0028f8:	02020002 02000304 00000403 04070002     ................
1a002908:	030c0300 09050402 05040103 04030208     ................
1a002918:	04020305 06040504 0802000c 03000b06     ................
1a002928:	00090607 07060503 060f0504 03030004     ................
1a002938:	02000404 00050404 06040502 04060200     ................
1a002948:	0c050408 05040a04 0003010e 14010a00     ................
1a002958:	010f0000 0d000012 00001101 0010010c     ................
1a002968:	07070300 000f0300 01000001 00000000     ................
1a002978:	000a0600 08060603 06100504 04030005     ................
1a002988:	03000106 04090400 04010d05 010b0000     ................
1a002998:	0200000f 00000001 00010104 02010800     ................
1a0029a8:	01090000 09010006 05040002 04010200     ................
1a0029b8:	02020105 02020504 0e00000a 01000b02     ................
1a0029c8:	000c020b 00040c01 04000200 01020001     ................
1a0029d8:	02000204 00030402 03070302 070b0300     ................
1a0029e8:	0c030004 03000507 0006070d 01020e03     ................
1a0029f8:	04010504 06020006 02000504 00040405     ................
1a002a08:	08040402 040c0504 0d050409 05040a04     ................
1a002a18:	0005010e ffff0801                       ........

1a002a20 <lpcUarts>:
1a002a20:	40081000 06020406 00180205 40081000     ...@...........@
1a002a30:	09070509 00180706 40082000 00000000     ......... .@....
1a002a40:	00190000 400c1000 07060107 001a0602     .......@........
1a002a50:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a002a60:	02020302 001b0204                       ........

1a002a68 <timer_sd>:
1a002a68:	40084000 00000020 0000000c 40085000     .@.@ ........P.@
1a002a78:	00000021 0000000d 400c3000 00000022     !........0.@"...
1a002a88:	0000000e 400c4000 00000023 0000000f     .....@.@#.......
1a002a98:	ff000a0d                                ....

1a002a9c <GpioPorts>:
1a002a9c:	03030003 0f050403 05031005 07030603     ................
1a002aac:	ffff0802                                ....

1a002ab0 <OscRateIn>:
1a002ab0:	00b71b00                                ....

1a002ab4 <ExtRateIn>:
1a002ab4:	00000000                                ....

1a002ab8 <GpioButtons>:
1a002ab8:	08000400 09010900                       ........

1a002ac0 <GpioLeds>:
1a002ac0:	01050005 0e000205 0c010b01              ............

1a002acc <InitClkStates>:
1a002acc:	00010308 00010307 01010f01              ............

1a002ad8 <pinmuxing>:
1a002ad8:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a002ae8:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a002af8:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a002b08:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a002b18:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a002b28:	00d50301 00d50401 00160107 00560207     ..............V.
1a002b38:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a002b48:	00570206 00f30f01 00f71001 00f31101     ..W.............
1a002b58:	00b31201 00f01301 00b31401 00b60707     ................
1a002b68:	00f20000 00b60100                       ........

1a002b70 <UART_BClock>:
1a002b70:	01a201c2 01620182                       ......b.

1a002b78 <UART_PClock>:
1a002b78:	00820081 00a200a1 08040201 0f0f0f03     ................
1a002b88:	000000ff                                ....

1a002b8c <periph_to_base>:
1a002b8c:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a002b9c:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a002bac:	000100e0 01000100 01200003 00060120     .......... . ...
1a002bbc:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a002bcc:	01820013 00120182 01a201a2 01c20011     ................
1a002bdc:	001001c2 01e201e2 0202000f 000e0202     ................
1a002bec:	02220222 0223000d 001c0223              "."...#.#...

1a002bf8 <InitClkStates>:
1a002bf8:	00010100 00010909 0001090a 01010701     ................
1a002c08:	00010902 00010906 0101090c 0001090d     ................
1a002c18:	0001090e 0001090f 00010910 00010911     ................
1a002c28:	00010912 00010913 00011114 00011119     ................
1a002c38:	0001111a 0001111b 33323130 37363534     ........01234567
1a002c48:	62613938 66656463 6a696867 6e6d6c6b     89abcdefghijklmn
1a002c58:	7271706f 76757473 7a797877 ffffff00     opqrstuvwxyz....
