Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_RISCV32I_tb_behav xil_defaultlib.Single_Cycle_RISCV32I_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'din_i' [C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v:309]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard_Unit_1
Compiling module xil_defaultlib.Control_Unit_1
Compiling module xil_defaultlib.PC_Counter_1
Compiling module xil_defaultlib.pc_plus_4_1
Compiling module xil_defaultlib.Instruction_Memory_1
Compiling module xil_defaultlib.Fetch_Stage_1
Compiling module xil_defaultlib.Instruction_Decoder_1
Compiling module xil_defaultlib.Register_File_1
Compiling module xil_defaultlib.Decode_Stage_1
Compiling module xil_defaultlib.pc_imm_adder_1
Compiling module xil_defaultlib.Function_Control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Ripple_Carry_Adder_default
Compiling module xil_defaultlib.Logic_Unit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Shifter_Unit
Compiling module xil_defaultlib.Comparison_Unit
Compiling module xil_defaultlib.Booth_Radix4_Multiplier
Compiling module xil_defaultlib.Booth_Radix2_Divider
Compiling module xil_defaultlib.ALU_1
Compiling module xil_defaultlib.Extend_1
Compiling module xil_defaultlib.Execute_Stage_1
Compiling module xil_defaultlib.Data_Memory_1
Compiling module xil_defaultlib.Uart_TX_default
Compiling module xil_defaultlib.Memory_Access_Stage_1
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.Single_Cycle_RISCV32I
Compiling module xil_defaultlib.Single_Cycle_RISCV32I_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Single_Cycle_RISCV32I_tb_behav
