Verilog code to add two 8 bit numbers and verify the results using an adder testbench.
