Oh no...

Cycle: 0
RARS instruction number: 1	Instruction: auipc x10,291
Expected:	Register Write to Reg: 0x0A Val: 0x00523000
Got     :	Register Write to Reg: 0x0A Val: 0x00000123
Incorrect write

Cycle: 1
RARS instruction number: 2	Instruction: addi x10,x10,2047
Expected:	Register Write to Reg: 0x0A Val: 0x005237FF
Got     :	Register Write to Reg: 0x0A Val: 0x00000922
Incorrect write

Cycle: 2
RARS instruction number: 3	Instruction: lui x11,291
Expected:	Register Write to Reg: 0x0B Val: 0x00123000
Got     :	Register Write to Reg: 0x0B Val: 0x00000123
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


