{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 16:32:31 2012 " "Info: Processing started: Thu Oct 04 16:32:31 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uart_bdf -c uart_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_bdf -c uart_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 104 -120 48 120 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_rxd " "Info: Detected ripple clock \"clock:inst\|clk_rxd\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_rxd" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register uart:inst1\|g\[0\] register uart:inst1\|rxd_out\[4\] 103.08 MHz 9.701 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 103.08 MHz between source register \"uart:inst1\|g\[0\]\" and destination register \"uart:inst1\|rxd_out\[4\]\" (period= 9.701 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.992 ns + Longest register register " "Info: + Longest register to register delay is 8.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart:inst1\|g\[0\] 1 REG LC_X16_Y9_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y9_N5; Fanout = 5; REG Node = 'uart:inst1\|g\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart:inst1|g[0] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(0.914 ns) 3.717 ns uart:inst1\|Equal2~0 2 COMB LC_X16_Y2_N0 4 " "Info: 2: + IC(2.803 ns) + CELL(0.914 ns) = 3.717 ns; Loc. = LC_X16_Y2_N0; Fanout = 4; COMB Node = 'uart:inst1\|Equal2~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { uart:inst1|g[0] uart:inst1|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.740 ns) 5.201 ns uart:inst1\|rxd_out\[7\]~0 3 COMB LC_X16_Y2_N1 8 " "Info: 3: + IC(0.744 ns) + CELL(0.740 ns) = 5.201 ns; Loc. = LC_X16_Y2_N1; Fanout = 8; COMB Node = 'uart:inst1\|rxd_out\[7\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { uart:inst1|Equal2~0 uart:inst1|rxd_out[7]~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.548 ns) + CELL(1.243 ns) 8.992 ns uart:inst1\|rxd_out\[4\] 4 REG LC_X16_Y8_N5 1 " "Info: 4: + IC(2.548 ns) + CELL(1.243 ns) = 8.992 ns; Loc. = LC_X16_Y8_N5; Fanout = 1; REG Node = 'uart:inst1\|rxd_out\[4\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { uart:inst1|rxd_out[7]~0 uart:inst1|rxd_out[4] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.897 ns ( 32.22 % ) " "Info: Total cell delay = 2.897 ns ( 32.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.095 ns ( 67.78 % ) " "Info: Total interconnect delay = 6.095 ns ( 67.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.992 ns" { uart:inst1|g[0] uart:inst1|Equal2~0 uart:inst1|rxd_out[7]~0 uart:inst1|rxd_out[4] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.992 ns" { uart:inst1|g[0] {} uart:inst1|Equal2~0 {} uart:inst1|rxd_out[7]~0 {} uart:inst1|rxd_out[4] {} } { 0.000ns 2.803ns 0.744ns 2.548ns } { 0.000ns 0.914ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.062 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 104 -120 48 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_rxd 2 REG LC_X12_Y4_N7 33 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N7; Fanout = 33; REG Node = 'clock:inst\|clk_rxd'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_rxd } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.949 ns) + CELL(0.918 ns) 9.062 ns uart:inst1\|rxd_out\[4\] 3 REG LC_X16_Y8_N5 1 " "Info: 3: + IC(3.949 ns) + CELL(0.918 ns) = 9.062 ns; Loc. = LC_X16_Y8_N5; Fanout = 1; REG Node = 'uart:inst1\|rxd_out\[4\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { clock:inst|clk_rxd uart:inst1|rxd_out[4] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.24 % ) " "Info: Total cell delay = 3.375 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.687 ns ( 62.76 % ) " "Info: Total interconnect delay = 5.687 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|rxd_out[4] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|rxd_out[4] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.062 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 104 -120 48 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_rxd 2 REG LC_X12_Y4_N7 33 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N7; Fanout = 33; REG Node = 'clock:inst\|clk_rxd'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_rxd } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.949 ns) + CELL(0.918 ns) 9.062 ns uart:inst1\|g\[0\] 3 REG LC_X16_Y9_N5 5 " "Info: 3: + IC(3.949 ns) + CELL(0.918 ns) = 9.062 ns; Loc. = LC_X16_Y9_N5; Fanout = 5; REG Node = 'uart:inst1\|g\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { clock:inst|clk_rxd uart:inst1|g[0] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.24 % ) " "Info: Total cell delay = 3.375 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.687 ns ( 62.76 % ) " "Info: Total interconnect delay = 5.687 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|g[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|g[0] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|rxd_out[4] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|rxd_out[4] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|g[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|g[0] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.992 ns" { uart:inst1|g[0] uart:inst1|Equal2~0 uart:inst1|rxd_out[7]~0 uart:inst1|rxd_out[4] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.992 ns" { uart:inst1|g[0] {} uart:inst1|Equal2~0 {} uart:inst1|rxd_out[7]~0 {} uart:inst1|rxd_out[4] {} } { 0.000ns 2.803ns 0.744ns 2.548ns } { 0.000ns 0.914ns 0.740ns 1.243ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|rxd_out[4] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|rxd_out[4] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|g[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|g[0] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "uart:inst1\|e uart:inst1\|g\[1\] clk_in 3.539 ns " "Info: Found hold time violation between source  pin or register \"uart:inst1\|e\" and destination pin or register \"uart:inst1\|g\[1\]\" for clock \"clk_in\" (Hold time is 3.539 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.243 ns + Largest " "Info: + Largest clock skew is 5.243 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.062 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 104 -120 48 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_rxd 2 REG LC_X12_Y4_N7 33 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N7; Fanout = 33; REG Node = 'clock:inst\|clk_rxd'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_rxd } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.949 ns) + CELL(0.918 ns) 9.062 ns uart:inst1\|g\[1\] 3 REG LC_X16_Y5_N6 5 " "Info: 3: + IC(3.949 ns) + CELL(0.918 ns) = 9.062 ns; Loc. = LC_X16_Y5_N6; Fanout = 5; REG Node = 'uart:inst1\|g\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { clock:inst|clk_rxd uart:inst1|g[1] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.24 % ) " "Info: Total cell delay = 3.375 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.687 ns ( 62.76 % ) " "Info: Total interconnect delay = 5.687 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|g[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|g[1] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 104 -120 48 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns uart:inst1\|e 2 REG LC_X16_Y5_N9 10 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X16_Y5_N9; Fanout = 10; REG Node = 'uart:inst1\|e'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in uart:inst1|e } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in uart:inst1|e } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} uart:inst1|e {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|g[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|g[1] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in uart:inst1|e } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} uart:inst1|e {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.549 ns - Shortest register register " "Info: - Shortest register to register delay is 1.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart:inst1\|e 1 REG LC_X16_Y5_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y5_N9; Fanout = 10; REG Node = 'uart:inst1\|e'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart:inst1|e } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.591 ns) 1.549 ns uart:inst1\|g\[1\] 2 REG LC_X16_Y5_N6 5 " "Info: 2: + IC(0.958 ns) + CELL(0.591 ns) = 1.549 ns; Loc. = LC_X16_Y5_N6; Fanout = 5; REG Node = 'uart:inst1\|g\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { uart:inst1|e uart:inst1|g[1] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.15 % ) " "Info: Total cell delay = 0.591 ns ( 38.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 61.85 % ) " "Info: Total interconnect delay = 0.958 ns ( 61.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { uart:inst1|e uart:inst1|g[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.549 ns" { uart:inst1|e {} uart:inst1|g[1] {} } { 0.000ns 0.958ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|g[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|g[1] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in uart:inst1|e } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} uart:inst1|e {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { uart:inst1|e uart:inst1|g[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.549 ns" { uart:inst1|e {} uart:inst1|g[1] {} } { 0.000ns 0.958ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uart:inst1\|j rxd_in clk_in 1.825 ns register " "Info: tsu for register \"uart:inst1\|j\" (data pin = \"rxd_in\", clock pin = \"clk_in\") is 1.825 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.311 ns + Longest pin register " "Info: + Longest pin to register delay is 5.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rxd_in 1 PIN PIN_107 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 3; PIN Node = 'rxd_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd_in } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 392 216 384 408 "rxd_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.118 ns) + CELL(1.061 ns) 5.311 ns uart:inst1\|j 2 REG LC_X16_Y5_N4 3 " "Info: 2: + IC(3.118 ns) + CELL(1.061 ns) = 5.311 ns; Loc. = LC_X16_Y5_N4; Fanout = 3; REG Node = 'uart:inst1\|j'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { rxd_in uart:inst1|j } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 41.29 % ) " "Info: Total cell delay = 2.193 ns ( 41.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.118 ns ( 58.71 % ) " "Info: Total interconnect delay = 3.118 ns ( 58.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { rxd_in uart:inst1|j } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { rxd_in {} rxd_in~combout {} uart:inst1|j {} } { 0.000ns 0.000ns 3.118ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 104 -120 48 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns uart:inst1\|j 2 REG LC_X16_Y5_N4 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X16_Y5_N4; Fanout = 3; REG Node = 'uart:inst1\|j'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in uart:inst1|j } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in uart:inst1|j } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} uart:inst1|j {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { rxd_in uart:inst1|j } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.311 ns" { rxd_in {} rxd_in~combout {} uart:inst1|j {} } { 0.000ns 0.000ns 3.118ns } { 0.000ns 1.132ns 1.061ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in uart:inst1|j } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} uart:inst1|j {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in rxd_out\[0\] uart:inst1\|rxd_out\[0\] 14.735 ns register " "Info: tco from clock \"clk_in\" to destination pin \"rxd_out\[0\]\" through register \"uart:inst1\|rxd_out\[0\]\" is 14.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.062 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 104 -120 48 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_rxd 2 REG LC_X12_Y4_N7 33 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N7; Fanout = 33; REG Node = 'clock:inst\|clk_rxd'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_rxd } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.949 ns) + CELL(0.918 ns) 9.062 ns uart:inst1\|rxd_out\[0\] 3 REG LC_X16_Y8_N1 1 " "Info: 3: + IC(3.949 ns) + CELL(0.918 ns) = 9.062 ns; Loc. = LC_X16_Y8_N1; Fanout = 1; REG Node = 'uart:inst1\|rxd_out\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { clock:inst|clk_rxd uart:inst1|rxd_out[0] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.24 % ) " "Info: Total cell delay = 3.375 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.687 ns ( 62.76 % ) " "Info: Total interconnect delay = 5.687 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|rxd_out[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|rxd_out[0] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.297 ns + Longest register pin " "Info: + Longest register to pin delay is 5.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart:inst1\|rxd_out\[0\] 1 REG LC_X16_Y8_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y8_N1; Fanout = 1; REG Node = 'uart:inst1\|rxd_out\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart:inst1|rxd_out[0] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.975 ns) + CELL(2.322 ns) 5.297 ns rxd_out\[0\] 2 PIN PIN_79 0 " "Info: 2: + IC(2.975 ns) + CELL(2.322 ns) = 5.297 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'rxd_out\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { uart:inst1|rxd_out[0] rxd_out[0] } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 112 664 840 128 "rxd_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.84 % ) " "Info: Total cell delay = 2.322 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 56.16 % ) " "Info: Total interconnect delay = 2.975 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { uart:inst1|rxd_out[0] rxd_out[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.297 ns" { uart:inst1|rxd_out[0] {} rxd_out[0] {} } { 0.000ns 2.975ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|rxd_out[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|rxd_out[0] {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { uart:inst1|rxd_out[0] rxd_out[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.297 ns" { uart:inst1|rxd_out[0] {} rxd_out[0] {} } { 0.000ns 2.975ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uart:inst1\|d rxd_in clk_in 4.444 ns register " "Info: th for register \"uart:inst1\|d\" (data pin = \"rxd_in\", clock pin = \"clk_in\") is 4.444 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.062 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 104 -120 48 120 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_rxd 2 REG LC_X12_Y4_N7 33 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N7; Fanout = 33; REG Node = 'clock:inst\|clk_rxd'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_rxd } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.949 ns) + CELL(0.918 ns) 9.062 ns uart:inst1\|d 3 REG LC_X16_Y5_N3 2 " "Info: 3: + IC(3.949 ns) + CELL(0.918 ns) = 9.062 ns; Loc. = LC_X16_Y5_N3; Fanout = 2; REG Node = 'uart:inst1\|d'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { clock:inst|clk_rxd uart:inst1|d } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.24 % ) " "Info: Total cell delay = 3.375 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.687 ns ( 62.76 % ) " "Info: Total interconnect delay = 5.687 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|d } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|d {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.839 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rxd_in 1 PIN PIN_107 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 3; PIN Node = 'rxd_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd_in } "NODE_NAME" } } { "uart_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_bdf.bdf" { { 392 216 384 408 "rxd_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.116 ns) + CELL(0.591 ns) 4.839 ns uart:inst1\|d 2 REG LC_X16_Y5_N3 2 " "Info: 2: + IC(3.116 ns) + CELL(0.591 ns) = 4.839 ns; Loc. = LC_X16_Y5_N3; Fanout = 2; REG Node = 'uart:inst1\|d'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { rxd_in uart:inst1|d } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 35.61 % ) " "Info: Total cell delay = 1.723 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.116 ns ( 64.39 % ) " "Info: Total interconnect delay = 3.116 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { rxd_in uart:inst1|d } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.839 ns" { rxd_in {} rxd_in~combout {} uart:inst1|d {} } { 0.000ns 0.000ns 3.116ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { clk_in clock:inst|clk_rxd uart:inst1|d } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} uart:inst1|d {} } { 0.000ns 0.000ns 1.738ns 3.949ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { rxd_in uart:inst1|d } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.839 ns" { rxd_in {} rxd_in~combout {} uart:inst1|d {} } { 0.000ns 0.000ns 3.116ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 04 16:32:31 2012 " "Info: Processing ended: Thu Oct 04 16:32:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
