v 20010722
P 0 1300 200 1300 1
{
T 100 1350 5 8 1 1 0 0
pin1=1
}
T 360 1300 9 8 1 0 0 0
A
P 2000 1300 1700 1300 1
{
T 1800 1350 5 8 1 1 0 0
pin2=13
}
T 1540 1300 9 8 1 0 0 0
Q
P 0 900 300 900 1
{
T 100 950 5 8 1 1 0 0
pin3=2
}
T 360 1000 9 8 1 0 0 0
B
P 2000 500 1700 500 1
{
T 1800 550 5 8 1 1 0 0
pin6=14
}
T 1440 500 9 8 1 0 0 0
Ce
P 0 500 300 500 1
{
T 100 550 5 8 1 1 0 0
pin5=3
}
T 360 500 9 8 1 0 0 0
CLR
P 2000 100 1700 100 1
{
T 1800 150 5 8 1 1 0 0
pin7=15
}
T 1190 100 9 8 1 0 0 0
Re/Ce
B 300 0 1400 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2100 1640 5 10 0 0 0 0
device=74123
T 2100 1440 5 10 0 0 0 0
footprint=DIP16
T 2100 1240 5 10 0 0 0 0
numslots=2
T 2100 1040 5 10 0 0 0 0
slot1=1,13,2,4,3,14,15
T 2100 840 5 10 0 0 0 0
slot2=9,5,10,12,11,6,7
T 300 1640 9 10 1 0 0 0
74123
T 1700 1700 8 10 1 1 0 6
uref=U?
P 2000 900 1700 900 1
{
T 1800 950 5 8 1 1 0 0
pin4=4
}
T 1540 900 9 8 1 0 0 0
Q
L 1500 1050 1650 1050 3 0 0 0 -1 -1
L 200 1300 300 1350 3 0 0 0 -1 -1
L 200 1300 300 1250 3 0 0 0 -1 -1
L 300 950 400 900 3 0 0 0 -1 -1
L 400 900 300 850 3 0 0 0 -1 -1
L 350 650 650 650 3 0 0 0 -1 -1
