<root><simulation><result_generated_time />2023-05-17 18:48:45<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 1024, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 1048576, 'I': 50176, 'O': 50176}<total_data_reuse />{'W': 49, 'I': 1024.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [28, 1, 1], 'O': [224, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('K', 32)], [('C', 4)]], [], []]<I />[[[('K', 32)], []], [[], [('C', 4), ('OY', 7)]], [], []]<O />[[[], [('C', 4)]], [[('K', 32)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('C', 4), ('C', 16), ('K', 16), ('C', 4), ('OX', 7)], []]<I />[[('K', 2), ('C', 4), ('C', 16), ('K', 16)], [('C', 4), ('OX', 7)], []]<O />[[('K', 2), ('C', 4), ('C', 16)], [('K', 16), ('C', 4), ('OX', 7)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 1, 7, 1], 'I': [32.0, 32.0, 1.0, 1.0], 'O': [4.0, 64, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 8388608, 8388608], 'I': [512, 401408, 401408], 'O': [16, 401408, 401408], 'O_partial': [16, 401408, 0], 'O_final': [0, 0, 401408]}<actual_mem_utilization_individual />{'W': [0.03, 0.25, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.03, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.27, 0.0], 'I': [1.0, 0.27, 0.0], 'O': [0.03, 0.27, 0.0]}<effective_mem_size_bit />{'W': [8, 8388608, 8388608], 'I': [512, 401408, 401408], 'O': [16, 57344, 401408], 'O_partial': [16, 57344, 0], 'O_final': [0, 0, 401408]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 28, 1, 1], 'O': [896, 224, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [28, 28, 1, 1], 'O': [224, 224, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7340032, 7340032], [7340032, 1048576], [1048576, 0]]<I />[[802816, 50176], [50176, 50176], [50176, 0]]<O />[[(12794880, 12845056), (200704, 150528)], [(150528, 200704), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(12794880, 12845056), (200704, 150528)], [(150528, 200704), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[917504, 917504], [114688, 16384], [4096, 0]]<I />[[100352, 6272], [784, 784], [196, 0]]<O />[[(1599360, 1605632), (25088, 18816)], [(2352, 3136), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([1599360, 1605632], [25088, 18816]), ([2352, 3136], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />7340032</mac_count></basic_info><energy><total_energy />112706338.8<mem_energy_breakdown><W />[642.8, 13596.4, 5455.3]<I />[36.0, 155.4, 261.0]<O />[1138.1, 621.5, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />367001.6<total />112684171.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3696<utilization_without_data_loading />0.4232<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.4224<mac_utilize_temporal_without_data_loading />0.4836</mac_array_utilization><latency><latency_cycle_with_data_loading />135748<latency_cycle_without_data_loading />118576<ideal_computing_cycle />57344<data_loading><load_cycle_total />17172<load_cycle_individual />{'W': [4, 16384, 0], 'I': [28, 784, 0]}<load_cycle_combined />{'W': 16384, 'I': 784}</data_loading><mem_stalling><mem_stall_cycle_total />61232<mem_stall_cycle_individual />{'W': [[-57343], [-57342, 57342], [-57344, -57344]], 'I': [[-57343], [-3240, -2700], [-57344, -57344]], 'O': [[-57344], [-57344, -54208], [-56560, -57148]]}<mem_stall_cycle_shared />{'W': [[-57343], [-57342, 61232], [0, 0]], 'I': [[-57343], [-3240, 61232], [0, 0]], 'O': [[-57344], [-57344, -54208], [-56560, -57148]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 8388608, 8388608], 'I': [512, 401408, 401408], 'O': [16, 401408, 401408], 'O_partial': [16, 401408, 0], 'O_final': [0, 0, 401408]}<data_size_each_level_total />{'W': [2048, 8388608, 8388608], 'I': [14336, 401408, 401408], 'O': [3584, 401408, 401408]}<loop_cycles_each_level />{'W': [2, 57344, 57344], 'I': [2048, 57344, 57344], 'O': [128, 57344, 57344]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [16, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.2], [7.0, 7.0], [7.0, 7.0]], 'O': [[8.0, 0.1], [28.0, 7.0], [7.0, 7.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 146.3]], 'I': [[8.0, 4.0], [112.0, 7.0], [7.0, 7.0]], 'O': [[8.0, 8.0], [1792.0, 7.0], [7.0, 7.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 0]], 'I': [[8.0, 4.0], [112.0, 7.0], [7.0, 0]], 'O': [[8.0, 0.1], [28.0, 7.0], [7.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1171.0, 181.3], [153.3, 7.0]], 'I': [[8.0, 4.0], [1171.0, 181.3], [153.3, 7.0]], 'O': [[8.0, 0.1], [1171.0, 181.3], [153.3, 7.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 57344], [2, 2, 28672], [57344, 57344, 1]], 'I': [[1, 1, 57344], [128, 2048, 28], [57344, 57344, 1]], 'O': [[1, 1, 57344], [128, 128, 448], [57344, 57344, 1]]}<trans_time_real />{'W': [[0, 1, 57344], [[0, 2, 28672], [4, 2, 28672]], [[16384, 57344, 1], [4096, 57344, 1]]], 'I': [[0, 1, 57344], [[8, 2048, 28], [28, 2048, 28]], [[784, 57344, 1], [196, 57344, 1]]], 'O': [[0, 1, 57344], [[0, 128, 448], [7, 128, 448]], [[784, 57344, 1], [196, 57344, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 2], [-40960, -53248]], 'I': [[-1], [-120, -100], [-56560, -57148]], 'O': [[-1], [-128, -121], [-56560, -57148]]}<single_stall_count />{'W': [57343, 28671, 0], 'I': [57343, 27, 0], 'O': [57344, 448, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [57342, 0], 'I': [756, 0], 'O': [3136, 784]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[3890, -57344], [-54208, -56560]], 1: [[-57344, -57344], [-56560, -57344]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>