#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Aug  9 08:57:03 2017
# Process ID: 16052
# Current directory: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15320 D:\Projects\PSoC_3ph_f2f\vivado\3ph_f2f_dq_rev0\3ph_f2f_dq_prj\3ph_f2f_dq_prj.xpr
# Log file: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/vivado.log
# Journal file: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 799.414 ; gain = 48.723
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
Adding cell -- PSC:lib3ph:fsm_controller:1.0 - fsm_controller_0
Adding cell -- PSC:hls:phase_generator:1.0 - phase_generator_0
Adding cell -- PSC:lib3ph:pll:1.0 - pll_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- PSC:lib3ph:scope_3phdq:1.0 - scope_3phdq_0
Adding cell -- xilinx.com:module_ref:scope_concat:1.0 - scope_concat_0
Adding cell -- xilinx.com:module_ref:theta_mux:1.0 - theta_mux_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /phase_generator_0/ap_start(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top_bd> from BD file <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 920.512 ; gain = 99.637
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
INFO: [BD 41-1662] The design 'top_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.vhd
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block fsm_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block phase_generator_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_pll_1_0/src/pll_cordic_0_1/pll_cordic_0_1.xci', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_pll_1_0/src/pll_cordic_0_1/pll_cordic_0_1.xci' to 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_pll_0_0/src/pll_cordic_0_1/pll_cordic_0_1.xci'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'pll_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'pll_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block pll_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_3phdq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block theta_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.hwdef
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name pll_v1_0_v1_0_project -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.tmp/pll_v1_0_v1_0_project d:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_pll_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/psoc_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.tmp/pll_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'src/pll_cordic_0_1/pll_cordic_0_1.xci' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'src/pll_cordic_0_1/pll_cordic_0_1.xci' does not exist. The file is ignored.
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst_n' as interface 'rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'ap_clk' as interface 'ap_clk'.
close_project
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
source ../src/bd/pll.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2017.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z010clg400-1
# }
# set design_name pll
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD_TCL-3] Currently there is no design <pll> in project, so creating one...
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd> 
INFO: [BD_TCL-4] Making design <pll> as current_bd_design.
# common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "pll".
# if { $nRet != 0 } {
#    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
#    return $nRet
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set pll_AXILiteS [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 pll_AXILiteS ]
#   set_property -dict [ list \
# CONFIG.ADDR_WIDTH {16} \
# CONFIG.ARUSER_WIDTH {0} \
# CONFIG.AWUSER_WIDTH {0} \
# CONFIG.BUSER_WIDTH {0} \
# CONFIG.CLK_DOMAIN {top_bd_processing_system7_0_1_FCLK_CLK0} \
# CONFIG.DATA_WIDTH {32} \
# CONFIG.HAS_BRESP {1} \
# CONFIG.HAS_BURST {0} \
# CONFIG.HAS_CACHE {0} \
# CONFIG.HAS_LOCK {0} \
# CONFIG.HAS_PROT {0} \
# CONFIG.HAS_QOS {0} \
# CONFIG.HAS_REGION {0} \
# CONFIG.HAS_RRESP {1} \
# CONFIG.HAS_WSTRB {1} \
# CONFIG.ID_WIDTH {0} \
# CONFIG.MAX_BURST_LENGTH {1} \
# CONFIG.NUM_READ_OUTSTANDING {1} \
# CONFIG.NUM_READ_THREADS {1} \
# CONFIG.NUM_WRITE_OUTSTANDING {1} \
# CONFIG.NUM_WRITE_THREADS {1} \
# CONFIG.PROTOCOL {AXI4LITE} \
# CONFIG.READ_WRITE_MODE {READ_WRITE} \
# CONFIG.RUSER_BITS_PER_BYTE {0} \
# CONFIG.RUSER_WIDTH {0} \
# CONFIG.SUPPORTS_NARROW_BURST {0} \
# CONFIG.WUSER_BITS_PER_BYTE {0} \
# CONFIG.WUSER_WIDTH {0} \
#  ] $pll_AXILiteS
# 
#   # Create ports
#   set a [ create_bd_port -dir I -from 15 -to 0 -type data a ]
#   set_property -dict [ list \
# CONFIG.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} \
#  ] $a
#   set alpha [ create_bd_port -dir O -from 15 -to 0 -type data alpha ]
#   set ap_clk [ create_bd_port -dir I -type clk ap_clk ]
#   set_property -dict [ list \
# CONFIG.CLK_DOMAIN {top_bd_processing_system7_0_1_FCLK_CLK0} \
#  ] $ap_clk
#   set b [ create_bd_port -dir I -from 15 -to 0 -type data b ]
#   set_property -dict [ list \
# CONFIG.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} \
#  ] $b
#   set beta [ create_bd_port -dir O -from 15 -to 0 -type data beta ]
#   set c [ create_bd_port -dir I -from 15 -to 0 -type data c ]
#   set_property -dict [ list \
# CONFIG.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} \
#  ] $c
#   set d [ create_bd_port -dir O -from 15 -to 0 -type data d ]
#   set done [ create_bd_port -dir O done ]
#   set q [ create_bd_port -dir O -from 15 -to 0 -type data q ]
#   set rst_n [ create_bd_port -dir I -type rst rst_n ]
#   set start [ create_bd_port -dir I start ]
#   set theta_fb [ create_bd_port -dir I -from 15 -to 0 theta_fb ]
#   set theta_out [ create_bd_port -dir O -from 15 -to 0 -type data theta_out ]
#   set w_out [ create_bd_port -dir O -from 15 -to 0 -type data w_out ]
# 
#   # Create instance: abc2alphaBeta2dq_0, and set properties
#   set abc2alphaBeta2dq_0 [ create_bd_cell -type ip -vlnv PSC:hls:abc2alphaBeta2dq:1.0 abc2alphaBeta2dq_0 ]
# 
#   # Create instance: cordic_0, and set properties
#   set cordic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:cordic:6.0 cordic_0 ]
#   set_property -dict [ list \
# CONFIG.Architectural_Configuration {Word_Serial} \
# CONFIG.Data_Format {SignedFraction} \
# CONFIG.Functional_Selection {Sin_and_Cos} \
# CONFIG.Pipelining_Mode {Optimal} \
#  ] $cordic_0
# 
#   # Create instance: pll_int_0, and set properties
#   set pll_int_0 [ create_bd_cell -type ip -vlnv PSC:hls:pll_int:1.0 pll_int_0 ]
# 
#   # Create instance: xlslice_cos, and set properties
#   set xlslice_cos [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_cos ]
#   set_property -dict [ list \
# CONFIG.DIN_FROM {15} \
# CONFIG.DOUT_WIDTH {16} \
#  ] $xlslice_cos
# 
#   # Create instance: xlslice_sin, and set properties
#   set xlslice_sin [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_sin ]
#   set_property -dict [ list \
# CONFIG.DIN_FROM {31} \
# CONFIG.DIN_TO {16} \
# CONFIG.DOUT_WIDTH {16} \
#  ] $xlslice_sin
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net s_axi_AXILiteS_1 [get_bd_intf_ports pll_AXILiteS] [get_bd_intf_pins pll_int_0/s_axi_AXILiteS]
# 
#   # Create port connections
#   connect_bd_net -net Net [get_bd_pins cordic_0/m_axis_dout_tdata] [get_bd_pins xlslice_cos/Din] [get_bd_pins xlslice_sin/Din]
#   connect_bd_net -net a_1 [get_bd_ports a] [get_bd_pins abc2alphaBeta2dq_0/a_V]
#   connect_bd_net -net abc2alphaBeta2dq_0_alpha_V [get_bd_ports alpha] [get_bd_pins abc2alphaBeta2dq_0/alpha_V]
#   connect_bd_net -net abc2alphaBeta2dq_0_ap_done [get_bd_pins abc2alphaBeta2dq_0/ap_done] [get_bd_pins pll_int_0/ap_start]
#   connect_bd_net -net abc2alphaBeta2dq_0_beta_V [get_bd_ports beta] [get_bd_pins abc2alphaBeta2dq_0/beta_V]
#   connect_bd_net -net abc2alphaBeta2dq_0_d_V [get_bd_ports d] [get_bd_pins abc2alphaBeta2dq_0/d_V]
#   connect_bd_net -net abc2alphaBeta2dq_0_q_V [get_bd_ports q] [get_bd_pins abc2alphaBeta2dq_0/q_V] [get_bd_pins pll_int_0/input_V]
#   connect_bd_net -net ap_clk_1 [get_bd_ports ap_clk] [get_bd_pins abc2alphaBeta2dq_0/ap_clk] [get_bd_pins cordic_0/aclk] [get_bd_pins pll_int_0/ap_clk]
#   connect_bd_net -net ap_rst_n_1 [get_bd_ports rst_n] [get_bd_pins abc2alphaBeta2dq_0/ap_rst_n] [get_bd_pins pll_int_0/ap_rst_n]
#   connect_bd_net -net b_1 [get_bd_ports b] [get_bd_pins abc2alphaBeta2dq_0/b_V]
#   connect_bd_net -net c_1 [get_bd_ports c] [get_bd_pins abc2alphaBeta2dq_0/c_V]
#   connect_bd_net -net cordic_0_m_axis_dout_tvalid [get_bd_pins abc2alphaBeta2dq_0/ap_start] [get_bd_pins cordic_0/m_axis_dout_tvalid]
#   connect_bd_net -net pll_int_1_ap_done [get_bd_ports done] [get_bd_pins pll_int_0/ap_done]
#   connect_bd_net -net pll_int_1_theta_V [get_bd_ports theta_out] [get_bd_pins pll_int_0/theta_V]
#   connect_bd_net -net pll_int_1_w_V [get_bd_ports w_out] [get_bd_pins pll_int_0/w_V]
#   connect_bd_net -net s_axis_phase_tdata_1 [get_bd_ports theta_fb] [get_bd_pins cordic_0/s_axis_phase_tdata]
#   connect_bd_net -net s_axis_phase_tvalid_1 [get_bd_ports start] [get_bd_pins cordic_0/s_axis_phase_tvalid]
#   connect_bd_net -net xlslice_cos_Dout [get_bd_pins abc2alphaBeta2dq_0/cosTh_V] [get_bd_pins xlslice_cos/Dout]
#   connect_bd_net -net xlslice_sin_Dout [get_bd_pins abc2alphaBeta2dq_0/sinTh_V] [get_bd_pins xlslice_sin/Dout]
# 
#   # Create address segments
#   create_bd_addr_seg -range 0x00001000 -offset 0x00000000 [get_bd_addr_spaces pll_AXILiteS] [get_bd_addr_segs pll_int_0/s_axi_AXILiteS/Reg] SEG_pll_int_1_Reg
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   save_bd_design
# }
# create_root_design ""
WARNING: [BD 41-1306] The connection to interface pin /cordic_0/m_axis_dout_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
WARNING: [BD 41-1306] The connection to interface pin /abc2alphaBeta2dq_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /pll_int_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /abc2alphaBeta2dq_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /cordic_0/m_axis_dout_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
WARNING: [BD 41-1306] The connection to interface pin /pll_int_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /cordic_0/s_axis_phase_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_PHASE
WARNING: [BD 41-1306] The connection to interface pin /cordic_0/s_axis_phase_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_PHASE
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd> 
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/ui/bd_8da73730.ui> 
update_compile_order -fileset sources_1
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd]
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd> 
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/hdl/pll.vhd
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/hdl/pll_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block abc2alphaBeta2dq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_cos .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_sin .
Exporting to file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/hw_handoff/pll.hwh
Generated Block Design Tcl file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/hw_handoff/pll_bd.tcl
Generated Hardware Definition File D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/hdl/pll.hwdef
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd]
launch_runs -jobs 8 {pll_abc2alphaBeta2dq_0_0_synth_1 pll_cordic_0_0_synth_1 pll_pll_int_0_0_synth_1 pll_xlslice_cos_0_synth_1 pll_xlslice_sin_0_synth_1}
[Wed Aug  9 09:56:04 2017] Launched pll_abc2alphaBeta2dq_0_0_synth_1, pll_cordic_0_0_synth_1, pll_pll_int_0_0_synth_1, pll_xlslice_cos_0_synth_1, pll_xlslice_sin_0_synth_1...
Run output will be captured here:
pll_abc2alphaBeta2dq_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/pll_abc2alphaBeta2dq_0_0_synth_1/runme.log
pll_cordic_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/pll_cordic_0_0_synth_1/runme.log
pll_pll_int_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/pll_pll_int_0_0_synth_1/runme.log
pll_xlslice_cos_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/pll_xlslice_cos_0_synth_1/runme.log
pll_xlslice_sin_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/pll_xlslice_sin_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_pll_1_0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
report_ip_status -name ip_status
ipx::package_project -root_dir D:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_pll_1_0 -vendor xilinx.com -library user -taxonomy /UserIP -module pll -import_files
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'pll' - hence not re-generating.
ipx::unload_core d:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_pll_1_0/component.xml
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
make_wrapper -files [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -top
INFO: [BD 41-1662] The design 'top_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.vhd
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
add_files -norecurse D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
CRITICAL WARNING: [filemgmt 20-1366] Unable to reset target(s) for the following file is locked: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_pll_0_0/top_bd_pll_0_0.xci
Locked reason: 
* IP definition 'pll (1.0)' for IP 'top_bd_pll_0_0' (customized with software release 2017.2) was not found in the IP Catalog.
* Detected changes to IP definition 'pll (1.0)' file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pll:1.0 pll_1
endgroup
set_property location {3 1128 147} [get_bd_cells pll_1]
connect_bd_net [get_bd_pins pll_1/a] [get_bd_pins phase_generator_0/a_V]
disconnect_bd_net /phase_generator_0_a_V [get_bd_pins pll_0/a]
connect_bd_net [get_bd_pins pll_1/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pll_1/b] [get_bd_pins phase_generator_0/b_V]
connect_bd_net [get_bd_pins pll_1/c] [get_bd_pins phase_generator_0/c_V]
connect_bd_net [get_bd_pins pll_1/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins pll_1/start] [get_bd_pins fsm_controller_0/PLL_START]
connect_bd_net [get_bd_pins pll_1/theta_fb] [get_bd_pins theta_mux_0/theta]
delete_bd_objs [get_bd_nets pll_0_w_out]
connect_bd_net [get_bd_pins pll_1/w_out] [get_bd_pins scope_concat_0/din7]
disconnect_bd_net /pll_0_theta_out [get_bd_pins pll_0/theta_out]
connect_bd_net [get_bd_pins pll_1/theta_out] [get_bd_pins scope_concat_0/din8]
delete_bd_objs [get_bd_nets pll_0_q]
connect_bd_net [get_bd_pins pll_1/q] [get_bd_pins scope_concat_0/din6]
delete_bd_objs [get_bd_nets pll_0_done]
connect_bd_net [get_bd_pins fsm_controller_0/PLL_DONE] [get_bd_pins pll_1/done]
delete_bd_objs [get_bd_nets pll_0_d]
connect_bd_net [get_bd_pins pll_1/d] [get_bd_pins scope_concat_0/din5]
delete_bd_objs [get_bd_nets pll_0_beta]
connect_bd_net [get_bd_pins pll_1/beta] [get_bd_pins scope_concat_0/din4]
delete_bd_objs [get_bd_nets pll_0_alpha]
connect_bd_net [get_bd_pins pll_1/alpha] [get_bd_pins scope_concat_0/din3]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells pll_0]
set_property name pll_0 [get_bd_cells pll_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins pll_0/pll_AXILiteS]
</pll_0/pll_AXILiteS/Reg0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 4K ]>
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
report_ip_status -name ip_status 
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd> 
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.vhd
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block fsm_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block phase_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_3phdq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block theta_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_auto_pc_0/top_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1546.043 ; gain = 199.191
catch { config_ip_cache -export [get_ips -all top_bd_fsm_controller_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_phase_generator_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all top_bd_scope_3phdq_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_bd_pll_1_0] }
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_fsm_controller_0_0_synth_1 top_bd_phase_generator_0_0_synth_1 top_bd_processing_system7_0_0_synth_1 top_bd_rst_ps7_0_100M_0_synth_1 top_bd_scope_3phdq_0_0_synth_1 top_bd_scope_concat_0_0_synth_1 top_bd_theta_mux_0_0_synth_1 top_bd_xlconstant_0_0_synth_1 top_bd_xlslice_0_0_synth_1 top_bd_xbar_0_synth_1 top_bd_pll_1_0_synth_1 top_bd_auto_pc_0_synth_1}
[Wed Aug  9 10:18:34 2017] Launched top_bd_fsm_controller_0_0_synth_1, top_bd_phase_generator_0_0_synth_1, top_bd_processing_system7_0_0_synth_1, top_bd_rst_ps7_0_100M_0_synth_1, top_bd_scope_3phdq_0_0_synth_1, top_bd_scope_concat_0_0_synth_1, top_bd_theta_mux_0_0_synth_1, top_bd_xlconstant_0_0_synth_1, top_bd_xlslice_0_0_synth_1, top_bd_xbar_0_synth_1, top_bd_pll_1_0_synth_1, top_bd_auto_pc_0_synth_1...
Run output will be captured here:
top_bd_fsm_controller_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_fsm_controller_0_0_synth_1/runme.log
top_bd_phase_generator_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_phase_generator_0_0_synth_1/runme.log
top_bd_processing_system7_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_processing_system7_0_0_synth_1/runme.log
top_bd_rst_ps7_0_100M_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_rst_ps7_0_100M_0_synth_1/runme.log
top_bd_scope_3phdq_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_3phdq_0_0_synth_1/runme.log
top_bd_scope_concat_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_concat_0_0_synth_1/runme.log
top_bd_theta_mux_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_theta_mux_0_0_synth_1/runme.log
top_bd_xlconstant_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xlconstant_0_0_synth_1/runme.log
top_bd_xlslice_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xlslice_0_0_synth_1/runme.log
top_bd_xbar_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xbar_0_synth_1/runme.log
top_bd_pll_1_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_pll_1_0_synth_1/runme.log
top_bd_auto_pc_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.980 ; gain = 8.266
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug  9 10:20:19 2017] Launched top_bd_scope_3phdq_0_0_synth_1, top_bd_xbar_0_synth_1, top_bd_pll_1_0_synth_1, top_bd_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
top_bd_scope_3phdq_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_3phdq_0_0_synth_1/runme.log
top_bd_xbar_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xbar_0_synth_1/runme.log
top_bd_pll_1_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_pll_1_0_synth_1/runme.log
top_bd_auto_pc_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_auto_pc_0_synth_1/runme.log
synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/synth_1/runme.log
[Wed Aug  9 10:20:19 2017] Launched impl_1...
Run output will be captured here: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/.Xil/Vivado-16052-DESKTOP-Q08U40I/dcp17/top_bd_wrapper_board.xdc]
Finished Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/.Xil/Vivado-16052-DESKTOP-Q08U40I/dcp17/top_bd_wrapper_board.xdc]
Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/.Xil/Vivado-16052-DESKTOP-Q08U40I/dcp17/top_bd_wrapper_early.xdc]
Finished Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/.Xil/Vivado-16052-DESKTOP-Q08U40I/dcp17/top_bd_wrapper_early.xdc]
Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/.Xil/Vivado-16052-DESKTOP-Q08U40I/dcp17/top_bd_wrapper.xdc]
Finished Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/.Xil/Vivado-16052-DESKTOP-Q08U40I/dcp17/top_bd_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.588 . Memory (MB): peak = 1750.395 ; gain = 4.070
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.588 . Memory (MB): peak = 1750.395 ; gain = 4.070
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1844.766 ; gain = 169.063
file mkdir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

launch_sdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name scope_3phdq_v1_0_v1_0_project -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.tmp/scope_3phdq_v1_0_v1_0_project d:/Projects/PSoC_3ph_f2f/vivado/ip_repo/PSC_lib3ph_scope3phdq_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/psoc_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.tmp/scope_3phdq_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
ipx::remove_file_group xilinx_softwaredriver [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'axi_aresetn' as interface 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'axi_aclk' as interface 'axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_aclk -of_objects [ipx::current_core]]
set_property value axi_aclk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_aclk -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/PSoC_3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/PSoC_3ph_f2f/vivado/ip_repo'.
report_ip_status -name ip_status 
upgrade_ip -vlnv PSC:lib3ph:scope_3phdq:1.0 [get_ips  top_bd_scope_3phdq_0_0] -log ip_upgrade.log
Upgrading 'D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd'
INFO: [IP_Flow 19-3420] Updated top_bd_scope_3phdq_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'axi_aclk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'axi_aresetn' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'top_bd_scope_3phdq_0_0'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'top_bd_scope_3phdq_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_bd_scope_3phdq_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
delete_ip_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2298.996 ; gain = 0.000
report_ip_status -name ip_status 
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /scope_3phdq_0/scopeCtrl_AXI is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /scope_3phdq_0/bram_AXI is not associated to any clock pin. It may not work correctly.
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd> 
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.vhd
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block fsm_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block phase_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_3phdq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block theta_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_auto_pc_0/top_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2326.336 ; gain = 27.340
catch { config_ip_cache -export [get_ips -all top_bd_fsm_controller_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_fsm_controller_0_0, cache-ID = bd745ee1f2e22901; cache size = 8.825 MB.
catch { config_ip_cache -export [get_ips -all top_bd_phase_generator_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_phase_generator_0_0, cache-ID = 3bc4b1c74055688c; cache size = 8.825 MB.
catch { config_ip_cache -export [get_ips -all top_bd_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_processing_system7_0_0, cache-ID = 63f8463540d18ae5; cache size = 8.825 MB.
catch { config_ip_cache -export [get_ips -all top_bd_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_rst_ps7_0_100M_0, cache-ID = ae83324f1af847fe; cache size = 8.825 MB.
catch { config_ip_cache -export [get_ips -all top_bd_scope_3phdq_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xlconstant_0_0, cache-ID = f95dd21598c31901; cache size = 8.825 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xlslice_0_0, cache-ID = c4236212c6a1a400; cache size = 8.825 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xbar_0, cache-ID = 77e0d0a9bde7a370; cache size = 8.825 MB.
catch { config_ip_cache -export [get_ips -all top_bd_pll_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_pll_1_0, cache-ID = bb72f190329b9755; cache size = 8.825 MB.
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_auto_pc_0, cache-ID = 9f10d99425248e9a; cache size = 8.825 MB.
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_scope_3phdq_0_0_synth_1 top_bd_scope_concat_0_0_synth_1 top_bd_theta_mux_0_0_synth_1}
[Wed Aug  9 10:49:13 2017] Launched top_bd_scope_3phdq_0_0_synth_1, top_bd_scope_concat_0_0_synth_1, top_bd_theta_mux_0_0_synth_1...
Run output will be captured here:
top_bd_scope_3phdq_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_3phdq_0_0_synth_1/runme.log
top_bd_scope_concat_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_concat_0_0_synth_1/runme.log
top_bd_theta_mux_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_theta_mux_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug  9 10:55:57 2017] Launched synth_1...
Run output will be captured here: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/synth_1/runme.log
[Wed Aug  9 10:55:57 2017] Launched impl_1...
Run output will be captured here: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/runme.log
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

launch_sdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd}
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
source ../src/bd/scope_3phdq.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2017.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z010clg400-1
# }
# set design_name scope_3phdq
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD_TCL-3] Currently there is no design <scope_3phdq> in project, so creating one...
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/scope_3phdq/scope_3phdq.bd> 
INFO: [BD_TCL-4] Making design <scope_3phdq> as current_bd_design.
# common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "scope_3phdq".
# if { $nRet != 0 } {
#    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
#    return $nRet
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set bram_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 bram_AXI ]
#   set_property -dict [ list \
# CONFIG.ADDR_WIDTH {14} \
# CONFIG.ARUSER_WIDTH {0} \
# CONFIG.AWUSER_WIDTH {0} \
# CONFIG.BUSER_WIDTH {0} \
# CONFIG.DATA_WIDTH {32} \
# CONFIG.HAS_BRESP {1} \
# CONFIG.HAS_BURST {0} \
# CONFIG.HAS_CACHE {0} \
# CONFIG.HAS_LOCK {0} \
# CONFIG.HAS_PROT {1} \
# CONFIG.HAS_QOS {0} \
# CONFIG.HAS_REGION {0} \
# CONFIG.HAS_RRESP {1} \
# CONFIG.HAS_WSTRB {1} \
# CONFIG.ID_WIDTH {0} \
# CONFIG.MAX_BURST_LENGTH {1} \
# CONFIG.NUM_READ_OUTSTANDING {2} \
# CONFIG.NUM_READ_THREADS {1} \
# CONFIG.NUM_WRITE_OUTSTANDING {2} \
# CONFIG.NUM_WRITE_THREADS {1} \
# CONFIG.PROTOCOL {AXI4LITE} \
# CONFIG.READ_WRITE_MODE {READ_WRITE} \
# CONFIG.RUSER_BITS_PER_BYTE {0} \
# CONFIG.RUSER_WIDTH {0} \
# CONFIG.SUPPORTS_NARROW_BURST {0} \
# CONFIG.WUSER_BITS_PER_BYTE {0} \
# CONFIG.WUSER_WIDTH {0} \
#  ] $bram_AXI
#   set scopeCtrl_AXI [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 scopeCtrl_AXI ]
#   set_property -dict [ list \
# CONFIG.ADDR_WIDTH {16} \
# CONFIG.ARUSER_WIDTH {0} \
# CONFIG.AWUSER_WIDTH {0} \
# CONFIG.BUSER_WIDTH {0} \
# CONFIG.DATA_WIDTH {32} \
# CONFIG.HAS_BRESP {1} \
# CONFIG.HAS_BURST {0} \
# CONFIG.HAS_CACHE {0} \
# CONFIG.HAS_LOCK {0} \
# CONFIG.HAS_PROT {1} \
# CONFIG.HAS_QOS {0} \
# CONFIG.HAS_REGION {0} \
# CONFIG.HAS_RRESP {1} \
# CONFIG.HAS_WSTRB {1} \
# CONFIG.ID_WIDTH {0} \
# CONFIG.MAX_BURST_LENGTH {1} \
# CONFIG.NUM_READ_OUTSTANDING {1} \
# CONFIG.NUM_READ_THREADS {1} \
# CONFIG.NUM_WRITE_OUTSTANDING {1} \
# CONFIG.NUM_WRITE_THREADS {1} \
# CONFIG.PROTOCOL {AXI4LITE} \
# CONFIG.READ_WRITE_MODE {READ_WRITE} \
# CONFIG.RUSER_BITS_PER_BYTE {0} \
# CONFIG.RUSER_WIDTH {0} \
# CONFIG.SUPPORTS_NARROW_BURST {0} \
# CONFIG.WUSER_BITS_PER_BYTE {0} \
# CONFIG.WUSER_WIDTH {0} \
#  ] $scopeCtrl_AXI
# 
#   # Create ports
#   set ACQ_DONE [ create_bd_port -dir O -type intr ACQ_DONE ]
#   set axi_aclk [ create_bd_port -dir I -type clk axi_aclk ]
#   set axi_aresetn [ create_bd_port -dir I -type rst axi_aresetn ]
#   set din [ create_bd_port -dir I -from 127 -to 0 din ]
#   set trigger_sig [ create_bd_port -dir I -from 11 -to 0 trigger_sig ]
# 
#   # Create instance: axi_bram_ctrl_0, and set properties
#   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0 ]
#   set_property -dict [ list \
# CONFIG.PROTOCOL {AXI4LITE} \
# CONFIG.SINGLE_PORT_BRAM {1} \
#  ] $axi_bram_ctrl_0
# 
#   # Create instance: blk_mem_gen_0, and set properties
#   set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0 ]
#   set_property -dict [ list \
# CONFIG.Enable_32bit_Address {false} \
# CONFIG.Enable_A {Always_Enabled} \
# CONFIG.Enable_B {Use_ENB_Pin} \
# CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
# CONFIG.Operating_Mode_A {NO_CHANGE} \
# CONFIG.Port_B_Clock {100} \
# CONFIG.Port_B_Enable_Rate {100} \
# CONFIG.Read_Width_B {32} \
# CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
# CONFIG.Use_Byte_Write_Enable {false} \
# CONFIG.Write_Depth_A {1024} \
# CONFIG.Write_Width_A {128} \
# CONFIG.Write_Width_B {32} \
# CONFIG.use_bram_block {Stand_Alone} \
#  ] $blk_mem_gen_0
# 
#   # Create instance: scope_3ph_0, and set properties
#   set scope_3ph_0 [ create_bd_cell -type ip -vlnv PSC:lib3ph:scope_3ph:1.1 scope_3ph_0 ]
# 
#   # Create instance: xlslice_0, and set properties
#   set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
#   set_property -dict [ list \
# CONFIG.DIN_FROM {11} \
# CONFIG.DIN_TO {0} \
# CONFIG.DIN_WIDTH {14} \
# CONFIG.DOUT_WIDTH {12} \
#  ] $xlslice_0
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_ports scopeCtrl_AXI] [get_bd_intf_pins scope_3ph_0/S00_AXI]
#   connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_ports bram_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
# 
#   # Create port connections
#   connect_bd_net -net TRIGGER_SIG_1 [get_bd_ports trigger_sig] [get_bd_pins scope_3ph_0/TRIGGER_SIG]
#   connect_bd_net -net axi_bram_ctrl_0_bram_addr_a [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins xlslice_0/Din]
#   connect_bd_net -net axi_bram_ctrl_0_bram_clk_a [get_bd_pins axi_bram_ctrl_0/bram_clk_a] [get_bd_pins blk_mem_gen_0/clkb]
#   connect_bd_net -net axi_bram_ctrl_0_bram_en_a [get_bd_pins axi_bram_ctrl_0/bram_en_a] [get_bd_pins blk_mem_gen_0/enb]
#   connect_bd_net -net blk_mem_gen_0_doutb [get_bd_pins axi_bram_ctrl_0/bram_rddata_a] [get_bd_pins blk_mem_gen_0/doutb]
#   connect_bd_net -net dina_1 [get_bd_ports din] [get_bd_pins blk_mem_gen_0/dina]
#   connect_bd_net -net s00_axi_aclk_1 [get_bd_ports axi_aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins scope_3ph_0/s00_axi_aclk]
#   connect_bd_net -net s00_axi_aresetn_1 [get_bd_ports axi_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins scope_3ph_0/s00_axi_aresetn]
#   connect_bd_net -net scope_3ph_0_ACQ_DONE [get_bd_ports ACQ_DONE] [get_bd_pins scope_3ph_0/ACQ_DONE]
#   connect_bd_net -net scope_3ph_0_ADDR [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins scope_3ph_0/ADDR]
#   connect_bd_net -net scope_3ph_0_WE [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins scope_3ph_0/WE]
#   connect_bd_net -net xlslice_0_Dout [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins xlslice_0/Dout]
# 
#   # Create address segments
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   save_bd_design
# }
# create_root_design ""
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] scope_3phdq_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] scope_3phdq_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_addr_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_clk_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_en_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_rddata_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/scope_3phdq/scope_3phdq.bd> 
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/scope_3phdq/ui/bd_2c39e00d.ui> 
# common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <scope_3phdq> may result in errors during validation.
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs top_bd]
delete_bd_objs [get_bd_nets xlslice_0_Dout] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_nets scope_3phdq_0_ACQ_DONE] [get_bd_nets scope_concat_0_dout] [get_bd_cells scope_3phdq_0]
current_bd_design scope_3phdq
set tmpCopyObjs [concat  [get_bd_cells {axi_bram_ctrl_0}]]
current_bd_design top_bd
copy_bd_objs -from_design scope_3phdq / $tmpCopyObjs
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] top_bd_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] top_bd_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] top_bd_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] top_bd_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
set_property location {3 1033 -275} [get_bd_cells axi_bram_ctrl_0]
current_bd_design [get_bd_designs scope_3phdq]
current_bd_design [get_bd_designs top_bd]
current_bd_design scope_3phdq
set tmpCopyObjs [concat  [get_bd_cells {xlslice_0}]]
current_bd_design top_bd
copy_bd_objs -from_design scope_3phdq / $tmpCopyObjs
set_property location {3.5 1411 -286} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins axi_bram_ctrl_0/bram_addr_a]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_addr_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
current_bd_design [get_bd_designs scope_3phdq]
current_bd_design [get_bd_designs top_bd]
current_bd_design scope_3phdq
set tmpCopyObjs [concat  [get_bd_cells {blk_mem_gen_0}]]
current_bd_design top_bd
copy_bd_objs -from_design scope_3phdq / $tmpCopyObjs
set_property location {4.5 1650 -288} [get_bd_cells blk_mem_gen_0]
set_property location {4 1442 -275} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_clk_a] [get_bd_pins blk_mem_gen_0/clkb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_clk_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
endgroup
current_bd_design [get_bd_designs scope_3phdq]
current_bd_design [get_bd_designs top_bd]
current_bd_design scope_3phdq
set tmpCopyObjs [concat  [get_bd_cells {scope_3ph_0}]]
current_bd_design top_bd
copy_bd_objs -from_design scope_3phdq / $tmpCopyObjs
set_property location {4 1438 -405} [get_bd_cells scope_3ph_0]
connect_bd_net [get_bd_pins scope_3ph_0/ADDR] [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins scope_3ph_0/ACQ_DONE] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_en_a] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_en_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins axi_bram_ctrl_0/bram_rddata_a]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_rddata_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins scope_3ph_0/WE]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins scope_concat_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins scope_3ph_0/TRIGGER_SIG] [get_bd_pins xlslice_0/Dout]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x42000000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins scope_3ph_0/S00_AXI]
</scope_3ph_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
set_property range 16K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
INFO: [BD 41-1662] The design 'top_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd> 
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.vhd
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block fsm_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block phase_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block theta_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_3ph_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_auto_pc_0/top_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2402.223 ; gain = 29.555
catch { config_ip_cache -export [get_ips -all top_bd_fsm_controller_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_fsm_controller_0_0, cache-ID = bd745ee1f2e22901; cache size = 9.621 MB.
catch { config_ip_cache -export [get_ips -all top_bd_phase_generator_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_phase_generator_0_0, cache-ID = 3bc4b1c74055688c; cache size = 9.621 MB.
catch { config_ip_cache -export [get_ips -all top_bd_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_processing_system7_0_0, cache-ID = 63f8463540d18ae5; cache size = 9.621 MB.
catch { config_ip_cache -export [get_ips -all top_bd_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_rst_ps7_0_100M_0, cache-ID = ae83324f1af847fe; cache size = 9.621 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xlconstant_0_0, cache-ID = f95dd21598c31901; cache size = 9.621 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xlslice_0_0, cache-ID = c4236212c6a1a400; cache size = 9.621 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_bd_pll_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_pll_1_0, cache-ID = bb72f190329b9755; cache size = 9.621 MB.
catch { config_ip_cache -export [get_ips -all top_bd_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_1] }
catch { config_ip_cache -export [get_ips -all top_bd_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_scope_3ph_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_auto_pc_0, cache-ID = 9f10d99425248e9a; cache size = 9.621 MB.
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_scope_concat_0_0_synth_1 top_bd_theta_mux_0_0_synth_1 top_bd_xbar_0_synth_1 top_bd_axi_bram_ctrl_0_0_synth_1 top_bd_xlslice_0_1_synth_1 top_bd_blk_mem_gen_0_0_synth_1 top_bd_scope_3ph_0_0_synth_1}
[Wed Aug  9 12:17:40 2017] Launched top_bd_scope_concat_0_0_synth_1, top_bd_theta_mux_0_0_synth_1, top_bd_xbar_0_synth_1, top_bd_axi_bram_ctrl_0_0_synth_1, top_bd_xlslice_0_1_synth_1, top_bd_blk_mem_gen_0_0_synth_1, top_bd_scope_3ph_0_0_synth_1...
Run output will be captured here:
top_bd_scope_concat_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_concat_0_0_synth_1/runme.log
top_bd_theta_mux_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_theta_mux_0_0_synth_1/runme.log
top_bd_xbar_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xbar_0_synth_1/runme.log
top_bd_axi_bram_ctrl_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_axi_bram_ctrl_0_0_synth_1/runme.log
top_bd_xlslice_0_1_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xlslice_0_1_synth_1/runme.log
top_bd_blk_mem_gen_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_blk_mem_gen_0_0_synth_1/runme.log
top_bd_scope_3ph_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_3ph_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug  9 12:18:36 2017] Launched top_bd_scope_concat_0_0_synth_1, top_bd_theta_mux_0_0_synth_1, top_bd_xbar_0_synth_1, top_bd_axi_bram_ctrl_0_0_synth_1, top_bd_xlslice_0_1_synth_1, top_bd_blk_mem_gen_0_0_synth_1, top_bd_scope_3ph_0_0_synth_1, synth_1...
Run output will be captured here:
top_bd_scope_concat_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_concat_0_0_synth_1/runme.log
top_bd_theta_mux_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_theta_mux_0_0_synth_1/runme.log
top_bd_xbar_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xbar_0_synth_1/runme.log
top_bd_axi_bram_ctrl_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_axi_bram_ctrl_0_0_synth_1/runme.log
top_bd_xlslice_0_1_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xlslice_0_1_synth_1/runme.log
top_bd_blk_mem_gen_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_blk_mem_gen_0_0_synth_1/runme.log
top_bd_scope_3ph_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_3ph_0_0_synth_1/runme.log
synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/synth_1/runme.log
[Wed Aug  9 12:18:37 2017] Launched impl_1...
Run output will be captured here: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2402.223 ; gain = 0.000
open_hw
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd}
open_bd_design {D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/pll/pll.bd}
current_bd_design [get_bd_designs scope_3phdq]
close_bd_design [get_bd_designs scope_3phdq]
current_bd_design [get_bd_designs top_bd]
current_bd_design pll
set tmpCopyObjs [concat  [get_bd_cells {xlslice_cos cordic_0 xlslice_sin abc2alphaBeta2dq_0 pll_int_0}]]
current_bd_design top_bd
copy_bd_objs -from_design pll / $tmpCopyObjs
startgroup
set_property location {5 1721 -445} [get_bd_cells xlslice_cos]
set_property location {5 1741 -355} [get_bd_cells xlslice_sin]
set_property location {1 191 -505} [get_bd_cells pll_int_0]
set_property location {5 1761 -605} [get_bd_cells abc2alphaBeta2dq_0]
set_property location {4 1501 -585} [get_bd_cells cordic_0]
endgroup
set_property location {2 643 -273} [get_bd_cells pll_int_0]
set_property location {4 1510 -232} [get_bd_cells abc2alphaBeta2dq_0]
set_property location {3 1081 -258} [get_bd_cells xlslice_cos]
set_property location {3 1112 -187} [get_bd_cells xlslice_sin]
connect_bd_net [get_bd_pins xlslice_cos/Din] [get_bd_pins pll_int_0/theta_V]
connect_bd_net [get_bd_pins xlslice_sin/Din] [get_bd_pins pll_int_0/theta_V]
connect_bd_net [get_bd_pins xlslice_cos/Dout] [get_bd_pins abc2alphaBeta2dq_0/cosTh_V]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/sinTh_V] [get_bd_pins xlslice_sin/Dout]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/a_V] [get_bd_pins phase_generator_0/a_V]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/b_V] [get_bd_pins phase_generator_0/b_V]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/c_V] [get_bd_pins phase_generator_0/c_V]
delete_bd_objs [get_bd_nets pll_1_alpha]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/alpha_V] [get_bd_pins scope_concat_0/din3]
delete_bd_objs [get_bd_nets pll_1_beta]
connect_bd_net [get_bd_pins scope_concat_0/din4] [get_bd_pins abc2alphaBeta2dq_0/beta_V]
delete_bd_objs [get_bd_nets pll_1_d]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/d_V] [get_bd_pins scope_concat_0/din5]
delete_bd_objs [get_bd_nets pll_1_q]
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/q_V] [get_bd_pins scope_concat_0/din6]
current_bd_design [get_bd_designs pll]
current_bd_design [get_bd_designs top_bd]
set_property location {5 1967 -433} [get_bd_cells pll_int_0]
current_bd_design [get_bd_designs pll]
current_bd_design [get_bd_designs top_bd]
set_property location {2 622 -235} [get_bd_cells cordic_0]
connect_bd_net [get_bd_pins cordic_0/s_axis_phase_tdata] [get_bd_pins theta_mux_0/theta]
WARNING: [BD 41-1306] The connection to interface pin /cordic_0/s_axis_phase_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_PHASE
connect_bd_net [get_bd_pins cordic_0/s_axis_phase_tvalid] [get_bd_pins fsm_controller_0/PLL_START]
WARNING: [BD 41-1306] The connection to interface pin /cordic_0/s_axis_phase_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_PHASE
connect_bd_net [get_bd_pins pll_int_0/input_V] [get_bd_pins abc2alphaBeta2dq_0/q_V]
current_bd_design [get_bd_designs pll]
current_bd_design [get_bd_designs top_bd]
disconnect_bd_net /pll_int_0_theta_V [get_bd_pins pll_int_0/theta_V]
connect_bd_net [get_bd_pins cordic_0/m_axis_dout_tdata] [get_bd_pins xlslice_cos/Din]
WARNING: [BD 41-1306] The connection to interface pin /cordic_0/m_axis_dout_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
connect_bd_net [get_bd_pins abc2alphaBeta2dq_0/ap_start] [get_bd_pins cordic_0/m_axis_dout_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /abc2alphaBeta2dq_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /cordic_0/m_axis_dout_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
connect_bd_net [get_bd_pins pll_int_0/ap_start] [get_bd_pins abc2alphaBeta2dq_0/ap_done]
WARNING: [BD 41-1306] The connection to interface pin /pll_int_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /abc2alphaBeta2dq_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
delete_bd_objs [get_bd_nets pll_1_done]
connect_bd_net [get_bd_pins fsm_controller_0/PLL_DONE] [get_bd_pins pll_int_0/ap_done]
WARNING: [BD 41-1306] The connection to interface pin /pll_int_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
delete_bd_objs [get_bd_nets pll_1_w_out]
connect_bd_net [get_bd_pins scope_concat_0/din7] [get_bd_pins pll_int_0/w_V]
disconnect_bd_net /pll_0_theta_out [get_bd_pins pll_0/theta_out]
connect_bd_net [get_bd_pins scope_concat_0/din8] [get_bd_pins pll_int_0/theta_V]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells pll_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins abc2alphaBeta2dq_0/ap_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins pll_int_0/s_axi_AXILiteS]
</pll_int_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C30000 [ 64K ]>
endgroup
connect_bd_net [get_bd_pins cordic_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2517.234 ; gain = 0.000
disconnect_bd_net /xlconstant_0_dout [get_bd_pins scope_concat_0/din9]
connect_bd_net [get_bd_pins scope_concat_0/din9] [get_bd_pins phase_generator_0/theta_V]
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2517.234 ; gain = 0.000
reset_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
delete_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2517.234 ; gain = 0.000
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
INFO: [BD 41-1662] The design 'top_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd> 
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.vhd
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block fsm_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block phase_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block theta_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_3ph_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block abc2alphaBeta2dq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_cos .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_sin .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_auto_pc_0/top_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2562.445 ; gain = 45.211
catch { config_ip_cache -export [get_ips -all top_bd_fsm_controller_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_fsm_controller_0_0, cache-ID = bd745ee1f2e22901; cache size = 11.084 MB.
catch { config_ip_cache -export [get_ips -all top_bd_phase_generator_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_phase_generator_0_0, cache-ID = 3bc4b1c74055688c; cache size = 11.084 MB.
catch { config_ip_cache -export [get_ips -all top_bd_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_processing_system7_0_0, cache-ID = 63f8463540d18ae5; cache size = 11.084 MB.
catch { config_ip_cache -export [get_ips -all top_bd_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_rst_ps7_0_100M_0, cache-ID = ae83324f1af847fe; cache size = 11.084 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xlconstant_0_0, cache-ID = f95dd21598c31901; cache size = 11.084 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xlslice_0_0, cache-ID = c4236212c6a1a400; cache size = 11.084 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_bd_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_axi_bram_ctrl_0_0, cache-ID = f2c7b6c6cfa4727f; cache size = 11.084 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xlslice_0_1, cache-ID = 6720e2119f438f41; cache size = 11.084 MB.
catch { config_ip_cache -export [get_ips -all top_bd_blk_mem_gen_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_blk_mem_gen_0_0, cache-ID = 65c87ce7fc891bea; cache size = 11.084 MB.
catch { config_ip_cache -export [get_ips -all top_bd_scope_3ph_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_scope_3ph_0_0, cache-ID = 05bbea0811e9930d; cache size = 11.085 MB.
catch { config_ip_cache -export [get_ips -all top_bd_abc2alphaBeta2dq_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_abc2alphaBeta2dq_0_0, cache-ID = f88724eefa5a1923; cache size = 11.085 MB.
catch { config_ip_cache -export [get_ips -all top_bd_cordic_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_cordic_0_0, cache-ID = cec2dffad1cc6e9b; cache size = 11.085 MB.
catch { config_ip_cache -export [get_ips -all top_bd_pll_int_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_pll_int_0_0, cache-ID = 393ef52517df334c; cache size = 11.085 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_cos_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xlslice_cos_0, cache-ID = 418129fa4b765fea; cache size = 11.085 MB.
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_sin_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_xlslice_sin_0, cache-ID = 8b264c02eab48501; cache size = 11.085 MB.
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_auto_pc_0, cache-ID = 9f10d99425248e9a; cache size = 11.085 MB.
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_scope_concat_0_0_synth_1 top_bd_theta_mux_0_0_synth_1 top_bd_xbar_0_synth_1}
[Wed Aug  9 18:11:05 2017] Launched top_bd_scope_concat_0_0_synth_1, top_bd_theta_mux_0_0_synth_1, top_bd_xbar_0_synth_1...
Run output will be captured here:
top_bd_scope_concat_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_concat_0_0_synth_1/runme.log
top_bd_theta_mux_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_theta_mux_0_0_synth_1/runme.log
top_bd_xbar_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug  9 18:11:53 2017] Launched top_bd_xbar_0_synth_1, synth_1...
Run output will be captured here:
top_bd_xbar_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xbar_0_synth_1/runme.log
synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/synth_1/runme.log
[Wed Aug  9 18:11:54 2017] Launched impl_1...
Run output will be captured here: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/runme.log
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

launch_sdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Register_PortB_Output_of_Memory_Primitives {false}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {13} CONFIG.DIN_FROM {13} CONFIG.DOUT_WIDTH {12}] [get_bd_cells xlslice_1]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd> 
generate_target all [get_files  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
Wrote  : <D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd> 
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.vhd
VHDL Output written to : D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block fsm_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block phase_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block theta_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scope_3ph_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block abc2alphaBeta2dq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_cos .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_sin .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_auto_pc_0/top_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/hdl/top_bd.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2603.371 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all top_bd_xlslice_0_1] }
catch { config_ip_cache -export [get_ips -all top_bd_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all top_bd_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_bd_auto_pc_0, cache-ID = 9f10d99425248e9a; cache size = 11.756 MB.
export_ip_user_files -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd]
launch_runs -jobs 8 {top_bd_xlslice_0_1_synth_1 top_bd_blk_mem_gen_0_0_synth_1}
[Wed Aug  9 21:37:20 2017] Launched top_bd_xlslice_0_1_synth_1, top_bd_blk_mem_gen_0_0_synth_1...
Run output will be captured here:
top_bd_xlslice_0_1_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_xlslice_0_1_synth_1/runme.log
top_bd_blk_mem_gen_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_blk_mem_gen_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/top_bd.bd] -directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/sim_scripts -ip_user_files_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files -ipstatic_source_dir D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/modelsim} {questa=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/questa} {riviera=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/riviera} {activehdl=D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug  9 21:37:56 2017] Launched top_bd_blk_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
top_bd_blk_mem_gen_0_0_synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_blk_mem_gen_0_0_synth_1/runme.log
synth_1: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/synth_1/runme.log
[Wed Aug  9 21:37:56 2017] Launched impl_1...
Run output will be captured here: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/runme.log
file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

file copy -force D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/impl_1/top_bd_wrapper.sysdef D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf

launch_sdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk -hwspec D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.sdk/top_bd_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
