

================================================================
== Vitis HLS Report for 'merge_sort_batch5_1'
================================================================
* Date:           Mon Apr 24 11:01:04 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  5000002|  5000002|  50.000 ms|  50.000 ms|  5000002|  5000002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_239_1  |  5000000|  5000000|         2|          1|          1|  5000000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_26, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.45ns)   --->   "%store_ln239 = store i32 0, i32 %j" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 9 'store' 'store_ln239' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 10 [1/1] (0.41ns)   --->   "%store_ln239 = store i32 0, i32 %k" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 10 'store' 'store_ln239' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln239 = store i23 0, i23 %i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 11 'store' 'store_ln239' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body.i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 12 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_129 = load i23 %i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 13 'load' 'i_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_65 = load i32 %k" [sort_seperate_bucket/merge_sort.c:254]   --->   Operation 14 'load' 'k_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_67 = load i32 %j" [sort_seperate_bucket/merge_sort.c:258]   --->   Operation 15 'load' 'j_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%icmp_ln239 = icmp_eq  i23 %i_129, i23 5000000" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 16 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5000000, i64 5000000, i64 5000000"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.82ns)   --->   "%add_ln239 = add i23 %i_129, i23 1" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 18 'add' 'add_ln239' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %for.body.split.i, void %merge_sort_batch5.1.exit" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 19 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i23 %i_129" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 20 'zext' 'zext_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25" [sort_seperate_bucket/merge_sort.c:240]   --->   Operation 21 'specpipeline' 'specpipeline_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sort_seperate_bucket/merge_sort.c:237]   --->   Operation 22 'specloopname' 'specloopname_ln237' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln241 = icmp_slt  i32 %j_67, i32 2500000" [sort_seperate_bucket/merge_sort.c:241]   --->   Operation 23 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln241_1 = icmp_slt  i32 %k_65, i32 2500000" [sort_seperate_bucket/merge_sort.c:241]   --->   Operation 24 'icmp' 'icmp_ln241_1' <Predicate = (!icmp_ln239)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.12ns)   --->   "%and_ln241 = and i1 %icmp_ln241, i1 %icmp_ln241_1" [sort_seperate_bucket/merge_sort.c:241]   --->   Operation 25 'and' 'and_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln239" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 26 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %and_ln241, void %if.else16.i, void %if.then.i" [sort_seperate_bucket/merge_sort.c:241]   --->   Operation 27 'br' 'br_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln252 = icmp_eq  i32 %j_67, i32 2500000" [sort_seperate_bucket/merge_sort.c:252]   --->   Operation 28 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln239 & !and_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.12ns)   --->   "%and_ln252 = and i1 %icmp_ln252, i1 %icmp_ln241_1" [sort_seperate_bucket/merge_sort.c:252]   --->   Operation 29 'and' 'and_ln252' <Predicate = (!icmp_ln239 & !and_ln241)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %and_ln252, void %if.else26.i, void %if.then20.i" [sort_seperate_bucket/merge_sort.c:252]   --->   Operation 30 'br' 'br_ln252' <Predicate = (!icmp_ln239 & !and_ln241)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i32 %j_67" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 31 'zext' 'zext_ln257' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%multi_radix_oct_kmerge_temp5_0_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp5_0, i64 0, i64 %zext_ln257" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 32 'getelementptr' 'multi_radix_oct_kmerge_temp5_0_addr_1' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp5_0_load_1 = load i22 %multi_radix_oct_kmerge_temp5_0_addr_1" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 33 'load' 'multi_radix_oct_kmerge_temp5_0_load_1' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500000> <RAM>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%j_69 = add i32 %j_67, i32 1" [sort_seperate_bucket/merge_sort.c:258]   --->   Operation 34 'add' 'j_69' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.45ns)   --->   "%store_ln258 = store i32 %j_69, i32 %j" [sort_seperate_bucket/merge_sort.c:258]   --->   Operation 35 'store' 'store_ln258' <Predicate = (!icmp_ln239 & !and_ln241 & !and_ln252)> <Delay = 0.45>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i32 %k_65" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 36 'zext' 'zext_ln253' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%multi_radix_oct_kmerge_temp5_1_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp5_1, i64 0, i64 %zext_ln253" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 37 'getelementptr' 'multi_radix_oct_kmerge_temp5_1_addr_1' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp5_1_load_1 = load i22 %multi_radix_oct_kmerge_temp5_1_addr_1" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 38 'load' 'multi_radix_oct_kmerge_temp5_1_load_1' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500000> <RAM>
ST_1 : Operation 39 [1/1] (0.88ns)   --->   "%k_67 = add i32 %k_65, i32 1" [sort_seperate_bucket/merge_sort.c:254]   --->   Operation 39 'add' 'k_67' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%store_ln255 = store i32 2500000, i32 %j" [sort_seperate_bucket/merge_sort.c:255]   --->   Operation 40 'store' 'store_ln255' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.45>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%store_ln255 = store i32 %k_67, i32 %k" [sort_seperate_bucket/merge_sort.c:255]   --->   Operation 41 'store' 'store_ln255' <Predicate = (!icmp_ln239 & !and_ln241 & and_ln252)> <Delay = 0.41>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i32 %j_67" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 42 'zext' 'zext_ln242' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%multi_radix_oct_kmerge_temp5_0_addr = getelementptr i32 %multi_radix_oct_kmerge_temp5_0, i64 0, i64 %zext_ln242" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 43 'getelementptr' 'multi_radix_oct_kmerge_temp5_0_addr' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp5_0_load = load i22 %multi_radix_oct_kmerge_temp5_0_addr" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 44 'load' 'multi_radix_oct_kmerge_temp5_0_load' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500000> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i32 %k_65" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 45 'zext' 'zext_ln242_1' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%multi_radix_oct_kmerge_temp5_1_addr = getelementptr i32 %multi_radix_oct_kmerge_temp5_1, i64 0, i64 %zext_ln242_1" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 46 'getelementptr' 'multi_radix_oct_kmerge_temp5_1_addr' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp5_1_load = load i22 %multi_radix_oct_kmerge_temp5_1_addr" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 47 'load' 'multi_radix_oct_kmerge_temp5_1_load' <Predicate = (!icmp_ln239 & and_ln241)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500000> <RAM>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln239 = store i23 %add_ln239, i23 %i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 48 'store' 'store_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body.i" [sort_seperate_bucket/merge_sort.c:239]   --->   Operation 49 'br' 'br_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln239)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 50 [1/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp5_0_load_1 = load i22 %multi_radix_oct_kmerge_temp5_0_addr_1" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 50 'load' 'multi_radix_oct_kmerge_temp5_0_load_1' <Predicate = (!and_ln241 & !and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500000> <RAM>
ST_2 : Operation 51 [1/1] (1.24ns)   --->   "%store_ln257 = store i32 %multi_radix_oct_kmerge_temp5_0_load_1, i23 %output_r_addr" [sort_seperate_bucket/merge_sort.c:257]   --->   Operation 51 'store' 'store_ln257' <Predicate = (!and_ln241 & !and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!and_ln241 & !and_ln252)> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp5_1_load_1 = load i22 %multi_radix_oct_kmerge_temp5_1_addr_1" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 53 'load' 'multi_radix_oct_kmerge_temp5_1_load_1' <Predicate = (!and_ln241 & and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500000> <RAM>
ST_2 : Operation 54 [1/1] (1.24ns)   --->   "%store_ln253 = store i32 %multi_radix_oct_kmerge_temp5_1_load_1, i23 %output_r_addr" [sort_seperate_bucket/merge_sort.c:253]   --->   Operation 54 'store' 'store_ln253' <Predicate = (!and_ln241 & and_ln252)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc.i" [sort_seperate_bucket/merge_sort.c:255]   --->   Operation 55 'br' 'br_ln255' <Predicate = (!and_ln241 & and_ln252)> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp5_0_load = load i22 %multi_radix_oct_kmerge_temp5_0_addr" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 56 'load' 'multi_radix_oct_kmerge_temp5_0_load' <Predicate = (and_ln241)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500000> <RAM>
ST_2 : Operation 57 [1/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp5_1_load = load i22 %multi_radix_oct_kmerge_temp5_1_addr" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 57 'load' 'multi_radix_oct_kmerge_temp5_1_load' <Predicate = (and_ln241)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500000> <RAM>
ST_2 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln242 = icmp_slt  i32 %multi_radix_oct_kmerge_temp5_0_load, i32 %multi_radix_oct_kmerge_temp5_1_load" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 58 'icmp' 'icmp_ln242' <Predicate = (and_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %if.else.i, void %if.then6.i" [sort_seperate_bucket/merge_sort.c:242]   --->   Operation 59 'br' 'br_ln242' <Predicate = (and_ln241)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.24ns)   --->   "%store_ln247 = store i32 %multi_radix_oct_kmerge_temp5_1_load, i23 %output_r_addr" [sort_seperate_bucket/merge_sort.c:247]   --->   Operation 60 'store' 'store_ln247' <Predicate = (and_ln241 & !icmp_ln242)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%k_66 = add i32 %k_65, i32 1" [sort_seperate_bucket/merge_sort.c:248]   --->   Operation 61 'add' 'k_66' <Predicate = (and_ln241 & !icmp_ln242)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.41ns)   --->   "%store_ln248 = store i32 %k_66, i32 %k" [sort_seperate_bucket/merge_sort.c:248]   --->   Operation 62 'store' 'store_ln248' <Predicate = (and_ln241 & !icmp_ln242)> <Delay = 0.41>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = (and_ln241 & !icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.24ns)   --->   "%store_ln243 = store i32 %multi_radix_oct_kmerge_temp5_0_load, i23 %output_r_addr" [sort_seperate_bucket/merge_sort.c:243]   --->   Operation 64 'store' 'store_ln243' <Predicate = (and_ln241 & icmp_ln242)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 65 [1/1] (0.88ns)   --->   "%j_68 = add i32 %j_67, i32 1" [sort_seperate_bucket/merge_sort.c:244]   --->   Operation 65 'add' 'j_68' <Predicate = (and_ln241 & icmp_ln242)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.45ns)   --->   "%store_ln245 = store i32 %j_68, i32 %j" [sort_seperate_bucket/merge_sort.c:245]   --->   Operation 66 'store' 'store_ln245' <Predicate = (and_ln241 & icmp_ln242)> <Delay = 0.45>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln245 = br void %for.inc.i" [sort_seperate_bucket/merge_sort.c:245]   --->   Operation 67 'br' 'br_ln245' <Predicate = (and_ln241 & icmp_ln242)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ multi_radix_oct_kmerge_temp5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ multi_radix_oct_kmerge_temp5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                     (alloca           ) [ 010]
k                                     (alloca           ) [ 011]
j                                     (alloca           ) [ 011]
specinterface_ln0                     (specinterface    ) [ 000]
store_ln239                           (store            ) [ 000]
store_ln239                           (store            ) [ 000]
store_ln239                           (store            ) [ 000]
br_ln239                              (br               ) [ 000]
i_129                                 (load             ) [ 000]
k_65                                  (load             ) [ 011]
j_67                                  (load             ) [ 011]
icmp_ln239                            (icmp             ) [ 010]
empty                                 (speclooptripcount) [ 000]
add_ln239                             (add              ) [ 000]
br_ln239                              (br               ) [ 000]
zext_ln239                            (zext             ) [ 000]
specpipeline_ln240                    (specpipeline     ) [ 000]
specloopname_ln237                    (specloopname     ) [ 000]
icmp_ln241                            (icmp             ) [ 000]
icmp_ln241_1                          (icmp             ) [ 000]
and_ln241                             (and              ) [ 011]
output_r_addr                         (getelementptr    ) [ 011]
br_ln241                              (br               ) [ 000]
icmp_ln252                            (icmp             ) [ 000]
and_ln252                             (and              ) [ 011]
br_ln252                              (br               ) [ 000]
zext_ln257                            (zext             ) [ 000]
multi_radix_oct_kmerge_temp5_0_addr_1 (getelementptr    ) [ 011]
j_69                                  (add              ) [ 000]
store_ln258                           (store            ) [ 000]
zext_ln253                            (zext             ) [ 000]
multi_radix_oct_kmerge_temp5_1_addr_1 (getelementptr    ) [ 011]
k_67                                  (add              ) [ 000]
store_ln255                           (store            ) [ 000]
store_ln255                           (store            ) [ 000]
zext_ln242                            (zext             ) [ 000]
multi_radix_oct_kmerge_temp5_0_addr   (getelementptr    ) [ 011]
zext_ln242_1                          (zext             ) [ 000]
multi_radix_oct_kmerge_temp5_1_addr   (getelementptr    ) [ 011]
store_ln239                           (store            ) [ 000]
br_ln239                              (br               ) [ 000]
multi_radix_oct_kmerge_temp5_0_load_1 (load             ) [ 000]
store_ln257                           (store            ) [ 000]
br_ln0                                (br               ) [ 000]
multi_radix_oct_kmerge_temp5_1_load_1 (load             ) [ 000]
store_ln253                           (store            ) [ 000]
br_ln255                              (br               ) [ 000]
multi_radix_oct_kmerge_temp5_0_load   (load             ) [ 000]
multi_radix_oct_kmerge_temp5_1_load   (load             ) [ 000]
icmp_ln242                            (icmp             ) [ 011]
br_ln242                              (br               ) [ 000]
store_ln247                           (store            ) [ 000]
k_66                                  (add              ) [ 000]
store_ln248                           (store            ) [ 000]
br_ln0                                (br               ) [ 000]
store_ln243                           (store            ) [ 000]
j_68                                  (add              ) [ 000]
store_ln245                           (store            ) [ 000]
br_ln245                              (br               ) [ 000]
ret_ln0                               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="multi_radix_oct_kmerge_temp5_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="multi_radix_oct_kmerge_temp5_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="k_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="output_r_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="23" slack="0"/>
<pin id="54" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="multi_radix_oct_kmerge_temp5_0_addr_1_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multi_radix_oct_kmerge_temp5_0_addr_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="22" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="multi_radix_oct_kmerge_temp5_0_load_1/1 multi_radix_oct_kmerge_temp5_0_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="multi_radix_oct_kmerge_temp5_1_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multi_radix_oct_kmerge_temp5_1_addr_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="22" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="multi_radix_oct_kmerge_temp5_1_load_1/1 multi_radix_oct_kmerge_temp5_1_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="multi_radix_oct_kmerge_temp5_0_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multi_radix_oct_kmerge_temp5_0_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="multi_radix_oct_kmerge_temp5_1_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multi_radix_oct_kmerge_temp5_1_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="23" slack="1"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/2 store_ln253/2 store_ln247/2 store_ln243/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln239_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln239_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln239_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="23" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_129_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="23" slack="0"/>
<pin id="123" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_129/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="k_65_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_65/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="j_67_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_67/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln239_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="23" slack="0"/>
<pin id="132" dir="0" index="1" bw="23" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln239_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="23" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln239_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="23" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln241_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="23" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln241_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="23" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="and_ln241_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln241/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln252_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="23" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="and_ln252_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln252/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln257_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_69_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_69/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln258_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln253_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="k_67_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_67/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln255_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="23" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln255_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln242_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln242_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln239_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="23" slack="0"/>
<pin id="226" dir="0" index="1" bw="23" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln242_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="k_66_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_66/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln248_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_68_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_68/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln245_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="23" slack="0"/>
<pin id="257" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="262" class="1005" name="k_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="270" class="1005" name="j_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="279" class="1005" name="k_65_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_65 "/>
</bind>
</comp>

<comp id="284" class="1005" name="j_67_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_67 "/>
</bind>
</comp>

<comp id="292" class="1005" name="and_ln241_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln241 "/>
</bind>
</comp>

<comp id="296" class="1005" name="output_r_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="23" slack="1"/>
<pin id="298" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="and_ln252_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln252 "/>
</bind>
</comp>

<comp id="305" class="1005" name="multi_radix_oct_kmerge_temp5_0_addr_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="22" slack="1"/>
<pin id="307" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="multi_radix_oct_kmerge_temp5_0_addr_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="multi_radix_oct_kmerge_temp5_1_addr_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="22" slack="1"/>
<pin id="312" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="multi_radix_oct_kmerge_temp5_1_addr_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="multi_radix_oct_kmerge_temp5_0_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="22" slack="1"/>
<pin id="317" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="multi_radix_oct_kmerge_temp5_0_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="multi_radix_oct_kmerge_temp5_1_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="22" slack="1"/>
<pin id="322" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="multi_radix_oct_kmerge_temp5_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="36" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="104"><net_src comp="64" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="77" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="121" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="121" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="151"><net_src comp="127" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="124" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="147" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="127" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="153" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="127" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="186"><net_src comp="127" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="124" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="202"><net_src comp="124" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="198" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="127" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="222"><net_src comp="124" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="228"><net_src comp="136" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="64" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="77" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="38" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="265"><net_src comp="42" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="273"><net_src comp="46" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="282"><net_src comp="124" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="287"><net_src comp="127" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="295"><net_src comp="159" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="50" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="304"><net_src comp="171" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="57" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="313"><net_src comp="70" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="318"><net_src comp="83" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="323"><net_src comp="91" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 }
 - Input state : 
	Port: merge_sort_batch5.1 : multi_radix_oct_kmerge_temp5_0 | {1 2 }
	Port: merge_sort_batch5.1 : multi_radix_oct_kmerge_temp5_1 | {1 2 }
  - Chain level:
	State 1
		store_ln239 : 1
		store_ln239 : 1
		store_ln239 : 1
		i_129 : 1
		k_65 : 1
		j_67 : 1
		icmp_ln239 : 2
		add_ln239 : 2
		br_ln239 : 3
		zext_ln239 : 2
		icmp_ln241 : 2
		icmp_ln241_1 : 2
		and_ln241 : 3
		output_r_addr : 3
		br_ln241 : 3
		icmp_ln252 : 2
		and_ln252 : 3
		br_ln252 : 3
		zext_ln257 : 2
		multi_radix_oct_kmerge_temp5_0_addr_1 : 3
		multi_radix_oct_kmerge_temp5_0_load_1 : 4
		j_69 : 2
		store_ln258 : 3
		zext_ln253 : 2
		multi_radix_oct_kmerge_temp5_1_addr_1 : 3
		multi_radix_oct_kmerge_temp5_1_load_1 : 4
		k_67 : 2
		store_ln255 : 1
		store_ln255 : 3
		zext_ln242 : 2
		multi_radix_oct_kmerge_temp5_0_addr : 3
		multi_radix_oct_kmerge_temp5_0_load : 4
		zext_ln242_1 : 2
		multi_radix_oct_kmerge_temp5_1_addr : 3
		multi_radix_oct_kmerge_temp5_1_load : 4
		store_ln239 : 3
	State 2
		store_ln257 : 1
		store_ln253 : 1
		icmp_ln242 : 1
		br_ln242 : 2
		store_ln247 : 1
		store_ln248 : 1
		store_ln243 : 1
		store_ln245 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln239_fu_136  |    0    |    30   |
|          |     j_69_fu_182     |    0    |    39   |
|    add   |     k_67_fu_198     |    0    |    39   |
|          |     k_66_fu_235     |    0    |    39   |
|          |     j_68_fu_245     |    0    |    39   |
|----------|---------------------|---------|---------|
|          |  icmp_ln239_fu_130  |    0    |    16   |
|          |  icmp_ln241_fu_147  |    0    |    20   |
|   icmp   | icmp_ln241_1_fu_153 |    0    |    20   |
|          |  icmp_ln252_fu_165  |    0    |    20   |
|          |  icmp_ln242_fu_229  |    0    |    20   |
|----------|---------------------|---------|---------|
|    and   |   and_ln241_fu_159  |    0    |    2    |
|          |   and_ln252_fu_171  |    0    |    2    |
|----------|---------------------|---------|---------|
|          |  zext_ln239_fu_142  |    0    |    0    |
|          |  zext_ln257_fu_177  |    0    |    0    |
|   zext   |  zext_ln253_fu_193  |    0    |    0    |
|          |  zext_ln242_fu_214  |    0    |    0    |
|          | zext_ln242_1_fu_219 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   286   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|              and_ln241_reg_292              |    1   |
|              and_ln252_reg_301              |    1   |
|                  i_reg_255                  |   23   |
|                 j_67_reg_284                |   32   |
|                  j_reg_270                  |   32   |
|                 k_65_reg_279                |   32   |
|                  k_reg_262                  |   32   |
|multi_radix_oct_kmerge_temp5_0_addr_1_reg_305|   22   |
| multi_radix_oct_kmerge_temp5_0_addr_reg_315 |   22   |
|multi_radix_oct_kmerge_temp5_1_addr_1_reg_310|   22   |
| multi_radix_oct_kmerge_temp5_1_addr_reg_320 |   22   |
|            output_r_addr_reg_296            |   23   |
+---------------------------------------------+--------+
|                    Total                    |   264  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   4  |  22  |   88   ||    20   |
| grp_access_fu_77 |  p0  |   4  |  22  |   88   ||    20   |
| grp_access_fu_99 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   240  || 1.29243 ||    49   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   286  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   49   |
|  Register |    -   |   264  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   264  |   335  |
+-----------+--------+--------+--------+
