ARM GAS  /tmp/cclq3Nsc.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"stm32g4xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCCEx_PeriphCLKConfig
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCCEx_PeriphCLKConfig:
  27              	.LFB132:
  28              		.file 1 "Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c"
   1:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @file    stm32g4xx_hal_rcc_ex.c
   4:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  11:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   ******************************************************************************
  13:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @attention
  14:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *
  15:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * Copyright (c) 2019 STMicroelectronics.
  16:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * All rights reserved.
  17:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *
  18:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  19:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * the root directory of this software component.
  20:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  21:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   ******************************************************************************
  22:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
  23:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  24:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #include "stm32g4xx_hal.h"
  26:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  27:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /** @addtogroup STM32G4xx_HAL_Driver
  28:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @{
  29:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
  30:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cclq3Nsc.s 			page 2


  31:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  32:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  33:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @{
  34:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
  35:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  36:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  37:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  38:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  40:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  41:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  * @{
  42:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  */
  43:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE        2U                /* 2 ms (minimum Tick + 1) */
  44:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  45:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  46:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  47:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  48:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  49:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #define __LSCO_CLK_ENABLE()       __HAL_RCC_GPIOA_CLK_ENABLE()
  50:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT            GPIOA
  51:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #define LSCO_PIN                  GPIO_PIN_2
  52:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
  53:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @}
  54:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
  55:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  56:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  57:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  58:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  59:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  60:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  * @{
  61:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  */
  62:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  63:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
  64:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @}
  65:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
  66:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  67:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  68:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  69:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  70:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @{
  71:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
  72:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  73:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  74:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  75:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  *
  76:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** @verbatim
  77:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  ===============================================================================
  78:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  79:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  ===============================================================================
  80:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     [..]
  81:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  82:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     frequencies.
  83:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     [..]
  84:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  85:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  86:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  87:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
ARM GAS  /tmp/cclq3Nsc.s 			page 3


  88:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
  89:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** @endverbatim
  90:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @{
  91:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
  92:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
  93:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
  94:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  95:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
  96:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
  97:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
  98:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
  99:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 100:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 101:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
 102:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
 103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 104:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 105:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 106:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
 107:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 108:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 109:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock
 110:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S  I2S peripheral clock
 111:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_FDCAN  FDCAN peripheral clock (only for devices with FDCAN)
 112:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 113:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 114:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12  ADC1 and ADC2 peripheral clock
 115:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC345  ADC3, ADC4 and ADC5 peripheral clock (only for devic
 116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_QSPI  QuadSPI peripheral clock (only for devices with QuadSP
 117:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *
 118:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 119:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 120:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *
 121:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval HAL status
 122:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
 123:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 124:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
  29              		.loc 1 124 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 86B0     		sub	sp, sp, #24
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 32
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
 125:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t tmpregister;
 126:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 127:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  45              		.loc 1 127 21
ARM GAS  /tmp/cclq3Nsc.s 			page 4


  46 0008 0023     		movs	r3, #0
  47 000a FB74     		strb	r3, [r7, #19]
 128:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  48              		.loc 1 128 21
  49 000c 0023     		movs	r3, #0
  50 000e BB74     		strb	r3, [r7, #18]
 129:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 130:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check the parameters */
 131:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 132:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 133:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 134:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  51              		.loc 1 134 20
  52 0010 7B68     		ldr	r3, [r7, #4]
  53 0012 1B68     		ldr	r3, [r3]
  54              		.loc 1 134 43
  55 0014 03F40023 		and	r3, r3, #524288
  56              		.loc 1 134 5
  57 0018 002B     		cmp	r3, #0
  58 001a 00F09880 		beq	.L2
  59              	.LBB2:
 135:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 136:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
  60              		.loc 1 136 22
  61 001e 0023     		movs	r3, #0
  62 0020 7B74     		strb	r3, [r7, #17]
 137:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     
 138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 139:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 140:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 141:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 142:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  63              		.loc 1 142 8
  64 0022 434B     		ldr	r3, .L30
  65 0024 9B6D     		ldr	r3, [r3, #88]
  66 0026 03F08053 		and	r3, r3, #268435456
  67              		.loc 1 142 7
  68 002a 002B     		cmp	r3, #0
  69 002c 0DD1     		bne	.L3
  70              	.LBB3:
 143:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 144:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  71              		.loc 1 144 7
  72 002e 404B     		ldr	r3, .L30
  73 0030 9B6D     		ldr	r3, [r3, #88]
  74 0032 3F4A     		ldr	r2, .L30
  75 0034 43F08053 		orr	r3, r3, #268435456
  76 0038 9365     		str	r3, [r2, #88]
  77 003a 3D4B     		ldr	r3, .L30
  78 003c 9B6D     		ldr	r3, [r3, #88]
  79 003e 03F08053 		and	r3, r3, #268435456
  80 0042 BB60     		str	r3, [r7, #8]
  81 0044 BB68     		ldr	r3, [r7, #8]
  82              	.LBE3:
 145:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  83              		.loc 1 145 21
  84 0046 0123     		movs	r3, #1
ARM GAS  /tmp/cclq3Nsc.s 			page 5


  85 0048 7B74     		strb	r3, [r7, #17]
  86              	.L3:
 146:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 147:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 148:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 149:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
  87              		.loc 1 149 5
  88 004a 3A4B     		ldr	r3, .L30+4
  89 004c 1B68     		ldr	r3, [r3]
  90 004e 394A     		ldr	r2, .L30+4
  91 0050 43F48073 		orr	r3, r3, #256
  92 0054 1360     		str	r3, [r2]
 150:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 151:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 152:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
  93              		.loc 1 152 17
  94 0056 FFF7FEFF 		bl	HAL_GetTick
  95 005a F860     		str	r0, [r7, #12]
 153:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     while((PWR->CR1 & PWR_CR1_DBP) == 0U)
  96              		.loc 1 154 10
  97 005c 09E0     		b	.L4
  98              	.L6:
 155:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 156:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
  99              		.loc 1 156 11
 100 005e FFF7FEFF 		bl	HAL_GetTick
 101 0062 0246     		mov	r2, r0
 102              		.loc 1 156 25
 103 0064 FB68     		ldr	r3, [r7, #12]
 104 0066 D31A     		subs	r3, r2, r3
 105              		.loc 1 156 9
 106 0068 022B     		cmp	r3, #2
 107 006a 02D9     		bls	.L4
 157:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 158:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 108              		.loc 1 158 13
 109 006c 0323     		movs	r3, #3
 110 006e FB74     		strb	r3, [r7, #19]
 159:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         break;
 111              		.loc 1 159 9
 112 0070 05E0     		b	.L5
 113              	.L4:
 154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 114              		.loc 1 154 15
 115 0072 304B     		ldr	r3, .L30+4
 116 0074 1B68     		ldr	r3, [r3]
 154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 117              		.loc 1 154 21
 118 0076 03F48073 		and	r3, r3, #256
 154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 119              		.loc 1 154 10
 120 007a 002B     		cmp	r3, #0
 121 007c EFD0     		beq	.L6
 122              	.L5:
 160:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 161:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cclq3Nsc.s 			page 6


 162:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 163:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 123              		.loc 1 163 7
 124 007e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 125 0080 002B     		cmp	r3, #0
 126 0082 59D1     		bne	.L7
 164:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     { 
 165:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 166:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 127              		.loc 1 166 21
 128 0084 2A4B     		ldr	r3, .L30
 129 0086 D3F89030 		ldr	r3, [r3, #144]
 130              		.loc 1 166 19
 131 008a 03F44073 		and	r3, r3, #768
 132 008e 7B61     		str	r3, [r7, #20]
 167:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 168:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection
 133              		.loc 1 168 9
 134 0090 7B69     		ldr	r3, [r7, #20]
 135 0092 002B     		cmp	r3, #0
 136 0094 1ED0     		beq	.L8
 137              		.loc 1 168 81 discriminator 1
 138 0096 7B68     		ldr	r3, [r7, #4]
 139 0098 1B6C     		ldr	r3, [r3, #64]
 140              		.loc 1 168 49 discriminator 1
 141 009a 7A69     		ldr	r2, [r7, #20]
 142 009c 9A42     		cmp	r2, r3
 143 009e 19D0     		beq	.L8
 169:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 170:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 171:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 144              		.loc 1 171 23
 145 00a0 234B     		ldr	r3, .L30
 146 00a2 D3F89030 		ldr	r3, [r3, #144]
 147              		.loc 1 171 21
 148 00a6 23F44073 		bic	r3, r3, #768
 149 00aa 7B61     		str	r3, [r7, #20]
 172:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 173:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 150              		.loc 1 173 9
 151 00ac 204B     		ldr	r3, .L30
 152 00ae D3F89030 		ldr	r3, [r3, #144]
 153 00b2 1F4A     		ldr	r2, .L30
 154 00b4 43F48033 		orr	r3, r3, #65536
 155 00b8 C2F89030 		str	r3, [r2, #144]
 174:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 156              		.loc 1 174 9
 157 00bc 1C4B     		ldr	r3, .L30
 158 00be D3F89030 		ldr	r3, [r3, #144]
 159 00c2 1B4A     		ldr	r2, .L30
 160 00c4 23F48033 		bic	r3, r3, #65536
 161 00c8 C2F89030 		str	r3, [r2, #144]
 175:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 176:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 162              		.loc 1 176 12
 163 00cc 184A     		ldr	r2, .L30
 164              		.loc 1 176 19
ARM GAS  /tmp/cclq3Nsc.s 			page 7


 165 00ce 7B69     		ldr	r3, [r7, #20]
 166 00d0 C2F89030 		str	r3, [r2, #144]
 167              	.L8:
 177:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 178:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 179:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 180:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 168              		.loc 1 180 11
 169 00d4 7B69     		ldr	r3, [r7, #20]
 170 00d6 03F00103 		and	r3, r3, #1
 171              		.loc 1 180 10
 172 00da 002B     		cmp	r3, #0
 173 00dc 16D0     		beq	.L9
 181:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 182:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 183:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 174              		.loc 1 183 21
 175 00de FFF7FEFF 		bl	HAL_GetTick
 176 00e2 F860     		str	r0, [r7, #12]
 184:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 185:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 186:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 177              		.loc 1 186 14
 178 00e4 0BE0     		b	.L10
 179              	.L11:
 187:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 188:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 180              		.loc 1 188 15
 181 00e6 FFF7FEFF 		bl	HAL_GetTick
 182 00ea 0246     		mov	r2, r0
 183              		.loc 1 188 29
 184 00ec FB68     		ldr	r3, [r7, #12]
 185 00ee D31A     		subs	r3, r2, r3
 186              		.loc 1 188 13
 187 00f0 41F28832 		movw	r2, #5000
 188 00f4 9342     		cmp	r3, r2
 189 00f6 02D9     		bls	.L10
 189:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           {
 190:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 190              		.loc 1 190 17
 191 00f8 0323     		movs	r3, #3
 192 00fa FB74     		strb	r3, [r7, #19]
 191:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             break;
 193              		.loc 1 191 13
 194 00fc 06E0     		b	.L9
 195              	.L10:
 186:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 196              		.loc 1 186 15
 197 00fe 0C4B     		ldr	r3, .L30
 198 0100 D3F89030 		ldr	r3, [r3, #144]
 199 0104 03F00203 		and	r3, r3, #2
 186:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 200              		.loc 1 186 14
 201 0108 002B     		cmp	r3, #0
 202 010a ECD0     		beq	.L11
 203              	.L9:
 192:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/cclq3Nsc.s 			page 8


 193:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 194:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 195:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 196:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 204              		.loc 1 196 9
 205 010c FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 206 010e 002B     		cmp	r3, #0
 207 0110 0BD1     		bne	.L12
 197:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 198:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 199:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 208              		.loc 1 199 9
 209 0112 074B     		ldr	r3, .L30
 210 0114 D3F89030 		ldr	r3, [r3, #144]
 211 0118 23F44072 		bic	r2, r3, #768
 212 011c 7B68     		ldr	r3, [r7, #4]
 213 011e 1B6C     		ldr	r3, [r3, #64]
 214 0120 0349     		ldr	r1, .L30
 215 0122 1343     		orrs	r3, r3, r2
 216 0124 C1F89030 		str	r3, [r1, #144]
 217 0128 08E0     		b	.L13
 218              	.L12:
 200:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 201:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 202:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 203:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* set overall return value */
 204:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         status = ret;
 219              		.loc 1 204 16
 220 012a FB7C     		ldrb	r3, [r7, #19]
 221 012c BB74     		strb	r3, [r7, #18]
 222 012e 05E0     		b	.L13
 223              	.L31:
 224              		.align	2
 225              	.L30:
 226 0130 00100240 		.word	1073876992
 227 0134 00700040 		.word	1073770496
 228              	.L7:
 205:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 206:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 207:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     else
 208:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 209:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* set overall return value */
 210:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       status = ret;
 229              		.loc 1 210 14
 230 0138 FB7C     		ldrb	r3, [r7, #19]
 231 013a BB74     		strb	r3, [r7, #18]
 232              	.L13:
 211:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 212:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 213:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 214:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 233              		.loc 1 214 7
 234 013c 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 235 013e 012B     		cmp	r3, #1
 236 0140 05D1     		bne	.L2
 215:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 216:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
ARM GAS  /tmp/cclq3Nsc.s 			page 9


 237              		.loc 1 216 7
 238 0142 A64B     		ldr	r3, .L32
 239 0144 9B6D     		ldr	r3, [r3, #88]
 240 0146 A54A     		ldr	r2, .L32
 241 0148 23F08053 		bic	r3, r3, #268435456
 242 014c 9365     		str	r3, [r2, #88]
 243              	.L2:
 244              	.LBE2:
 217:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 218:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 219:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 220:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 221:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 245              		.loc 1 221 21
 246 014e 7B68     		ldr	r3, [r7, #4]
 247 0150 1B68     		ldr	r3, [r3]
 248              		.loc 1 221 45
 249 0152 03F00103 		and	r3, r3, #1
 250              		.loc 1 221 5
 251 0156 002B     		cmp	r3, #0
 252 0158 0AD0     		beq	.L14
 222:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 223:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 224:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 225:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 226:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 227:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 253              		.loc 1 227 5
 254 015a A04B     		ldr	r3, .L32
 255 015c D3F88830 		ldr	r3, [r3, #136]
 256 0160 23F00302 		bic	r2, r3, #3
 257 0164 7B68     		ldr	r3, [r7, #4]
 258 0166 5B68     		ldr	r3, [r3, #4]
 259 0168 9C49     		ldr	r1, .L32
 260 016a 1343     		orrs	r3, r3, r2
 261 016c C1F88830 		str	r3, [r1, #136]
 262              	.L14:
 228:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 229:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 230:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 231:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 263              		.loc 1 231 21
 264 0170 7B68     		ldr	r3, [r7, #4]
 265 0172 1B68     		ldr	r3, [r3]
 266              		.loc 1 231 45
 267 0174 03F00203 		and	r3, r3, #2
 268              		.loc 1 231 5
 269 0178 002B     		cmp	r3, #0
 270 017a 0AD0     		beq	.L15
 232:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 233:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 234:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 235:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 236:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 237:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 271              		.loc 1 237 5
 272 017c 974B     		ldr	r3, .L32
ARM GAS  /tmp/cclq3Nsc.s 			page 10


 273 017e D3F88830 		ldr	r3, [r3, #136]
 274 0182 23F00C02 		bic	r2, r3, #12
 275 0186 7B68     		ldr	r3, [r7, #4]
 276 0188 9B68     		ldr	r3, [r3, #8]
 277 018a 9449     		ldr	r1, .L32
 278 018c 1343     		orrs	r3, r3, r2
 279 018e C1F88830 		str	r3, [r1, #136]
 280              	.L15:
 238:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 239:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 240:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- USART3 clock source configuration -------------------*/
 241:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 281              		.loc 1 241 21
 282 0192 7B68     		ldr	r3, [r7, #4]
 283 0194 1B68     		ldr	r3, [r3]
 284              		.loc 1 241 45
 285 0196 03F00403 		and	r3, r3, #4
 286              		.loc 1 241 5
 287 019a 002B     		cmp	r3, #0
 288 019c 0AD0     		beq	.L16
 242:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 243:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 244:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 245:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 246:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 247:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 289              		.loc 1 247 5
 290 019e 8F4B     		ldr	r3, .L32
 291 01a0 D3F88830 		ldr	r3, [r3, #136]
 292 01a4 23F03002 		bic	r2, r3, #48
 293 01a8 7B68     		ldr	r3, [r7, #4]
 294 01aa DB68     		ldr	r3, [r3, #12]
 295 01ac 8B49     		ldr	r1, .L32
 296 01ae 1343     		orrs	r3, r3, r2
 297 01b0 C1F88830 		str	r3, [r1, #136]
 298              	.L16:
 248:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 249:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 250:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(UART4)
 251:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- UART4 clock source configuration --------------------*/
 252:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 299              		.loc 1 252 21
 300 01b4 7B68     		ldr	r3, [r7, #4]
 301 01b6 1B68     		ldr	r3, [r3]
 302              		.loc 1 252 45
 303 01b8 03F00803 		and	r3, r3, #8
 304              		.loc 1 252 5
 305 01bc 002B     		cmp	r3, #0
 306 01be 0AD0     		beq	.L17
 253:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 254:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 255:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 256:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 257:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 258:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 307              		.loc 1 258 5
 308 01c0 864B     		ldr	r3, .L32
ARM GAS  /tmp/cclq3Nsc.s 			page 11


 309 01c2 D3F88830 		ldr	r3, [r3, #136]
 310 01c6 23F0C002 		bic	r2, r3, #192
 311 01ca 7B68     		ldr	r3, [r7, #4]
 312 01cc 1B69     		ldr	r3, [r3, #16]
 313 01ce 8349     		ldr	r1, .L32
 314 01d0 1343     		orrs	r3, r3, r2
 315 01d2 C1F88830 		str	r3, [r1, #136]
 316              	.L17:
 259:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 260:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART4 */
 261:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 262:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(UART5)
 263:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 264:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- UART5 clock source configuration --------------------*/
 265:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 266:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 267:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 268:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 269:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 270:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 271:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 272:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 273:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 274:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART5 */
 275:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 276:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 277:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 317              		.loc 1 277 21
 318 01d6 7B68     		ldr	r3, [r7, #4]
 319 01d8 1B68     		ldr	r3, [r3]
 320              		.loc 1 277 45
 321 01da 03F02003 		and	r3, r3, #32
 322              		.loc 1 277 5
 323 01de 002B     		cmp	r3, #0
 324 01e0 0AD0     		beq	.L18
 278:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 279:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 280:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 281:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 282:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 283:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 325              		.loc 1 283 5
 326 01e2 7E4B     		ldr	r3, .L32
 327 01e4 D3F88830 		ldr	r3, [r3, #136]
 328 01e8 23F44062 		bic	r2, r3, #3072
 329 01ec 7B68     		ldr	r3, [r7, #4]
 330 01ee 5B69     		ldr	r3, [r3, #20]
 331 01f0 7A49     		ldr	r1, .L32
 332 01f2 1343     		orrs	r3, r3, r2
 333 01f4 C1F88830 		str	r3, [r1, #136]
 334              	.L18:
 284:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 285:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 286:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 287:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 335              		.loc 1 287 21
 336 01f8 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cclq3Nsc.s 			page 12


 337 01fa 1B68     		ldr	r3, [r3]
 338              		.loc 1 287 45
 339 01fc 03F04003 		and	r3, r3, #64
 340              		.loc 1 287 5
 341 0200 002B     		cmp	r3, #0
 342 0202 0AD0     		beq	.L19
 288:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 289:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 290:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 291:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 292:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 293:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 343              		.loc 1 293 5
 344 0204 754B     		ldr	r3, .L32
 345 0206 D3F88830 		ldr	r3, [r3, #136]
 346 020a 23F44052 		bic	r2, r3, #12288
 347 020e 7B68     		ldr	r3, [r7, #4]
 348 0210 9B69     		ldr	r3, [r3, #24]
 349 0212 7249     		ldr	r1, .L32
 350 0214 1343     		orrs	r3, r3, r2
 351 0216 C1F88830 		str	r3, [r1, #136]
 352              	.L19:
 294:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 295:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 296:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- I2C2 clock source configuration ---------------------*/
 297:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 353              		.loc 1 297 21
 354 021a 7B68     		ldr	r3, [r7, #4]
 355 021c 1B68     		ldr	r3, [r3]
 356              		.loc 1 297 45
 357 021e 03F08003 		and	r3, r3, #128
 358              		.loc 1 297 5
 359 0222 002B     		cmp	r3, #0
 360 0224 0AD0     		beq	.L20
 298:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 299:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 300:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 301:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 302:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 303:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 361              		.loc 1 303 5
 362 0226 6D4B     		ldr	r3, .L32
 363 0228 D3F88830 		ldr	r3, [r3, #136]
 364 022c 23F44042 		bic	r2, r3, #49152
 365 0230 7B68     		ldr	r3, [r7, #4]
 366 0232 DB69     		ldr	r3, [r3, #28]
 367 0234 6949     		ldr	r1, .L32
 368 0236 1343     		orrs	r3, r3, r2
 369 0238 C1F88830 		str	r3, [r1, #136]
 370              	.L20:
 304:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 305:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 306:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- I2C3 clock source configuration ---------------------*/
 307:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 371              		.loc 1 307 21
 372 023c 7B68     		ldr	r3, [r7, #4]
 373 023e 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cclq3Nsc.s 			page 13


 374              		.loc 1 307 45
 375 0240 03F48073 		and	r3, r3, #256
 376              		.loc 1 307 5
 377 0244 002B     		cmp	r3, #0
 378 0246 0AD0     		beq	.L21
 308:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 309:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 310:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 311:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 312:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 313:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 379              		.loc 1 313 5
 380 0248 644B     		ldr	r3, .L32
 381 024a D3F88830 		ldr	r3, [r3, #136]
 382 024e 23F44032 		bic	r2, r3, #196608
 383 0252 7B68     		ldr	r3, [r7, #4]
 384 0254 1B6A     		ldr	r3, [r3, #32]
 385 0256 6149     		ldr	r1, .L32
 386 0258 1343     		orrs	r3, r3, r2
 387 025a C1F88830 		str	r3, [r1, #136]
 388              	.L21:
 314:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 315:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 316:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(I2C4)  
 317:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 318:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- I2C4 clock source configuration ---------------------*/
 319:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 320:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 321:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 322:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 323:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 324:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the I2C4 clock source */
 325:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 326:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 327:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 328:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 329:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 330:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration ---------------------*/
 331:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 389              		.loc 1 331 21
 390 025e 7B68     		ldr	r3, [r7, #4]
 391 0260 1B68     		ldr	r3, [r3]
 392              		.loc 1 331 45
 393 0262 03F40073 		and	r3, r3, #512
 394              		.loc 1 331 5
 395 0266 002B     		cmp	r3, #0
 396 0268 0AD0     		beq	.L22
 332:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 333:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 334:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
 335:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 336:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the LPTIM1 clock source */
 337:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 397              		.loc 1 337 5
 398 026a 5C4B     		ldr	r3, .L32
 399 026c D3F88830 		ldr	r3, [r3, #136]
 400 0270 23F44022 		bic	r2, r3, #786432
ARM GAS  /tmp/cclq3Nsc.s 			page 14


 401 0274 7B68     		ldr	r3, [r7, #4]
 402 0276 5B6A     		ldr	r3, [r3, #36]
 403 0278 5849     		ldr	r1, .L32
 404 027a 1343     		orrs	r3, r3, r2
 405 027c C1F88830 		str	r3, [r1, #136]
 406              	.L22:
 338:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 339:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 340:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- SAI1 clock source configuration ---------------------*/
 341:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 407              		.loc 1 341 21
 408 0280 7B68     		ldr	r3, [r7, #4]
 409 0282 1B68     		ldr	r3, [r3]
 410              		.loc 1 341 45
 411 0284 03F48063 		and	r3, r3, #1024
 412              		.loc 1 341 5
 413 0288 002B     		cmp	r3, #0
 414 028a 15D0     		beq	.L23
 342:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 343:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 344:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 345:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 346:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the SAI1 interface clock source */
 347:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 415              		.loc 1 347 5
 416 028c 534B     		ldr	r3, .L32
 417 028e D3F88830 		ldr	r3, [r3, #136]
 418 0292 23F44012 		bic	r2, r3, #3145728
 419 0296 7B68     		ldr	r3, [r7, #4]
 420 0298 9B6A     		ldr	r3, [r3, #40]
 421 029a 5049     		ldr	r1, .L32
 422 029c 1343     		orrs	r3, r3, r2
 423 029e C1F88830 		str	r3, [r1, #136]
 348:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     
 349:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 424              		.loc 1 349 21
 425 02a2 7B68     		ldr	r3, [r7, #4]
 426 02a4 9B6A     		ldr	r3, [r3, #40]
 427              		.loc 1 349 7
 428 02a6 B3F5801F 		cmp	r3, #1048576
 429 02aa 05D1     		bne	.L23
 350:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 351:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 352:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 430              		.loc 1 352 7
 431 02ac 4B4B     		ldr	r3, .L32
 432 02ae DB68     		ldr	r3, [r3, #12]
 433 02b0 4A4A     		ldr	r2, .L32
 434 02b2 43F48013 		orr	r3, r3, #1048576
 435 02b6 D360     		str	r3, [r2, #12]
 436              	.L23:
 353:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 354:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 355:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 356:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- I2S clock source configuration ---------------------*/
 357:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 437              		.loc 1 357 21
ARM GAS  /tmp/cclq3Nsc.s 			page 15


 438 02b8 7B68     		ldr	r3, [r7, #4]
 439 02ba 1B68     		ldr	r3, [r3]
 440              		.loc 1 357 45
 441 02bc 03F40063 		and	r3, r3, #2048
 442              		.loc 1 357 5
 443 02c0 002B     		cmp	r3, #0
 444 02c2 15D0     		beq	.L24
 358:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 359:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 360:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 361:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 362:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the I2S interface clock source */
 363:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 445              		.loc 1 363 5
 446 02c4 454B     		ldr	r3, .L32
 447 02c6 D3F88830 		ldr	r3, [r3, #136]
 448 02ca 23F44002 		bic	r2, r3, #12582912
 449 02ce 7B68     		ldr	r3, [r7, #4]
 450 02d0 DB6A     		ldr	r3, [r3, #44]
 451 02d2 4249     		ldr	r1, .L32
 452 02d4 1343     		orrs	r3, r3, r2
 453 02d6 C1F88830 		str	r3, [r1, #136]
 364:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     
 365:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 454              		.loc 1 365 21
 455 02da 7B68     		ldr	r3, [r7, #4]
 456 02dc DB6A     		ldr	r3, [r3, #44]
 457              		.loc 1 365 7
 458 02de B3F5800F 		cmp	r3, #4194304
 459 02e2 05D1     		bne	.L24
 366:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 367:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 368:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 460              		.loc 1 368 7
 461 02e4 3D4B     		ldr	r3, .L32
 462 02e6 DB68     		ldr	r3, [r3, #12]
 463 02e8 3C4A     		ldr	r2, .L32
 464 02ea 43F48013 		orr	r3, r3, #1048576
 465 02ee D360     		str	r3, [r2, #12]
 466              	.L24:
 369:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 370:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 371:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 372:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(FDCAN1)
 373:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- FDCAN clock source configuration ---------------------*/
 374:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 467              		.loc 1 374 21
 468 02f0 7B68     		ldr	r3, [r7, #4]
 469 02f2 1B68     		ldr	r3, [r3]
 470              		.loc 1 374 45
 471 02f4 03F48053 		and	r3, r3, #4096
 472              		.loc 1 374 5
 473 02f8 002B     		cmp	r3, #0
 474 02fa 15D0     		beq	.L25
 375:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 376:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 377:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));
ARM GAS  /tmp/cclq3Nsc.s 			page 16


 378:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 379:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the FDCAN interface clock source */
 380:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 475              		.loc 1 380 5
 476 02fc 374B     		ldr	r3, .L32
 477 02fe D3F88830 		ldr	r3, [r3, #136]
 478 0302 23F04072 		bic	r2, r3, #50331648
 479 0306 7B68     		ldr	r3, [r7, #4]
 480 0308 1B6B     		ldr	r3, [r3, #48]
 481 030a 3449     		ldr	r1, .L32
 482 030c 1343     		orrs	r3, r3, r2
 483 030e C1F88830 		str	r3, [r1, #136]
 381:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     
 382:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 484              		.loc 1 382 21
 485 0312 7B68     		ldr	r3, [r7, #4]
 486 0314 1B6B     		ldr	r3, [r3, #48]
 487              		.loc 1 382 7
 488 0316 B3F1807F 		cmp	r3, #16777216
 489 031a 05D1     		bne	.L25
 383:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 384:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 385:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 490              		.loc 1 385 7
 491 031c 2F4B     		ldr	r3, .L32
 492 031e DB68     		ldr	r3, [r3, #12]
 493 0320 2E4A     		ldr	r2, .L32
 494 0322 43F48013 		orr	r3, r3, #1048576
 495 0326 D360     		str	r3, [r2, #12]
 496              	.L25:
 386:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 387:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 388:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* FDCAN1 */
 389:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 390:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(USB)
 391:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 392:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ----------------------*/
 393:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 497              		.loc 1 393 21
 498 0328 7B68     		ldr	r3, [r7, #4]
 499 032a 1B68     		ldr	r3, [r3]
 500              		.loc 1 393 45
 501 032c 03F40053 		and	r3, r3, #8192
 502              		.loc 1 393 5
 503 0330 002B     		cmp	r3, #0
 504 0332 15D0     		beq	.L26
 394:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 395:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 396:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 505              		.loc 1 396 5
 506 0334 294B     		ldr	r3, .L32
 507 0336 D3F88830 		ldr	r3, [r3, #136]
 508 033a 23F04062 		bic	r2, r3, #201326592
 509 033e 7B68     		ldr	r3, [r7, #4]
 510 0340 5B6B     		ldr	r3, [r3, #52]
 511 0342 2649     		ldr	r1, .L32
 512 0344 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/cclq3Nsc.s 			page 17


 513 0346 C1F88830 		str	r3, [r1, #136]
 397:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 398:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 514              		.loc 1 398 21
 515 034a 7B68     		ldr	r3, [r7, #4]
 516 034c 5B6B     		ldr	r3, [r3, #52]
 517              		.loc 1 398 7
 518 034e B3F1006F 		cmp	r3, #134217728
 519 0352 05D1     		bne	.L26
 399:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 400:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 401:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 520              		.loc 1 401 7
 521 0354 214B     		ldr	r3, .L32
 522 0356 DB68     		ldr	r3, [r3, #12]
 523 0358 204A     		ldr	r2, .L32
 524 035a 43F48013 		orr	r3, r3, #1048576
 525 035e D360     		str	r3, [r2, #12]
 526              	.L26:
 402:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 403:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 404:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 405:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* USB */
 406:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 407:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 408:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 527              		.loc 1 408 21
 528 0360 7B68     		ldr	r3, [r7, #4]
 529 0362 1B68     		ldr	r3, [r3]
 530              		.loc 1 408 45
 531 0364 03F48043 		and	r3, r3, #16384
 532              		.loc 1 408 5
 533 0368 002B     		cmp	r3, #0
 534 036a 15D0     		beq	.L27
 409:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 410:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 411:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 535              		.loc 1 411 5
 536 036c 1B4B     		ldr	r3, .L32
 537 036e D3F88830 		ldr	r3, [r3, #136]
 538 0372 23F04062 		bic	r2, r3, #201326592
 539 0376 7B68     		ldr	r3, [r7, #4]
 540 0378 9B6B     		ldr	r3, [r3, #56]
 541 037a 1849     		ldr	r1, .L32
 542 037c 1343     		orrs	r3, r3, r2
 543 037e C1F88830 		str	r3, [r1, #136]
 412:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 413:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 544              		.loc 1 413 21
 545 0382 7B68     		ldr	r3, [r7, #4]
 546 0384 9B6B     		ldr	r3, [r3, #56]
 547              		.loc 1 413 7
 548 0386 B3F1006F 		cmp	r3, #134217728
 549 038a 05D1     		bne	.L27
 414:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 415:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 416:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
ARM GAS  /tmp/cclq3Nsc.s 			page 18


 550              		.loc 1 416 7
 551 038c 134B     		ldr	r3, .L32
 552 038e DB68     		ldr	r3, [r3, #12]
 553 0390 124A     		ldr	r2, .L32
 554 0392 43F48013 		orr	r3, r3, #1048576
 555 0396 D360     		str	r3, [r2, #12]
 556              	.L27:
 417:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 418:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 419:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 420:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- ADC12 clock source configuration ----------------------*/
 421:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 557              		.loc 1 421 21
 558 0398 7B68     		ldr	r3, [r7, #4]
 559 039a 1B68     		ldr	r3, [r3]
 560              		.loc 1 421 45
 561 039c 03F40043 		and	r3, r3, #32768
 562              		.loc 1 421 5
 563 03a0 002B     		cmp	r3, #0
 564 03a2 15D0     		beq	.L28
 422:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 423:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 424:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));
 425:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 426:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the ADC12 interface clock source */
 427:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 565              		.loc 1 427 5
 566 03a4 0D4B     		ldr	r3, .L32
 567 03a6 D3F88830 		ldr	r3, [r3, #136]
 568 03aa 23F04052 		bic	r2, r3, #805306368
 569 03ae 7B68     		ldr	r3, [r7, #4]
 570 03b0 DB6B     		ldr	r3, [r3, #60]
 571 03b2 0A49     		ldr	r1, .L32
 572 03b4 1343     		orrs	r3, r3, r2
 573 03b6 C1F88830 		str	r3, [r1, #136]
 428:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     
 429:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 574              		.loc 1 429 21
 575 03ba 7B68     		ldr	r3, [r7, #4]
 576 03bc DB6B     		ldr	r3, [r3, #60]
 577              		.loc 1 429 7
 578 03be B3F1805F 		cmp	r3, #268435456
 579 03c2 05D1     		bne	.L28
 430:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 431:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Enable PLLADCCLK output */
 432:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 580              		.loc 1 432 7
 581 03c4 054B     		ldr	r3, .L32
 582 03c6 DB68     		ldr	r3, [r3, #12]
 583 03c8 044A     		ldr	r2, .L32
 584 03ca 43F48033 		orr	r3, r3, #65536
 585 03ce D360     		str	r3, [r2, #12]
 586              	.L28:
 433:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 434:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 435:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   
 436:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(ADC345_COMMON)
ARM GAS  /tmp/cclq3Nsc.s 			page 19


 437:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- ADC345 clock source configuration ----------------------*/
 438:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 439:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 440:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 441:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));
 442:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 443:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the ADC345 interface clock source */
 444:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 445:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     
 446:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 447:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 448:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Enable PLLADCCLK output */
 449:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 450:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 451:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 452:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* ADC345_COMMON */
 453:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 454:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(QUADSPI)
 455:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 456:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /*-------------------------- QuadSPIx clock source configuration ----------------*/
 457:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 458:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 459:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check the parameters */
 460:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));
 461:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 462:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Configure the QuadSPI clock source */
 463:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 464:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 465:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 466:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 467:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 468:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 469:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 470:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 471:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 472:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* QUADSPI */
 473:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 474:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   return status;
 587              		.loc 1 474 10
 588 03d0 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 475:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 589              		.loc 1 475 1
 590 03d2 1846     		mov	r0, r3
 591 03d4 1837     		adds	r7, r7, #24
 592              	.LCFI3:
 593              		.cfi_def_cfa_offset 8
 594 03d6 BD46     		mov	sp, r7
 595              	.LCFI4:
 596              		.cfi_def_cfa_register 13
 597              		@ sp needed
 598 03d8 80BD     		pop	{r7, pc}
 599              	.L33:
 600 03da 00BF     		.align	2
 601              	.L32:
 602 03dc 00100240 		.word	1073876992
 603              		.cfi_endproc
 604              	.LFE132:
ARM GAS  /tmp/cclq3Nsc.s 			page 20


 606              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 607              		.align	1
 608              		.global	HAL_RCCEx_GetPeriphCLKConfig
 609              		.syntax unified
 610              		.thumb
 611              		.thumb_func
 612              		.fpu fpv4-sp-d16
 614              	HAL_RCCEx_GetPeriphCLKConfig:
 615              	.LFB133:
 476:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 477:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
 478:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 479:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 480:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 481:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         clocks(USART1, USART2, USART3, UART4, UART5, LPUART1, I2C1, I2C2, I2C3, I2C4,
 482:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         LPTIM1, SAI1, I2Sx, FDCANx, USB, RNG, ADCx, RTC, QSPI).
 483:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
 484:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
 485:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 486:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 616              		.loc 1 486 1
 617              		.cfi_startproc
 618              		@ args = 0, pretend = 0, frame = 8
 619              		@ frame_needed = 1, uses_anonymous_args = 0
 620              		@ link register save eliminated.
 621 0000 80B4     		push	{r7}
 622              	.LCFI5:
 623              		.cfi_def_cfa_offset 4
 624              		.cfi_offset 7, -4
 625 0002 83B0     		sub	sp, sp, #12
 626              	.LCFI6:
 627              		.cfi_def_cfa_offset 16
 628 0004 00AF     		add	r7, sp, #0
 629              	.LCFI7:
 630              		.cfi_def_cfa_register 7
 631 0006 7860     		str	r0, [r7, #4]
 487:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 488:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 489:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(STM32G474xx) || defined(STM32G484xx)
 490:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 491:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 492:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_UART5   | \
 493:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 494:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C4    | \
 495:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCL
 496:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCL
 497:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_QSPI    | \
 498:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC;
 499:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #elif defined(STM32G491xx) || defined(STM32G4A1xx)
 500:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 501:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 502:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_UART5   | \
 503:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 504:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCL
 505:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCL
 506:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_QSPI    | \
 507:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC;
ARM GAS  /tmp/cclq3Nsc.s 			page 21


 508:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 509:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #elif defined(STM32G473xx) || defined(STM32G483xx)
 510:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 511:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 512:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_UART5   | \
 513:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 514:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C4    | \
 515:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCL
 516:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCL
 517:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_QSPI    | \
 518:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC;
 519:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 520:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #elif defined(STM32G471xx)
 521:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 522:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 523:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_UART5   | \
 524:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 525:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C4    | \
 526:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCL
 527:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCL
 528:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC;
 529:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #elif defined(STM32G431xx) || defined(STM32G441xx)
 530:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 531:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 632              		.loc 1 531 39
 633 0008 7B68     		ldr	r3, [r7, #4]
 634 000a 3C4A     		ldr	r2, .L35
 635 000c 1A60     		str	r2, [r3]
 532:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 533:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCL
 534:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCL
 535:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC;
 536:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #elif defined(STM32GBK1CB)
 537:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 538:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 539:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 540:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCL
 541:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCL
 542:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC;
 543:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 544:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* STM32G431xx */
 545:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 546:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 547:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 548:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 636              		.loc 1 548 42
 637 000e 3C4B     		ldr	r3, .L35+4
 638 0010 D3F88830 		ldr	r3, [r3, #136]
 639 0014 03F00302 		and	r2, r3, #3
 640              		.loc 1 548 40
 641 0018 7B68     		ldr	r3, [r7, #4]
 642 001a 5A60     		str	r2, [r3, #4]
 549:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 550:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 643              		.loc 1 550 42
 644 001c 384B     		ldr	r3, .L35+4
 645 001e D3F88830 		ldr	r3, [r3, #136]
ARM GAS  /tmp/cclq3Nsc.s 			page 22


 646 0022 03F00C02 		and	r2, r3, #12
 647              		.loc 1 550 40
 648 0026 7B68     		ldr	r3, [r7, #4]
 649 0028 9A60     		str	r2, [r3, #8]
 551:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the USART3 clock source ---------------------------------------------*/
 552:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 650              		.loc 1 552 42
 651 002a 354B     		ldr	r3, .L35+4
 652 002c D3F88830 		ldr	r3, [r3, #136]
 653 0030 03F03002 		and	r2, r3, #48
 654              		.loc 1 552 40
 655 0034 7B68     		ldr	r3, [r7, #4]
 656 0036 DA60     		str	r2, [r3, #12]
 553:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 554:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(UART4)
 555:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the UART4 clock source ----------------------------------------------*/
 556:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 657              		.loc 1 556 42
 658 0038 314B     		ldr	r3, .L35+4
 659 003a D3F88830 		ldr	r3, [r3, #136]
 660 003e 03F0C002 		and	r2, r3, #192
 661              		.loc 1 556 40
 662 0042 7B68     		ldr	r3, [r7, #4]
 663 0044 1A61     		str	r2, [r3, #16]
 557:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART4 */
 558:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 559:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(UART5)
 560:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the UART5 clock source ----------------------------------------------*/
 561:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 562:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART5 */
 563:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   
 564:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 565:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 664              		.loc 1 565 42
 665 0046 2E4B     		ldr	r3, .L35+4
 666 0048 D3F88830 		ldr	r3, [r3, #136]
 667 004c 03F44062 		and	r2, r3, #3072
 668              		.loc 1 565 40
 669 0050 7B68     		ldr	r3, [r7, #4]
 670 0052 5A61     		str	r2, [r3, #20]
 566:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 567:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 568:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 671              		.loc 1 568 42
 672 0054 2A4B     		ldr	r3, .L35+4
 673 0056 D3F88830 		ldr	r3, [r3, #136]
 674 005a 03F44052 		and	r2, r3, #12288
 675              		.loc 1 568 40
 676 005e 7B68     		ldr	r3, [r7, #4]
 677 0060 9A61     		str	r2, [r3, #24]
 569:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 570:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the I2C2 clock source ----------------------------------------------*/
 571:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 678              		.loc 1 571 42
 679 0062 274B     		ldr	r3, .L35+4
 680 0064 D3F88830 		ldr	r3, [r3, #136]
 681 0068 03F44042 		and	r2, r3, #49152
ARM GAS  /tmp/cclq3Nsc.s 			page 23


 682              		.loc 1 571 40
 683 006c 7B68     		ldr	r3, [r7, #4]
 684 006e DA61     		str	r2, [r3, #28]
 572:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 573:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the I2C3 clock source -----------------------------------------------*/
 574:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 685              		.loc 1 574 42
 686 0070 234B     		ldr	r3, .L35+4
 687 0072 D3F88830 		ldr	r3, [r3, #136]
 688 0076 03F44032 		and	r2, r3, #196608
 689              		.loc 1 574 40
 690 007a 7B68     		ldr	r3, [r7, #4]
 691 007c 1A62     		str	r2, [r3, #32]
 575:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 576:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(I2C4)
 577:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the I2C4 clock source -----------------------------------------------*/
 578:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
 579:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 580:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 581:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
 582:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 692              		.loc 1 582 42
 693 007e 204B     		ldr	r3, .L35+4
 694 0080 D3F88830 		ldr	r3, [r3, #136]
 695 0084 03F44022 		and	r2, r3, #786432
 696              		.loc 1 582 40
 697 0088 7B68     		ldr	r3, [r7, #4]
 698 008a 5A62     		str	r2, [r3, #36]
 583:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 584:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
 585:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 699              		.loc 1 585 42
 700 008c 1C4B     		ldr	r3, .L35+4
 701 008e D3F88830 		ldr	r3, [r3, #136]
 702 0092 03F44012 		and	r2, r3, #3145728
 703              		.loc 1 585 40
 704 0096 7B68     		ldr	r3, [r7, #4]
 705 0098 9A62     		str	r2, [r3, #40]
 586:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 587:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the I2S clock source -----------------------------------------------*/
 588:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->I2sClockSelection    = __HAL_RCC_GET_I2S_SOURCE();
 706              		.loc 1 588 41
 707 009a 194B     		ldr	r3, .L35+4
 708 009c D3F88830 		ldr	r3, [r3, #136]
 709 00a0 03F44002 		and	r2, r3, #12582912
 710              		.loc 1 588 39
 711 00a4 7B68     		ldr	r3, [r7, #4]
 712 00a6 DA62     		str	r2, [r3, #44]
 589:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 590:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(FDCAN1)
 591:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source -----------------------------------------------*/
 592:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->FdcanClockSelection    = __HAL_RCC_GET_FDCAN_SOURCE();
 713              		.loc 1 592 43
 714 00a8 154B     		ldr	r3, .L35+4
 715 00aa D3F88830 		ldr	r3, [r3, #136]
 716 00ae 03F04072 		and	r2, r3, #50331648
 717              		.loc 1 592 41
ARM GAS  /tmp/cclq3Nsc.s 			page 24


 718 00b2 7B68     		ldr	r3, [r7, #4]
 719 00b4 1A63     		str	r2, [r3, #48]
 593:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* FDCAN1 */
 594:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 595:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(USB)
 596:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
 597:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 720              		.loc 1 597 40
 721 00b6 124B     		ldr	r3, .L35+4
 722 00b8 D3F88830 		ldr	r3, [r3, #136]
 723 00bc 03F04062 		and	r2, r3, #201326592
 724              		.loc 1 597 38
 725 00c0 7B68     		ldr	r3, [r7, #4]
 726 00c2 5A63     		str	r2, [r3, #52]
 598:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* USB */
 599:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 600:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
 601:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 727              		.loc 1 601 40
 728 00c4 0E4B     		ldr	r3, .L35+4
 729 00c6 D3F88830 		ldr	r3, [r3, #136]
 730 00ca 03F04062 		and	r2, r3, #201326592
 731              		.loc 1 601 38
 732 00ce 7B68     		ldr	r3, [r7, #4]
 733 00d0 9A63     		str	r2, [r3, #56]
 602:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 603:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the ADC12 clock source -----------------------------------------------*/
 604:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Adc12ClockSelection     = __HAL_RCC_GET_ADC12_SOURCE();
 734              		.loc 1 604 44
 735 00d2 0B4B     		ldr	r3, .L35+4
 736 00d4 D3F88830 		ldr	r3, [r3, #136]
 737 00d8 03F04052 		and	r2, r3, #805306368
 738              		.loc 1 604 42
 739 00dc 7B68     		ldr	r3, [r7, #4]
 740 00de DA63     		str	r2, [r3, #60]
 605:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 606:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(ADC345_COMMON)
 607:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the ADC345 clock source ----------------------------------------------*/
 608:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->Adc345ClockSelection     = __HAL_RCC_GET_ADC345_SOURCE();
 609:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* ADC345_COMMON */
 610:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 611:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(QUADSPI)
 612:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the QuadSPIclock source --------------------------------------------*/
 613:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->QspiClockSelection = __HAL_RCC_GET_QSPI_SOURCE();
 614:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* QUADSPI */
 615:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 616:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
 617:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 741              		.loc 1 617 42
 742 00e0 074B     		ldr	r3, .L35+4
 743 00e2 D3F89030 		ldr	r3, [r3, #144]
 744 00e6 03F44072 		and	r2, r3, #768
 745              		.loc 1 617 40
 746 00ea 7B68     		ldr	r3, [r7, #4]
 747 00ec 1A64     		str	r2, [r3, #64]
 618:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 619:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
ARM GAS  /tmp/cclq3Nsc.s 			page 25


 748              		.loc 1 619 1
 749 00ee 00BF     		nop
 750 00f0 0C37     		adds	r7, r7, #12
 751              	.LCFI8:
 752              		.cfi_def_cfa_offset 4
 753 00f2 BD46     		mov	sp, r7
 754              	.LCFI9:
 755              		.cfi_def_cfa_register 13
 756              		@ sp needed
 757 00f4 5DF8047B 		ldr	r7, [sp], #4
 758              	.LCFI10:
 759              		.cfi_restore 7
 760              		.cfi_def_cfa_offset 0
 761 00f8 7047     		bx	lr
 762              	.L36:
 763 00fa 00BF     		.align	2
 764              	.L35:
 765 00fc EFFF0800 		.word	589807
 766 0100 00100240 		.word	1073876992
 767              		.cfi_endproc
 768              	.LFE133:
 770              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 771              		.align	1
 772              		.global	HAL_RCCEx_GetPeriphCLKFreq
 773              		.syntax unified
 774              		.thumb
 775              		.thumb_func
 776              		.fpu fpv4-sp-d16
 778              	HAL_RCCEx_GetPeriphCLKFreq:
 779              	.LFB134:
 620:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 621:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
 622:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLL
 623:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 624:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
 625:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 626:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 627:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock
 628:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock
 629:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
 630:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
 631:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 632:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 633:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 634:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
 635:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 636:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 637:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock
 638:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S  SPI peripheral clock
 639:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_FDCAN  FDCAN peripheral clock (only for devices with FDCAN)
 640:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 641:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 642:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC12  ADC1 and ADC2 peripheral clock
 643:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC345  ADC3, ADC4 and ADC5 peripheral clock (only for devic
 644:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_QSPI  QSPI peripheral clock (only for devices with QSPI)
 645:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 646:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
ARM GAS  /tmp/cclq3Nsc.s 			page 26


 647:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
 648:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 649:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 780              		.loc 1 649 1
 781              		.cfi_startproc
 782              		@ args = 0, pretend = 0, frame = 32
 783              		@ frame_needed = 1, uses_anonymous_args = 0
 784 0000 80B5     		push	{r7, lr}
 785              	.LCFI11:
 786              		.cfi_def_cfa_offset 8
 787              		.cfi_offset 7, -8
 788              		.cfi_offset 14, -4
 789 0002 88B0     		sub	sp, sp, #32
 790              	.LCFI12:
 791              		.cfi_def_cfa_offset 40
 792 0004 00AF     		add	r7, sp, #0
 793              	.LCFI13:
 794              		.cfi_def_cfa_register 7
 795 0006 7860     		str	r0, [r7, #4]
 650:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 796              		.loc 1 650 12
 797 0008 0023     		movs	r3, #0
 798 000a FB61     		str	r3, [r7, #28]
 651:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t srcclk;
 652:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t pllvco, plln, pllp;
 653:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 654:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check the parameters */
 655:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 656:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 657:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_RTC)
 799              		.loc 1 657 5
 800 000c 7B68     		ldr	r3, [r7, #4]
 801 000e B3F5002F 		cmp	r3, #524288
 802 0012 36D1     		bne	.L38
 658:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 659:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Get the current RTC source */
 660:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 803              		.loc 1 660 14
 804 0014 AC4B     		ldr	r3, .L135
 805 0016 D3F89030 		ldr	r3, [r3, #144]
 806              		.loc 1 660 12
 807 001a 03F44073 		and	r3, r3, #768
 808 001e 3B61     		str	r3, [r7, #16]
 661:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 662:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check if LSE is ready and if RTC clock selection is LSE */
 663:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 809              		.loc 1 663 10
 810 0020 A94B     		ldr	r3, .L135
 811 0022 D3F89030 		ldr	r3, [r3, #144]
 812 0026 03F00203 		and	r3, r3, #2
 813              		.loc 1 663 8
 814 002a 022B     		cmp	r3, #2
 815 002c 08D1     		bne	.L39
 816              		.loc 1 663 54 discriminator 1
 817 002e 3B69     		ldr	r3, [r7, #16]
 818 0030 B3F5807F 		cmp	r3, #256
 819 0034 04D1     		bne	.L39
ARM GAS  /tmp/cclq3Nsc.s 			page 27


 664:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 665:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       frequency = LSE_VALUE;
 820              		.loc 1 665 17
 821 0036 4FF40043 		mov	r3, #32768
 822 003a FB61     		str	r3, [r7, #28]
 823 003c 00F02ABC 		b	.L42
 824              	.L39:
 666:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 667:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check if LSI is ready and if RTC clock selection is LSI */
 668:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 825              		.loc 1 668 15
 826 0040 A14B     		ldr	r3, .L135
 827 0042 D3F89430 		ldr	r3, [r3, #148]
 828 0046 03F00203 		and	r3, r3, #2
 829              		.loc 1 668 13
 830 004a 022B     		cmp	r3, #2
 831 004c 08D1     		bne	.L41
 832              		.loc 1 668 57 discriminator 1
 833 004e 3B69     		ldr	r3, [r7, #16]
 834 0050 B3F5007F 		cmp	r3, #512
 835 0054 04D1     		bne	.L41
 669:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 670:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       frequency = LSI_VALUE;
 836              		.loc 1 670 17
 837 0056 4FF4FA43 		mov	r3, #32000
 838 005a FB61     		str	r3, [r7, #28]
 839 005c 00F01ABC 		b	.L42
 840              	.L41:
 671:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 672:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
 673:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 841              		.loc 1 673 15
 842 0060 994B     		ldr	r3, .L135
 843 0062 1B68     		ldr	r3, [r3]
 844 0064 03F40033 		and	r3, r3, #131072
 845              		.loc 1 673 13
 846 0068 B3F5003F 		cmp	r3, #131072
 847 006c 40F01284 		bne	.L42
 848              		.loc 1 673 55 discriminator 1
 849 0070 3B69     		ldr	r3, [r7, #16]
 850 0072 B3F5407F 		cmp	r3, #768
 851 0076 40F00D84 		bne	.L42
 674:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 675:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       frequency = HSE_VALUE / 32U;
 852              		.loc 1 675 17
 853 007a 944B     		ldr	r3, .L135+4
 854 007c FB61     		str	r3, [r7, #28]
 855 007e 00F009BC 		b	.L42
 856              	.L38:
 676:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 677:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Clock not enabled for RTC*/
 678:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     else
 679:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 680:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* nothing to do: frequency already initialized to 0 */
 681:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 682:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
 683:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   else
ARM GAS  /tmp/cclq3Nsc.s 			page 28


 684:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
 685:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
 686:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 687:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
 688:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 857              		.loc 1 688 8
 858 0082 914B     		ldr	r3, .L135
 859 0084 DB68     		ldr	r3, [r3, #12]
 860 0086 03F00303 		and	r3, r3, #3
 861              		.loc 1 688 7
 862 008a 022B     		cmp	r3, #2
 863 008c 0CD1     		bne	.L43
 689:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 690:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 864              		.loc 1 690 10
 865 008e 8E4B     		ldr	r3, .L135
 866 0090 1B68     		ldr	r3, [r3]
 867 0092 03F48063 		and	r3, r3, #1024
 868              		.loc 1 690 9
 869 0096 B3F5806F 		cmp	r3, #1024
 870 009a 02D1     		bne	.L44
 691:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 692:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         pllvco = HSI_VALUE;
 871              		.loc 1 692 16
 872 009c 8C4B     		ldr	r3, .L135+8
 873 009e BB61     		str	r3, [r7, #24]
 874 00a0 17E0     		b	.L45
 875              	.L44:
 693:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 694:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 695:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 696:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         pllvco = 0U;
 876              		.loc 1 696 16
 877 00a2 0023     		movs	r3, #0
 878 00a4 BB61     		str	r3, [r7, #24]
 879 00a6 14E0     		b	.L45
 880              	.L43:
 697:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 698:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 699:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 881              		.loc 1 699 13
 882 00a8 874B     		ldr	r3, .L135
 883 00aa DB68     		ldr	r3, [r3, #12]
 884 00ac 03F00303 		and	r3, r3, #3
 885              		.loc 1 699 12
 886 00b0 032B     		cmp	r3, #3
 887 00b2 0CD1     		bne	.L46
 700:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 701:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 888              		.loc 1 701 10
 889 00b4 844B     		ldr	r3, .L135
 890 00b6 1B68     		ldr	r3, [r3]
 891 00b8 03F40033 		and	r3, r3, #131072
 892              		.loc 1 701 9
 893 00bc B3F5003F 		cmp	r3, #131072
 894 00c0 02D1     		bne	.L47
 702:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cclq3Nsc.s 			page 29


 703:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         pllvco = HSE_VALUE;
 895              		.loc 1 703 16
 896 00c2 844B     		ldr	r3, .L135+12
 897 00c4 BB61     		str	r3, [r7, #24]
 898 00c6 04E0     		b	.L45
 899              	.L47:
 704:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 705:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 706:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 707:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         pllvco = 0U;
 900              		.loc 1 707 16
 901 00c8 0023     		movs	r3, #0
 902 00ca BB61     		str	r3, [r7, #24]
 903 00cc 01E0     		b	.L45
 904              	.L46:
 708:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 709:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 710:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     else /* No source */
 711:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 712:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       pllvco = 0U;
 905              		.loc 1 712 14
 906 00ce 0023     		movs	r3, #0
 907 00d0 BB61     		str	r3, [r7, #24]
 908              	.L45:
 713:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
 714:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 715:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* f(PLL Source) / PLLM */
 716:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 909              		.loc 1 716 26
 910 00d2 7D4B     		ldr	r3, .L135
 911 00d4 DB68     		ldr	r3, [r3, #12]
 912              		.loc 1 716 67
 913 00d6 1B09     		lsrs	r3, r3, #4
 914 00d8 03F00F03 		and	r3, r3, #15
 915              		.loc 1 716 92
 916 00dc 0133     		adds	r3, r3, #1
 917              		.loc 1 716 12
 918 00de BA69     		ldr	r2, [r7, #24]
 919 00e0 B2FBF3F3 		udiv	r3, r2, r3
 920 00e4 BB61     		str	r3, [r7, #24]
 717:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 718:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     switch(PeriphClk)
 921              		.loc 1 718 5
 922 00e6 7B68     		ldr	r3, [r7, #4]
 923 00e8 B3F5004F 		cmp	r3, #32768
 924 00ec 00F07883 		beq	.L48
 925 00f0 7B68     		ldr	r3, [r7, #4]
 926 00f2 B3F5004F 		cmp	r3, #32768
 927 00f6 00F2AE83 		bhi	.L119
 928 00fa 7B68     		ldr	r3, [r7, #4]
 929 00fc B3F5804F 		cmp	r3, #16384
 930 0100 00F03783 		beq	.L50
 931 0104 7B68     		ldr	r3, [r7, #4]
 932 0106 B3F5804F 		cmp	r3, #16384
 933 010a 00F2A483 		bhi	.L119
 934 010e 7B68     		ldr	r3, [r7, #4]
 935 0110 B3F5005F 		cmp	r3, #8192
ARM GAS  /tmp/cclq3Nsc.s 			page 30


 936 0114 00F0FF82 		beq	.L51
 937 0118 7B68     		ldr	r3, [r7, #4]
 938 011a B3F5005F 		cmp	r3, #8192
 939 011e 00F29A83 		bhi	.L119
 940 0122 7B68     		ldr	r3, [r7, #4]
 941 0124 B3F5805F 		cmp	r3, #4096
 942 0128 00F0C082 		beq	.L52
 943 012c 7B68     		ldr	r3, [r7, #4]
 944 012e B3F5805F 		cmp	r3, #4096
 945 0132 00F29083 		bhi	.L119
 946 0136 7B68     		ldr	r3, [r7, #4]
 947 0138 B3F5006F 		cmp	r3, #2048
 948 013c 00F07282 		beq	.L53
 949 0140 7B68     		ldr	r3, [r7, #4]
 950 0142 B3F5006F 		cmp	r3, #2048
 951 0146 00F28683 		bhi	.L119
 952 014a 7B68     		ldr	r3, [r7, #4]
 953 014c B3F5806F 		cmp	r3, #1024
 954 0150 00F02482 		beq	.L54
 955 0154 7B68     		ldr	r3, [r7, #4]
 956 0156 B3F5806F 		cmp	r3, #1024
 957 015a 00F27C83 		bhi	.L119
 958 015e 7B68     		ldr	r3, [r7, #4]
 959 0160 B3F5007F 		cmp	r3, #512
 960 0164 00F0DA81 		beq	.L55
 961 0168 7B68     		ldr	r3, [r7, #4]
 962 016a B3F5007F 		cmp	r3, #512
 963 016e 00F27283 		bhi	.L119
 964 0172 7B68     		ldr	r3, [r7, #4]
 965 0174 B3F5807F 		cmp	r3, #256
 966 0178 00F0AB81 		beq	.L56
 967 017c 7B68     		ldr	r3, [r7, #4]
 968 017e B3F5807F 		cmp	r3, #256
 969 0182 00F26883 		bhi	.L119
 970 0186 7B68     		ldr	r3, [r7, #4]
 971 0188 802B     		cmp	r3, #128
 972 018a 00F07D81 		beq	.L57
 973 018e 7B68     		ldr	r3, [r7, #4]
 974 0190 802B     		cmp	r3, #128
 975 0192 00F26083 		bhi	.L119
 976 0196 7B68     		ldr	r3, [r7, #4]
 977 0198 202B     		cmp	r3, #32
 978 019a 4BD8     		bhi	.L58
 979 019c 7B68     		ldr	r3, [r7, #4]
 980 019e 002B     		cmp	r3, #0
 981 01a0 00F05983 		beq	.L119
 982 01a4 7B68     		ldr	r3, [r7, #4]
 983 01a6 013B     		subs	r3, r3, #1
 984 01a8 1F2B     		cmp	r3, #31
 985 01aa 00F25483 		bhi	.L119
 986 01ae 01A2     		adr	r2, .L60
 987 01b0 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 988              		.p2align 2
 989              	.L60:
 990 01b4 3F020000 		.word	.L64+1
 991 01b8 A1020000 		.word	.L63+1
 992 01bc 57080000 		.word	.L119+1
ARM GAS  /tmp/cclq3Nsc.s 			page 31


 993 01c0 13030000 		.word	.L62+1
 994 01c4 57080000 		.word	.L119+1
 995 01c8 57080000 		.word	.L119+1
 996 01cc 57080000 		.word	.L119+1
 997 01d0 75030000 		.word	.L61+1
 998 01d4 57080000 		.word	.L119+1
 999 01d8 57080000 		.word	.L119+1
 1000 01dc 57080000 		.word	.L119+1
 1001 01e0 57080000 		.word	.L119+1
 1002 01e4 57080000 		.word	.L119+1
 1003 01e8 57080000 		.word	.L119+1
 1004 01ec 57080000 		.word	.L119+1
 1005 01f0 57080000 		.word	.L119+1
 1006 01f4 57080000 		.word	.L119+1
 1007 01f8 57080000 		.word	.L119+1
 1008 01fc 57080000 		.word	.L119+1
 1009 0200 57080000 		.word	.L119+1
 1010 0204 57080000 		.word	.L119+1
 1011 0208 57080000 		.word	.L119+1
 1012 020c 57080000 		.word	.L119+1
 1013 0210 57080000 		.word	.L119+1
 1014 0214 57080000 		.word	.L119+1
 1015 0218 57080000 		.word	.L119+1
 1016 021c 57080000 		.word	.L119+1
 1017 0220 57080000 		.word	.L119+1
 1018 0224 57080000 		.word	.L119+1
 1019 0228 57080000 		.word	.L119+1
 1020 022c 57080000 		.word	.L119+1
 1021 0230 D7030000 		.word	.L59+1
 1022              		.p2align 1
 1023              	.L58:
 1024 0234 7B68     		ldr	r3, [r7, #4]
 1025 0236 402B     		cmp	r3, #64
 1026 0238 00F00181 		beq	.L65
 719:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
 720:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 721:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART1:
 722:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current USART1 source */
 723:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART1_SOURCE();
 724:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 725:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 726:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 727:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK2Freq();
 728:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 729:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 730:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 731:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 732:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 733:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI) )
 734:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 735:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 736:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 737:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 738:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 739:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 740:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 741:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for USART1 */
ARM GAS  /tmp/cclq3Nsc.s 			page 32


 742:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 743:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 744:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
 745:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 747:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 748:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART2:
 749:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current USART2 source */
 750:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART2_SOURCE();
 751:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 752:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 753:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 754:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 755:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 756:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 757:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 758:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 759:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 760:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 761:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 762:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 763:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 764:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))  && (srcclk == RCC_USART2CLKSOURCE_LSE))
 765:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 766:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 767:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 768:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for USART2 */
 769:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 770:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 771:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
 772:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 774:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 775:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART3:
 776:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current USART3 source */
 777:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART3_SOURCE();
 778:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 779:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 780:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 781:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 782:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 783:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 784:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 785:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 786:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 787:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 788:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 789:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 790:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 791:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 792:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 793:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 794:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 795:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for USART3 */
 796:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 797:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 798:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
ARM GAS  /tmp/cclq3Nsc.s 			page 33


 799:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 800:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 801:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 802:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(UART4)
 803:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART4:
 804:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current UART4 source */
 805:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_UART4_SOURCE();
 806:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 807:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 808:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 809:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 810:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 811:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 812:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 813:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 814:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 815:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 816:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 817:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 818:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 819:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 820:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 821:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 822:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 823:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for UART4 */
 824:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 825:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 826:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
 827:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 828:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 829:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART4 */
 830:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 831:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(UART5)
 832:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART5:
 833:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current UART5 source */
 834:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_UART5_SOURCE();
 835:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 836:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 837:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 838:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 839:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 840:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 841:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 842:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 843:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 844:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 845:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 846:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 847:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 848:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 849:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 850:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 851:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 852:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for UART5 */
 853:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 854:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 855:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
ARM GAS  /tmp/cclq3Nsc.s 			page 34


 856:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 857:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 858:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART5 */
 859:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 860:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPUART1:
 861:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current LPUART1 source */
 862:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 863:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 864:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 865:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 866:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 867:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 868:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 869:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 870:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 871:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 872:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 873:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 874:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 875:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 876:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 877:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 878:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 879:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 880:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for LPUART1 */
 881:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 882:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 883:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
 884:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 885:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 886:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 887:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C1:
 888:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current I2C1 source */
 889:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 890:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 891:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 892:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 893:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 894:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 895:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 896:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 897:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 898:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 899:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 900:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 901:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 902:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 903:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C1 */
 904:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 905:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 906:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
 907:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 908:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 909:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 910:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C2:
 911:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current I2C2 source */
 912:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C2_SOURCE();
ARM GAS  /tmp/cclq3Nsc.s 			page 35


 913:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 914:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 915:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 916:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 917:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 918:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 919:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 920:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 921:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 922:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 923:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 924:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 925:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 926:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C2 */
 927:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 928:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 929:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
 930:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 931:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 932:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 933:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C3:
 934:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current I2C3 source */
 935:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 936:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 937:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 938:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 939:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 940:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 941:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 942:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 943:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 944:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 945:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 946:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 947:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 948:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 949:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C3 */
 950:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 951:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 952:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
 953:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 954:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 955:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 956:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(I2C4)
 957:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 958:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C4:
 959:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current I2C4 source */
 960:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 961:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 962:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 963:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 964:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 965:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 966:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 967:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 968:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 969:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cclq3Nsc.s 			page 36


 970:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 971:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 972:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 973:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 974:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C4 */
 975:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
 976:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 977:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
 978:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 979:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 980:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 981:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 982:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 983:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM1:
 984:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current LPTIM1 source */
 985:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 986:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 987:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 988:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 989:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 990:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 991:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 992:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 993:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
 994:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 995:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 996:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 997:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 998:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 999:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
1000:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1001:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1002:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1003:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for LPTIM1 */
1004:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
1005:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1006:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
1007:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1008:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
1009:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1010:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI1:
1011:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current SAI1 source */
1012:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_SAI1_SOURCE();
1013:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1014:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SAI1CLKSOURCE_SYSCLK)
1015:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1016:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1017:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1018:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_SAI1CLKSOURCE_PLL)
1019:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1020:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
1021:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
1022:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1023:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1024:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
1025:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
1026:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cclq3Nsc.s 			page 37


1027:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_SAI1CLKSOURCE_EXT)
1028:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1029:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* External clock used.*/
1030:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
1031:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1032:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SAI1CLKSOURCE_HSI))
1033:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1034:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1035:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1036:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for SAI1 */
1037:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
1038:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1039:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
1040:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1041:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
1042:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1043:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2S:
1044:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current I2Sx source */
1045:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2S_SOURCE();
1046:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1047:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2SCLKSOURCE_SYSCLK)
1048:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1049:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1050:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1051:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2SCLKSOURCE_PLL)
1052:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1053:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
1054:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
1055:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1056:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1057:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
1058:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
1059:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1060:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2SCLKSOURCE_EXT)
1061:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1062:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* External clock used.*/
1063:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = EXTERNAL_CLOCK_VALUE;
1064:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }      
1065:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2SCLKSOURCE_HSI))
1066:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1067:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1068:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1069:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2S */
1070:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
1071:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1072:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
1073:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1074:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
1075:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1076:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(FDCAN1)
1077:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_FDCAN:
1078:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current FDCANx source */
1079:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
1080:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1081:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_FDCANCLKSOURCE_PCLK1)
1082:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1083:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
ARM GAS  /tmp/cclq3Nsc.s 			page 38


1084:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1085:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_FDCANCLKSOURCE_HSE)
1086:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1087:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSE_VALUE;
1088:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1089:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_FDCANCLKSOURCE_PLL)
1090:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1091:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
1092:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
1093:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1094:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1095:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
1096:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
1097:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1098:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for FDCAN */
1099:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
1100:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1101:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
1102:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
1104:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* FDCAN1 */
1105:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     
1106:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(USB)
1107:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     
1108:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USB:
1109:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current USB source */
1110:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USB_SOURCE();
1111:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
1112:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USBCLKSOURCE_PLL)  /* PLL ? */
1113:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1114:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1115:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PL
1117:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1118:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if((HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48
1119:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1120:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI48_VALUE;
1121:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1122:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else /* No clock source */
1123:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1124:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
1125:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1126:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
1127:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
1128:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* USB */
1129:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1130:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_RNG:
1131:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current RNG source */
1132:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_RNG_SOURCE();
1133:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1134:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_RNGCLKSOURCE_PLL)  /* PLL ? */
1135:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1136:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1137:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PL
1139:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1140:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if( (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI4
ARM GAS  /tmp/cclq3Nsc.s 			page 39


1141:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1142:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI48_VALUE;
1143:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1144:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else /* No clock source */
1145:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1146:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
1147:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1148:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
1149:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1150:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC12:
1151:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current ADC12 source */
1152:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_ADC12_SOURCE();
1153:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
1154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_ADC12CLKSOURCE_PLL)
1155:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1156:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
1157:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
1158:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           /* f(PLLP) = f(VCO input) * PLLN / PLLP */
1159:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1160:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
1161:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           if(pllp == 0U)
1162:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           {
1163:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
1164:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             {
1165:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               pllp = 17U;
1166:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             }
1167:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             else
1168:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             {
1169:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               pllp = 7U;
1170:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             }
1171:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           }
1172:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / pllp;
1173:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
1174:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1175:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_ADC12CLKSOURCE_SYSCLK)
1176:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1177:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1178:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1179:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for ADC12 */
1180:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
1181:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1182:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
1183:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1184:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
1185:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1186:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(ADC345_COMMON)
1187:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC345:
1188:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current ADC345 source */
1189:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_ADC345_SOURCE();
1190:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
1191:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_ADC345CLKSOURCE_PLL)
1192:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1193:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
1194:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
1195:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           /* f(PLLP) = f(VCO input) * PLLN / PLLP */
1196:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1197:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
ARM GAS  /tmp/cclq3Nsc.s 			page 40


1198:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           if(pllp == 0U)
1199:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           {
1200:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
1201:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             {
1202:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               pllp = 17U;
1203:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             }
1204:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             else
1205:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             {
1206:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               pllp = 7U;
1207:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             }
1208:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           }
1209:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / pllp;
1210:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
1211:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1212:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_ADC345CLKSOURCE_SYSCLK)
1213:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1214:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1215:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1216:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clock not enabled for ADC345 */
1217:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else
1218:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1219:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
1220:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1221:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
1222:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* ADC345_COMMON */
1223:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1224:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1225:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1226:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_QSPI:
1227:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Get the current QSPI source */
1228:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_QSPI_SOURCE();
1229:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
1230:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(srcclk == RCC_QSPICLKSOURCE_PLL)  /* PLL ? */
1231:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1232:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1233:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1234:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PL
1235:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1236:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_QSPICLKSOURCE_HSI)
1237:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1238:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1239:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }      
1240:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_QSPICLKSOURCE_SYSCLK)
1241:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1242:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1243:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1244:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       else /* No clock source */
1245:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1246:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0 */
1247:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1248:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
1249:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1250:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1251:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1252:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     default:
1253:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       break;
 1027              		.loc 1 1253 7
ARM GAS  /tmp/cclq3Nsc.s 			page 41


 1028 023c 0BE3     		b	.L119
 1029              	.L64:
 723:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1030              		.loc 1 723 16
 1031 023e 224B     		ldr	r3, .L135
 1032 0240 D3F88830 		ldr	r3, [r3, #136]
 723:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1033              		.loc 1 723 14
 1034 0244 03F00303 		and	r3, r3, #3
 1035 0248 3B61     		str	r3, [r7, #16]
 725:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1036              		.loc 1 725 9
 1037 024a 3B69     		ldr	r3, [r7, #16]
 1038 024c 002B     		cmp	r3, #0
 1039 024e 03D1     		bne	.L66
 727:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1040              		.loc 1 727 21
 1041 0250 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 1042 0254 F861     		str	r0, [r7, #28]
 746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1043              		.loc 1 746 7
 1044 0256 00E3     		b	.L120
 1045              	.L66:
 729:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1046              		.loc 1 729 14
 1047 0258 3B69     		ldr	r3, [r7, #16]
 1048 025a 012B     		cmp	r3, #1
 1049 025c 03D1     		bne	.L68
 731:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1050              		.loc 1 731 21
 1051 025e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1052 0262 F861     		str	r0, [r7, #28]
 746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1053              		.loc 1 746 7
 1054 0264 F9E2     		b	.L120
 1055              	.L68:
 733:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1056              		.loc 1 733 16
 1057 0266 184B     		ldr	r3, .L135
 1058 0268 1B68     		ldr	r3, [r3]
 1059 026a 03F48063 		and	r3, r3, #1024
 733:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1060              		.loc 1 733 14
 1061 026e B3F5806F 		cmp	r3, #1024
 1062 0272 05D1     		bne	.L69
 733:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1063              		.loc 1 733 56 discriminator 1
 1064 0274 3B69     		ldr	r3, [r7, #16]
 1065 0276 022B     		cmp	r3, #2
 1066 0278 02D1     		bne	.L69
 735:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1067              		.loc 1 735 19
 1068 027a 154B     		ldr	r3, .L135+8
 1069 027c FB61     		str	r3, [r7, #28]
 746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1070              		.loc 1 746 7
 1071 027e ECE2     		b	.L120
ARM GAS  /tmp/cclq3Nsc.s 			page 42


 1072              	.L69:
 737:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1073              		.loc 1 737 16
 1074 0280 114B     		ldr	r3, .L135
 1075 0282 D3F89030 		ldr	r3, [r3, #144]
 1076 0286 03F00203 		and	r3, r3, #2
 737:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1077              		.loc 1 737 14
 1078 028a 022B     		cmp	r3, #2
 1079 028c 40F0E582 		bne	.L120
 737:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1080              		.loc 1 737 60 discriminator 1
 1081 0290 3B69     		ldr	r3, [r7, #16]
 1082 0292 032B     		cmp	r3, #3
 1083 0294 40F0E182 		bne	.L120
 739:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1084              		.loc 1 739 19
 1085 0298 4FF40043 		mov	r3, #32768
 1086 029c FB61     		str	r3, [r7, #28]
 746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1087              		.loc 1 746 7
 1088 029e DCE2     		b	.L120
 1089              	.L63:
 750:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1090              		.loc 1 750 16
 1091 02a0 094B     		ldr	r3, .L135
 1092 02a2 D3F88830 		ldr	r3, [r3, #136]
 750:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1093              		.loc 1 750 14
 1094 02a6 03F00C03 		and	r3, r3, #12
 1095 02aa 3B61     		str	r3, [r7, #16]
 752:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1096              		.loc 1 752 9
 1097 02ac 3B69     		ldr	r3, [r7, #16]
 1098 02ae 002B     		cmp	r3, #0
 1099 02b0 03D1     		bne	.L70
 754:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1100              		.loc 1 754 21
 1101 02b2 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1102 02b6 F861     		str	r0, [r7, #28]
 773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1103              		.loc 1 773 7
 1104 02b8 D1E2     		b	.L121
 1105              	.L70:
 756:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1106              		.loc 1 756 14
 1107 02ba 3B69     		ldr	r3, [r7, #16]
 1108 02bc 042B     		cmp	r3, #4
 1109 02be 0BD1     		bne	.L72
 758:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1110              		.loc 1 758 21
 1111 02c0 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1112 02c4 F861     		str	r0, [r7, #28]
 773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1113              		.loc 1 773 7
 1114 02c6 CAE2     		b	.L121
 1115              	.L136:
ARM GAS  /tmp/cclq3Nsc.s 			page 43


 1116              		.align	2
 1117              	.L135:
 1118 02c8 00100240 		.word	1073876992
 1119 02cc 90D00300 		.word	250000
 1120 02d0 0024F400 		.word	16000000
 1121 02d4 00127A00 		.word	8000000
 1122              	.L72:
 760:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1123              		.loc 1 760 16
 1124 02d8 9E4B     		ldr	r3, .L137
 1125 02da 1B68     		ldr	r3, [r3]
 1126 02dc 03F48063 		and	r3, r3, #1024
 760:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1127              		.loc 1 760 14
 1128 02e0 B3F5806F 		cmp	r3, #1024
 1129 02e4 05D1     		bne	.L73
 760:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1130              		.loc 1 760 56 discriminator 1
 1131 02e6 3B69     		ldr	r3, [r7, #16]
 1132 02e8 082B     		cmp	r3, #8
 1133 02ea 02D1     		bne	.L73
 762:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1134              		.loc 1 762 19
 1135 02ec 9A4B     		ldr	r3, .L137+4
 1136 02ee FB61     		str	r3, [r7, #28]
 773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1137              		.loc 1 773 7
 1138 02f0 B5E2     		b	.L121
 1139              	.L73:
 764:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1140              		.loc 1 764 16
 1141 02f2 984B     		ldr	r3, .L137
 1142 02f4 D3F89030 		ldr	r3, [r3, #144]
 1143 02f8 03F00203 		and	r3, r3, #2
 764:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1144              		.loc 1 764 14
 1145 02fc 022B     		cmp	r3, #2
 1146 02fe 40F0AE82 		bne	.L121
 764:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1147              		.loc 1 764 61 discriminator 1
 1148 0302 3B69     		ldr	r3, [r7, #16]
 1149 0304 0C2B     		cmp	r3, #12
 1150 0306 40F0AA82 		bne	.L121
 766:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1151              		.loc 1 766 19
 1152 030a 4FF40043 		mov	r3, #32768
 1153 030e FB61     		str	r3, [r7, #28]
 773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1154              		.loc 1 773 7
 1155 0310 A5E2     		b	.L121
 1156              	.L62:
 777:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1157              		.loc 1 777 16
 1158 0312 904B     		ldr	r3, .L137
 1159 0314 D3F88830 		ldr	r3, [r3, #136]
 777:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1160              		.loc 1 777 14
ARM GAS  /tmp/cclq3Nsc.s 			page 44


 1161 0318 03F03003 		and	r3, r3, #48
 1162 031c 3B61     		str	r3, [r7, #16]
 779:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1163              		.loc 1 779 9
 1164 031e 3B69     		ldr	r3, [r7, #16]
 1165 0320 002B     		cmp	r3, #0
 1166 0322 03D1     		bne	.L74
 781:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1167              		.loc 1 781 21
 1168 0324 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1169 0328 F861     		str	r0, [r7, #28]
 800:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1170              		.loc 1 800 7
 1171 032a 9AE2     		b	.L122
 1172              	.L74:
 783:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1173              		.loc 1 783 14
 1174 032c 3B69     		ldr	r3, [r7, #16]
 1175 032e 102B     		cmp	r3, #16
 1176 0330 03D1     		bne	.L76
 785:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1177              		.loc 1 785 21
 1178 0332 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1179 0336 F861     		str	r0, [r7, #28]
 800:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1180              		.loc 1 800 7
 1181 0338 93E2     		b	.L122
 1182              	.L76:
 787:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1183              		.loc 1 787 16
 1184 033a 864B     		ldr	r3, .L137
 1185 033c 1B68     		ldr	r3, [r3]
 1186 033e 03F48063 		and	r3, r3, #1024
 787:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1187              		.loc 1 787 14
 1188 0342 B3F5806F 		cmp	r3, #1024
 1189 0346 05D1     		bne	.L77
 787:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1190              		.loc 1 787 56 discriminator 1
 1191 0348 3B69     		ldr	r3, [r7, #16]
 1192 034a 202B     		cmp	r3, #32
 1193 034c 02D1     		bne	.L77
 789:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1194              		.loc 1 789 19
 1195 034e 824B     		ldr	r3, .L137+4
 1196 0350 FB61     		str	r3, [r7, #28]
 800:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1197              		.loc 1 800 7
 1198 0352 86E2     		b	.L122
 1199              	.L77:
 791:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1200              		.loc 1 791 16
 1201 0354 7F4B     		ldr	r3, .L137
 1202 0356 D3F89030 		ldr	r3, [r3, #144]
 1203 035a 03F00203 		and	r3, r3, #2
 791:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1204              		.loc 1 791 14
ARM GAS  /tmp/cclq3Nsc.s 			page 45


 1205 035e 022B     		cmp	r3, #2
 1206 0360 40F07F82 		bne	.L122
 791:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1207              		.loc 1 791 60 discriminator 1
 1208 0364 3B69     		ldr	r3, [r7, #16]
 1209 0366 302B     		cmp	r3, #48
 1210 0368 40F07B82 		bne	.L122
 793:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1211              		.loc 1 793 19
 1212 036c 4FF40043 		mov	r3, #32768
 1213 0370 FB61     		str	r3, [r7, #28]
 800:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1214              		.loc 1 800 7
 1215 0372 76E2     		b	.L122
 1216              	.L61:
 805:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1217              		.loc 1 805 16
 1218 0374 774B     		ldr	r3, .L137
 1219 0376 D3F88830 		ldr	r3, [r3, #136]
 805:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1220              		.loc 1 805 14
 1221 037a 03F0C003 		and	r3, r3, #192
 1222 037e 3B61     		str	r3, [r7, #16]
 807:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1223              		.loc 1 807 9
 1224 0380 3B69     		ldr	r3, [r7, #16]
 1225 0382 002B     		cmp	r3, #0
 1226 0384 03D1     		bne	.L78
 809:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1227              		.loc 1 809 21
 1228 0386 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1229 038a F861     		str	r0, [r7, #28]
 828:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART4 */
 1230              		.loc 1 828 7
 1231 038c 6BE2     		b	.L123
 1232              	.L78:
 811:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1233              		.loc 1 811 14
 1234 038e 3B69     		ldr	r3, [r7, #16]
 1235 0390 402B     		cmp	r3, #64
 1236 0392 03D1     		bne	.L80
 813:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1237              		.loc 1 813 21
 1238 0394 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1239 0398 F861     		str	r0, [r7, #28]
 828:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART4 */
 1240              		.loc 1 828 7
 1241 039a 64E2     		b	.L123
 1242              	.L80:
 815:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1243              		.loc 1 815 16
 1244 039c 6D4B     		ldr	r3, .L137
 1245 039e 1B68     		ldr	r3, [r3]
 1246 03a0 03F48063 		and	r3, r3, #1024
 815:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1247              		.loc 1 815 14
 1248 03a4 B3F5806F 		cmp	r3, #1024
ARM GAS  /tmp/cclq3Nsc.s 			page 46


 1249 03a8 05D1     		bne	.L81
 815:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1250              		.loc 1 815 56 discriminator 1
 1251 03aa 3B69     		ldr	r3, [r7, #16]
 1252 03ac 802B     		cmp	r3, #128
 1253 03ae 02D1     		bne	.L81
 817:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1254              		.loc 1 817 19
 1255 03b0 694B     		ldr	r3, .L137+4
 1256 03b2 FB61     		str	r3, [r7, #28]
 828:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART4 */
 1257              		.loc 1 828 7
 1258 03b4 57E2     		b	.L123
 1259              	.L81:
 819:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1260              		.loc 1 819 16
 1261 03b6 674B     		ldr	r3, .L137
 1262 03b8 D3F89030 		ldr	r3, [r3, #144]
 1263 03bc 03F00203 		and	r3, r3, #2
 819:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1264              		.loc 1 819 14
 1265 03c0 022B     		cmp	r3, #2
 1266 03c2 40F05082 		bne	.L123
 819:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1267              		.loc 1 819 60 discriminator 1
 1268 03c6 3B69     		ldr	r3, [r7, #16]
 1269 03c8 C02B     		cmp	r3, #192
 1270 03ca 40F04C82 		bne	.L123
 821:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1271              		.loc 1 821 19
 1272 03ce 4FF40043 		mov	r3, #32768
 1273 03d2 FB61     		str	r3, [r7, #28]
 828:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART4 */
 1274              		.loc 1 828 7
 1275 03d4 47E2     		b	.L123
 1276              	.L59:
 862:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1277              		.loc 1 862 16
 1278 03d6 5F4B     		ldr	r3, .L137
 1279 03d8 D3F88830 		ldr	r3, [r3, #136]
 862:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1280              		.loc 1 862 14
 1281 03dc 03F44063 		and	r3, r3, #3072
 1282 03e0 3B61     		str	r3, [r7, #16]
 864:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1283              		.loc 1 864 9
 1284 03e2 3B69     		ldr	r3, [r7, #16]
 1285 03e4 002B     		cmp	r3, #0
 1286 03e6 03D1     		bne	.L82
 866:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1287              		.loc 1 866 21
 1288 03e8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1289 03ec F861     		str	r0, [r7, #28]
 885:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1290              		.loc 1 885 7
 1291 03ee 3CE2     		b	.L124
 1292              	.L82:
ARM GAS  /tmp/cclq3Nsc.s 			page 47


 868:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1293              		.loc 1 868 14
 1294 03f0 3B69     		ldr	r3, [r7, #16]
 1295 03f2 B3F5806F 		cmp	r3, #1024
 1296 03f6 03D1     		bne	.L84
 870:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1297              		.loc 1 870 21
 1298 03f8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1299 03fc F861     		str	r0, [r7, #28]
 885:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1300              		.loc 1 885 7
 1301 03fe 34E2     		b	.L124
 1302              	.L84:
 872:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1303              		.loc 1 872 16
 1304 0400 544B     		ldr	r3, .L137
 1305 0402 1B68     		ldr	r3, [r3]
 1306 0404 03F48063 		and	r3, r3, #1024
 872:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1307              		.loc 1 872 14
 1308 0408 B3F5806F 		cmp	r3, #1024
 1309 040c 06D1     		bne	.L85
 872:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1310              		.loc 1 872 56 discriminator 1
 1311 040e 3B69     		ldr	r3, [r7, #16]
 1312 0410 B3F5006F 		cmp	r3, #2048
 1313 0414 02D1     		bne	.L85
 874:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1314              		.loc 1 874 19
 1315 0416 504B     		ldr	r3, .L137+4
 1316 0418 FB61     		str	r3, [r7, #28]
 885:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1317              		.loc 1 885 7
 1318 041a 26E2     		b	.L124
 1319              	.L85:
 876:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1320              		.loc 1 876 16
 1321 041c 4D4B     		ldr	r3, .L137
 1322 041e D3F89030 		ldr	r3, [r3, #144]
 1323 0422 03F00203 		and	r3, r3, #2
 876:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1324              		.loc 1 876 14
 1325 0426 022B     		cmp	r3, #2
 1326 0428 40F01F82 		bne	.L124
 876:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1327              		.loc 1 876 60 discriminator 1
 1328 042c 3B69     		ldr	r3, [r7, #16]
 1329 042e B3F5406F 		cmp	r3, #3072
 1330 0432 40F01A82 		bne	.L124
 878:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1331              		.loc 1 878 19
 1332 0436 4FF40043 		mov	r3, #32768
 1333 043a FB61     		str	r3, [r7, #28]
 885:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1334              		.loc 1 885 7
 1335 043c 15E2     		b	.L124
 1336              	.L65:
ARM GAS  /tmp/cclq3Nsc.s 			page 48


 889:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1337              		.loc 1 889 16
 1338 043e 454B     		ldr	r3, .L137
 1339 0440 D3F88830 		ldr	r3, [r3, #136]
 889:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1340              		.loc 1 889 14
 1341 0444 03F44053 		and	r3, r3, #12288
 1342 0448 3B61     		str	r3, [r7, #16]
 891:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1343              		.loc 1 891 9
 1344 044a 3B69     		ldr	r3, [r7, #16]
 1345 044c 002B     		cmp	r3, #0
 1346 044e 03D1     		bne	.L86
 893:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1347              		.loc 1 893 21
 1348 0450 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1349 0454 F861     		str	r0, [r7, #28]
 908:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1350              		.loc 1 908 7
 1351 0456 0AE2     		b	.L125
 1352              	.L86:
 895:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1353              		.loc 1 895 14
 1354 0458 3B69     		ldr	r3, [r7, #16]
 1355 045a B3F5805F 		cmp	r3, #4096
 1356 045e 03D1     		bne	.L88
 897:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1357              		.loc 1 897 21
 1358 0460 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1359 0464 F861     		str	r0, [r7, #28]
 908:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1360              		.loc 1 908 7
 1361 0466 02E2     		b	.L125
 1362              	.L88:
 899:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1363              		.loc 1 899 16
 1364 0468 3A4B     		ldr	r3, .L137
 1365 046a 1B68     		ldr	r3, [r3]
 1366 046c 03F48063 		and	r3, r3, #1024
 899:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1367              		.loc 1 899 14
 1368 0470 B3F5806F 		cmp	r3, #1024
 1369 0474 40F0FB81 		bne	.L125
 899:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1370              		.loc 1 899 56 discriminator 1
 1371 0478 3B69     		ldr	r3, [r7, #16]
 1372 047a B3F5005F 		cmp	r3, #8192
 1373 047e 40F0F681 		bne	.L125
 901:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1374              		.loc 1 901 19
 1375 0482 354B     		ldr	r3, .L137+4
 1376 0484 FB61     		str	r3, [r7, #28]
 908:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1377              		.loc 1 908 7
 1378 0486 F2E1     		b	.L125
 1379              	.L57:
 912:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cclq3Nsc.s 			page 49


 1380              		.loc 1 912 16
 1381 0488 324B     		ldr	r3, .L137
 1382 048a D3F88830 		ldr	r3, [r3, #136]
 912:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1383              		.loc 1 912 14
 1384 048e 03F44043 		and	r3, r3, #49152
 1385 0492 3B61     		str	r3, [r7, #16]
 914:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1386              		.loc 1 914 9
 1387 0494 3B69     		ldr	r3, [r7, #16]
 1388 0496 002B     		cmp	r3, #0
 1389 0498 03D1     		bne	.L89
 916:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1390              		.loc 1 916 21
 1391 049a FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1392 049e F861     		str	r0, [r7, #28]
 931:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1393              		.loc 1 931 7
 1394 04a0 E7E1     		b	.L126
 1395              	.L89:
 918:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1396              		.loc 1 918 14
 1397 04a2 3B69     		ldr	r3, [r7, #16]
 1398 04a4 B3F5804F 		cmp	r3, #16384
 1399 04a8 03D1     		bne	.L91
 920:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1400              		.loc 1 920 21
 1401 04aa FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1402 04ae F861     		str	r0, [r7, #28]
 931:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1403              		.loc 1 931 7
 1404 04b0 DFE1     		b	.L126
 1405              	.L91:
 922:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1406              		.loc 1 922 16
 1407 04b2 284B     		ldr	r3, .L137
 1408 04b4 1B68     		ldr	r3, [r3]
 1409 04b6 03F48063 		and	r3, r3, #1024
 922:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1410              		.loc 1 922 14
 1411 04ba B3F5806F 		cmp	r3, #1024
 1412 04be 40F0D881 		bne	.L126
 922:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1413              		.loc 1 922 56 discriminator 1
 1414 04c2 3B69     		ldr	r3, [r7, #16]
 1415 04c4 B3F5004F 		cmp	r3, #32768
 1416 04c8 40F0D381 		bne	.L126
 924:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1417              		.loc 1 924 19
 1418 04cc 224B     		ldr	r3, .L137+4
 1419 04ce FB61     		str	r3, [r7, #28]
 931:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1420              		.loc 1 931 7
 1421 04d0 CFE1     		b	.L126
 1422              	.L56:
 935:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1423              		.loc 1 935 16
ARM GAS  /tmp/cclq3Nsc.s 			page 50


 1424 04d2 204B     		ldr	r3, .L137
 1425 04d4 D3F88830 		ldr	r3, [r3, #136]
 935:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1426              		.loc 1 935 14
 1427 04d8 03F44033 		and	r3, r3, #196608
 1428 04dc 3B61     		str	r3, [r7, #16]
 937:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1429              		.loc 1 937 9
 1430 04de 3B69     		ldr	r3, [r7, #16]
 1431 04e0 002B     		cmp	r3, #0
 1432 04e2 03D1     		bne	.L92
 939:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1433              		.loc 1 939 21
 1434 04e4 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1435 04e8 F861     		str	r0, [r7, #28]
 954:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1436              		.loc 1 954 7
 1437 04ea C4E1     		b	.L127
 1438              	.L92:
 941:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1439              		.loc 1 941 14
 1440 04ec 3B69     		ldr	r3, [r7, #16]
 1441 04ee B3F5803F 		cmp	r3, #65536
 1442 04f2 03D1     		bne	.L94
 943:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1443              		.loc 1 943 21
 1444 04f4 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1445 04f8 F861     		str	r0, [r7, #28]
 954:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1446              		.loc 1 954 7
 1447 04fa BCE1     		b	.L127
 1448              	.L94:
 945:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1449              		.loc 1 945 16
 1450 04fc 154B     		ldr	r3, .L137
 1451 04fe 1B68     		ldr	r3, [r3]
 1452 0500 03F48063 		and	r3, r3, #1024
 945:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1453              		.loc 1 945 14
 1454 0504 B3F5806F 		cmp	r3, #1024
 1455 0508 40F0B581 		bne	.L127
 945:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1456              		.loc 1 945 56 discriminator 1
 1457 050c 3B69     		ldr	r3, [r7, #16]
 1458 050e B3F5003F 		cmp	r3, #131072
 1459 0512 40F0B081 		bne	.L127
 947:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1460              		.loc 1 947 19
 1461 0516 104B     		ldr	r3, .L137+4
 1462 0518 FB61     		str	r3, [r7, #28]
 954:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1463              		.loc 1 954 7
 1464 051a ACE1     		b	.L127
 1465              	.L55:
 985:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1466              		.loc 1 985 16
 1467 051c 0D4B     		ldr	r3, .L137
ARM GAS  /tmp/cclq3Nsc.s 			page 51


 1468 051e D3F88830 		ldr	r3, [r3, #136]
 985:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1469              		.loc 1 985 14
 1470 0522 03F44023 		and	r3, r3, #786432
 1471 0526 3B61     		str	r3, [r7, #16]
 987:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1472              		.loc 1 987 9
 1473 0528 3B69     		ldr	r3, [r7, #16]
 1474 052a 002B     		cmp	r3, #0
 1475 052c 03D1     		bne	.L95
 989:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1476              		.loc 1 989 21
 1477 052e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1478 0532 F861     		str	r0, [r7, #28]
1008:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1479              		.loc 1 1008 7
 1480 0534 A1E1     		b	.L128
 1481              	.L95:
 991:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1482              		.loc 1 991 16
 1483 0536 074B     		ldr	r3, .L137
 1484 0538 D3F89430 		ldr	r3, [r3, #148]
 1485 053c 03F00203 		and	r3, r3, #2
 991:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1486              		.loc 1 991 14
 1487 0540 022B     		cmp	r3, #2
 1488 0542 0BD1     		bne	.L97
 991:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1489              		.loc 1 991 58 discriminator 1
 1490 0544 3B69     		ldr	r3, [r7, #16]
 1491 0546 B3F5802F 		cmp	r3, #262144
 1492 054a 07D1     		bne	.L97
 993:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1493              		.loc 1 993 19
 1494 054c 4FF4FA43 		mov	r3, #32000
 1495 0550 FB61     		str	r3, [r7, #28]
 1496 0552 22E0     		b	.L96
 1497              	.L138:
 1498              		.align	2
 1499              	.L137:
 1500 0554 00100240 		.word	1073876992
 1501 0558 0024F400 		.word	16000000
 1502              	.L97:
 995:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1503              		.loc 1 995 16
 1504 055c 9B4B     		ldr	r3, .L139
 1505 055e 1B68     		ldr	r3, [r3]
 1506 0560 03F48063 		and	r3, r3, #1024
 995:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1507              		.loc 1 995 14
 1508 0564 B3F5806F 		cmp	r3, #1024
 1509 0568 06D1     		bne	.L98
 995:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1510              		.loc 1 995 56 discriminator 1
 1511 056a 3B69     		ldr	r3, [r7, #16]
 1512 056c B3F5002F 		cmp	r3, #524288
 1513 0570 02D1     		bne	.L98
ARM GAS  /tmp/cclq3Nsc.s 			page 52


 997:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1514              		.loc 1 997 19
 1515 0572 974B     		ldr	r3, .L139+4
 1516 0574 FB61     		str	r3, [r7, #28]
 1517 0576 10E0     		b	.L96
 1518              	.L98:
 999:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1519              		.loc 1 999 17
 1520 0578 944B     		ldr	r3, .L139
 1521 057a D3F89030 		ldr	r3, [r3, #144]
 1522 057e 03F00203 		and	r3, r3, #2
 999:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1523              		.loc 1 999 15
 1524 0582 022B     		cmp	r3, #2
 1525 0584 40F07981 		bne	.L128
 999:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1526              		.loc 1 999 61 discriminator 1
 1527 0588 3B69     		ldr	r3, [r7, #16]
 1528 058a B3F5402F 		cmp	r3, #786432
 1529 058e 40F07481 		bne	.L128
1001:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1530              		.loc 1 1001 19
 1531 0592 4FF40043 		mov	r3, #32768
 1532 0596 FB61     		str	r3, [r7, #28]
1008:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1533              		.loc 1 1008 7
 1534 0598 6FE1     		b	.L128
 1535              	.L96:
 1536 059a 6EE1     		b	.L128
 1537              	.L54:
1012:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1538              		.loc 1 1012 16
 1539 059c 8B4B     		ldr	r3, .L139
 1540 059e D3F88830 		ldr	r3, [r3, #136]
1012:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1541              		.loc 1 1012 14
 1542 05a2 03F44013 		and	r3, r3, #3145728
 1543 05a6 3B61     		str	r3, [r7, #16]
1014:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1544              		.loc 1 1014 9
 1545 05a8 3B69     		ldr	r3, [r7, #16]
 1546 05aa 002B     		cmp	r3, #0
 1547 05ac 03D1     		bne	.L99
1016:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1548              		.loc 1 1016 21
 1549 05ae FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1550 05b2 F861     		str	r0, [r7, #28]
1041:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1551              		.loc 1 1041 7
 1552 05b4 63E1     		b	.L129
 1553              	.L99:
1018:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1554              		.loc 1 1018 14
 1555 05b6 3B69     		ldr	r3, [r7, #16]
 1556 05b8 B3F5801F 		cmp	r3, #1048576
 1557 05bc 1BD1     		bne	.L101
1020:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/cclq3Nsc.s 			page 53


 1558              		.loc 1 1020 12
 1559 05be 834B     		ldr	r3, .L139
 1560 05c0 DB68     		ldr	r3, [r3, #12]
 1561 05c2 03F48013 		and	r3, r3, #1048576
1020:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 1562              		.loc 1 1020 11
 1563 05c6 002B     		cmp	r3, #0
 1564 05c8 00F05981 		beq	.L129
1023:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
 1565              		.loc 1 1023 18
 1566 05cc 7F4B     		ldr	r3, .L139
 1567 05ce DB68     		ldr	r3, [r3, #12]
1023:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
 1568              		.loc 1 1023 59
 1569 05d0 1B0A     		lsrs	r3, r3, #8
1023:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
 1570              		.loc 1 1023 16
 1571 05d2 03F07F03 		and	r3, r3, #127
 1572 05d6 FB60     		str	r3, [r7, #12]
1024:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1573              		.loc 1 1024 31
 1574 05d8 BB69     		ldr	r3, [r7, #24]
 1575 05da FA68     		ldr	r2, [r7, #12]
 1576 05dc 03FB02F2 		mul	r2, r3, r2
1024:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1577              		.loc 1 1024 44
 1578 05e0 7A4B     		ldr	r3, .L139
 1579 05e2 DB68     		ldr	r3, [r3, #12]
1024:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1580              		.loc 1 1024 85
 1581 05e4 5B0D     		lsrs	r3, r3, #21
 1582 05e6 03F00303 		and	r3, r3, #3
1024:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1583              		.loc 1 1024 110
 1584 05ea 0133     		adds	r3, r3, #1
1024:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1585              		.loc 1 1024 116
 1586 05ec 5B00     		lsls	r3, r3, #1
1024:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1587              		.loc 1 1024 21
 1588 05ee B2FBF3F3 		udiv	r3, r2, r3
 1589 05f2 FB61     		str	r3, [r7, #28]
1041:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1590              		.loc 1 1041 7
 1591 05f4 43E1     		b	.L129
 1592              	.L101:
1027:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1593              		.loc 1 1027 14
 1594 05f6 3B69     		ldr	r3, [r7, #16]
 1595 05f8 B3F5001F 		cmp	r3, #2097152
 1596 05fc 02D1     		bne	.L102
1030:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1597              		.loc 1 1030 19
 1598 05fe 754B     		ldr	r3, .L139+8
 1599 0600 FB61     		str	r3, [r7, #28]
1041:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1600              		.loc 1 1041 7
ARM GAS  /tmp/cclq3Nsc.s 			page 54


 1601 0602 3CE1     		b	.L129
 1602              	.L102:
1032:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1603              		.loc 1 1032 16
 1604 0604 714B     		ldr	r3, .L139
 1605 0606 1B68     		ldr	r3, [r3]
 1606 0608 03F48063 		and	r3, r3, #1024
1032:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1607              		.loc 1 1032 14
 1608 060c B3F5806F 		cmp	r3, #1024
 1609 0610 40F03581 		bne	.L129
1032:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1610              		.loc 1 1032 56 discriminator 1
 1611 0614 3B69     		ldr	r3, [r7, #16]
 1612 0616 B3F5401F 		cmp	r3, #3145728
 1613 061a 40F03081 		bne	.L129
1034:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1614              		.loc 1 1034 19
 1615 061e 6C4B     		ldr	r3, .L139+4
 1616 0620 FB61     		str	r3, [r7, #28]
1041:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1617              		.loc 1 1041 7
 1618 0622 2CE1     		b	.L129
 1619              	.L53:
1045:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1620              		.loc 1 1045 16
 1621 0624 694B     		ldr	r3, .L139
 1622 0626 D3F88830 		ldr	r3, [r3, #136]
1045:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1623              		.loc 1 1045 14
 1624 062a 03F44003 		and	r3, r3, #12582912
 1625 062e 3B61     		str	r3, [r7, #16]
1047:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1626              		.loc 1 1047 9
 1627 0630 3B69     		ldr	r3, [r7, #16]
 1628 0632 002B     		cmp	r3, #0
 1629 0634 03D1     		bne	.L103
1049:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1630              		.loc 1 1049 21
 1631 0636 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1632 063a F861     		str	r0, [r7, #28]
1074:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1633              		.loc 1 1074 7
 1634 063c 21E1     		b	.L130
 1635              	.L103:
1051:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1636              		.loc 1 1051 14
 1637 063e 3B69     		ldr	r3, [r7, #16]
 1638 0640 B3F5800F 		cmp	r3, #4194304
 1639 0644 1BD1     		bne	.L105
1053:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 1640              		.loc 1 1053 12
 1641 0646 614B     		ldr	r3, .L139
 1642 0648 DB68     		ldr	r3, [r3, #12]
 1643 064a 03F48013 		and	r3, r3, #1048576
1053:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 1644              		.loc 1 1053 11
ARM GAS  /tmp/cclq3Nsc.s 			page 55


 1645 064e 002B     		cmp	r3, #0
 1646 0650 00F01781 		beq	.L130
1056:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
 1647              		.loc 1 1056 18
 1648 0654 5D4B     		ldr	r3, .L139
 1649 0656 DB68     		ldr	r3, [r3, #12]
1056:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
 1650              		.loc 1 1056 59
 1651 0658 1B0A     		lsrs	r3, r3, #8
1056:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
 1652              		.loc 1 1056 16
 1653 065a 03F07F03 		and	r3, r3, #127
 1654 065e FB60     		str	r3, [r7, #12]
1057:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1655              		.loc 1 1057 31
 1656 0660 BB69     		ldr	r3, [r7, #24]
 1657 0662 FA68     		ldr	r2, [r7, #12]
 1658 0664 03FB02F2 		mul	r2, r3, r2
1057:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1659              		.loc 1 1057 44
 1660 0668 584B     		ldr	r3, .L139
 1661 066a DB68     		ldr	r3, [r3, #12]
1057:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1662              		.loc 1 1057 85
 1663 066c 5B0D     		lsrs	r3, r3, #21
 1664 066e 03F00303 		and	r3, r3, #3
1057:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1665              		.loc 1 1057 110
 1666 0672 0133     		adds	r3, r3, #1
1057:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1667              		.loc 1 1057 116
 1668 0674 5B00     		lsls	r3, r3, #1
1057:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1669              		.loc 1 1057 21
 1670 0676 B2FBF3F3 		udiv	r3, r2, r3
 1671 067a FB61     		str	r3, [r7, #28]
1074:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1672              		.loc 1 1074 7
 1673 067c 01E1     		b	.L130
 1674              	.L105:
1060:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1675              		.loc 1 1060 14
 1676 067e 3B69     		ldr	r3, [r7, #16]
 1677 0680 B3F5000F 		cmp	r3, #8388608
 1678 0684 02D1     		bne	.L106
1063:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }      
 1679              		.loc 1 1063 19
 1680 0686 534B     		ldr	r3, .L139+8
 1681 0688 FB61     		str	r3, [r7, #28]
1074:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1682              		.loc 1 1074 7
 1683 068a FAE0     		b	.L130
 1684              	.L106:
1065:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1685              		.loc 1 1065 16
 1686 068c 4F4B     		ldr	r3, .L139
 1687 068e 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cclq3Nsc.s 			page 56


 1688 0690 03F48063 		and	r3, r3, #1024
1065:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1689              		.loc 1 1065 14
 1690 0694 B3F5806F 		cmp	r3, #1024
 1691 0698 40F0F380 		bne	.L130
1065:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1692              		.loc 1 1065 56 discriminator 1
 1693 069c 3B69     		ldr	r3, [r7, #16]
 1694 069e B3F5400F 		cmp	r3, #12582912
 1695 06a2 40F0EE80 		bne	.L130
1067:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1696              		.loc 1 1067 19
 1697 06a6 4A4B     		ldr	r3, .L139+4
 1698 06a8 FB61     		str	r3, [r7, #28]
1074:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1699              		.loc 1 1074 7
 1700 06aa EAE0     		b	.L130
 1701              	.L52:
1079:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1702              		.loc 1 1079 16
 1703 06ac 474B     		ldr	r3, .L139
 1704 06ae D3F88830 		ldr	r3, [r3, #136]
1079:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1705              		.loc 1 1079 14
 1706 06b2 03F04073 		and	r3, r3, #50331648
 1707 06b6 3B61     		str	r3, [r7, #16]
1081:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1708              		.loc 1 1081 9
 1709 06b8 3B69     		ldr	r3, [r7, #16]
 1710 06ba B3F1007F 		cmp	r3, #33554432
 1711 06be 03D1     		bne	.L107
1083:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1712              		.loc 1 1083 21
 1713 06c0 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1714 06c4 F861     		str	r0, [r7, #28]
1103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* FDCAN1 */
 1715              		.loc 1 1103 7
 1716 06c6 DEE0     		b	.L131
 1717              	.L107:
1085:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1718              		.loc 1 1085 14
 1719 06c8 3B69     		ldr	r3, [r7, #16]
 1720 06ca 002B     		cmp	r3, #0
 1721 06cc 02D1     		bne	.L109
1087:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1722              		.loc 1 1087 19
 1723 06ce 424B     		ldr	r3, .L139+12
 1724 06d0 FB61     		str	r3, [r7, #28]
1103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* FDCAN1 */
 1725              		.loc 1 1103 7
 1726 06d2 D8E0     		b	.L131
 1727              	.L109:
1089:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1728              		.loc 1 1089 14
 1729 06d4 3B69     		ldr	r3, [r7, #16]
 1730 06d6 B3F1807F 		cmp	r3, #16777216
 1731 06da 40F0D480 		bne	.L131
ARM GAS  /tmp/cclq3Nsc.s 			page 57


1091:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 1732              		.loc 1 1091 12
 1733 06de 3B4B     		ldr	r3, .L139
 1734 06e0 DB68     		ldr	r3, [r3, #12]
 1735 06e2 03F48013 		and	r3, r3, #1048576
1091:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 1736              		.loc 1 1091 11
 1737 06e6 002B     		cmp	r3, #0
 1738 06e8 00F0CD80 		beq	.L131
1094:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
 1739              		.loc 1 1094 18
 1740 06ec 374B     		ldr	r3, .L139
 1741 06ee DB68     		ldr	r3, [r3, #12]
1094:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
 1742              		.loc 1 1094 59
 1743 06f0 1B0A     		lsrs	r3, r3, #8
1094:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_
 1744              		.loc 1 1094 16
 1745 06f2 03F07F03 		and	r3, r3, #127
 1746 06f6 FB60     		str	r3, [r7, #12]
1095:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1747              		.loc 1 1095 31
 1748 06f8 BB69     		ldr	r3, [r7, #24]
 1749 06fa FA68     		ldr	r2, [r7, #12]
 1750 06fc 03FB02F2 		mul	r2, r3, r2
1095:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1751              		.loc 1 1095 44
 1752 0700 324B     		ldr	r3, .L139
 1753 0702 DB68     		ldr	r3, [r3, #12]
1095:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1754              		.loc 1 1095 85
 1755 0704 5B0D     		lsrs	r3, r3, #21
 1756 0706 03F00303 		and	r3, r3, #3
1095:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1757              		.loc 1 1095 110
 1758 070a 0133     		adds	r3, r3, #1
1095:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1759              		.loc 1 1095 116
 1760 070c 5B00     		lsls	r3, r3, #1
1095:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1761              		.loc 1 1095 21
 1762 070e B2FBF3F3 		udiv	r3, r2, r3
 1763 0712 FB61     		str	r3, [r7, #28]
1103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* FDCAN1 */
 1764              		.loc 1 1103 7
 1765 0714 B7E0     		b	.L131
 1766              	.L51:
1110:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 1767              		.loc 1 1110 16
 1768 0716 2D4B     		ldr	r3, .L139
 1769 0718 D3F88830 		ldr	r3, [r3, #136]
1110:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 1770              		.loc 1 1110 14
 1771 071c 03F04063 		and	r3, r3, #201326592
 1772 0720 3B61     		str	r3, [r7, #16]
1112:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1773              		.loc 1 1112 9
ARM GAS  /tmp/cclq3Nsc.s 			page 58


 1774 0722 3B69     		ldr	r3, [r7, #16]
 1775 0724 B3F1006F 		cmp	r3, #134217728
 1776 0728 14D1     		bne	.L110
1115:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PL
 1777              		.loc 1 1115 16
 1778 072a 284B     		ldr	r3, .L139
 1779 072c DB68     		ldr	r3, [r3, #12]
1115:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PL
 1780              		.loc 1 1115 57
 1781 072e 1B0A     		lsrs	r3, r3, #8
1115:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PL
 1782              		.loc 1 1115 14
 1783 0730 03F07F03 		and	r3, r3, #127
 1784 0734 FB60     		str	r3, [r7, #12]
1116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1785              		.loc 1 1116 29
 1786 0736 BB69     		ldr	r3, [r7, #24]
 1787 0738 FA68     		ldr	r2, [r7, #12]
 1788 073a 03FB02F2 		mul	r2, r3, r2
1116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1789              		.loc 1 1116 42
 1790 073e 234B     		ldr	r3, .L139
 1791 0740 DB68     		ldr	r3, [r3, #12]
1116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1792              		.loc 1 1116 83
 1793 0742 5B0D     		lsrs	r3, r3, #21
 1794 0744 03F00303 		and	r3, r3, #3
1116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1795              		.loc 1 1116 108
 1796 0748 0133     		adds	r3, r3, #1
1116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1797              		.loc 1 1116 114
 1798 074a 5B00     		lsls	r3, r3, #1
1116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1799              		.loc 1 1116 19
 1800 074c B2FBF3F3 		udiv	r3, r2, r3
 1801 0750 FB61     		str	r3, [r7, #28]
1126:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 1802              		.loc 1 1126 7
 1803 0752 9AE0     		b	.L132
 1804              	.L110:
1118:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1805              		.loc 1 1118 16
 1806 0754 1D4B     		ldr	r3, .L139
 1807 0756 D3F89830 		ldr	r3, [r3, #152]
 1808 075a 03F00203 		and	r3, r3, #2
1118:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1809              		.loc 1 1118 14
 1810 075e 022B     		cmp	r3, #2
 1811 0760 40F09380 		bne	.L132
1118:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1812              		.loc 1 1118 64 discriminator 1
 1813 0764 3B69     		ldr	r3, [r7, #16]
 1814 0766 002B     		cmp	r3, #0
 1815 0768 40F08F80 		bne	.L132
1120:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1816              		.loc 1 1120 19
ARM GAS  /tmp/cclq3Nsc.s 			page 59


 1817 076c 1B4B     		ldr	r3, .L139+16
 1818 076e FB61     		str	r3, [r7, #28]
1126:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 1819              		.loc 1 1126 7
 1820 0770 8BE0     		b	.L132
 1821              	.L50:
1132:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1822              		.loc 1 1132 16
 1823 0772 164B     		ldr	r3, .L139
 1824 0774 D3F88830 		ldr	r3, [r3, #136]
1132:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1825              		.loc 1 1132 14
 1826 0778 03F04063 		and	r3, r3, #201326592
 1827 077c 3B61     		str	r3, [r7, #16]
1134:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1828              		.loc 1 1134 9
 1829 077e 3B69     		ldr	r3, [r7, #16]
 1830 0780 B3F1006F 		cmp	r3, #134217728
 1831 0784 14D1     		bne	.L112
1137:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PL
 1832              		.loc 1 1137 16
 1833 0786 114B     		ldr	r3, .L139
 1834 0788 DB68     		ldr	r3, [r3, #12]
1137:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PL
 1835              		.loc 1 1137 57
 1836 078a 1B0A     		lsrs	r3, r3, #8
1137:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PL
 1837              		.loc 1 1137 14
 1838 078c 03F07F03 		and	r3, r3, #127
 1839 0790 FB60     		str	r3, [r7, #12]
1138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1840              		.loc 1 1138 29
 1841 0792 BB69     		ldr	r3, [r7, #24]
 1842 0794 FA68     		ldr	r2, [r7, #12]
 1843 0796 03FB02F2 		mul	r2, r3, r2
1138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1844              		.loc 1 1138 42
 1845 079a 0C4B     		ldr	r3, .L139
 1846 079c DB68     		ldr	r3, [r3, #12]
1138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1847              		.loc 1 1138 83
 1848 079e 5B0D     		lsrs	r3, r3, #21
 1849 07a0 03F00303 		and	r3, r3, #3
1138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1850              		.loc 1 1138 108
 1851 07a4 0133     		adds	r3, r3, #1
1138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1852              		.loc 1 1138 114
 1853 07a6 5B00     		lsls	r3, r3, #1
1138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1854              		.loc 1 1138 19
 1855 07a8 B2FBF3F3 		udiv	r3, r2, r3
 1856 07ac FB61     		str	r3, [r7, #28]
1148:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1857              		.loc 1 1148 7
 1858 07ae 6EE0     		b	.L133
 1859              	.L112:
ARM GAS  /tmp/cclq3Nsc.s 			page 60


1140:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1860              		.loc 1 1140 17
 1861 07b0 064B     		ldr	r3, .L139
 1862 07b2 D3F89830 		ldr	r3, [r3, #152]
 1863 07b6 03F00203 		and	r3, r3, #2
1140:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1864              		.loc 1 1140 14
 1865 07ba 022B     		cmp	r3, #2
 1866 07bc 67D1     		bne	.L133
1140:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1867              		.loc 1 1140 65 discriminator 1
 1868 07be 3B69     		ldr	r3, [r7, #16]
 1869 07c0 002B     		cmp	r3, #0
 1870 07c2 64D1     		bne	.L133
1142:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1871              		.loc 1 1142 19
 1872 07c4 054B     		ldr	r3, .L139+16
 1873 07c6 FB61     		str	r3, [r7, #28]
1148:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1874              		.loc 1 1148 7
 1875 07c8 61E0     		b	.L133
 1876              	.L140:
 1877 07ca 00BF     		.align	2
 1878              	.L139:
 1879 07cc 00100240 		.word	1073876992
 1880 07d0 0024F400 		.word	16000000
 1881 07d4 0080BB00 		.word	12288000
 1882 07d8 00127A00 		.word	8000000
 1883 07dc 006CDC02 		.word	48000000
 1884              	.L48:
1152:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 1885              		.loc 1 1152 16
 1886 07e0 2F4B     		ldr	r3, .L141
 1887 07e2 D3F88830 		ldr	r3, [r3, #136]
1152:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 1888              		.loc 1 1152 14
 1889 07e6 03F04053 		and	r3, r3, #805306368
 1890 07ea 3B61     		str	r3, [r7, #16]
1154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
 1891              		.loc 1 1154 9
 1892 07ec 3B69     		ldr	r3, [r7, #16]
 1893 07ee B3F1805F 		cmp	r3, #268435456
 1894 07f2 28D1     		bne	.L114
1156:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 1895              		.loc 1 1156 12
 1896 07f4 2A4B     		ldr	r3, .L141
 1897 07f6 DB68     		ldr	r3, [r3, #12]
 1898 07f8 03F48033 		and	r3, r3, #65536
1156:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         {
 1899              		.loc 1 1156 11
 1900 07fc 002B     		cmp	r3, #0
 1901 07fe 48D0     		beq	.L134
1159:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 1902              		.loc 1 1159 18
 1903 0800 274B     		ldr	r3, .L141
 1904 0802 DB68     		ldr	r3, [r3, #12]
1159:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
ARM GAS  /tmp/cclq3Nsc.s 			page 61


 1905              		.loc 1 1159 59
 1906 0804 1B0A     		lsrs	r3, r3, #8
1159:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 1907              		.loc 1 1159 16
 1908 0806 03F07F03 		and	r3, r3, #127
 1909 080a FB60     		str	r3, [r7, #12]
1160:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           if(pllp == 0U)
 1910              		.loc 1 1160 18
 1911 080c 244B     		ldr	r3, .L141
 1912 080e DB68     		ldr	r3, [r3, #12]
1160:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           if(pllp == 0U)
 1913              		.loc 1 1160 62
 1914 0810 DB0E     		lsrs	r3, r3, #27
1160:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           if(pllp == 0U)
 1915              		.loc 1 1160 16
 1916 0812 03F01F03 		and	r3, r3, #31
 1917 0816 7B61     		str	r3, [r7, #20]
1161:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           {
 1918              		.loc 1 1161 13
 1919 0818 7B69     		ldr	r3, [r7, #20]
 1920 081a 002B     		cmp	r3, #0
 1921 081c 0AD1     		bne	.L116
1163:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             {
 1922              		.loc 1 1163 16
 1923 081e 204B     		ldr	r3, .L141
 1924 0820 DB68     		ldr	r3, [r3, #12]
 1925 0822 03F40033 		and	r3, r3, #131072
1163:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             {
 1926              		.loc 1 1163 15
 1927 0826 002B     		cmp	r3, #0
 1928 0828 02D0     		beq	.L117
1165:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             }
 1929              		.loc 1 1165 20
 1930 082a 1123     		movs	r3, #17
 1931 082c 7B61     		str	r3, [r7, #20]
 1932 082e 01E0     		b	.L116
 1933              	.L117:
1169:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             }
 1934              		.loc 1 1169 20
 1935 0830 0723     		movs	r3, #7
 1936 0832 7B61     		str	r3, [r7, #20]
 1937              	.L116:
1172:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1938              		.loc 1 1172 31
 1939 0834 BB69     		ldr	r3, [r7, #24]
 1940 0836 FA68     		ldr	r2, [r7, #12]
 1941 0838 03FB02F2 		mul	r2, r3, r2
1172:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         }
 1942              		.loc 1 1172 21
 1943 083c 7B69     		ldr	r3, [r7, #20]
 1944 083e B2FBF3F3 		udiv	r3, r2, r3
 1945 0842 FB61     		str	r3, [r7, #28]
1184:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1946              		.loc 1 1184 7
 1947 0844 25E0     		b	.L134
 1948              	.L114:
1175:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cclq3Nsc.s 			page 62


 1949              		.loc 1 1175 14
 1950 0846 3B69     		ldr	r3, [r7, #16]
 1951 0848 B3F1005F 		cmp	r3, #536870912
 1952 084c 21D1     		bne	.L134
1177:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
 1953              		.loc 1 1177 21
 1954 084e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1955 0852 F861     		str	r0, [r7, #28]
1184:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1956              		.loc 1 1184 7
 1957 0854 1DE0     		b	.L134
 1958              	.L119:
 1959              		.loc 1 1253 7
 1960 0856 00BF     		nop
 1961 0858 1CE0     		b	.L42
 1962              	.L120:
 746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1963              		.loc 1 746 7
 1964 085a 00BF     		nop
 1965 085c 1AE0     		b	.L42
 1966              	.L121:
 773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1967              		.loc 1 773 7
 1968 085e 00BF     		nop
 1969 0860 18E0     		b	.L42
 1970              	.L122:
 800:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1971              		.loc 1 800 7
 1972 0862 00BF     		nop
 1973 0864 16E0     		b	.L42
 1974              	.L123:
 828:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* UART4 */
 1975              		.loc 1 828 7
 1976 0866 00BF     		nop
 1977 0868 14E0     		b	.L42
 1978              	.L124:
 885:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1979              		.loc 1 885 7
 1980 086a 00BF     		nop
 1981 086c 12E0     		b	.L42
 1982              	.L125:
 908:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1983              		.loc 1 908 7
 1984 086e 00BF     		nop
 1985 0870 10E0     		b	.L42
 1986              	.L126:
 931:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1987              		.loc 1 931 7
 1988 0872 00BF     		nop
 1989 0874 0EE0     		b	.L42
 1990              	.L127:
 954:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1991              		.loc 1 954 7
 1992 0876 00BF     		nop
 1993 0878 0CE0     		b	.L42
 1994              	.L128:
1008:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cclq3Nsc.s 			page 63


 1995              		.loc 1 1008 7
 1996 087a 00BF     		nop
 1997 087c 0AE0     		b	.L42
 1998              	.L129:
1041:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 1999              		.loc 1 1041 7
 2000 087e 00BF     		nop
 2001 0880 08E0     		b	.L42
 2002              	.L130:
1074:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 2003              		.loc 1 1074 7
 2004 0882 00BF     		nop
 2005 0884 06E0     		b	.L42
 2006              	.L131:
1103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #endif /* FDCAN1 */
 2007              		.loc 1 1103 7
 2008 0886 00BF     		nop
 2009 0888 04E0     		b	.L42
 2010              	.L132:
1126:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       
 2011              		.loc 1 1126 7
 2012 088a 00BF     		nop
 2013 088c 02E0     		b	.L42
 2014              	.L133:
1148:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 2015              		.loc 1 1148 7
 2016 088e 00BF     		nop
 2017 0890 00E0     		b	.L42
 2018              	.L134:
1184:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
 2019              		.loc 1 1184 7
 2020 0892 00BF     		nop
 2021              	.L42:
1254:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
1255:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1256:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1257:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   return(frequency);
 2022              		.loc 1 1257 9
 2023 0894 FB69     		ldr	r3, [r7, #28]
1258:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2024              		.loc 1 1258 1
 2025 0896 1846     		mov	r0, r3
 2026 0898 2037     		adds	r7, r7, #32
 2027              	.LCFI14:
 2028              		.cfi_def_cfa_offset 8
 2029 089a BD46     		mov	sp, r7
 2030              	.LCFI15:
 2031              		.cfi_def_cfa_register 13
 2032              		@ sp needed
 2033 089c 80BD     		pop	{r7, pc}
 2034              	.L142:
 2035 089e 00BF     		.align	2
 2036              	.L141:
 2037 08a0 00100240 		.word	1073876992
 2038              		.cfi_endproc
 2039              	.LFE134:
 2041              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
ARM GAS  /tmp/cclq3Nsc.s 			page 64


 2042              		.align	1
 2043              		.global	HAL_RCCEx_EnableLSECSS
 2044              		.syntax unified
 2045              		.thumb
 2046              		.thumb_func
 2047              		.fpu fpv4-sp-d16
 2049              	HAL_RCCEx_EnableLSECSS:
 2050              	.LFB135:
1259:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1260:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1261:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @}
1262:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1263:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1264:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
1265:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
1266:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  *
1267:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** @verbatim
1268:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  ===============================================================================
1269:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
1270:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  ===============================================================================
1271:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     [..]
1272:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
1273:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     activation or deactivation of LSE CSS,
1274:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     Low speed clock output and clock after wake-up from STOP mode.
1275:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** @endverbatim
1276:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @{
1277:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1278:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1279:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1280:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System.
1281:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
1282:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
1283:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
1284:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1285:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1286:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
1287:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2051              		.loc 1 1287 1
 2052              		.cfi_startproc
 2053              		@ args = 0, pretend = 0, frame = 0
 2054              		@ frame_needed = 1, uses_anonymous_args = 0
 2055              		@ link register save eliminated.
 2056 0000 80B4     		push	{r7}
 2057              	.LCFI16:
 2058              		.cfi_def_cfa_offset 4
 2059              		.cfi_offset 7, -4
 2060 0002 00AF     		add	r7, sp, #0
 2061              	.LCFI17:
 2062              		.cfi_def_cfa_register 7
1288:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 2063              		.loc 1 1288 3
 2064 0004 064B     		ldr	r3, .L144
 2065 0006 D3F89030 		ldr	r3, [r3, #144]
 2066 000a 054A     		ldr	r2, .L144
 2067 000c 43F02003 		orr	r3, r3, #32
 2068 0010 C2F89030 		str	r3, [r2, #144]
1289:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
ARM GAS  /tmp/cclq3Nsc.s 			page 65


 2069              		.loc 1 1289 1
 2070 0014 00BF     		nop
 2071 0016 BD46     		mov	sp, r7
 2072              	.LCFI18:
 2073              		.cfi_def_cfa_register 13
 2074              		@ sp needed
 2075 0018 5DF8047B 		ldr	r7, [sp], #4
 2076              	.LCFI19:
 2077              		.cfi_restore 7
 2078              		.cfi_def_cfa_offset 0
 2079 001c 7047     		bx	lr
 2080              	.L145:
 2081 001e 00BF     		.align	2
 2082              	.L144:
 2083 0020 00100240 		.word	1073876992
 2084              		.cfi_endproc
 2085              	.LFE135:
 2087              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 2088              		.align	1
 2089              		.global	HAL_RCCEx_DisableLSECSS
 2090              		.syntax unified
 2091              		.thumb
 2092              		.thumb_func
 2093              		.fpu fpv4-sp-d16
 2095              	HAL_RCCEx_DisableLSECSS:
 2096              	.LFB136:
1290:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1291:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1292:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Disable the LSE Clock Security System.
1293:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
1294:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1295:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1296:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
1297:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2097              		.loc 1 1297 1
 2098              		.cfi_startproc
 2099              		@ args = 0, pretend = 0, frame = 0
 2100              		@ frame_needed = 1, uses_anonymous_args = 0
 2101              		@ link register save eliminated.
 2102 0000 80B4     		push	{r7}
 2103              	.LCFI20:
 2104              		.cfi_def_cfa_offset 4
 2105              		.cfi_offset 7, -4
 2106 0002 00AF     		add	r7, sp, #0
 2107              	.LCFI21:
 2108              		.cfi_def_cfa_register 7
1298:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 2109              		.loc 1 1298 3
 2110 0004 094B     		ldr	r3, .L147
 2111 0006 D3F89030 		ldr	r3, [r3, #144]
 2112 000a 084A     		ldr	r2, .L147
 2113 000c 23F02003 		bic	r3, r3, #32
 2114 0010 C2F89030 		str	r3, [r2, #144]
1299:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1300:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
1301:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 2115              		.loc 1 1301 3
ARM GAS  /tmp/cclq3Nsc.s 			page 66


 2116 0014 054B     		ldr	r3, .L147
 2117 0016 9B69     		ldr	r3, [r3, #24]
 2118 0018 044A     		ldr	r2, .L147
 2119 001a 23F40073 		bic	r3, r3, #512
 2120 001e 9361     		str	r3, [r2, #24]
1302:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2121              		.loc 1 1302 1
 2122 0020 00BF     		nop
 2123 0022 BD46     		mov	sp, r7
 2124              	.LCFI22:
 2125              		.cfi_def_cfa_register 13
 2126              		@ sp needed
 2127 0024 5DF8047B 		ldr	r7, [sp], #4
 2128              	.LCFI23:
 2129              		.cfi_restore 7
 2130              		.cfi_def_cfa_offset 0
 2131 0028 7047     		bx	lr
 2132              	.L148:
 2133 002a 00BF     		.align	2
 2134              	.L147:
 2135 002c 00100240 		.word	1073876992
 2136              		.cfi_endproc
 2137              	.LFE136:
 2139              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 2140              		.align	1
 2141              		.global	HAL_RCCEx_EnableLSECSS_IT
 2142              		.syntax unified
 2143              		.thumb
 2144              		.thumb_func
 2145              		.fpu fpv4-sp-d16
 2147              	HAL_RCCEx_EnableLSECSS_IT:
 2148              	.LFB137:
1303:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1304:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1305:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
1306:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 19
1307:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1308:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1309:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
1310:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2149              		.loc 1 1310 1
 2150              		.cfi_startproc
 2151              		@ args = 0, pretend = 0, frame = 0
 2152              		@ frame_needed = 1, uses_anonymous_args = 0
 2153              		@ link register save eliminated.
 2154 0000 80B4     		push	{r7}
 2155              	.LCFI24:
 2156              		.cfi_def_cfa_offset 4
 2157              		.cfi_offset 7, -4
 2158 0002 00AF     		add	r7, sp, #0
 2159              	.LCFI25:
 2160              		.cfi_def_cfa_register 7
1311:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
1312:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 2161              		.loc 1 1312 3
 2162 0004 0F4B     		ldr	r3, .L150
 2163 0006 D3F89030 		ldr	r3, [r3, #144]
ARM GAS  /tmp/cclq3Nsc.s 			page 67


 2164 000a 0E4A     		ldr	r2, .L150
 2165 000c 43F02003 		orr	r3, r3, #32
 2166 0010 C2F89030 		str	r3, [r2, #144]
1313:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1314:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
1315:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 2167              		.loc 1 1315 3
 2168 0014 0B4B     		ldr	r3, .L150
 2169 0016 9B69     		ldr	r3, [r3, #24]
 2170 0018 0A4A     		ldr	r2, .L150
 2171 001a 43F40073 		orr	r3, r3, #512
 2172 001e 9361     		str	r3, [r2, #24]
1316:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1317:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
1318:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 2173              		.loc 1 1318 3
 2174 0020 094B     		ldr	r3, .L150+4
 2175 0022 1B68     		ldr	r3, [r3]
 2176 0024 084A     		ldr	r2, .L150+4
 2177 0026 43F40023 		orr	r3, r3, #524288
 2178 002a 1360     		str	r3, [r2]
1319:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 2179              		.loc 1 1319 3
 2180 002c 064B     		ldr	r3, .L150+4
 2181 002e 9B68     		ldr	r3, [r3, #8]
 2182 0030 054A     		ldr	r2, .L150+4
 2183 0032 43F40023 		orr	r3, r3, #524288
 2184 0036 9360     		str	r3, [r2, #8]
1320:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2185              		.loc 1 1320 1
 2186 0038 00BF     		nop
 2187 003a BD46     		mov	sp, r7
 2188              	.LCFI26:
 2189              		.cfi_def_cfa_register 13
 2190              		@ sp needed
 2191 003c 5DF8047B 		ldr	r7, [sp], #4
 2192              	.LCFI27:
 2193              		.cfi_restore 7
 2194              		.cfi_def_cfa_offset 0
 2195 0040 7047     		bx	lr
 2196              	.L151:
 2197 0042 00BF     		.align	2
 2198              	.L150:
 2199 0044 00100240 		.word	1073876992
 2200 0048 00040140 		.word	1073808384
 2201              		.cfi_endproc
 2202              	.LFE137:
 2204              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 2205              		.align	1
 2206              		.global	HAL_RCCEx_LSECSS_IRQHandler
 2207              		.syntax unified
 2208              		.thumb
 2209              		.thumb_func
 2210              		.fpu fpv4-sp-d16
 2212              	HAL_RCCEx_LSECSS_IRQHandler:
 2213              	.LFB138:
1321:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cclq3Nsc.s 			page 68


1322:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1323:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
1324:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1325:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1326:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
1327:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2214              		.loc 1 1327 1
 2215              		.cfi_startproc
 2216              		@ args = 0, pretend = 0, frame = 0
 2217              		@ frame_needed = 1, uses_anonymous_args = 0
 2218 0000 80B5     		push	{r7, lr}
 2219              	.LCFI28:
 2220              		.cfi_def_cfa_offset 8
 2221              		.cfi_offset 7, -8
 2222              		.cfi_offset 14, -4
 2223 0002 00AF     		add	r7, sp, #0
 2224              	.LCFI29:
 2225              		.cfi_def_cfa_register 7
1328:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
1329:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 2226              		.loc 1 1329 6
 2227 0004 074B     		ldr	r3, .L155
 2228 0006 DB69     		ldr	r3, [r3, #28]
 2229 0008 03F40073 		and	r3, r3, #512
 2230              		.loc 1 1329 5
 2231 000c B3F5007F 		cmp	r3, #512
 2232 0010 05D1     		bne	.L154
1330:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1331:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
1332:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 2233              		.loc 1 1332 5
 2234 0012 FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
1333:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1334:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
1335:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 2235              		.loc 1 1335 5
 2236 0016 034B     		ldr	r3, .L155
 2237 0018 4FF40072 		mov	r2, #512
 2238 001c 1A62     		str	r2, [r3, #32]
 2239              	.L154:
1336:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1337:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2240              		.loc 1 1337 1
 2241 001e 00BF     		nop
 2242 0020 80BD     		pop	{r7, pc}
 2243              	.L156:
 2244 0022 00BF     		.align	2
 2245              	.L155:
 2246 0024 00100240 		.word	1073876992
 2247              		.cfi_endproc
 2248              	.LFE138:
 2250              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 2251              		.align	1
 2252              		.weak	HAL_RCCEx_LSECSS_Callback
 2253              		.syntax unified
 2254              		.thumb
 2255              		.thumb_func
ARM GAS  /tmp/cclq3Nsc.s 			page 69


 2256              		.fpu fpv4-sp-d16
 2258              	HAL_RCCEx_LSECSS_Callback:
 2259              	.LFB139:
1338:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1339:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1340:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
1341:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval none
1342:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1343:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
1344:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2260              		.loc 1 1344 1
 2261              		.cfi_startproc
 2262              		@ args = 0, pretend = 0, frame = 0
 2263              		@ frame_needed = 1, uses_anonymous_args = 0
 2264              		@ link register save eliminated.
 2265 0000 80B4     		push	{r7}
 2266              	.LCFI30:
 2267              		.cfi_def_cfa_offset 4
 2268              		.cfi_offset 7, -4
 2269 0002 00AF     		add	r7, sp, #0
 2270              	.LCFI31:
 2271              		.cfi_def_cfa_register 7
1345:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1346:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
1347:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****    */
1348:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2272              		.loc 1 1348 1
 2273 0004 00BF     		nop
 2274 0006 BD46     		mov	sp, r7
 2275              	.LCFI32:
 2276              		.cfi_def_cfa_register 13
 2277              		@ sp needed
 2278 0008 5DF8047B 		ldr	r7, [sp], #4
 2279              	.LCFI33:
 2280              		.cfi_restore 7
 2281              		.cfi_def_cfa_offset 0
 2282 000c 7047     		bx	lr
 2283              		.cfi_endproc
 2284              	.LFE139:
 2286              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 2287              		.align	1
 2288              		.global	HAL_RCCEx_EnableLSCO
 2289              		.syntax unified
 2290              		.thumb
 2291              		.thumb_func
 2292              		.fpu fpv4-sp-d16
 2294              	HAL_RCCEx_EnableLSCO:
 2295              	.LFB140:
1349:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1350:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1351:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
1352:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
1353:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
1354:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
1355:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
1356:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1357:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
ARM GAS  /tmp/cclq3Nsc.s 			page 70


1358:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
1359:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2296              		.loc 1 1359 1
 2297              		.cfi_startproc
 2298              		@ args = 0, pretend = 0, frame = 40
 2299              		@ frame_needed = 1, uses_anonymous_args = 0
 2300 0000 80B5     		push	{r7, lr}
 2301              	.LCFI34:
 2302              		.cfi_def_cfa_offset 8
 2303              		.cfi_offset 7, -8
 2304              		.cfi_offset 14, -4
 2305 0002 8AB0     		sub	sp, sp, #40
 2306              	.LCFI35:
 2307              		.cfi_def_cfa_offset 48
 2308 0004 00AF     		add	r7, sp, #0
 2309              	.LCFI36:
 2310              		.cfi_def_cfa_register 7
 2311 0006 7860     		str	r0, [r7, #4]
1360:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1361:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 2312              		.loc 1 1361 20
 2313 0008 0023     		movs	r3, #0
 2314 000a 87F82730 		strb	r3, [r7, #39]
1362:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 2315              		.loc 1 1362 20
 2316 000e 0023     		movs	r3, #0
 2317 0010 87F82630 		strb	r3, [r7, #38]
 2318              	.LBB4:
1363:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1364:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check the parameters */
1365:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
1366:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1367:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
1368:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   __LSCO_CLK_ENABLE();
 2319              		.loc 1 1368 3
 2320 0014 2D4B     		ldr	r3, .L164
 2321 0016 DB6C     		ldr	r3, [r3, #76]
 2322 0018 2C4A     		ldr	r2, .L164
 2323 001a 43F00103 		orr	r3, r3, #1
 2324 001e D364     		str	r3, [r2, #76]
 2325 0020 2A4B     		ldr	r3, .L164
 2326 0022 DB6C     		ldr	r3, [r3, #76]
 2327 0024 03F00103 		and	r3, r3, #1
 2328 0028 FB60     		str	r3, [r7, #12]
 2329 002a FB68     		ldr	r3, [r7, #12]
 2330              	.LBE4:
1369:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1370:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Configure the LSCO pin in analog mode */
1371:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 2331              		.loc 1 1371 23
 2332 002c 0423     		movs	r3, #4
 2333 002e 3B61     		str	r3, [r7, #16]
1372:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 2334              		.loc 1 1372 24
 2335 0030 0323     		movs	r3, #3
 2336 0032 7B61     		str	r3, [r7, #20]
1373:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/cclq3Nsc.s 			page 71


 2337              		.loc 1 1373 25
 2338 0034 0223     		movs	r3, #2
 2339 0036 FB61     		str	r3, [r7, #28]
1374:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 2340              		.loc 1 1374 24
 2341 0038 0023     		movs	r3, #0
 2342 003a BB61     		str	r3, [r7, #24]
1375:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 2343              		.loc 1 1375 3
 2344 003c 07F11003 		add	r3, r7, #16
 2345 0040 1946     		mov	r1, r3
 2346 0042 4FF09040 		mov	r0, #1207959552
 2347 0046 FFF7FEFF 		bl	HAL_GPIO_Init
1376:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1377:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
1378:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 2348              		.loc 1 1378 6
 2349 004a 204B     		ldr	r3, .L164
 2350 004c 9B6D     		ldr	r3, [r3, #88]
 2351 004e 03F08053 		and	r3, r3, #268435456
 2352              		.loc 1 1378 5
 2353 0052 002B     		cmp	r3, #0
 2354 0054 0ED1     		bne	.L159
 2355              	.LBB5:
1379:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1380:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 2356              		.loc 1 1380 5
 2357 0056 1D4B     		ldr	r3, .L164
 2358 0058 9B6D     		ldr	r3, [r3, #88]
 2359 005a 1C4A     		ldr	r2, .L164
 2360 005c 43F08053 		orr	r3, r3, #268435456
 2361 0060 9365     		str	r3, [r2, #88]
 2362 0062 1A4B     		ldr	r3, .L164
 2363 0064 9B6D     		ldr	r3, [r3, #88]
 2364 0066 03F08053 		and	r3, r3, #268435456
 2365 006a BB60     		str	r3, [r7, #8]
 2366 006c BB68     		ldr	r3, [r7, #8]
 2367              	.LBE5:
1381:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 2368              		.loc 1 1381 19
 2369 006e 0123     		movs	r3, #1
 2370 0070 87F82730 		strb	r3, [r7, #39]
 2371              	.L159:
1382:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1383:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 2372              		.loc 1 1383 6
 2373 0074 164B     		ldr	r3, .L164+4
 2374 0076 1B68     		ldr	r3, [r3]
 2375 0078 03F48073 		and	r3, r3, #256
 2376              		.loc 1 1383 5
 2377 007c 002B     		cmp	r3, #0
 2378 007e 04D1     		bne	.L160
1384:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1385:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 2379              		.loc 1 1385 5
 2380 0080 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
1386:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     backupchanged = SET;
ARM GAS  /tmp/cclq3Nsc.s 			page 72


 2381              		.loc 1 1386 19
 2382 0084 0123     		movs	r3, #1
 2383 0086 87F82630 		strb	r3, [r7, #38]
 2384              	.L160:
1387:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1388:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1389:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 2385              		.loc 1 1389 3
 2386 008a 104B     		ldr	r3, .L164
 2387 008c D3F89030 		ldr	r3, [r3, #144]
 2388 0090 23F04072 		bic	r2, r3, #50331648
 2389 0094 7B68     		ldr	r3, [r7, #4]
 2390 0096 1343     		orrs	r3, r3, r2
 2391 0098 0C4A     		ldr	r2, .L164
 2392 009a 43F08073 		orr	r3, r3, #16777216
 2393 009e C2F89030 		str	r3, [r2, #144]
1390:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1391:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 2394              		.loc 1 1391 5
 2395 00a2 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 2396 00a6 012B     		cmp	r3, #1
 2397 00a8 01D1     		bne	.L161
1392:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1393:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 2398              		.loc 1 1393 5
 2399 00aa FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 2400              	.L161:
1394:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1395:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 2401              		.loc 1 1395 5
 2402 00ae 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 2403 00b2 012B     		cmp	r3, #1
 2404 00b4 05D1     		bne	.L163
1396:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1397:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 2405              		.loc 1 1397 5
 2406 00b6 054B     		ldr	r3, .L164
 2407 00b8 9B6D     		ldr	r3, [r3, #88]
 2408 00ba 044A     		ldr	r2, .L164
 2409 00bc 23F08053 		bic	r3, r3, #268435456
 2410 00c0 9365     		str	r3, [r2, #88]
 2411              	.L163:
1398:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1399:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2412              		.loc 1 1399 1
 2413 00c2 00BF     		nop
 2414 00c4 2837     		adds	r7, r7, #40
 2415              	.LCFI37:
 2416              		.cfi_def_cfa_offset 8
 2417 00c6 BD46     		mov	sp, r7
 2418              	.LCFI38:
 2419              		.cfi_def_cfa_register 13
 2420              		@ sp needed
 2421 00c8 80BD     		pop	{r7, pc}
 2422              	.L165:
 2423 00ca 00BF     		.align	2
 2424              	.L164:
ARM GAS  /tmp/cclq3Nsc.s 			page 73


 2425 00cc 00100240 		.word	1073876992
 2426 00d0 00700040 		.word	1073770496
 2427              		.cfi_endproc
 2428              	.LFE140:
 2430              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 2431              		.align	1
 2432              		.global	HAL_RCCEx_DisableLSCO
 2433              		.syntax unified
 2434              		.thumb
 2435              		.thumb_func
 2436              		.fpu fpv4-sp-d16
 2438              	HAL_RCCEx_DisableLSCO:
 2439              	.LFB141:
1400:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1401:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1402:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
1403:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1404:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1405:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
1406:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2440              		.loc 1 1406 1
 2441              		.cfi_startproc
 2442              		@ args = 0, pretend = 0, frame = 8
 2443              		@ frame_needed = 1, uses_anonymous_args = 0
 2444 0000 80B5     		push	{r7, lr}
 2445              	.LCFI39:
 2446              		.cfi_def_cfa_offset 8
 2447              		.cfi_offset 7, -8
 2448              		.cfi_offset 14, -4
 2449 0002 82B0     		sub	sp, sp, #8
 2450              	.LCFI40:
 2451              		.cfi_def_cfa_offset 16
 2452 0004 00AF     		add	r7, sp, #0
 2453              	.LCFI41:
 2454              		.cfi_def_cfa_register 7
1407:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 2455              		.loc 1 1407 20
 2456 0006 0023     		movs	r3, #0
 2457 0008 FB71     		strb	r3, [r7, #7]
1408:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 2458              		.loc 1 1408 20
 2459 000a 0023     		movs	r3, #0
 2460 000c BB71     		strb	r3, [r7, #6]
1409:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1410:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
1411:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 2461              		.loc 1 1411 6
 2462 000e 1C4B     		ldr	r3, .L172
 2463 0010 9B6D     		ldr	r3, [r3, #88]
 2464 0012 03F08053 		and	r3, r3, #268435456
 2465              		.loc 1 1411 5
 2466 0016 002B     		cmp	r3, #0
 2467 0018 0DD1     		bne	.L167
 2468              	.LBB6:
1412:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1413:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 2469              		.loc 1 1413 5
ARM GAS  /tmp/cclq3Nsc.s 			page 74


 2470 001a 194B     		ldr	r3, .L172
 2471 001c 9B6D     		ldr	r3, [r3, #88]
 2472 001e 184A     		ldr	r2, .L172
 2473 0020 43F08053 		orr	r3, r3, #268435456
 2474 0024 9365     		str	r3, [r2, #88]
 2475 0026 164B     		ldr	r3, .L172
 2476 0028 9B6D     		ldr	r3, [r3, #88]
 2477 002a 03F08053 		and	r3, r3, #268435456
 2478 002e 3B60     		str	r3, [r7]
 2479 0030 3B68     		ldr	r3, [r7]
 2480              	.LBE6:
1414:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 2481              		.loc 1 1414 19
 2482 0032 0123     		movs	r3, #1
 2483 0034 FB71     		strb	r3, [r7, #7]
 2484              	.L167:
1415:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1416:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 2485              		.loc 1 1416 6
 2486 0036 134B     		ldr	r3, .L172+4
 2487 0038 1B68     		ldr	r3, [r3]
 2488 003a 03F48073 		and	r3, r3, #256
 2489              		.loc 1 1416 5
 2490 003e 002B     		cmp	r3, #0
 2491 0040 03D1     		bne	.L168
1417:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1418:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
1419:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 2492              		.loc 1 1419 5
 2493 0042 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
1420:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     backupchanged = SET;
 2494              		.loc 1 1420 19
 2495 0046 0123     		movs	r3, #1
 2496 0048 BB71     		strb	r3, [r7, #6]
 2497              	.L168:
1421:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1422:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1423:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 2498              		.loc 1 1423 3
 2499 004a 0D4B     		ldr	r3, .L172
 2500 004c D3F89030 		ldr	r3, [r3, #144]
 2501 0050 0B4A     		ldr	r2, .L172
 2502 0052 23F08073 		bic	r3, r3, #16777216
 2503 0056 C2F89030 		str	r3, [r2, #144]
1424:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1425:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Restore previous configuration */
1426:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 2504              		.loc 1 1426 5
 2505 005a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2506 005c 012B     		cmp	r3, #1
 2507 005e 01D1     		bne	.L169
1427:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1428:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
1429:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 2508              		.loc 1 1429 5
 2509 0060 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 2510              	.L169:
ARM GAS  /tmp/cclq3Nsc.s 			page 75


1430:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1431:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 2511              		.loc 1 1431 5
 2512 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2513 0066 012B     		cmp	r3, #1
 2514 0068 05D1     		bne	.L171
1432:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1433:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 2515              		.loc 1 1433 5
 2516 006a 054B     		ldr	r3, .L172
 2517 006c 9B6D     		ldr	r3, [r3, #88]
 2518 006e 044A     		ldr	r2, .L172
 2519 0070 23F08053 		bic	r3, r3, #268435456
 2520 0074 9365     		str	r3, [r2, #88]
 2521              	.L171:
1434:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1435:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2522              		.loc 1 1435 1
 2523 0076 00BF     		nop
 2524 0078 0837     		adds	r7, r7, #8
 2525              	.LCFI42:
 2526              		.cfi_def_cfa_offset 8
 2527 007a BD46     		mov	sp, r7
 2528              	.LCFI43:
 2529              		.cfi_def_cfa_register 13
 2530              		@ sp needed
 2531 007c 80BD     		pop	{r7, pc}
 2532              	.L173:
 2533 007e 00BF     		.align	2
 2534              	.L172:
 2535 0080 00100240 		.word	1073876992
 2536 0084 00700040 		.word	1073770496
 2537              		.cfi_endproc
 2538              	.LFE141:
 2540              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 2541              		.align	1
 2542              		.global	HAL_RCCEx_CRSConfig
 2543              		.syntax unified
 2544              		.thumb
 2545              		.thumb_func
 2546              		.fpu fpv4-sp-d16
 2548              	HAL_RCCEx_CRSConfig:
 2549              	.LFB142:
1436:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1437:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1438:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1439:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @}
1440:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1441:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1442:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** #if defined(CRS)
1443:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1444:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
1445:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
1446:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  *
1447:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** @verbatim
1448:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  ===============================================================================
1449:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
ARM GAS  /tmp/cclq3Nsc.s 			page 76


1450:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  ===============================================================================
1451:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     [..]
1452:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as
1453:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1454:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
1455:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1456:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
1457:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1458:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
1459:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
1460:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
1461:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
1462:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
1463:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                         directly reload value with target and sychronization frequencies values
1464:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
1465:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
1466:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
1467:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
1468:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
1469:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
1470:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
1471:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
1472:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            should be used as SYNC signal.
1473:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1474:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
1475:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
1476:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
1477:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                         application if synchronization is OK
1478:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1479:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
1480:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
1481:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1482:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
1483:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
1484:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
1485:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
1486:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
1487:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
1488:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1489:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
1490:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
1491:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
1492:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
1493:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
1494:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
1495:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
1496:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
1497:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
1498:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
1499:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
1500:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1501:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
1502:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
1503:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1504:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** @endverbatim
1505:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  * @{
1506:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****  */
ARM GAS  /tmp/cclq3Nsc.s 			page 77


1507:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1508:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1509:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
1510:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
1511:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1512:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1513:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
1514:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2550              		.loc 1 1514 1
 2551              		.cfi_startproc
 2552              		@ args = 0, pretend = 0, frame = 16
 2553              		@ frame_needed = 1, uses_anonymous_args = 0
 2554              		@ link register save eliminated.
 2555 0000 80B4     		push	{r7}
 2556              	.LCFI44:
 2557              		.cfi_def_cfa_offset 4
 2558              		.cfi_offset 7, -4
 2559 0002 85B0     		sub	sp, sp, #20
 2560              	.LCFI45:
 2561              		.cfi_def_cfa_offset 24
 2562 0004 00AF     		add	r7, sp, #0
 2563              	.LCFI46:
 2564              		.cfi_def_cfa_register 7
 2565 0006 7860     		str	r0, [r7, #4]
1515:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t value;
1516:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1517:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check the parameters */
1518:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
1519:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
1520:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
1521:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
1522:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
1523:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
1524:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1525:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* CONFIGURATION */
1526:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1527:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
1528:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 2566              		.loc 1 1528 3
 2567 0008 1C4B     		ldr	r3, .L175
 2568 000a 9B6B     		ldr	r3, [r3, #56]
 2569 000c 1B4A     		ldr	r2, .L175
 2570 000e 43F48073 		orr	r3, r3, #256
 2571 0012 9363     		str	r3, [r2, #56]
1529:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 2572              		.loc 1 1529 3
 2573 0014 194B     		ldr	r3, .L175
 2574 0016 9B6B     		ldr	r3, [r3, #56]
 2575 0018 184A     		ldr	r2, .L175
 2576 001a 23F48073 		bic	r3, r3, #256
 2577 001e 9363     		str	r3, [r2, #56]
1530:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1531:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
1532:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
1533:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
1534:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 2578              		.loc 1 1534 17
ARM GAS  /tmp/cclq3Nsc.s 			page 78


 2579 0020 7B68     		ldr	r3, [r7, #4]
 2580 0022 1A68     		ldr	r2, [r3]
 2581              		.loc 1 1534 36
 2582 0024 7B68     		ldr	r3, [r7, #4]
 2583 0026 5B68     		ldr	r3, [r3, #4]
 2584              		.loc 1 1534 29
 2585 0028 1A43     		orrs	r2, r2, r3
 2586              		.loc 1 1534 52
 2587 002a 7B68     		ldr	r3, [r7, #4]
 2588 002c 9B68     		ldr	r3, [r3, #8]
 2589              		.loc 1 1534 9
 2590 002e 1343     		orrs	r3, r3, r2
 2591 0030 FB60     		str	r3, [r7, #12]
1535:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
1536:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 2592              		.loc 1 1536 17
 2593 0032 7B68     		ldr	r3, [r7, #4]
 2594 0034 DB68     		ldr	r3, [r3, #12]
 2595              		.loc 1 1536 9
 2596 0036 FA68     		ldr	r2, [r7, #12]
 2597 0038 1343     		orrs	r3, r3, r2
 2598 003a FB60     		str	r3, [r7, #12]
1537:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
1538:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 2599              		.loc 1 1538 18
 2600 003c 7B68     		ldr	r3, [r7, #4]
 2601 003e 1B69     		ldr	r3, [r3, #16]
 2602              		.loc 1 1538 36
 2603 0040 1B04     		lsls	r3, r3, #16
 2604              		.loc 1 1538 9
 2605 0042 FA68     		ldr	r2, [r7, #12]
 2606 0044 1343     		orrs	r3, r3, r2
 2607 0046 FB60     		str	r3, [r7, #12]
1539:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 2608              		.loc 1 1539 3
 2609 0048 0D4A     		ldr	r2, .L175+4
 2610 004a FB68     		ldr	r3, [r7, #12]
 2611 004c 5360     		str	r3, [r2, #4]
1540:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1541:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
1542:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
1543:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 2612              		.loc 1 1543 3
 2613 004e 0C4B     		ldr	r3, .L175+4
 2614 0050 1B68     		ldr	r3, [r3]
 2615 0052 23F4FE42 		bic	r2, r3, #32512
 2616 0056 7B68     		ldr	r3, [r7, #4]
 2617 0058 5B69     		ldr	r3, [r3, #20]
 2618 005a 1B02     		lsls	r3, r3, #8
 2619 005c 0849     		ldr	r1, .L175+4
 2620 005e 1343     		orrs	r3, r3, r2
 2621 0060 0B60     		str	r3, [r1]
1544:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1545:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
1546:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1547:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
1548:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
ARM GAS  /tmp/cclq3Nsc.s 			page 79


 2622              		.loc 1 1548 3
 2623 0062 074B     		ldr	r3, .L175+4
 2624 0064 1B68     		ldr	r3, [r3]
 2625 0066 064A     		ldr	r2, .L175+4
 2626 0068 43F06003 		orr	r3, r3, #96
 2627 006c 1360     		str	r3, [r2]
1549:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2628              		.loc 1 1549 1
 2629 006e 00BF     		nop
 2630 0070 1437     		adds	r7, r7, #20
 2631              	.LCFI47:
 2632              		.cfi_def_cfa_offset 4
 2633 0072 BD46     		mov	sp, r7
 2634              	.LCFI48:
 2635              		.cfi_def_cfa_register 13
 2636              		@ sp needed
 2637 0074 5DF8047B 		ldr	r7, [sp], #4
 2638              	.LCFI49:
 2639              		.cfi_restore 7
 2640              		.cfi_def_cfa_offset 0
 2641 0078 7047     		bx	lr
 2642              	.L176:
 2643 007a 00BF     		.align	2
 2644              	.L175:
 2645 007c 00100240 		.word	1073876992
 2646 0080 00200040 		.word	1073750016
 2647              		.cfi_endproc
 2648              	.LFE142:
 2650              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 2651              		.align	1
 2652              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 2653              		.syntax unified
 2654              		.thumb
 2655              		.thumb_func
 2656              		.fpu fpv4-sp-d16
 2658              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 2659              	.LFB143:
1550:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1551:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1552:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
1553:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1554:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1555:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
1556:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2660              		.loc 1 1556 1
 2661              		.cfi_startproc
 2662              		@ args = 0, pretend = 0, frame = 0
 2663              		@ frame_needed = 1, uses_anonymous_args = 0
 2664              		@ link register save eliminated.
 2665 0000 80B4     		push	{r7}
 2666              	.LCFI50:
 2667              		.cfi_def_cfa_offset 4
 2668              		.cfi_offset 7, -4
 2669 0002 00AF     		add	r7, sp, #0
 2670              	.LCFI51:
 2671              		.cfi_def_cfa_register 7
1557:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
ARM GAS  /tmp/cclq3Nsc.s 			page 80


 2672              		.loc 1 1557 3
 2673 0004 054B     		ldr	r3, .L178
 2674 0006 1B68     		ldr	r3, [r3]
 2675 0008 044A     		ldr	r2, .L178
 2676 000a 43F08003 		orr	r3, r3, #128
 2677 000e 1360     		str	r3, [r2]
1558:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2678              		.loc 1 1558 1
 2679 0010 00BF     		nop
 2680 0012 BD46     		mov	sp, r7
 2681              	.LCFI52:
 2682              		.cfi_def_cfa_register 13
 2683              		@ sp needed
 2684 0014 5DF8047B 		ldr	r7, [sp], #4
 2685              	.LCFI53:
 2686              		.cfi_restore 7
 2687              		.cfi_def_cfa_offset 0
 2688 0018 7047     		bx	lr
 2689              	.L179:
 2690 001a 00BF     		.align	2
 2691              	.L178:
 2692 001c 00200040 		.word	1073750016
 2693              		.cfi_endproc
 2694              	.LFE143:
 2696              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 2697              		.align	1
 2698              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 2699              		.syntax unified
 2700              		.thumb
 2701              		.thumb_func
 2702              		.fpu fpv4-sp-d16
 2704              	HAL_RCCEx_CRSGetSynchronizationInfo:
 2705              	.LFB144:
1559:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1560:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1561:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
1562:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
1563:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1564:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1565:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
1566:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2706              		.loc 1 1566 1
 2707              		.cfi_startproc
 2708              		@ args = 0, pretend = 0, frame = 8
 2709              		@ frame_needed = 1, uses_anonymous_args = 0
 2710              		@ link register save eliminated.
 2711 0000 80B4     		push	{r7}
 2712              	.LCFI54:
 2713              		.cfi_def_cfa_offset 4
 2714              		.cfi_offset 7, -4
 2715 0002 83B0     		sub	sp, sp, #12
 2716              	.LCFI55:
 2717              		.cfi_def_cfa_offset 16
 2718 0004 00AF     		add	r7, sp, #0
 2719              	.LCFI56:
 2720              		.cfi_def_cfa_register 7
 2721 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cclq3Nsc.s 			page 81


1567:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check the parameter */
1568:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
1569:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1570:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get the reload value */
1571:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 2722              		.loc 1 1571 32
 2723 0008 0E4B     		ldr	r3, .L181
 2724 000a 5B68     		ldr	r3, [r3, #4]
 2725 000c 9AB2     		uxth	r2, r3
 2726              		.loc 1 1571 29
 2727 000e 7B68     		ldr	r3, [r7, #4]
 2728 0010 1A60     		str	r2, [r3]
1572:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1573:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
1574:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
 2729              		.loc 1 1574 42
 2730 0012 0C4B     		ldr	r3, .L181
 2731 0014 1B68     		ldr	r3, [r3]
 2732              		.loc 1 1574 73
 2733 0016 1B0A     		lsrs	r3, r3, #8
 2734 0018 03F07F02 		and	r2, r3, #127
 2735              		.loc 1 1574 39
 2736 001c 7B68     		ldr	r3, [r7, #4]
 2737 001e 5A60     		str	r2, [r3, #4]
1575:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1576:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
1577:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
 2738              		.loc 1 1577 37
 2739 0020 084B     		ldr	r3, .L181
 2740 0022 9B68     		ldr	r3, [r3, #8]
 2741              		.loc 1 1577 71
 2742 0024 1B0C     		lsrs	r3, r3, #16
 2743 0026 9AB2     		uxth	r2, r3
 2744              		.loc 1 1577 34
 2745 0028 7B68     		ldr	r3, [r7, #4]
 2746 002a 9A60     		str	r2, [r3, #8]
1578:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1579:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
1580:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 2747              		.loc 1 1580 39
 2748 002c 054B     		ldr	r3, .L181
 2749 002e 9B68     		ldr	r3, [r3, #8]
 2750 0030 03F40042 		and	r2, r3, #32768
 2751              		.loc 1 1580 36
 2752 0034 7B68     		ldr	r3, [r7, #4]
 2753 0036 DA60     		str	r2, [r3, #12]
1581:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2754              		.loc 1 1581 1
 2755 0038 00BF     		nop
 2756 003a 0C37     		adds	r7, r7, #12
 2757              	.LCFI57:
 2758              		.cfi_def_cfa_offset 4
 2759 003c BD46     		mov	sp, r7
 2760              	.LCFI58:
 2761              		.cfi_def_cfa_register 13
 2762              		@ sp needed
 2763 003e 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/cclq3Nsc.s 			page 82


 2764              	.LCFI59:
 2765              		.cfi_restore 7
 2766              		.cfi_def_cfa_offset 0
 2767 0042 7047     		bx	lr
 2768              	.L182:
 2769              		.align	2
 2770              	.L181:
 2771 0044 00200040 		.word	1073750016
 2772              		.cfi_endproc
 2773              	.LFE144:
 2775              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 2776              		.align	1
 2777              		.global	HAL_RCCEx_CRSWaitSynchronization
 2778              		.syntax unified
 2779              		.thumb
 2780              		.thumb_func
 2781              		.fpu fpv4-sp-d16
 2783              	HAL_RCCEx_CRSWaitSynchronization:
 2784              	.LFB145:
1582:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1583:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1584:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
1585:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
1586:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
1587:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** *        frequency.
1588:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
1589:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
1590:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
1591:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
1592:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
1593:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
1594:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
1595:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
1596:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
1597:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** */
1598:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
1599:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2785              		.loc 1 1599 1
 2786              		.cfi_startproc
 2787              		@ args = 0, pretend = 0, frame = 16
 2788              		@ frame_needed = 1, uses_anonymous_args = 0
 2789 0000 80B5     		push	{r7, lr}
 2790              	.LCFI60:
 2791              		.cfi_def_cfa_offset 8
 2792              		.cfi_offset 7, -8
 2793              		.cfi_offset 14, -4
 2794 0002 84B0     		sub	sp, sp, #16
 2795              	.LCFI61:
 2796              		.cfi_def_cfa_offset 24
 2797 0004 00AF     		add	r7, sp, #0
 2798              	.LCFI62:
 2799              		.cfi_def_cfa_register 7
 2800 0006 7860     		str	r0, [r7, #4]
1600:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 2801              		.loc 1 1600 12
 2802 0008 0023     		movs	r3, #0
 2803 000a FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/cclq3Nsc.s 			page 83


1601:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t tickstart;
1602:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1603:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get timeout */
1604:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 2804              		.loc 1 1604 15
 2805 000c FFF7FEFF 		bl	HAL_GetTick
 2806 0010 B860     		str	r0, [r7, #8]
 2807              	.L192:
1605:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1606:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
1607:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   do
1608:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1609:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
 2808              		.loc 1 1609 7
 2809 0012 7B68     		ldr	r3, [r7, #4]
 2810 0014 B3F1FF3F 		cmp	r3, #-1
 2811 0018 0CD0     		beq	.L184
1610:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
1611:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 2812              		.loc 1 1611 12
 2813 001a FFF7FEFF 		bl	HAL_GetTick
 2814 001e 0246     		mov	r2, r0
 2815              		.loc 1 1611 26
 2816 0020 BB68     		ldr	r3, [r7, #8]
 2817 0022 D31A     		subs	r3, r2, r3
 2818              		.loc 1 1611 9
 2819 0024 7A68     		ldr	r2, [r7, #4]
 2820 0026 9A42     		cmp	r2, r3
 2821 0028 02D3     		bcc	.L185
 2822              		.loc 1 1611 50 discriminator 1
 2823 002a 7B68     		ldr	r3, [r7, #4]
 2824 002c 002B     		cmp	r3, #0
 2825 002e 01D1     		bne	.L184
 2826              	.L185:
1612:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1613:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 2827              		.loc 1 1613 19
 2828 0030 0123     		movs	r3, #1
 2829 0032 FB60     		str	r3, [r7, #12]
 2830              	.L184:
1614:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1615:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
1616:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
1617:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 2831              		.loc 1 1617 8
 2832 0034 2A4B     		ldr	r3, .L194
 2833 0036 9B68     		ldr	r3, [r3, #8]
 2834 0038 03F00103 		and	r3, r3, #1
 2835              		.loc 1 1617 7
 2836 003c 012B     		cmp	r3, #1
 2837 003e 06D1     		bne	.L186
1618:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
1619:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
1620:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 2838              		.loc 1 1620 17
 2839 0040 FB68     		ldr	r3, [r7, #12]
 2840 0042 43F00203 		orr	r3, r3, #2
ARM GAS  /tmp/cclq3Nsc.s 			page 84


 2841 0046 FB60     		str	r3, [r7, #12]
1621:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1622:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
1623:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 2842              		.loc 1 1623 7
 2843 0048 254B     		ldr	r3, .L194
 2844 004a 0122     		movs	r2, #1
 2845 004c DA60     		str	r2, [r3, #12]
 2846              	.L186:
1624:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
1625:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1626:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
1627:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 2847              		.loc 1 1627 8
 2848 004e 244B     		ldr	r3, .L194
 2849 0050 9B68     		ldr	r3, [r3, #8]
 2850 0052 03F00203 		and	r3, r3, #2
 2851              		.loc 1 1627 7
 2852 0056 022B     		cmp	r3, #2
 2853 0058 06D1     		bne	.L187
1628:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
1629:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
1630:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 2854              		.loc 1 1630 17
 2855 005a FB68     		ldr	r3, [r7, #12]
 2856 005c 43F00403 		orr	r3, r3, #4
 2857 0060 FB60     		str	r3, [r7, #12]
1631:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1632:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
1633:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 2858              		.loc 1 1633 7
 2859 0062 1F4B     		ldr	r3, .L194
 2860 0064 0222     		movs	r2, #2
 2861 0066 DA60     		str	r2, [r3, #12]
 2862              	.L187:
1634:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
1635:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1636:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
1637:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 2863              		.loc 1 1637 8
 2864 0068 1D4B     		ldr	r3, .L194
 2865 006a 9B68     		ldr	r3, [r3, #8]
 2866 006c 03F48063 		and	r3, r3, #1024
 2867              		.loc 1 1637 7
 2868 0070 B3F5806F 		cmp	r3, #1024
 2869 0074 06D1     		bne	.L188
1638:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
1639:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1640:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 2870              		.loc 1 1640 17
 2871 0076 FB68     		ldr	r3, [r7, #12]
 2872 0078 43F02003 		orr	r3, r3, #32
 2873 007c FB60     		str	r3, [r7, #12]
1641:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1642:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1643:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 2874              		.loc 1 1643 7
ARM GAS  /tmp/cclq3Nsc.s 			page 85


 2875 007e 184B     		ldr	r3, .L194
 2876 0080 0422     		movs	r2, #4
 2877 0082 DA60     		str	r2, [r3, #12]
 2878              	.L188:
1644:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
1645:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1646:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
1647:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 2879              		.loc 1 1647 8
 2880 0084 164B     		ldr	r3, .L194
 2881 0086 9B68     		ldr	r3, [r3, #8]
 2882 0088 03F48073 		and	r3, r3, #256
 2883              		.loc 1 1647 7
 2884 008c B3F5807F 		cmp	r3, #256
 2885 0090 06D1     		bne	.L189
1648:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
1649:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1650:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 2886              		.loc 1 1650 17
 2887 0092 FB68     		ldr	r3, [r7, #12]
 2888 0094 43F00803 		orr	r3, r3, #8
 2889 0098 FB60     		str	r3, [r7, #12]
1651:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1652:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1653:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 2890              		.loc 1 1653 7
 2891 009a 114B     		ldr	r3, .L194
 2892 009c 0422     		movs	r2, #4
 2893 009e DA60     		str	r2, [r3, #12]
 2894              	.L189:
1654:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
1655:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1656:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
1657:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 2895              		.loc 1 1657 8
 2896 00a0 0F4B     		ldr	r3, .L194
 2897 00a2 9B68     		ldr	r3, [r3, #8]
 2898 00a4 03F40073 		and	r3, r3, #512
 2899              		.loc 1 1657 7
 2900 00a8 B3F5007F 		cmp	r3, #512
 2901 00ac 06D1     		bne	.L190
1658:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
1659:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
1660:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 2902              		.loc 1 1660 17
 2903 00ae FB68     		ldr	r3, [r7, #12]
 2904 00b0 43F01003 		orr	r3, r3, #16
 2905 00b4 FB60     		str	r3, [r7, #12]
1661:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1662:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
1663:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 2906              		.loc 1 1663 7
 2907 00b6 0A4B     		ldr	r3, .L194
 2908 00b8 0422     		movs	r2, #4
 2909 00ba DA60     		str	r2, [r3, #12]
 2910              	.L190:
1664:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cclq3Nsc.s 			page 86


1665:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1666:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
1667:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 2911              		.loc 1 1667 8
 2912 00bc 084B     		ldr	r3, .L194
 2913 00be 9B68     		ldr	r3, [r3, #8]
 2914 00c0 03F00803 		and	r3, r3, #8
 2915              		.loc 1 1667 7
 2916 00c4 082B     		cmp	r3, #8
 2917 00c6 02D1     		bne	.L191
1668:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
1669:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
1670:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 2918              		.loc 1 1670 7 discriminator 2
 2919 00c8 054B     		ldr	r3, .L194
 2920 00ca 0822     		movs	r2, #8
 2921 00cc DA60     		str	r2, [r3, #12]
 2922              	.L191:
1671:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
1672:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 2923              		.loc 1 1672 3
 2924 00ce FB68     		ldr	r3, [r7, #12]
 2925 00d0 002B     		cmp	r3, #0
 2926 00d2 9ED0     		beq	.L192
1673:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1674:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   return crsstatus;
 2927              		.loc 1 1674 10
 2928 00d4 FB68     		ldr	r3, [r7, #12]
1675:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 2929              		.loc 1 1675 1
 2930 00d6 1846     		mov	r0, r3
 2931 00d8 1037     		adds	r7, r7, #16
 2932              	.LCFI63:
 2933              		.cfi_def_cfa_offset 8
 2934 00da BD46     		mov	sp, r7
 2935              	.LCFI64:
 2936              		.cfi_def_cfa_register 13
 2937              		@ sp needed
 2938 00dc 80BD     		pop	{r7, pc}
 2939              	.L195:
 2940 00de 00BF     		.align	2
 2941              	.L194:
 2942 00e0 00200040 		.word	1073750016
 2943              		.cfi_endproc
 2944              	.LFE145:
 2946              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 2947              		.align	1
 2948              		.global	HAL_RCCEx_CRS_IRQHandler
 2949              		.syntax unified
 2950              		.thumb
 2951              		.thumb_func
 2952              		.fpu fpv4-sp-d16
 2954              	HAL_RCCEx_CRS_IRQHandler:
 2955              	.LFB146:
1676:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1677:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1678:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
ARM GAS  /tmp/cclq3Nsc.s 			page 87


1679:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval None
1680:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1681:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
1682:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 2956              		.loc 1 1682 1
 2957              		.cfi_startproc
 2958              		@ args = 0, pretend = 0, frame = 16
 2959              		@ frame_needed = 1, uses_anonymous_args = 0
 2960 0000 80B5     		push	{r7, lr}
 2961              	.LCFI65:
 2962              		.cfi_def_cfa_offset 8
 2963              		.cfi_offset 7, -8
 2964              		.cfi_offset 14, -4
 2965 0002 84B0     		sub	sp, sp, #16
 2966              	.LCFI66:
 2967              		.cfi_def_cfa_offset 24
 2968 0004 00AF     		add	r7, sp, #0
 2969              	.LCFI67:
 2970              		.cfi_def_cfa_register 7
1683:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 2971              		.loc 1 1683 12
 2972 0006 0023     		movs	r3, #0
 2973 0008 FB60     		str	r3, [r7, #12]
1684:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
1685:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 2974              		.loc 1 1685 22
 2975 000a 334B     		ldr	r3, .L205
 2976              		.loc 1 1685 12
 2977 000c 9B68     		ldr	r3, [r3, #8]
 2978 000e BB60     		str	r3, [r7, #8]
1686:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 2979              		.loc 1 1686 24
 2980 0010 314B     		ldr	r3, .L205
 2981              		.loc 1 1686 12
 2982 0012 1B68     		ldr	r3, [r3]
 2983 0014 7B60     		str	r3, [r7, #4]
1687:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1688:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
1689:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 2984              		.loc 1 1689 16
 2985 0016 BB68     		ldr	r3, [r7, #8]
 2986 0018 03F00103 		and	r3, r3, #1
 2987              		.loc 1 1689 5
 2988 001c 002B     		cmp	r3, #0
 2989 001e 0AD0     		beq	.L197
 2990              		.loc 1 1689 61 discriminator 1
 2991 0020 7B68     		ldr	r3, [r7, #4]
 2992 0022 03F00103 		and	r3, r3, #1
 2993              		.loc 1 1689 46 discriminator 1
 2994 0026 002B     		cmp	r3, #0
 2995 0028 05D0     		beq	.L197
1690:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1691:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
1692:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 2996              		.loc 1 1692 5
 2997 002a 2B4B     		ldr	r3, .L205
 2998 002c 0122     		movs	r2, #1
ARM GAS  /tmp/cclq3Nsc.s 			page 88


 2999 002e DA60     		str	r2, [r3, #12]
1693:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1694:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* user callback */
1695:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 3000              		.loc 1 1695 5
 3001 0030 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 3002 0034 4BE0     		b	.L198
 3003              	.L197:
1696:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1697:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
1698:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 3004              		.loc 1 1698 21
 3005 0036 BB68     		ldr	r3, [r7, #8]
 3006 0038 03F00203 		and	r3, r3, #2
 3007              		.loc 1 1698 10
 3008 003c 002B     		cmp	r3, #0
 3009 003e 0AD0     		beq	.L199
 3010              		.loc 1 1698 68 discriminator 1
 3011 0040 7B68     		ldr	r3, [r7, #4]
 3012 0042 03F00203 		and	r3, r3, #2
 3013              		.loc 1 1698 53 discriminator 1
 3014 0046 002B     		cmp	r3, #0
 3015 0048 05D0     		beq	.L199
1699:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1700:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
1701:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 3016              		.loc 1 1701 5
 3017 004a 234B     		ldr	r3, .L205
 3018 004c 0222     		movs	r2, #2
 3019 004e DA60     		str	r2, [r3, #12]
1702:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1703:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* user callback */
1704:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 3020              		.loc 1 1704 5
 3021 0050 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 3022 0054 3BE0     		b	.L198
 3023              	.L199:
1705:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1706:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
1707:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 3024              		.loc 1 1707 21
 3025 0056 BB68     		ldr	r3, [r7, #8]
 3026 0058 03F00803 		and	r3, r3, #8
 3027              		.loc 1 1707 10
 3028 005c 002B     		cmp	r3, #0
 3029 005e 0AD0     		beq	.L200
 3030              		.loc 1 1707 65 discriminator 1
 3031 0060 7B68     		ldr	r3, [r7, #4]
 3032 0062 03F00803 		and	r3, r3, #8
 3033              		.loc 1 1707 50 discriminator 1
 3034 0066 002B     		cmp	r3, #0
 3035 0068 05D0     		beq	.L200
1708:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1709:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
1710:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 3036              		.loc 1 1710 5
 3037 006a 1B4B     		ldr	r3, .L205
ARM GAS  /tmp/cclq3Nsc.s 			page 89


 3038 006c 0822     		movs	r2, #8
 3039 006e DA60     		str	r2, [r3, #12]
1711:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1712:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     /* user callback */
1713:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 3040              		.loc 1 1713 5
 3041 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 3042 0074 2BE0     		b	.L198
 3043              	.L200:
1714:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1715:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
1716:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   else
1717:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   {
1718:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 3044              		.loc 1 1718 18
 3045 0076 BB68     		ldr	r3, [r7, #8]
 3046 0078 03F00403 		and	r3, r3, #4
 3047              		.loc 1 1718 7
 3048 007c 002B     		cmp	r3, #0
 3049 007e 26D0     		beq	.L204
 3050              		.loc 1 1718 60 discriminator 1
 3051 0080 7B68     		ldr	r3, [r7, #4]
 3052 0082 03F00403 		and	r3, r3, #4
 3053              		.loc 1 1718 45 discriminator 1
 3054 0086 002B     		cmp	r3, #0
 3055 0088 21D0     		beq	.L204
1719:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     {
1720:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 3056              		.loc 1 1720 19
 3057 008a BB68     		ldr	r3, [r7, #8]
 3058 008c 03F48073 		and	r3, r3, #256
 3059              		.loc 1 1720 9
 3060 0090 002B     		cmp	r3, #0
 3061 0092 03D0     		beq	.L201
1721:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1722:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 3062              		.loc 1 1722 18
 3063 0094 FB68     		ldr	r3, [r7, #12]
 3064 0096 43F00803 		orr	r3, r3, #8
 3065 009a FB60     		str	r3, [r7, #12]
 3066              	.L201:
1723:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1724:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 3067              		.loc 1 1724 19
 3068 009c BB68     		ldr	r3, [r7, #8]
 3069 009e 03F40073 		and	r3, r3, #512
 3070              		.loc 1 1724 9
 3071 00a2 002B     		cmp	r3, #0
 3072 00a4 03D0     		beq	.L202
1725:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1726:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 3073              		.loc 1 1726 18
 3074 00a6 FB68     		ldr	r3, [r7, #12]
 3075 00a8 43F01003 		orr	r3, r3, #16
 3076 00ac FB60     		str	r3, [r7, #12]
 3077              	.L202:
1727:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cclq3Nsc.s 			page 90


1728:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 3078              		.loc 1 1728 19
 3079 00ae BB68     		ldr	r3, [r7, #8]
 3080 00b0 03F48063 		and	r3, r3, #1024
 3081              		.loc 1 1728 9
 3082 00b4 002B     		cmp	r3, #0
 3083 00b6 03D0     		beq	.L203
1729:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       {
1730:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 3084              		.loc 1 1730 18
 3085 00b8 FB68     		ldr	r3, [r7, #12]
 3086 00ba 43F02003 		orr	r3, r3, #32
 3087 00be FB60     		str	r3, [r7, #12]
 3088              	.L203:
1731:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       }
1732:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1733:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
1734:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 3089              		.loc 1 1734 7
 3090 00c0 054B     		ldr	r3, .L205
 3091 00c2 0422     		movs	r2, #4
 3092 00c4 DA60     		str	r2, [r3, #12]
1735:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1736:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       /* user error callback */
1737:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 3093              		.loc 1 1737 7
 3094 00c6 F868     		ldr	r0, [r7, #12]
 3095 00c8 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
1738:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****     }
1739:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   }
1740:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 3096              		.loc 1 1740 1
 3097 00cc FFE7     		b	.L204
 3098              	.L198:
 3099              	.L204:
 3100 00ce 00BF     		nop
 3101 00d0 1037     		adds	r7, r7, #16
 3102              	.LCFI68:
 3103              		.cfi_def_cfa_offset 8
 3104 00d2 BD46     		mov	sp, r7
 3105              	.LCFI69:
 3106              		.cfi_def_cfa_register 13
 3107              		@ sp needed
 3108 00d4 80BD     		pop	{r7, pc}
 3109              	.L206:
 3110 00d6 00BF     		.align	2
 3111              	.L205:
 3112 00d8 00200040 		.word	1073750016
 3113              		.cfi_endproc
 3114              	.LFE146:
 3116              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 3117              		.align	1
 3118              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 3119              		.syntax unified
 3120              		.thumb
 3121              		.thumb_func
 3122              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cclq3Nsc.s 			page 91


 3124              	HAL_RCCEx_CRS_SyncOkCallback:
 3125              	.LFB147:
1741:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1742:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1743:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
1744:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval none
1745:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
1747:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 3126              		.loc 1 1747 1
 3127              		.cfi_startproc
 3128              		@ args = 0, pretend = 0, frame = 0
 3129              		@ frame_needed = 1, uses_anonymous_args = 0
 3130              		@ link register save eliminated.
 3131 0000 80B4     		push	{r7}
 3132              	.LCFI70:
 3133              		.cfi_def_cfa_offset 4
 3134              		.cfi_offset 7, -4
 3135 0002 00AF     		add	r7, sp, #0
 3136              	.LCFI71:
 3137              		.cfi_def_cfa_register 7
1748:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1749:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
1750:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****    */
1751:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 3138              		.loc 1 1751 1
 3139 0004 00BF     		nop
 3140 0006 BD46     		mov	sp, r7
 3141              	.LCFI72:
 3142              		.cfi_def_cfa_register 13
 3143              		@ sp needed
 3144 0008 5DF8047B 		ldr	r7, [sp], #4
 3145              	.LCFI73:
 3146              		.cfi_restore 7
 3147              		.cfi_def_cfa_offset 0
 3148 000c 7047     		bx	lr
 3149              		.cfi_endproc
 3150              	.LFE147:
 3152              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 3153              		.align	1
 3154              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 3155              		.syntax unified
 3156              		.thumb
 3157              		.thumb_func
 3158              		.fpu fpv4-sp-d16
 3160              	HAL_RCCEx_CRS_SyncWarnCallback:
 3161              	.LFB148:
1752:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1753:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1754:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
1755:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval none
1756:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1757:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
1758:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 3162              		.loc 1 1758 1
 3163              		.cfi_startproc
 3164              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cclq3Nsc.s 			page 92


 3165              		@ frame_needed = 1, uses_anonymous_args = 0
 3166              		@ link register save eliminated.
 3167 0000 80B4     		push	{r7}
 3168              	.LCFI74:
 3169              		.cfi_def_cfa_offset 4
 3170              		.cfi_offset 7, -4
 3171 0002 00AF     		add	r7, sp, #0
 3172              	.LCFI75:
 3173              		.cfi_def_cfa_register 7
1759:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1760:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
1761:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****    */
1762:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 3174              		.loc 1 1762 1
 3175 0004 00BF     		nop
 3176 0006 BD46     		mov	sp, r7
 3177              	.LCFI76:
 3178              		.cfi_def_cfa_register 13
 3179              		@ sp needed
 3180 0008 5DF8047B 		ldr	r7, [sp], #4
 3181              	.LCFI77:
 3182              		.cfi_restore 7
 3183              		.cfi_def_cfa_offset 0
 3184 000c 7047     		bx	lr
 3185              		.cfi_endproc
 3186              	.LFE148:
 3188              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 3189              		.align	1
 3190              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 3191              		.syntax unified
 3192              		.thumb
 3193              		.thumb_func
 3194              		.fpu fpv4-sp-d16
 3196              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 3197              	.LFB149:
1763:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1764:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1765:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
1766:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval none
1767:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1768:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
1769:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 3198              		.loc 1 1769 1
 3199              		.cfi_startproc
 3200              		@ args = 0, pretend = 0, frame = 0
 3201              		@ frame_needed = 1, uses_anonymous_args = 0
 3202              		@ link register save eliminated.
 3203 0000 80B4     		push	{r7}
 3204              	.LCFI78:
 3205              		.cfi_def_cfa_offset 4
 3206              		.cfi_offset 7, -4
 3207 0002 00AF     		add	r7, sp, #0
 3208              	.LCFI79:
 3209              		.cfi_def_cfa_register 7
1770:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1771:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
1772:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****    */
ARM GAS  /tmp/cclq3Nsc.s 			page 93


1773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 3210              		.loc 1 1773 1
 3211 0004 00BF     		nop
 3212 0006 BD46     		mov	sp, r7
 3213              	.LCFI80:
 3214              		.cfi_def_cfa_register 13
 3215              		@ sp needed
 3216 0008 5DF8047B 		ldr	r7, [sp], #4
 3217              	.LCFI81:
 3218              		.cfi_restore 7
 3219              		.cfi_def_cfa_offset 0
 3220 000c 7047     		bx	lr
 3221              		.cfi_endproc
 3222              	.LFE149:
 3224              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 3225              		.align	1
 3226              		.weak	HAL_RCCEx_CRS_ErrorCallback
 3227              		.syntax unified
 3228              		.thumb
 3229              		.thumb_func
 3230              		.fpu fpv4-sp-d16
 3232              	HAL_RCCEx_CRS_ErrorCallback:
 3233              	.LFB150:
1774:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1775:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** /**
1776:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
1777:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
1778:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
1779:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
1780:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
1781:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
1782:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   * @retval none
1783:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   */
1784:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
1785:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** {
 3234              		.loc 1 1785 1
 3235              		.cfi_startproc
 3236              		@ args = 0, pretend = 0, frame = 8
 3237              		@ frame_needed = 1, uses_anonymous_args = 0
 3238              		@ link register save eliminated.
 3239 0000 80B4     		push	{r7}
 3240              	.LCFI82:
 3241              		.cfi_def_cfa_offset 4
 3242              		.cfi_offset 7, -4
 3243 0002 83B0     		sub	sp, sp, #12
 3244              	.LCFI83:
 3245              		.cfi_def_cfa_offset 16
 3246 0004 00AF     		add	r7, sp, #0
 3247              	.LCFI84:
 3248              		.cfi_def_cfa_register 7
 3249 0006 7860     		str	r0, [r7, #4]
1786:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1787:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   UNUSED(Error);
1788:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** 
1789:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1790:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
1791:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c ****    */
ARM GAS  /tmp/cclq3Nsc.s 			page 94


1792:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc_ex.c **** }
 3250              		.loc 1 1792 1
 3251 0008 00BF     		nop
 3252 000a 0C37     		adds	r7, r7, #12
 3253              	.LCFI85:
 3254              		.cfi_def_cfa_offset 4
 3255 000c BD46     		mov	sp, r7
 3256              	.LCFI86:
 3257              		.cfi_def_cfa_register 13
 3258              		@ sp needed
 3259 000e 5DF8047B 		ldr	r7, [sp], #4
 3260              	.LCFI87:
 3261              		.cfi_restore 7
 3262              		.cfi_def_cfa_offset 0
 3263 0012 7047     		bx	lr
 3264              		.cfi_endproc
 3265              	.LFE150:
 3267              		.text
 3268              	.Letext0:
 3269              		.file 2 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_type
 3270              		.file 3 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 3271              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 3272              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 3273              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 3274              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 3275              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
ARM GAS  /tmp/cclq3Nsc.s 			page 95


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_rcc_ex.c
     /tmp/cclq3Nsc.s:18     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/cclq3Nsc.s:26     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/cclq3Nsc.s:226    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000130 $d
     /tmp/cclq3Nsc.s:230    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000138 $t
     /tmp/cclq3Nsc.s:602    .text.HAL_RCCEx_PeriphCLKConfig:00000000000003dc $d
     /tmp/cclq3Nsc.s:607    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/cclq3Nsc.s:614    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/cclq3Nsc.s:765    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000000fc $d
     /tmp/cclq3Nsc.s:771    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/cclq3Nsc.s:778    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/cclq3Nsc.s:990    .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000001b4 $d
     /tmp/cclq3Nsc.s:1022   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000234 $t
     /tmp/cclq3Nsc.s:1118   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002c8 $d
     /tmp/cclq3Nsc.s:1124   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002d8 $t
     /tmp/cclq3Nsc.s:1500   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000554 $d
     /tmp/cclq3Nsc.s:1504   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000055c $t
     /tmp/cclq3Nsc.s:1879   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000007cc $d
     /tmp/cclq3Nsc.s:1886   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000007e0 $t
     /tmp/cclq3Nsc.s:2037   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000008a0 $d
     /tmp/cclq3Nsc.s:2042   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/cclq3Nsc.s:2049   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/cclq3Nsc.s:2083   .text.HAL_RCCEx_EnableLSECSS:0000000000000020 $d
     /tmp/cclq3Nsc.s:2088   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/cclq3Nsc.s:2095   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/cclq3Nsc.s:2135   .text.HAL_RCCEx_DisableLSECSS:000000000000002c $d
     /tmp/cclq3Nsc.s:2140   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/cclq3Nsc.s:2147   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/cclq3Nsc.s:2199   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000044 $d
     /tmp/cclq3Nsc.s:2205   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/cclq3Nsc.s:2212   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/cclq3Nsc.s:2258   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/cclq3Nsc.s:2246   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000024 $d
     /tmp/cclq3Nsc.s:2251   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
     /tmp/cclq3Nsc.s:2287   .text.HAL_RCCEx_EnableLSCO:0000000000000000 $t
     /tmp/cclq3Nsc.s:2294   .text.HAL_RCCEx_EnableLSCO:0000000000000000 HAL_RCCEx_EnableLSCO
     /tmp/cclq3Nsc.s:2425   .text.HAL_RCCEx_EnableLSCO:00000000000000cc $d
     /tmp/cclq3Nsc.s:2431   .text.HAL_RCCEx_DisableLSCO:0000000000000000 $t
     /tmp/cclq3Nsc.s:2438   .text.HAL_RCCEx_DisableLSCO:0000000000000000 HAL_RCCEx_DisableLSCO
     /tmp/cclq3Nsc.s:2535   .text.HAL_RCCEx_DisableLSCO:0000000000000080 $d
     /tmp/cclq3Nsc.s:2541   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
     /tmp/cclq3Nsc.s:2548   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
     /tmp/cclq3Nsc.s:2645   .text.HAL_RCCEx_CRSConfig:000000000000007c $d
     /tmp/cclq3Nsc.s:2651   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
     /tmp/cclq3Nsc.s:2658   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
     /tmp/cclq3Nsc.s:2692   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000001c $d
     /tmp/cclq3Nsc.s:2697   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
     /tmp/cclq3Nsc.s:2704   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
     /tmp/cclq3Nsc.s:2771   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000044 $d
     /tmp/cclq3Nsc.s:2776   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
     /tmp/cclq3Nsc.s:2783   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
     /tmp/cclq3Nsc.s:2942   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000e0 $d
     /tmp/cclq3Nsc.s:2947   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
     /tmp/cclq3Nsc.s:2954   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
     /tmp/cclq3Nsc.s:3124   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
     /tmp/cclq3Nsc.s:3160   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
ARM GAS  /tmp/cclq3Nsc.s 			page 96


     /tmp/cclq3Nsc.s:3196   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
     /tmp/cclq3Nsc.s:3232   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
     /tmp/cclq3Nsc.s:3112   .text.HAL_RCCEx_CRS_IRQHandler:00000000000000d8 $d
     /tmp/cclq3Nsc.s:3117   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
     /tmp/cclq3Nsc.s:3153   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
     /tmp/cclq3Nsc.s:3189   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
     /tmp/cclq3Nsc.s:3225   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
