###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Oct  9 18:19:20 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin alu/\ALU_OUT_reg[0] /CK 
Endpoint:   alu/\ALU_OUT_reg[0] /D (v) checked with  leading edge of 'GATED_CLK'
Beginpoint: alu/\B__reg[2] /Q      (^) triggered by  leading edge of 'GATED_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.251
- Setup                         0.221
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.830
- Arrival Time                  9.690
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     | clkGate/u0                           | ECK ^        |             | 0.102 |       |   0.000 |    0.140 | 
     | gated_clk__L1_I0                     | A ^ -> Y v   | CLKINVX8M   | 0.059 | 0.068 |   0.068 |    0.208 | 
     | gated_clk__L2_I0                     | A v -> Y v   | BUFX24M     | 0.061 | 0.126 |   0.194 |    0.334 | 
     | gated_clk__L3_I0                     | A v -> Y ^   | CLKINVX32M  | 0.050 | 0.054 |   0.248 |    0.389 | 
     | alu/\B__reg[2]                       | CK ^ -> Q ^  | SDFFRHQX1M  | 0.708 | 0.657 |   0.905 |    1.046 | 
     | alu/div_36/U84                       | A ^ -> Y v   | INVX2M      | 0.576 | 0.530 |   1.435 |    1.575 | 
     | alu/div_36/U118                      | B v -> Y v   | AND2X1M     | 0.087 | 0.350 |   1.785 |    1.926 | 
     | alu/div_36/U63                       | B v -> Y ^   | NAND2X2M    | 0.133 | 0.108 |   1.893 |    2.033 | 
     | alu/div_36/FE_RC_94_0                | AN ^ -> Y ^  | NAND2BX2M   | 0.147 | 0.164 |   2.057 |    2.197 | 
     | alu/div_36/FE_RC_93_0                | A ^ -> Y v   | NAND2X4M    | 0.088 | 0.086 |   2.143 |    2.283 | 
     | alu/div_36/FE_RC_88_0                | A0 v -> Y ^  | OAI21BX4M   | 0.215 | 0.162 |   2.305 |    2.446 | 
     | alu/div_36/FE_RC_104_0               | B0 ^ -> Y v  | OAI21X2M    | 0.089 | 0.099 |   2.405 |    2.545 | 
     | alu/div_36/FE_RC_543_0               | A v -> Y v   | CLKAND2X6M  | 0.068 | 0.143 |   2.547 |    2.687 | 
     | alu/div_36/U74                       | A v -> Y ^   | NOR2X4M     | 0.146 | 0.108 |   2.655 |    2.795 | 
     | alu/div_36/U42                       | S0 ^ -> Y ^  | MXI2X3M     | 0.301 | 0.168 |   2.823 |    2.963 | 
     | alu/div_36/U39                       | A ^ -> Y v   | NAND2X2M    | 0.103 | 0.101 |   2.924 |    3.064 | 
     | alu/div_36/U21                       | B v -> Y ^   | NAND3X2M    | 0.175 | 0.135 |   3.059 |    3.199 | 
     | alu/div_36/U20                       | B ^ -> Y v   | NAND2X2M    | 0.217 | 0.084 |   3.143 |    3.283 | 
     | alu/div_36/U51                       | C v -> Y ^   | NAND3X2M    | 0.146 | 0.153 |   3.296 |    3.436 | 
     | alu/div_36/FE_RC_178_0               | B ^ -> Y v   | NAND2X2M    | 0.090 | 0.094 |   3.390 |    3.530 | 
     | alu/div_36/FE_RC_177_0               | A v -> Y ^   | NAND2X4M    | 0.092 | 0.071 |   3.461 |    3.601 | 
     | alu/div_36/FE_RC_183_0               | A ^ -> Y v   | INVX2M      | 0.052 | 0.058 |   3.519 |    3.659 | 
     | alu/div_36/U72                       | A v -> Y ^   | NOR2X4M     | 0.154 | 0.109 |   3.627 |    3.767 | 
     | alu/div_36/U3                        | S0 ^ -> Y v  | MX2XLM      | 0.359 | 0.464 |   4.092 |    4.232 | 
     | alu/div_36/FE_RC_282_0               | A v -> Y ^   | INVX2M      | 0.118 | 0.125 |   4.216 |    4.357 | 
     | alu/div_36/FE_RC_281_0               | A ^ -> Y v   | NAND2X2M    | 0.145 | 0.120 |   4.336 |    4.476 | 
     | alu/div_36/FE_RC_397_0               | A v -> Y ^   | INVX2M      | 0.074 | 0.081 |   4.417 |    4.557 | 
     | alu/div_36/FE_RC_396_0               | A ^ -> Y v   | CLKNAND2X2M | 0.145 | 0.109 |   4.525 |    4.666 | 
     | alu/div_36/FE_RC_395_0               | A v -> Y v   | AND2X2M     | 0.076 | 0.184 |   4.709 |    4.850 | 
     | alu/div_36/FE_RC_394_0               | A v -> Y ^   | NAND3X4M    | 0.208 | 0.135 |   4.845 |    4.985 | 
     | alu/div_36/FE_RC_404_0               | A ^ -> Y ^   | AND2X2M     | 0.118 | 0.191 |   5.035 |    5.176 | 
     | alu/div_36/FE_RC_403_0               | A ^ -> Y v   | NAND2X4M    | 0.106 | 0.077 |   5.113 |    5.253 | 
     | alu/div_36/FE_RC_409_0               | B v -> Y ^   | NAND3BX2M   | 0.143 | 0.098 |   5.211 |    5.351 | 
     | alu/div_36/FE_RC_408_0               | A ^ -> Y v   | NAND2X2M    | 0.223 | 0.095 |   5.306 |    5.446 | 
     | alu/div_36/FE_RC_391_0               | B v -> Y ^   | NAND2X4M    | 0.108 | 0.123 |   5.429 |    5.569 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_2_3 | CI ^ -> CO ^ | ADDFHX4M    | 0.083 | 0.172 |   5.601 |    5.741 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_2_4 | CI ^ -> CO ^ | ADDFHX4M    | 0.149 | 0.212 |   5.812 |    5.953 | 
     | alu/div_36/FE_RC_533_0               | B ^ -> Y v   | CLKNAND2X4M | 0.109 | 0.111 |   5.923 |    6.063 | 
     | alu/div_36/FE_RC_532_0               | A v -> Y ^   | NAND2X4M    | 0.098 | 0.083 |   6.007 |    6.147 | 
     | alu/div_36/U96                       | S0 ^ -> Y ^  | MXI2X4M     | 0.255 | 0.136 |   6.143 |    6.283 | 
     | alu/div_36/U75                       | A ^ -> Y v   | INVX4M      | 0.080 | 0.080 |   6.223 |    6.363 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFHX4M    | 0.090 | 0.348 |   6.570 |    6.710 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFHX4M    | 0.091 | 0.228 |   6.798 |    6.938 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFHX4M    | 0.091 | 0.228 |   7.026 |    7.167 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFHX4M    | 0.094 | 0.232 |   7.259 |    7.399 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFHX4M    | 0.090 | 0.228 |   7.487 |    7.627 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX4M    | 0.096 | 0.234 |   7.721 |    7.862 | 
     | alu/div_36/U26                       | AN v -> Y v  | NOR2BX8M    | 0.089 | 0.133 |   7.854 |    7.995 | 
     | alu/div_36/U25                       | S0 v -> Y v  | MXI2X6M     | 0.156 | 0.129 |   7.984 |    8.124 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_1 | CI v -> CO v | ADDFHX4M    | 0.091 | 0.247 |   8.231 |    8.371 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX4M    | 0.091 | 0.229 |   8.460 |    8.600 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX4M    | 0.089 | 0.226 |   8.686 |    8.826 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX4M    | 0.089 | 0.226 |   8.912 |    9.052 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX4M    | 0.093 | 0.231 |   9.142 |    9.283 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX4M    | 0.087 | 0.225 |   9.367 |    9.507 | 
     | alu/div_36/U64                       | A v -> Y ^   | CLKNAND2X2M | 0.108 | 0.070 |   9.437 |    9.577 | 
     | alu/div_36/U67                       | C ^ -> Y v   | NAND3X2M    | 0.106 | 0.106 |   9.543 |    9.683 | 
     | alu/U56                              | A v -> Y ^   | CLKNAND2X2M | 0.075 | 0.073 |   9.616 |    9.757 | 
     | alu/U57                              | A ^ -> Y v   | NAND2X2M    | 0.114 | 0.073 |   9.690 |    9.830 | 
     | alu/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.114 | 0.000 |   9.690 |    9.830 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -0.140 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -0.072 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |    0.054 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |    0.108 | 
     | alu/\ALU_OUT_reg[0] | CK ^       | SDFFRHQX1M | 0.048 | 0.002 |   0.251 |    0.111 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\ALU_OUT_reg[1] /CK 
Endpoint:   alu/\ALU_OUT_reg[1] /D (v) checked with  leading edge of 'GATED_CLK'
Beginpoint: alu/\B__reg[2] /Q      (^) triggered by  leading edge of 'GATED_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.401
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.076
- Arrival Time                  9.071
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |               |             |       |       |  Time   |   Time   | 
     |--------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^     |             | 0.000 |       |   0.000 |    1.006 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    1.028 | 
     | REF_CLK__L2_I0                       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    1.055 | 
     | refmux/U1                            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    1.251 | 
     | clkGate/u0                           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    1.434 | 
     | gated_clk__L1_I0                     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    1.502 | 
     | gated_clk__L2_I0                     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    1.628 | 
     | gated_clk__L3_I0                     | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    1.683 | 
     | alu/\B__reg[2]                       | CK ^ -> Q ^   | SDFFRHQX1M  | 0.708 | 0.657 |   1.334 |    2.340 | 
     | alu/div_36/U84                       | A ^ -> Y v    | INVX2M      | 0.576 | 0.530 |   1.864 |    2.869 | 
     | alu/div_36/U118                      | B v -> Y v    | AND2X1M     | 0.087 | 0.350 |   2.214 |    3.220 | 
     | alu/div_36/U63                       | B v -> Y ^    | NAND2X2M    | 0.133 | 0.108 |   2.322 |    3.327 | 
     | alu/div_36/FE_RC_94_0                | AN ^ -> Y ^   | NAND2BX2M   | 0.147 | 0.164 |   2.486 |    3.491 | 
     | alu/div_36/FE_RC_93_0                | A ^ -> Y v    | NAND2X4M    | 0.088 | 0.086 |   2.571 |    3.577 | 
     | alu/div_36/FE_RC_88_0                | A0 v -> Y ^   | OAI21BX4M   | 0.215 | 0.162 |   2.734 |    3.740 | 
     | alu/div_36/FE_RC_104_0               | B0 ^ -> Y v   | OAI21X2M    | 0.089 | 0.099 |   2.833 |    3.839 | 
     | alu/div_36/FE_RC_543_0               | A v -> Y v    | CLKAND2X6M  | 0.068 | 0.143 |   2.976 |    3.981 | 
     | alu/div_36/U74                       | A v -> Y ^    | NOR2X4M     | 0.146 | 0.108 |   3.083 |    4.089 | 
     | alu/div_36/U42                       | S0 ^ -> Y ^   | MXI2X3M     | 0.301 | 0.168 |   3.252 |    4.257 | 
     | alu/div_36/U39                       | A ^ -> Y v    | NAND2X2M    | 0.103 | 0.101 |   3.352 |    4.358 | 
     | alu/div_36/U21                       | B v -> Y ^    | NAND3X2M    | 0.175 | 0.135 |   3.487 |    4.493 | 
     | alu/div_36/U20                       | B ^ -> Y v    | NAND2X2M    | 0.217 | 0.084 |   3.572 |    4.577 | 
     | alu/div_36/U51                       | C v -> Y ^    | NAND3X2M    | 0.146 | 0.153 |   3.725 |    4.730 | 
     | alu/div_36/FE_RC_178_0               | B ^ -> Y v    | NAND2X2M    | 0.090 | 0.094 |   3.818 |    4.824 | 
     | alu/div_36/FE_RC_177_0               | A v -> Y ^    | NAND2X4M    | 0.092 | 0.071 |   3.890 |    4.895 | 
     | alu/div_36/FE_RC_183_0               | A ^ -> Y v    | INVX2M      | 0.052 | 0.058 |   3.947 |    4.953 | 
     | alu/div_36/U72                       | A v -> Y ^    | NOR2X4M     | 0.154 | 0.109 |   4.056 |    5.061 | 
     | alu/div_36/U3                        | S0 ^ -> Y v   | MX2XLM      | 0.359 | 0.464 |   4.520 |    5.526 | 
     | alu/div_36/FE_RC_282_0               | A v -> Y ^    | INVX2M      | 0.118 | 0.125 |   4.645 |    5.651 | 
     | alu/div_36/FE_RC_281_0               | A ^ -> Y v    | NAND2X2M    | 0.145 | 0.120 |   4.765 |    5.770 | 
     | alu/div_36/FE_RC_397_0               | A v -> Y ^    | INVX2M      | 0.074 | 0.081 |   4.845 |    5.851 | 
     | alu/div_36/FE_RC_396_0               | A ^ -> Y v    | CLKNAND2X2M | 0.145 | 0.109 |   4.954 |    5.960 | 
     | alu/div_36/FE_RC_395_0               | A v -> Y v    | AND2X2M     | 0.076 | 0.184 |   5.138 |    6.144 | 
     | alu/div_36/FE_RC_394_0               | A v -> Y ^    | NAND3X4M    | 0.208 | 0.135 |   5.273 |    6.279 | 
     | alu/div_36/FE_RC_404_0               | A ^ -> Y ^    | AND2X2M     | 0.118 | 0.191 |   5.464 |    6.470 | 
     | alu/div_36/FE_RC_403_0               | A ^ -> Y v    | NAND2X4M    | 0.106 | 0.077 |   5.541 |    6.547 | 
     | alu/div_36/FE_RC_409_0               | B v -> Y ^    | NAND3BX2M   | 0.143 | 0.098 |   5.640 |    6.645 | 
     | alu/div_36/FE_RC_408_0               | A ^ -> Y v    | NAND2X2M    | 0.223 | 0.095 |   5.734 |    6.740 | 
     | alu/div_36/FE_RC_391_0               | B v -> Y ^    | NAND2X4M    | 0.108 | 0.123 |   5.858 |    6.863 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_2_3 | CI ^ -> CO ^  | ADDFHX4M    | 0.083 | 0.172 |   6.029 |    7.035 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_2_4 | CI ^ -> CO ^  | ADDFHX4M    | 0.149 | 0.212 |   6.241 |    7.247 | 
     | alu/div_36/FE_RC_533_0               | B ^ -> Y v    | CLKNAND2X4M | 0.109 | 0.111 |   6.352 |    7.357 | 
     | alu/div_36/FE_RC_532_0               | A v -> Y ^    | NAND2X4M    | 0.098 | 0.083 |   6.435 |    7.441 | 
     | alu/div_36/U96                       | S0 ^ -> Y ^   | MXI2X4M     | 0.255 | 0.136 |   6.571 |    7.577 | 
     | alu/div_36/U75                       | A ^ -> Y v    | INVX4M      | 0.080 | 0.080 |   6.651 |    7.657 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v   | ADDFHX4M    | 0.090 | 0.348 |   6.999 |    8.004 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v  | ADDFHX4M    | 0.091 | 0.228 |   7.227 |    8.232 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v  | ADDFHX4M    | 0.091 | 0.228 |   7.455 |    8.461 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v  | ADDFHX4M    | 0.094 | 0.232 |   7.687 |    8.693 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v  | ADDFHX4M    | 0.090 | 0.228 |   7.915 |    8.921 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v  | ADDFHX4M    | 0.096 | 0.234 |   8.150 |    9.155 | 
     | alu/div_36/U78                       | B v -> Y ^    | NAND2BX2M   | 0.122 | 0.103 |   8.253 |    9.258 | 
     | alu/div_36/U24                       | A ^ -> Y v    | INVX4M      | 0.093 | 0.091 |   8.344 |    9.349 | 
     | alu/U125                             | A0 v -> Y v   | AO22XLM     | 0.131 | 0.297 |   8.641 |    9.646 | 
     | alu/U185                             | AN v -> Y v   | NAND3BX2M   | 0.138 | 0.213 |   8.854 |    9.859 | 
     | alu/U66                              | B v -> Y v    | CLKMX2X2M   | 0.080 | 0.217 |   9.071 |   10.076 | 
     | alu/\ALU_OUT_reg[1]                  | D v           | SDFFRQX1M   | 0.080 | 0.000 |   9.071 |   10.076 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -1.006 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -0.983 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -0.956 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -0.760 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -0.577 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -0.509 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -0.383 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |   -0.328 | 
     | alu/\ALU_OUT_reg[1] | CK ^          | SDFFRQX1M   | 0.050 | 0.000 |   0.678 |   -0.328 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\ALU_OUT_reg[15] /CK 
Endpoint:   alu/\ALU_OUT_reg[15] /D (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: alu/\B__reg[2] /Q       (^) triggered by  leading edge of 'GATED_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.679
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.073
- Arrival Time                  8.483
= Slack Time                    1.590
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |    1.590 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    1.612 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    1.639 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    1.836 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    2.018 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    2.086 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    2.212 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    2.267 | 
     | alu/\B__reg[2]       | CK ^ -> Q ^   | SDFFRHQX1M  | 0.708 | 0.657 |   1.334 |    2.924 | 
     | alu/mult_35/U48      | A ^ -> Y v    | INVXLM      | 0.506 | 0.461 |   1.795 |    3.385 | 
     | alu/mult_35/U108     | A v -> Y ^    | NOR2X1M     | 0.287 | 0.279 |   2.074 |    3.664 | 
     | alu/mult_35/U5       | B ^ -> Y ^    | AND2X2M     | 0.075 | 0.169 |   2.243 |    3.833 | 
     | alu/mult_35/S2_2_2   | B ^ -> CO ^   | ADDFX2M     | 0.117 | 0.549 |   2.792 |    4.382 | 
     | alu/mult_35/S2_3_2   | B ^ -> CO ^   | ADDFX2M     | 0.123 | 0.564 |   3.356 |    4.946 | 
     | alu/mult_35/S2_4_2   | B ^ -> CO ^   | ADDFX2M     | 0.120 | 0.563 |   3.919 |    5.509 | 
     | alu/mult_35/S2_5_2   | B ^ -> CO ^   | ADDFX2M     | 0.122 | 0.564 |   4.483 |    6.073 | 
     | alu/mult_35/S2_6_2   | B ^ -> CO ^   | ADDFX2M     | 0.121 | 0.564 |   5.047 |    6.636 | 
     | alu/mult_35/S4_2     | B ^ -> S v    | ADDFX2M     | 0.156 | 0.592 |   5.638 |    7.228 | 
     | alu/mult_35/U19      | B v -> Y ^    | CLKXOR2X2M  | 0.124 | 0.322 |   5.960 |    7.550 | 
     | alu/mult_35/FS_1/U3  | A ^ -> Y v    | NAND2X2M    | 0.076 | 0.079 |   6.039 |    7.629 | 
     | alu/mult_35/FS_1/U31 | A0 v -> Y v   | OA21X1M     | 0.157 | 0.406 |   6.445 |    8.035 | 
     | alu/mult_35/FS_1/U28 | A0N v -> Y v  | AOI2BB1X1M  | 0.120 | 0.287 |   6.733 |    8.323 | 
     | alu/mult_35/FS_1/U26 | A1 v -> Y v   | OA21X1M     | 0.161 | 0.432 |   7.165 |    8.755 | 
     | alu/mult_35/FS_1/U21 | A1 v -> Y ^   | OAI21BX1M   | 0.396 | 0.293 |   7.458 |    9.047 | 
     | alu/mult_35/FS_1/U19 | A1 ^ -> Y v   | OAI21X1M    | 0.124 | 0.145 |   7.603 |    9.193 | 
     | alu/mult_35/FS_1/U2  | B0N v -> Y v  | AOI21BX2M   | 0.065 | 0.185 |   7.788 |    9.378 | 
     | alu/mult_35/FS_1/U5  | B v -> Y v    | XNOR2X2M    | 0.113 | 0.167 |   7.955 |    9.544 | 
     | alu/U200             | B0 v -> Y ^   | AOI221XLM   | 0.587 | 0.458 |   8.413 |   10.002 | 
     | alu/U199             | A ^ -> Y v    | INVX2M      | 0.101 | 0.071 |   8.483 |   10.073 | 
     | alu/\ALU_OUT_reg[15] | D v           | SDFFRQX2M   | 0.101 | 0.000 |   8.483 |   10.073 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -1.590 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -1.567 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -1.541 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -1.344 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -1.161 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -1.093 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -0.967 | 
     | gated_clk__L3_I1     | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -0.913 | 
     | alu/\ALU_OUT_reg[15] | CK ^          | SDFFRQX2M   | 0.048 | 0.002 |   0.679 |   -0.911 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\ALU_OUT_reg[14] /CK 
Endpoint:   alu/\ALU_OUT_reg[14] /D (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: alu/\B__reg[2] /Q       (^) triggered by  leading edge of 'GATED_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.679
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.071
- Arrival Time                  8.296
= Slack Time                    1.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |    1.776 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    1.798 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    1.825 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    2.021 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    2.204 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    2.272 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    2.398 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    2.453 | 
     | alu/\B__reg[2]       | CK ^ -> Q ^   | SDFFRHQX1M  | 0.708 | 0.657 |   1.334 |    3.110 | 
     | alu/mult_35/U48      | A ^ -> Y v    | INVXLM      | 0.506 | 0.461 |   1.795 |    3.571 | 
     | alu/mult_35/U108     | A v -> Y ^    | NOR2X1M     | 0.287 | 0.279 |   2.074 |    3.849 | 
     | alu/mult_35/U5       | B ^ -> Y ^    | AND2X2M     | 0.075 | 0.169 |   2.243 |    4.019 | 
     | alu/mult_35/S2_2_2   | B ^ -> CO ^   | ADDFX2M     | 0.117 | 0.549 |   2.792 |    4.568 | 
     | alu/mult_35/S2_3_2   | B ^ -> CO ^   | ADDFX2M     | 0.123 | 0.564 |   3.356 |    5.132 | 
     | alu/mult_35/S2_4_2   | B ^ -> CO ^   | ADDFX2M     | 0.120 | 0.563 |   3.919 |    5.695 | 
     | alu/mult_35/S2_5_2   | B ^ -> CO ^   | ADDFX2M     | 0.122 | 0.564 |   4.483 |    6.259 | 
     | alu/mult_35/S2_6_2   | B ^ -> CO ^   | ADDFX2M     | 0.121 | 0.564 |   5.047 |    6.822 | 
     | alu/mult_35/S4_2     | B ^ -> S v    | ADDFX2M     | 0.156 | 0.592 |   5.638 |    7.414 | 
     | alu/mult_35/U19      | B v -> Y ^    | CLKXOR2X2M  | 0.124 | 0.322 |   5.960 |    7.736 | 
     | alu/mult_35/FS_1/U3  | A ^ -> Y v    | NAND2X2M    | 0.076 | 0.079 |   6.039 |    7.815 | 
     | alu/mult_35/FS_1/U31 | A0 v -> Y v   | OA21X1M     | 0.157 | 0.406 |   6.445 |    8.221 | 
     | alu/mult_35/FS_1/U28 | A0N v -> Y v  | AOI2BB1X1M  | 0.120 | 0.287 |   6.733 |    8.509 | 
     | alu/mult_35/FS_1/U26 | A1 v -> Y v   | OA21X1M     | 0.161 | 0.432 |   7.165 |    8.941 | 
     | alu/mult_35/FS_1/U21 | A1 v -> Y ^   | OAI21BX1M   | 0.396 | 0.293 |   7.458 |    9.233 | 
     | alu/mult_35/FS_1/U20 | C ^ -> Y v    | XOR3XLM     | 0.174 | 0.277 |   7.735 |    9.510 | 
     | alu/U198             | B0 v -> Y ^   | AOI221XLM   | 0.607 | 0.483 |   8.218 |    9.994 | 
     | alu/U197             | A ^ -> Y v    | INVX2M      | 0.109 | 0.078 |   8.296 |   10.071 | 
     | alu/\ALU_OUT_reg[14] | D v           | SDFFRQX2M   | 0.109 | 0.000 |   8.296 |   10.071 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -1.776 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -1.753 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -1.727 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -1.530 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -1.347 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -1.279 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -1.153 | 
     | gated_clk__L3_I1     | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -1.099 | 
     | alu/\ALU_OUT_reg[14] | CK ^          | SDFFRQX2M   | 0.048 | 0.002 |   0.679 |   -1.097 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\ALU_OUT_reg[2] /CK 
Endpoint:   alu/\ALU_OUT_reg[2] /D (v) checked with  leading edge of 'GATED_CLK'
Beginpoint: alu/\B__reg[6] /Q      (^) triggered by  leading edge of 'GATED_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.071
- Arrival Time                  7.971
= Slack Time                    2.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |               |             |       |       |  Time   |   Time   | 
     |--------------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^     |             | 0.000 |       |   0.000 |    2.101 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    2.123 | 
     | REF_CLK__L2_I0                       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    2.150 | 
     | refmux/U1                            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    2.347 | 
     | clkGate/u0                           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    2.529 | 
     | gated_clk__L1_I0                     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    2.597 | 
     | gated_clk__L2_I0                     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    2.724 | 
     | gated_clk__L3_I0                     | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    2.778 | 
     | alu/\B__reg[6]                       | CK ^ -> Q ^   | SDFFRHQX2M  | 0.559 | 0.558 |   1.235 |    3.336 | 
     | alu/div_36/FE_RC_4_0                 | A ^ -> Y v    | NOR2X6M     | 0.125 | 0.095 |   1.331 |    3.432 | 
     | alu/div_36/U13                       | B v -> Y ^    | NAND2X4M    | 0.140 | 0.124 |   1.455 |    3.555 | 
     | alu/div_36/U17                       | A ^ -> Y v    | INVX4M      | 0.045 | 0.050 |   1.504 |    3.605 | 
     | alu/div_36/U16                       | A v -> Y ^    | NAND2X4M    | 0.153 | 0.079 |   1.583 |    3.684 | 
     | alu/div_36/U32                       | A ^ -> Y v    | INVX4M      | 0.056 | 0.060 |   1.644 |    3.744 | 
     | alu/div_36/U12                       | B v -> Y ^    | NAND2X2M    | 0.105 | 0.083 |   1.727 |    3.828 | 
     | alu/div_36/U37                       | A ^ -> Y v    | INVX2M      | 0.056 | 0.063 |   1.790 |    3.890 | 
     | alu/div_36/U99                       | B v -> Y ^    | NAND2X2M    | 0.087 | 0.071 |   1.861 |    3.961 | 
     | alu/div_36/U100                      | B ^ -> Y v    | NAND2X2M    | 0.091 | 0.081 |   1.941 |    4.042 | 
     | alu/div_36/U62                       | A v -> Y ^    | INVX4M      | 0.111 | 0.093 |   2.035 |    4.135 | 
     | alu/div_36/U58                       | A ^ -> Y v    | NAND2X2M    | 0.129 | 0.071 |   2.106 |    4.206 | 
     | alu/div_36/U61                       | C v -> Y ^    | NAND3X2M    | 0.110 | 0.109 |   2.214 |    4.315 | 
     | alu/div_36/U63                       | A ^ -> Y v    | NAND2X2M    | 0.101 | 0.094 |   2.308 |    4.409 | 
     | alu/div_36/FE_RC_102_0               | A v -> Y ^    | INVX2M      | 0.152 | 0.119 |   2.427 |    4.528 | 
     | alu/div_36/FE_RC_108_0               | B ^ -> Y v    | NOR2BX2M    | 0.079 | 0.083 |   2.510 |    4.611 | 
     | alu/div_36/FE_RC_107_0               | A v -> Y ^    | INVX2M      | 0.094 | 0.081 |   2.591 |    4.692 | 
     | alu/div_36/FE_RC_106_0               | A ^ -> Y v    | CLKNAND2X2M | 0.106 | 0.092 |   2.683 |    4.784 | 
     | alu/div_36/FE_RC_104_0               | A0 v -> Y ^   | OAI21X2M    | 0.193 | 0.157 |   2.841 |    4.941 | 
     | alu/div_36/FE_RC_543_0               | A ^ -> Y ^    | CLKAND2X6M  | 0.078 | 0.193 |   3.034 |    5.134 | 
     | alu/div_36/U74                       | A ^ -> Y v    | NOR2X4M     | 0.057 | 0.044 |   3.078 |    5.178 | 
     | alu/div_36/U42                       | S0 v -> Y v   | MXI2X3M     | 0.159 | 0.157 |   3.235 |    5.335 | 
     | alu/div_36/U7                        | A v -> Y ^    | NAND2X2M    | 0.178 | 0.094 |   3.329 |    5.430 | 
     | alu/div_36/U21                       | A ^ -> Y v    | NAND3X2M    | 0.175 | 0.150 |   3.479 |    5.580 | 
     | alu/div_36/U20                       | B v -> Y ^    | NAND2X2M    | 0.163 | 0.108 |   3.587 |    5.688 | 
     | alu/div_36/U51                       | C ^ -> Y v    | NAND3X2M    | 0.140 | 0.136 |   3.723 |    5.824 | 
     | alu/div_36/FE_RC_178_0               | B v -> Y ^    | NAND2X2M    | 0.116 | 0.113 |   3.836 |    5.937 | 
     | alu/div_36/FE_RC_177_0               | A ^ -> Y v    | NAND2X4M    | 0.064 | 0.066 |   3.902 |    6.003 | 
     | alu/div_36/FE_RC_176_0               | A v -> Y ^    | NAND2X2M    | 0.128 | 0.090 |   3.993 |    6.093 | 
     | alu/div_36/FE_RC_175_0               | S0 ^ -> Y ^   | MXI2X3M     | 0.324 | 0.167 |   4.160 |    6.261 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_3_1 | A ^ -> CO ^   | ADDFHX2M    | 0.126 | 0.467 |   4.627 |    6.728 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_3_2 | CI ^ -> CO ^  | ADDFHX4M    | 0.119 | 0.202 |   4.829 |    6.930 | 
     | alu/div_36/FE_RC_278_0               | AN ^ -> Y ^   | NAND3BX4M   | 0.142 | 0.146 |   4.975 |    7.075 | 
     | alu/div_36/FE_RC_446_0               | B ^ -> Y v    | NAND3BX2M   | 0.115 | 0.109 |   5.084 |    7.184 | 
     | alu/div_36/U73                       | A v -> Y ^    | NOR2X2M     | 0.198 | 0.139 |   5.223 |    7.324 | 
     | alu/div_36/FE_OFC13_N127             | A ^ -> Y ^    | BUFX8M      | 0.103 | 0.149 |   5.372 |    7.473 | 
     | alu/div_36/U22                       | S0 ^ -> Y v   | CLKMX2X4M   | 0.142 | 0.261 |   5.633 |    7.734 | 
     | alu/div_36/FE_RC_392_0               | B0 v -> Y ^   | OAI21X4M    | 0.189 | 0.084 |   5.717 |    7.818 | 
     | alu/div_36/FE_RC_391_0               | A ^ -> Y v    | NAND2X4M    | 0.083 | 0.085 |   5.802 |    7.903 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v  | ADDFHX4M    | 0.087 | 0.221 |   6.023 |    8.124 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v  | ADDFHX4M    | 0.121 | 0.262 |   6.286 |    8.386 | 
     | alu/div_36/FE_RC_540_0               | A0 v -> Y ^   | OAI21BX4M   | 0.142 | 0.130 |   6.416 |    8.516 | 
     | alu/div_36/U88                       | AN ^ -> Y ^   | NAND2BX2M   | 0.117 | 0.148 |   6.564 |    8.664 | 
     | alu/div_36/U23                       | A ^ -> Y v    | INVX4M      | 0.088 | 0.087 |   6.651 |    8.751 | 
     | alu/U251                             | A0 v -> Y ^   | AOI222XLM   | 1.356 | 0.755 |   7.405 |    9.506 | 
     | alu/U190                             | A0 ^ -> Y v   | AOI31X2M    | 0.301 | 0.242 |   7.648 |    9.749 | 
     | alu/U189                             | B0 v -> Y v   | AO21XLM     | 0.103 | 0.323 |   7.971 |   10.071 | 
     | alu/\ALU_OUT_reg[2]                  | D v           | SDFFRQX2M   | 0.103 | 0.000 |   7.971 |   10.071 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.101 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -2.078 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -2.052 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -1.855 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -1.672 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -1.604 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -1.478 | 
     | gated_clk__L3_I1    | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -1.424 | 
     | alu/\ALU_OUT_reg[2] | CK ^          | SDFFRQX2M   | 0.048 | 0.000 |   0.678 |   -1.423 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\ALU_OUT_reg[13] /CK 
Endpoint:   alu/\ALU_OUT_reg[13] /D (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: alu/\B__reg[2] /Q       (^) triggered by  leading edge of 'GATED_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.679
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.073
- Arrival Time                  7.855
= Slack Time                    2.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |    2.218 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    2.240 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    2.267 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    2.464 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    2.646 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    2.714 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    2.840 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    2.895 | 
     | alu/\B__reg[2]       | CK ^ -> Q ^   | SDFFRHQX1M  | 0.708 | 0.657 |   1.334 |    3.552 | 
     | alu/mult_35/U48      | A ^ -> Y v    | INVXLM      | 0.506 | 0.461 |   1.795 |    4.013 | 
     | alu/mult_35/U108     | A v -> Y ^    | NOR2X1M     | 0.287 | 0.279 |   2.074 |    4.292 | 
     | alu/mult_35/U5       | B ^ -> Y ^    | AND2X2M     | 0.075 | 0.169 |   2.243 |    4.461 | 
     | alu/mult_35/S2_2_2   | B ^ -> CO ^   | ADDFX2M     | 0.117 | 0.549 |   2.792 |    5.010 | 
     | alu/mult_35/S2_3_2   | B ^ -> CO ^   | ADDFX2M     | 0.123 | 0.564 |   3.356 |    5.574 | 
     | alu/mult_35/S2_4_2   | B ^ -> CO ^   | ADDFX2M     | 0.120 | 0.563 |   3.919 |    6.137 | 
     | alu/mult_35/S2_5_2   | B ^ -> CO ^   | ADDFX2M     | 0.122 | 0.564 |   4.483 |    6.701 | 
     | alu/mult_35/S2_6_2   | B ^ -> CO ^   | ADDFX2M     | 0.121 | 0.564 |   5.047 |    7.264 | 
     | alu/mult_35/S4_2     | B ^ -> S v    | ADDFX2M     | 0.156 | 0.592 |   5.638 |    7.856 | 
     | alu/mult_35/U19      | B v -> Y ^    | CLKXOR2X2M  | 0.124 | 0.322 |   5.960 |    8.178 | 
     | alu/mult_35/FS_1/U3  | A ^ -> Y v    | NAND2X2M    | 0.076 | 0.079 |   6.039 |    8.257 | 
     | alu/mult_35/FS_1/U31 | A0 v -> Y v   | OA21X1M     | 0.157 | 0.406 |   6.446 |    8.663 | 
     | alu/mult_35/FS_1/U28 | A0N v -> Y v  | AOI2BB1X1M  | 0.120 | 0.287 |   6.733 |    8.951 | 
     | alu/mult_35/FS_1/U26 | A1 v -> Y v   | OA21X1M     | 0.161 | 0.432 |   7.165 |    9.383 | 
     | alu/mult_35/FS_1/U22 | A v -> Y v    | XNOR2X1M    | 0.115 | 0.162 |   7.327 |    9.545 | 
     | alu/U196             | B0 v -> Y ^   | AOI221XLM   | 0.585 | 0.457 |   7.785 |   10.002 | 
     | alu/U195             | A ^ -> Y v    | INVX2M      | 0.101 | 0.071 |   7.855 |   10.073 | 
     | alu/\ALU_OUT_reg[13] | D v           | SDFFRQX2M   | 0.101 | 0.000 |   7.855 |   10.073 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.218 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -2.195 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -2.169 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -1.972 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -1.789 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -1.721 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -1.595 | 
     | gated_clk__L3_I1     | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -1.541 | 
     | alu/\ALU_OUT_reg[13] | CK ^          | SDFFRQX2M   | 0.048 | 0.002 |   0.679 |   -1.539 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\ALU_OUT_reg[12] /CK 
Endpoint:   alu/\ALU_OUT_reg[12] /D (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: alu/\B__reg[2] /Q       (^) triggered by  leading edge of 'GATED_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.640
- Arrival Time                  7.122
= Slack Time                    2.518
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |              |            |       |       |  Time   |   Time   | 
     |----------------------+--------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^        |            | 0.102 |       |   0.000 |    2.517 | 
     | gated_clk__L1_I0     | A ^ -> Y v   | CLKINVX8M  | 0.059 | 0.068 |   0.068 |    2.585 | 
     | gated_clk__L2_I0     | A v -> Y v   | BUFX24M    | 0.061 | 0.126 |   0.194 |    2.712 | 
     | gated_clk__L3_I0     | A v -> Y ^   | CLKINVX32M | 0.050 | 0.054 |   0.248 |    2.766 | 
     | alu/\B__reg[2]       | CK ^ -> Q ^  | SDFFRHQX1M | 0.708 | 0.657 |   0.905 |    3.423 | 
     | alu/mult_35/U48      | A ^ -> Y v   | INVXLM     | 0.506 | 0.461 |   1.367 |    3.884 | 
     | alu/mult_35/U108     | A v -> Y ^   | NOR2X1M    | 0.287 | 0.279 |   1.645 |    4.163 | 
     | alu/mult_35/U5       | B ^ -> Y ^   | AND2X2M    | 0.075 | 0.169 |   1.814 |    4.332 | 
     | alu/mult_35/S2_2_2   | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.549 |   2.363 |    4.881 | 
     | alu/mult_35/S2_3_2   | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   2.928 |    5.445 | 
     | alu/mult_35/S2_4_2   | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   3.490 |    6.008 | 
     | alu/mult_35/S2_5_2   | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   4.054 |    6.572 | 
     | alu/mult_35/S2_6_2   | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.564 |   4.618 |    7.136 | 
     | alu/mult_35/S4_2     | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.210 |    7.727 | 
     | alu/mult_35/U19      | B v -> Y ^   | CLKXOR2X2M | 0.124 | 0.322 |   5.531 |    8.049 | 
     | alu/mult_35/FS_1/U3  | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.610 |    8.128 | 
     | alu/mult_35/FS_1/U31 | A0 v -> Y v  | OA21X1M    | 0.157 | 0.406 |   6.017 |    8.534 | 
     | alu/mult_35/FS_1/U28 | A0N v -> Y v | AOI2BB1X1M | 0.120 | 0.287 |   6.304 |    8.822 | 
     | alu/mult_35/FS_1/U27 | B v -> Y v   | CLKXOR2X2M | 0.100 | 0.244 |   6.549 |    9.066 | 
     | alu/U215             | B0 v -> Y ^  | AOI221XLM  | 0.632 | 0.480 |   7.029 |    9.546 | 
     | alu/U214             | A ^ -> Y v   | INVX2M     | 0.123 | 0.093 |   7.122 |    9.639 | 
     | alu/\ALU_OUT_reg[12] | D v          | SDFFRQX2M  | 0.123 | 0.000 |   7.122 |    9.640 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -2.518 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -2.450 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -2.323 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -2.269 | 
     | alu/\ALU_OUT_reg[12] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -2.268 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\ALU_OUT_reg[11] /CK 
Endpoint:   alu/\ALU_OUT_reg[11] /D (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: alu/\B__reg[2] /Q       (^) triggered by  leading edge of 'GATED_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.640
- Arrival Time                  6.751
= Slack Time                    2.889
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.102 |       |   0.000 |    2.889 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX8M  | 0.059 | 0.068 |   0.068 |    2.956 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX24M    | 0.061 | 0.126 |   0.194 |    3.083 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.050 | 0.054 |   0.248 |    3.137 | 
     | alu/\B__reg[2]       | CK ^ -> Q ^ | SDFFRHQX1M | 0.708 | 0.657 |   0.905 |    3.794 | 
     | alu/mult_35/U48      | A ^ -> Y v  | INVXLM     | 0.506 | 0.461 |   1.367 |    4.255 | 
     | alu/mult_35/U108     | A v -> Y ^  | NOR2X1M    | 0.287 | 0.279 |   1.645 |    4.534 | 
     | alu/mult_35/U5       | B ^ -> Y ^  | AND2X2M    | 0.075 | 0.169 |   1.814 |    4.703 | 
     | alu/mult_35/S2_2_2   | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.549 |   2.363 |    5.252 | 
     | alu/mult_35/S2_3_2   | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.564 |   2.928 |    5.816 | 
     | alu/mult_35/S2_4_2   | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.490 |    6.379 | 
     | alu/mult_35/S2_5_2   | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   4.054 |    6.943 | 
     | alu/mult_35/S2_6_2   | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.564 |   4.618 |    7.507 | 
     | alu/mult_35/S4_2     | B ^ -> S v  | ADDFX2M    | 0.156 | 0.592 |   5.210 |    8.098 | 
     | alu/mult_35/U19      | B v -> Y ^  | CLKXOR2X2M | 0.124 | 0.322 |   5.531 |    8.420 | 
     | alu/mult_35/FS_1/U3  | A ^ -> Y v  | NAND2X2M   | 0.076 | 0.079 |   5.610 |    8.499 | 
     | alu/mult_35/FS_1/U31 | A0 v -> Y v | OA21X1M    | 0.157 | 0.406 |   6.017 |    8.905 | 
     | alu/mult_35/FS_1/U15 | A v -> Y v  | XNOR2X1M   | 0.140 | 0.175 |   6.192 |    9.081 | 
     | alu/U213             | B0 v -> Y ^ | AOI221XLM  | 0.584 | 0.463 |   6.655 |    9.544 | 
     | alu/U212             | A ^ -> Y v  | INVX2M     | 0.121 | 0.096 |   6.751 |    9.640 | 
     | alu/\ALU_OUT_reg[11] | D v         | SDFFRQX2M  | 0.121 | 0.000 |   6.751 |    9.640 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -2.889 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -2.821 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -2.694 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -2.640 | 
     | alu/\ALU_OUT_reg[11] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -2.639 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\ALU_OUT_reg[10] /CK 
Endpoint:   alu/\ALU_OUT_reg[10] /D (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: alu/\B__reg[3] /Q       (^) triggered by  leading edge of 'GATED_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.067
- Arrival Time                  7.029
= Slack Time                    3.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |    3.038 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    3.060 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    3.087 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    3.284 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    3.467 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    3.534 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    3.661 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    3.715 | 
     | alu/\B__reg[3]       | CK ^ -> Q ^   | SDFFRHQX1M  | 0.101 | 0.298 |   0.975 |    4.013 | 
     | alu/U49              | A ^ -> Y v    | INVX2M      | 0.063 | 0.069 |   1.043 |    4.081 | 
     | alu/U51              | A v -> Y ^    | INVXLM      | 0.544 | 0.325 |   1.368 |    4.406 | 
     | alu/mult_35/U49      | A ^ -> Y v    | INVXLM      | 0.461 | 0.398 |   1.767 |    4.805 | 
     | alu/mult_35/U107     | A v -> Y ^    | NOR2X1M     | 0.282 | 0.271 |   2.037 |    5.075 | 
     | alu/mult_35/U4       | B ^ -> Y ^    | AND2X2M     | 0.092 | 0.180 |   2.218 |    5.256 | 
     | alu/mult_35/S2_2_3   | B ^ -> CO ^   | ADDFX2M     | 0.114 | 0.550 |   2.768 |    5.806 | 
     | alu/mult_35/S2_3_3   | B ^ -> CO ^   | ADDFX2M     | 0.125 | 0.565 |   3.333 |    6.371 | 
     | alu/mult_35/S2_4_3   | B ^ -> CO ^   | ADDFX2M     | 0.119 | 0.562 |   3.895 |    6.933 | 
     | alu/mult_35/S2_5_3   | B ^ -> CO ^   | ADDFX2M     | 0.121 | 0.563 |   4.458 |    7.496 | 
     | alu/mult_35/S2_6_3   | B ^ -> CO ^   | ADDFX2M     | 0.122 | 0.564 |   5.022 |    8.060 | 
     | alu/mult_35/S4_3     | B ^ -> S v    | ADDFX2M     | 0.157 | 0.593 |   5.615 |    8.653 | 
     | alu/mult_35/U20      | B v -> Y v    | CLKXOR2X2M  | 0.124 | 0.274 |   5.889 |    8.927 | 
     | alu/mult_35/FS_1/U33 | B v -> Y ^    | NOR2X1M     | 0.170 | 0.147 |   6.037 |    9.075 | 
     | alu/mult_35/FS_1/U18 | AN ^ -> Y ^   | NAND2BX1M   | 0.114 | 0.159 |   6.196 |    9.234 | 
     | alu/mult_35/FS_1/U17 | A ^ -> Y v    | CLKXOR2X2M  | 0.091 | 0.216 |   6.412 |    9.450 | 
     | alu/U211             | B0 v -> Y ^   | AOI221XLM   | 0.720 | 0.527 |   6.939 |    9.977 | 
     | alu/U210             | A ^ -> Y v    | INVX2M      | 0.128 | 0.090 |   7.029 |   10.067 | 
     | alu/\ALU_OUT_reg[10] | D v           | SDFFRQX2M   | 0.128 | 0.000 |   7.029 |   10.067 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.038 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -3.016 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -2.989 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -2.792 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -2.609 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -2.542 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -2.415 | 
     | gated_clk__L3_I1     | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -2.361 | 
     | alu/\ALU_OUT_reg[10] | CK ^          | SDFFRQX2M   | 0.048 | 0.001 |   0.678 |   -2.359 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\ALU_OUT_reg[9] /CK 
Endpoint:   alu/\ALU_OUT_reg[9] /D (v) checked with  leading edge of 'GATED_CLK'
Beginpoint: alu/\B__reg[2] /Q      (^) triggered by  leading edge of 'GATED_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.679
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.073
- Arrival Time                  6.594
= Slack Time                    3.478
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |    3.478 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    3.501 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    3.527 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    3.724 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    3.907 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    3.975 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    4.101 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    4.155 | 
     | alu/\B__reg[2]      | CK ^ -> Q ^   | SDFFRHQX1M  | 0.708 | 0.657 |   1.334 |    4.812 | 
     | alu/mult_35/U48     | A ^ -> Y v    | INVXLM      | 0.506 | 0.461 |   1.795 |    5.274 | 
     | alu/mult_35/U108    | A v -> Y ^    | NOR2X1M     | 0.287 | 0.279 |   2.074 |    5.552 | 
     | alu/mult_35/U5      | B ^ -> Y ^    | AND2X2M     | 0.075 | 0.169 |   2.243 |    5.721 | 
     | alu/mult_35/S2_2_2  | B ^ -> CO ^   | ADDFX2M     | 0.117 | 0.549 |   2.792 |    6.270 | 
     | alu/mult_35/S2_3_2  | B ^ -> CO ^   | ADDFX2M     | 0.123 | 0.564 |   3.356 |    6.835 | 
     | alu/mult_35/S2_4_2  | B ^ -> CO ^   | ADDFX2M     | 0.120 | 0.563 |   3.919 |    7.397 | 
     | alu/mult_35/S2_5_2  | B ^ -> CO ^   | ADDFX2M     | 0.122 | 0.564 |   4.483 |    7.962 | 
     | alu/mult_35/S2_6_2  | B ^ -> CO ^   | ADDFX2M     | 0.121 | 0.564 |   5.047 |    8.525 | 
     | alu/mult_35/S4_2    | B ^ -> S v    | ADDFX2M     | 0.156 | 0.592 |   5.638 |    9.117 | 
     | alu/mult_35/U19     | B v -> Y v    | CLKXOR2X2M  | 0.139 | 0.287 |   5.925 |    9.404 | 
     | alu/mult_35/FS_1/U6 | A v -> Y v    | XNOR2X2M    | 0.106 | 0.142 |   6.067 |    9.545 | 
     | alu/U203            | B0 v -> Y ^   | AOI221XLM   | 0.586 | 0.456 |   6.523 |   10.001 | 
     | alu/U202            | A ^ -> Y v    | INVX2M      | 0.102 | 0.072 |   6.594 |   10.073 | 
     | alu/\ALU_OUT_reg[9] | D v           | SDFFRQX2M   | 0.102 | 0.000 |   6.594 |   10.073 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.478 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -3.456 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -3.429 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -3.233 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -3.050 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -2.982 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -2.856 | 
     | gated_clk__L3_I1    | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -2.801 | 
     | alu/\ALU_OUT_reg[9] | CK ^          | SDFFRQX2M   | 0.048 | 0.002 |   0.679 |   -2.800 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\ALU_OUT_reg[8] /CK 
Endpoint:   alu/\ALU_OUT_reg[8] /D (v) checked with  leading edge of 'GATED_CLK'
Beginpoint: alu/\B__reg[2] /Q      (^) triggered by  leading edge of 'GATED_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  6.533
= Slack Time                    3.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |    3.527 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    3.549 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    3.576 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    3.773 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    3.956 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    4.023 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    4.150 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    4.204 | 
     | alu/\B__reg[2]      | CK ^ -> Q ^   | SDFFRHQX1M  | 0.708 | 0.657 |   1.334 |    4.861 | 
     | alu/mult_35/U48     | A ^ -> Y v    | INVXLM      | 0.506 | 0.461 |   1.795 |    5.322 | 
     | alu/mult_35/U116    | A v -> Y ^    | NOR2X1M     | 0.289 | 0.280 |   2.076 |    5.603 | 
     | alu/mult_35/U3      | A ^ -> Y ^    | AND2X2M     | 0.076 | 0.173 |   2.248 |    5.775 | 
     | alu/mult_35/S2_2_1  | B ^ -> CO ^   | ADDFX2M     | 0.112 | 0.544 |   2.793 |    6.320 | 
     | alu/mult_35/S2_3_1  | B ^ -> CO ^   | ADDFX2M     | 0.115 | 0.556 |   3.349 |    6.876 | 
     | alu/mult_35/S2_4_1  | B ^ -> CO ^   | ADDFX2M     | 0.116 | 0.558 |   3.906 |    7.433 | 
     | alu/mult_35/S2_5_1  | B ^ -> CO ^   | ADDFX2M     | 0.122 | 0.563 |   4.469 |    7.996 | 
     | alu/mult_35/S2_6_1  | B ^ -> CO ^   | ADDFX2M     | 0.119 | 0.562 |   5.031 |    8.558 | 
     | alu/mult_35/S4_1    | B ^ -> S v    | ADDFX2M     | 0.162 | 0.600 |   5.631 |    9.158 | 
     | alu/mult_35/U17     | A v -> Y ^    | INVX2M      | 0.080 | 0.087 |   5.717 |    9.245 | 
     | alu/mult_35/U16     | B ^ -> Y v    | XNOR2X2M    | 0.110 | 0.099 |   5.816 |    9.343 | 
     | alu/mult_35/FS_1/U4 | A v -> Y ^    | INVX2M      | 0.068 | 0.073 |   5.889 |    9.416 | 
     | alu/mult_35/FS_1/U8 | A ^ -> Y v    | INVX2M      | 0.032 | 0.040 |   5.928 |    9.455 | 
     | alu/U255            | A0 v -> Y ^   | AOI222XLM   | 0.800 | 0.425 |   6.353 |    9.880 | 
     | alu/U208            | A0 ^ -> Y v   | OAI2B11X2M  | 0.164 | 0.179 |   6.532 |   10.059 | 
     | alu/\ALU_OUT_reg[8] | D v           | SDFFRQX2M   | 0.164 | 0.000 |   6.533 |   10.060 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.527 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -3.505 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -3.478 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -3.281 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -3.098 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -3.031 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -2.904 | 
     | gated_clk__L3_I1    | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -2.850 | 
     | alu/\ALU_OUT_reg[8] | CK ^          | SDFFRQX2M   | 0.048 | 0.001 |   0.678 |   -2.849 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\ALU_OUT_reg[3] /CK 
Endpoint:   alu/\ALU_OUT_reg[3] /D (v) checked with  leading edge of 'GATED_CLK'
Beginpoint: alu/\B__reg[2] /Q      (^) triggered by  leading edge of 'GATED_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.436
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.613
- Arrival Time                  5.914
= Slack Time                    3.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |             |             |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-------------+-------+-------+---------+----------| 
     | clkGate/u0               | ECK ^       |             | 0.102 |       |   0.000 |    3.699 | 
     | gated_clk__L1_I0         | A ^ -> Y v  | CLKINVX8M   | 0.059 | 0.068 |   0.068 |    3.767 | 
     | gated_clk__L2_I0         | A v -> Y v  | BUFX24M     | 0.061 | 0.126 |   0.194 |    3.893 | 
     | gated_clk__L3_I0         | A v -> Y ^  | CLKINVX32M  | 0.050 | 0.054 |   0.248 |    3.947 | 
     | alu/\B__reg[2]           | CK ^ -> Q ^ | SDFFRHQX1M  | 0.708 | 0.657 |   0.905 |    4.604 | 
     | alu/div_36/U84           | A ^ -> Y v  | INVX2M      | 0.576 | 0.530 |   1.435 |    5.134 | 
     | alu/div_36/U118          | B v -> Y v  | AND2X1M     | 0.087 | 0.350 |   1.785 |    5.484 | 
     | alu/div_36/U63           | B v -> Y ^  | NAND2X2M    | 0.133 | 0.108 |   1.893 |    5.592 | 
     | alu/div_36/FE_RC_94_0    | AN ^ -> Y ^ | NAND2BX2M   | 0.147 | 0.164 |   2.057 |    5.756 | 
     | alu/div_36/FE_RC_93_0    | A ^ -> Y v  | NAND2X4M    | 0.088 | 0.086 |   2.143 |    5.842 | 
     | alu/div_36/FE_RC_88_0    | A0 v -> Y ^ | OAI21BX4M   | 0.215 | 0.162 |   2.305 |    6.004 | 
     | alu/div_36/FE_RC_104_0   | B0 ^ -> Y v | OAI21X2M    | 0.089 | 0.099 |   2.405 |    6.104 | 
     | alu/div_36/FE_RC_543_0   | A v -> Y v  | CLKAND2X6M  | 0.068 | 0.143 |   2.547 |    6.246 | 
     | alu/div_36/U74           | A v -> Y ^  | NOR2X4M     | 0.146 | 0.108 |   2.655 |    6.354 | 
     | alu/div_36/U42           | S0 ^ -> Y ^ | MXI2X3M     | 0.301 | 0.168 |   2.823 |    6.522 | 
     | alu/div_36/U39           | A ^ -> Y v  | NAND2X2M    | 0.103 | 0.101 |   2.924 |    6.623 | 
     | alu/div_36/U21           | B v -> Y ^  | NAND3X2M    | 0.175 | 0.135 |   3.059 |    6.758 | 
     | alu/div_36/U20           | B ^ -> Y v  | NAND2X2M    | 0.217 | 0.084 |   3.143 |    6.842 | 
     | alu/div_36/U51           | C v -> Y ^  | NAND3X2M    | 0.146 | 0.153 |   3.296 |    6.995 | 
     | alu/div_36/FE_RC_178_0   | B ^ -> Y v  | NAND2X2M    | 0.090 | 0.094 |   3.390 |    7.089 | 
     | alu/div_36/FE_RC_177_0   | A v -> Y ^  | NAND2X4M    | 0.092 | 0.071 |   3.461 |    7.160 | 
     | alu/div_36/FE_RC_183_0   | A ^ -> Y v  | INVX2M      | 0.052 | 0.058 |   3.519 |    7.218 | 
     | alu/div_36/U72           | A v -> Y ^  | NOR2X4M     | 0.154 | 0.109 |   3.627 |    7.326 | 
     | alu/div_36/U3            | S0 ^ -> Y v | MX2XLM      | 0.359 | 0.464 |   4.092 |    7.791 | 
     | alu/div_36/FE_RC_282_0   | A v -> Y ^  | INVX2M      | 0.118 | 0.125 |   4.216 |    7.915 | 
     | alu/div_36/FE_RC_281_0   | A ^ -> Y v  | NAND2X2M    | 0.145 | 0.120 |   4.336 |    8.035 | 
     | alu/div_36/FE_RC_397_0   | A v -> Y ^  | INVX2M      | 0.074 | 0.081 |   4.417 |    8.116 | 
     | alu/div_36/FE_RC_396_0   | A ^ -> Y v  | CLKNAND2X2M | 0.145 | 0.109 |   4.525 |    8.224 | 
     | alu/div_36/FE_RC_447_0   | A v -> Y ^  | INVX2M      | 0.062 | 0.068 |   4.594 |    8.293 | 
     | alu/div_36/FE_RC_446_0   | AN ^ -> Y ^ | NAND3BX2M   | 0.115 | 0.123 |   4.717 |    8.416 | 
     | alu/div_36/U73           | A ^ -> Y v  | NOR2X2M     | 0.089 | 0.060 |   4.777 |    8.476 | 
     | alu/div_36/FE_OFC13_N127 | A v -> Y v  | BUFX8M      | 0.063 | 0.135 |   4.912 |    8.611 | 
     | alu/U201                 | A0 v -> Y ^ | AOI22XLM    | 0.672 | 0.392 |   5.303 |    9.002 | 
     | alu/U205                 | A1 ^ -> Y v | AOI31X2M    | 0.201 | 0.189 |   5.493 |    9.192 | 
     | alu/U204                 | B0 v -> Y v | AO21XLM     | 0.250 | 0.420 |   5.913 |    9.612 | 
     | alu/\ALU_OUT_reg[3]      | D v         | SDFFRQX2M   | 0.250 | 0.001 |   5.914 |    9.613 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -3.699 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -3.631 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -3.505 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -3.450 | 
     | alu/\ALU_OUT_reg[3] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.249 |   -3.450 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\ALU_OUT_reg[7] /CK 
Endpoint:   alu/\ALU_OUT_reg[7] /D (v) checked with  leading edge of 'GATED_CLK'
Beginpoint: alu/\B__reg[2] /Q      (^) triggered by  leading edge of 'GATED_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.644
- Arrival Time                  5.908
= Slack Time                    3.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |              |            |       |       |  Time   |   Time   | 
     |----------------------+--------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^        |            | 0.102 |       |   0.000 |    3.735 | 
     | gated_clk__L1_I0     | A ^ -> Y v   | CLKINVX8M  | 0.059 | 0.068 |   0.068 |    3.803 | 
     | gated_clk__L2_I0     | A v -> Y v   | BUFX24M    | 0.061 | 0.126 |   0.194 |    3.930 | 
     | gated_clk__L3_I0     | A v -> Y ^   | CLKINVX32M | 0.050 | 0.054 |   0.248 |    3.984 | 
     | alu/\B__reg[2]       | CK ^ -> Q ^  | SDFFRHQX1M | 0.708 | 0.657 |   0.905 |    4.641 | 
     | alu/mult_35/U48      | A ^ -> Y v   | INVXLM     | 0.506 | 0.461 |   1.367 |    5.102 | 
     | alu/mult_35/U116     | A v -> Y ^   | NOR2X1M    | 0.289 | 0.280 |   1.647 |    5.382 | 
     | alu/mult_35/U25      | A ^ -> Y v   | INVX2M     | 0.078 | 0.075 |   1.722 |    5.457 | 
     | alu/mult_35/U28      | B v -> Y ^   | XNOR2X2M   | 0.264 | 0.156 |   1.878 |    5.613 | 
     | alu/mult_35/S1_2_0   | CI ^ -> CO ^ | ADDFX2M    | 0.125 | 0.297 |   2.174 |    5.910 | 
     | alu/mult_35/S1_3_0   | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.560 |   2.734 |    6.470 | 
     | alu/mult_35/S1_4_0   | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.290 |    7.026 | 
     | alu/mult_35/S1_5_0   | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.851 |    7.587 | 
     | alu/mult_35/S1_6_0   | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.410 |    8.145 | 
     | alu/mult_35/S4_0     | B ^ -> S v   | ADDFX2M    | 0.146 | 0.577 |   4.987 |    8.723 | 
     | alu/mult_35/FS_1/U14 | A v -> Y v   | BUFX2M     | 0.053 | 0.158 |   5.145 |    8.881 | 
     | alu/U84              | B0 v -> Y ^  | AOI22X1M   | 0.228 | 0.186 |   5.332 |    9.067 | 
     | alu/U222             | C ^ -> Y ^   | AND3X2M    | 0.100 | 0.215 |   5.546 |    9.282 | 
     | alu/U221             | A1 ^ -> Y v  | AOI21X2M   | 0.148 | 0.082 |   5.628 |    9.363 | 
     | alu/U220             | B0 v -> Y v  | AO21XLM    | 0.103 | 0.280 |   5.908 |    9.644 | 
     | alu/\ALU_OUT_reg[7]  | D v          | SDFFRQX2M  | 0.103 | 0.000 |   5.908 |    9.644 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -3.736 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -3.668 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -3.541 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -3.487 | 
     | alu/\ALU_OUT_reg[7] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -3.486 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\ALU_OUT_reg[6] /CK 
Endpoint:   alu/\ALU_OUT_reg[6] /D (v) checked with  leading edge of 'GATED_CLK'
Beginpoint: alu/\B__reg[2] /Q      (^) triggered by  leading edge of 'GATED_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.679
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.071
- Arrival Time                  6.085
= Slack Time                    3.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |    3.986 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    4.008 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    4.035 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    4.232 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    4.414 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    4.482 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    4.609 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    4.663 | 
     | alu/\B__reg[2]       | CK ^ -> Q ^   | SDFFRHQX1M  | 0.708 | 0.657 |   1.334 |    5.320 | 
     | alu/mult_35/U48      | A ^ -> Y v    | INVXLM      | 0.506 | 0.461 |   1.795 |    5.781 | 
     | alu/mult_35/U116     | A v -> Y ^    | NOR2X1M     | 0.289 | 0.280 |   2.075 |    6.061 | 
     | alu/mult_35/U25      | A ^ -> Y v    | INVX2M      | 0.078 | 0.075 |   2.150 |    6.136 | 
     | alu/mult_35/U28      | B v -> Y ^    | XNOR2X2M    | 0.264 | 0.156 |   2.306 |    6.292 | 
     | alu/mult_35/S1_2_0   | CI ^ -> CO ^  | ADDFX2M     | 0.125 | 0.297 |   2.603 |    6.589 | 
     | alu/mult_35/S1_3_0   | B ^ -> CO ^   | ADDFX2M     | 0.116 | 0.560 |   3.163 |    7.149 | 
     | alu/mult_35/S1_4_0   | B ^ -> CO ^   | ADDFX2M     | 0.114 | 0.556 |   3.719 |    7.705 | 
     | alu/mult_35/S1_5_0   | B ^ -> CO ^   | ADDFX2M     | 0.119 | 0.561 |   4.280 |    8.266 | 
     | alu/mult_35/S1_6_0   | B ^ -> S v    | ADDFX2M     | 0.138 | 0.566 |   4.845 |    8.831 | 
     | alu/mult_35/FS_1/U13 | A v -> Y v    | BUFX2M      | 0.055 | 0.158 |   5.003 |    8.989 | 
     | alu/U88              | B0 v -> Y v   | AO22X1M     | 0.128 | 0.395 |   5.397 |    9.383 | 
     | alu/U85              | C v -> Y ^    | NOR3X2M     | 0.268 | 0.230 |   5.628 |    9.614 | 
     | alu/U224             | A2 ^ -> Y v   | AOI31X2M    | 0.236 | 0.146 |   5.773 |    9.759 | 
     | alu/U223             | B0 v -> Y v   | AO21XLM     | 0.111 | 0.312 |   6.085 |   10.071 | 
     | alu/\ALU_OUT_reg[6]  | D v           | SDFFRQX2M   | 0.111 | 0.000 |   6.085 |   10.071 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.986 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -3.964 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -3.937 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -3.740 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -3.557 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -3.489 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -3.363 | 
     | gated_clk__L3_I1    | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -3.309 | 
     | alu/\ALU_OUT_reg[6] | CK ^          | SDFFRQX2M   | 0.048 | 0.002 |   0.679 |   -3.307 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\ALU_OUT_reg[5] /CK 
Endpoint:   alu/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'GATED_CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.679
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.072
- Arrival Time                  5.266
= Slack Time                    4.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.805 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.022 |    4.828 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.029 | 0.027 |   0.049 |    4.854 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.129 | 0.197 |   0.246 |    5.051 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.106 | 0.169 |   0.415 |    5.220 | 
     | ref_clock__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.074 |   0.489 |    5.294 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.066 | 0.062 |   0.552 |    5.357 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.064 |   0.616 |    5.421 | 
     | ref_clock__L5_I0          | A v -> Y ^  | CLKINVX40M | 0.063 | 0.063 |   0.679 |    5.485 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.167 | 0.523 |   1.202 |    6.007 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.483 | 0.334 |   1.536 |    6.341 | 
     | FSM/U74                   | A ^ -> Y v  | NAND3X2M   | 0.212 | 0.200 |   1.736 |    6.541 | 
     | FSM/U34                   | A v -> Y ^  | INVX2M     | 0.154 | 0.149 |   1.885 |    6.691 | 
     | FSM/U16                   | B ^ -> Y v  | NOR2X2M    | 0.088 | 0.095 |   1.980 |    6.785 | 
     | FSM/U14                   | A v -> Y v  | AND2X2M    | 0.196 | 0.254 |   2.234 |    7.039 | 
     | FSM/U108                  | A v -> Y v  | AND3X2M    | 0.133 | 0.266 |   2.500 |    7.305 | 
     | FSM/U37                   | A v -> Y ^  | NAND2X2M   | 0.290 | 0.200 |   2.700 |    7.505 | 
     | alu/U106                  | A ^ -> Y v  | NOR2X2M    | 0.112 | 0.118 |   2.817 |    7.623 | 
     | alu/U124                  | C v -> Y v  | AND3X2M    | 0.071 | 0.227 |   3.044 |    7.849 | 
     | alu/U108                  | B0 v -> Y v | AO21XLM    | 0.510 | 0.559 |   3.603 |    8.409 | 
     | alu/U168                  | A v -> Y v  | MX2X1M     | 0.094 | 0.347 |   3.950 |    8.755 | 
     | alu/U166                  | B v -> Y v  | OR2X2M     | 0.065 | 0.193 |   4.142 |    8.948 | 
     | alu/U165                  | A v -> Y v  | MX2X2M     | 0.076 | 0.178 |   4.320 |    9.125 | 
     | alu/U68                   | C0 v -> Y ^ | AOI211XLM  | 0.736 | 0.478 |   4.799 |    9.604 | 
     | alu/U227                  | A0 ^ -> Y v | AOI21X2M   | 0.189 | 0.169 |   4.968 |    9.773 | 
     | alu/U226                  | B0 v -> Y v | AO21XLM    | 0.110 | 0.298 |   5.266 |   10.072 | 
     | alu/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.266 |   10.072 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.805 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -4.783 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -4.756 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -4.559 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -4.377 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -4.309 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -4.182 | 
     | gated_clk__L3_I1    | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -4.128 | 
     | alu/\ALU_OUT_reg[5] | CK ^          | SDFFRQX2M   | 0.048 | 0.002 |   0.679 |   -4.126 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/\ALU_OUT_reg[4] /CK 
Endpoint:   alu/\ALU_OUT_reg[4] /D (v) checked with  leading edge of 'GATED_CLK'
Beginpoint: alu/\B__reg[6] /Q      (^) triggered by  leading edge of 'GATED_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.679
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.071
- Arrival Time                  5.263
= Slack Time                    4.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                        |               |             |       |       |  Time   |   Time   | 
     |------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^     |             | 0.000 |       |   0.000 |    4.808 | 
     | REF_CLK__L1_I0         | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |    4.830 | 
     | REF_CLK__L2_I0         | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |    4.857 | 
     | refmux/U1              | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |    5.053 | 
     | clkGate/u0             | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |    5.236 | 
     | gated_clk__L1_I0       | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |    5.304 | 
     | gated_clk__L2_I0       | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |    5.430 | 
     | gated_clk__L3_I0       | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.054 |   0.677 |    5.485 | 
     | alu/\B__reg[6]         | CK ^ -> Q ^   | SDFFRHQX2M  | 0.559 | 0.558 |   1.235 |    6.043 | 
     | alu/div_36/FE_RC_4_0   | A ^ -> Y v    | NOR2X6M     | 0.125 | 0.095 |   1.331 |    6.139 | 
     | alu/div_36/U13         | B v -> Y ^    | NAND2X4M    | 0.140 | 0.124 |   1.454 |    6.262 | 
     | alu/div_36/U17         | A ^ -> Y v    | INVX4M      | 0.045 | 0.050 |   1.504 |    6.312 | 
     | alu/div_36/U16         | A v -> Y ^    | NAND2X4M    | 0.153 | 0.079 |   1.583 |    6.391 | 
     | alu/div_36/U32         | A ^ -> Y v    | INVX4M      | 0.056 | 0.060 |   1.643 |    6.451 | 
     | alu/div_36/U12         | B v -> Y ^    | NAND2X2M    | 0.105 | 0.083 |   1.727 |    6.534 | 
     | alu/div_36/U37         | A ^ -> Y v    | INVX2M      | 0.056 | 0.063 |   1.790 |    6.597 | 
     | alu/div_36/U99         | B v -> Y ^    | NAND2X2M    | 0.087 | 0.071 |   1.860 |    6.668 | 
     | alu/div_36/U100        | B ^ -> Y v    | NAND2X2M    | 0.091 | 0.081 |   1.941 |    6.749 | 
     | alu/div_36/U62         | A v -> Y ^    | INVX4M      | 0.111 | 0.093 |   2.034 |    6.842 | 
     | alu/div_36/U58         | A ^ -> Y v    | NAND2X2M    | 0.129 | 0.071 |   2.105 |    6.913 | 
     | alu/div_36/U61         | C v -> Y ^    | NAND3X2M    | 0.110 | 0.109 |   2.214 |    7.022 | 
     | alu/div_36/U63         | A ^ -> Y v    | NAND2X2M    | 0.101 | 0.094 |   2.308 |    7.116 | 
     | alu/div_36/FE_RC_102_0 | A v -> Y ^    | INVX2M      | 0.152 | 0.119 |   2.427 |    7.235 | 
     | alu/div_36/FE_RC_108_0 | B ^ -> Y v    | NOR2BX2M    | 0.079 | 0.083 |   2.510 |    7.318 | 
     | alu/div_36/FE_RC_107_0 | A v -> Y ^    | INVX2M      | 0.094 | 0.081 |   2.591 |    7.399 | 
     | alu/div_36/FE_RC_106_0 | A ^ -> Y v    | CLKNAND2X2M | 0.106 | 0.092 |   2.683 |    7.491 | 
     | alu/div_36/FE_RC_104_0 | A0 v -> Y ^   | OAI21X2M    | 0.193 | 0.157 |   2.841 |    7.648 | 
     | alu/div_36/FE_RC_543_0 | A ^ -> Y ^    | CLKAND2X6M  | 0.078 | 0.193 |   3.033 |    7.841 | 
     | alu/div_36/U74         | A ^ -> Y v    | NOR2X4M     | 0.057 | 0.044 |   3.078 |    7.885 | 
     | alu/div_36/U42         | S0 v -> Y v   | MXI2X3M     | 0.159 | 0.157 |   3.235 |    8.042 | 
     | alu/div_36/U7          | A v -> Y ^    | NAND2X2M    | 0.178 | 0.094 |   3.329 |    8.137 | 
     | alu/div_36/U21         | A ^ -> Y v    | NAND3X2M    | 0.175 | 0.150 |   3.479 |    8.287 | 
     | alu/div_36/U20         | B v -> Y ^    | NAND2X2M    | 0.163 | 0.108 |   3.587 |    8.395 | 
     | alu/div_36/U51         | C ^ -> Y v    | NAND3X2M    | 0.140 | 0.136 |   3.723 |    8.531 | 
     | alu/div_36/FE_RC_178_0 | B v -> Y ^    | NAND2X2M    | 0.116 | 0.113 |   3.836 |    8.644 | 
     | alu/div_36/FE_RC_177_0 | A ^ -> Y v    | NAND2X4M    | 0.064 | 0.066 |   3.902 |    8.710 | 
     | alu/div_36/FE_RC_183_0 | A v -> Y ^    | INVX2M      | 0.094 | 0.077 |   3.979 |    8.787 | 
     | alu/div_36/U72         | A ^ -> Y v    | NOR2X4M     | 0.056 | 0.049 |   4.028 |    8.836 | 
     | alu/div_36/U15         | A v -> Y ^    | INVX2M      | 0.071 | 0.061 |   4.090 |    8.897 | 
     | alu/div_36/U82         | A ^ -> Y v    | INVXLM      | 0.149 | 0.110 |   4.200 |    9.007 | 
     | alu/U257               | A0 v -> Y ^   | AOI222X1M   | 0.896 | 0.508 |   4.708 |    9.515 | 
     | alu/U217               | A0 ^ -> Y v   | AOI31X2M    | 0.260 | 0.235 |   4.942 |    9.750 | 
     | alu/U216               | B0 v -> Y v   | AO21XLM     | 0.112 | 0.321 |   5.263 |   10.071 | 
     | alu/\ALU_OUT_reg[4]    | D v           | SDFFRQX1M   | 0.112 | 0.000 |   5.263 |   10.071 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.808 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   -4.785 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX8M   | 0.029 | 0.027 |   0.049 |   -4.759 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.129 | 0.197 |   0.246 |   -4.562 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.102 | 0.183 |   0.429 |   -4.379 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX8M   | 0.059 | 0.068 |   0.496 |   -4.311 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX24M     | 0.061 | 0.126 |   0.623 |   -4.185 | 
     | gated_clk__L3_I1    | A v -> Y ^    | CLKINVX32M  | 0.048 | 0.054 |   0.677 |   -4.131 | 
     | alu/\ALU_OUT_reg[4] | CK ^          | SDFFRQX1M   | 0.048 | 0.002 |   0.679 |   -4.129 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile/\RdData_reg[2] /CK 
Endpoint:   RegFile/\RdData_reg[2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.080
- Arrival Time                  4.684
= Slack Time                    5.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.396 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.022 |    5.418 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.029 | 0.027 |   0.049 |    5.445 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.129 | 0.197 |   0.246 |    5.642 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.106 | 0.169 |   0.415 |    5.811 | 
     | ref_clock__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.074 |   0.489 |    5.885 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.066 | 0.062 |   0.552 |    5.947 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.064 |   0.616 |    6.012 | 
     | ref_clock__L5_I0          | A v -> Y ^  | CLKINVX40M | 0.063 | 0.063 |   0.679 |    6.075 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.167 | 0.523 |   1.202 |    6.598 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.483 | 0.334 |   1.536 |    6.931 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.130 | 0.265 |   1.800 |    7.196 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.145 | 0.116 |   1.917 |    7.313 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.413 | 0.246 |   2.163 |    7.559 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.642 | 0.473 |   2.636 |    8.032 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.216 | 0.216 |   2.852 |    8.248 | 
     | RegFile/U142              | A v -> Y ^  | INVX4M     | 0.862 | 0.533 |   3.385 |    8.780 | 
     | RegFile/U241              | S0 ^ -> Y v | MX4X1M     | 0.195 | 0.547 |   3.932 |    9.327 | 
     | RegFile/U208              | D v -> Y v  | MX4X1M     | 0.150 | 0.409 |   4.341 |    9.736 | 
     | RegFile/U207              | A0 v -> Y v | AO22X1M    | 0.115 | 0.344 |   4.684 |   10.080 | 
     | RegFile/\RdData_reg[2]    | D v         | SDFFRQX2M  | 0.115 | 0.000 |   4.684 |   10.080 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.396 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -5.373 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -5.347 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -5.150 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -4.981 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -4.907 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   0.552 |   -4.843 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   0.622 |   -4.773 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   0.684 |   -4.712 | 
     | RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.061 | 0.002 |   0.686 |   -4.709 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile/\RdData_reg[4] /CK 
Endpoint:   RegFile/\RdData_reg[4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.687
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  4.672
= Slack Time                    5.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.409 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.022 |    5.432 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.029 | 0.027 |   0.049 |    5.458 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.129 | 0.197 |   0.246 |    5.655 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.106 | 0.169 |   0.415 |    5.824 | 
     | ref_clock__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.074 |   0.489 |    5.898 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.066 | 0.062 |   0.552 |    5.961 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.064 |   0.616 |    6.025 | 
     | ref_clock__L5_I0          | A v -> Y ^  | CLKINVX40M | 0.063 | 0.063 |   0.679 |    6.089 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.167 | 0.523 |   1.202 |    6.611 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.483 | 0.334 |   1.536 |    6.945 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.130 | 0.265 |   1.801 |    7.210 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.145 | 0.116 |   1.917 |    7.326 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.413 | 0.246 |   2.163 |    7.572 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.642 | 0.473 |   2.636 |    8.045 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.216 | 0.216 |   2.852 |    8.261 | 
     | RegFile/U142              | A v -> Y ^  | INVX4M     | 0.862 | 0.533 |   3.385 |    8.794 | 
     | RegFile/U243              | S0 ^ -> Y v | MX4X1M     | 0.213 | 0.564 |   3.949 |    9.358 | 
     | RegFile/U216              | D v -> Y v  | MX4X1M     | 0.126 | 0.387 |   4.336 |    9.745 | 
     | RegFile/U215              | A0 v -> Y v | AO22X1M    | 0.112 | 0.336 |   4.672 |   10.081 | 
     | RegFile/\RdData_reg[4]    | D v         | SDFFRQX2M  | 0.112 | 0.000 |   4.672 |   10.081 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.409 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -5.387 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -5.360 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -5.163 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -4.994 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -4.920 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   0.552 |   -4.857 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   0.622 |   -4.787 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   0.684 |   -4.725 | 
     | RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.061 | 0.003 |   0.687 |   -4.722 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile/\RdData_reg[5] /CK 
Endpoint:   RegFile/\RdData_reg[5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.080
- Arrival Time                  4.648
= Slack Time                    5.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.432 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.022 |    5.454 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.029 | 0.027 |   0.049 |    5.481 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.129 | 0.197 |   0.246 |    5.678 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.106 | 0.169 |   0.415 |    5.847 | 
     | ref_clock__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.074 |   0.489 |    5.921 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.066 | 0.062 |   0.552 |    5.983 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.064 |   0.616 |    6.048 | 
     | ref_clock__L5_I0          | A v -> Y ^  | CLKINVX40M | 0.063 | 0.063 |   0.679 |    6.111 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.167 | 0.523 |   1.202 |    6.634 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.483 | 0.334 |   1.536 |    6.968 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.130 | 0.265 |   1.801 |    7.232 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.145 | 0.116 |   1.917 |    7.349 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.413 | 0.246 |   2.163 |    7.595 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.642 | 0.473 |   2.636 |    8.068 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.216 | 0.216 |   2.852 |    8.284 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M     | 0.857 | 0.530 |   3.382 |    8.813 | 
     | RegFile/U244              | S0 ^ -> Y v | MX4X1M     | 0.191 | 0.541 |   3.923 |    9.354 | 
     | RegFile/U220              | D v -> Y v  | MX4X1M     | 0.131 | 0.387 |   4.310 |    9.741 | 
     | RegFile/U219              | A0 v -> Y v | AO22X1M    | 0.114 | 0.339 |   4.648 |   10.080 | 
     | RegFile/\RdData_reg[5]    | D v         | SDFFRQX2M  | 0.114 | 0.000 |   4.648 |   10.080 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.432 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -5.409 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -5.383 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -5.186 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -5.017 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -4.943 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   0.552 |   -4.880 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   0.622 |   -4.810 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   0.684 |   -4.748 | 
     | RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.061 | 0.003 |   0.686 |   -4.745 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile/\RdData_reg[0] /CK 
Endpoint:   RegFile/\RdData_reg[0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.079
- Arrival Time                  4.643
= Slack Time                    5.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.436 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.022 |    5.458 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.029 | 0.027 |   0.049 |    5.485 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.129 | 0.197 |   0.246 |    5.682 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.106 | 0.169 |   0.415 |    5.851 | 
     | ref_clock__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.074 |   0.489 |    5.925 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.066 | 0.062 |   0.552 |    5.988 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.064 |   0.616 |    6.052 | 
     | ref_clock__L5_I0          | A v -> Y ^  | CLKINVX40M | 0.063 | 0.063 |   0.679 |    6.115 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.167 | 0.523 |   1.202 |    6.638 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.483 | 0.334 |   1.536 |    6.972 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.130 | 0.265 |   1.800 |    7.236 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.145 | 0.116 |   1.917 |    7.353 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.413 | 0.246 |   2.163 |    7.599 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.642 | 0.473 |   2.636 |    8.072 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.216 | 0.216 |   2.852 |    8.288 | 
     | RegFile/U142              | A v -> Y ^  | INVX4M     | 0.862 | 0.533 |   3.385 |    8.821 | 
     | RegFile/U240              | S0 ^ -> Y v | MX4X1M     | 0.164 | 0.512 |   3.897 |    9.333 | 
     | RegFile/U200              | D v -> Y v  | MX4X1M     | 0.150 | 0.400 |   4.296 |    9.732 | 
     | RegFile/U199              | A0 v -> Y v | AO22X1M    | 0.117 | 0.347 |   4.643 |   10.079 | 
     | RegFile/\RdData_reg[0]    | D v         | SDFFRQX2M  | 0.117 | 0.000 |   4.643 |   10.079 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.436 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -5.414 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -5.387 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -5.190 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -5.021 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -4.947 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   0.552 |   -4.884 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   0.622 |   -4.814 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   0.684 |   -4.752 | 
     | RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.061 | 0.002 |   0.686 |   -4.750 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile/\RdData_reg[3] /CK 
Endpoint:   RegFile/\RdData_reg[3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.685
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  4.633
= Slack Time                    5.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.448 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.022 |    5.470 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.029 | 0.027 |   0.049 |    5.497 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.129 | 0.197 |   0.246 |    5.694 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.106 | 0.169 |   0.415 |    5.863 | 
     | ref_clock__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.074 |   0.489 |    5.937 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.066 | 0.062 |   0.552 |    5.999 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.064 |   0.616 |    6.064 | 
     | ref_clock__L5_I0          | A v -> Y ^  | CLKINVX40M | 0.063 | 0.063 |   0.679 |    6.127 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.167 | 0.523 |   1.202 |    6.650 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.483 | 0.334 |   1.536 |    6.984 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.130 | 0.265 |   1.801 |    7.248 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.145 | 0.116 |   1.917 |    7.365 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.413 | 0.246 |   2.163 |    7.611 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.642 | 0.473 |   2.636 |    8.084 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.216 | 0.216 |   2.852 |    8.300 | 
     | RegFile/U142              | A v -> Y ^  | INVX4M     | 0.862 | 0.533 |   3.385 |    8.832 | 
     | RegFile/U242              | S0 ^ -> Y v | MX4X1M     | 0.187 | 0.540 |   3.925 |    9.372 | 
     | RegFile/U212              | D v -> Y v  | MX4X1M     | 0.127 | 0.381 |   4.305 |    9.753 | 
     | RegFile/U211              | A0 v -> Y v | AO22X1M    | 0.105 | 0.327 |   4.633 |   10.081 | 
     | RegFile/\RdData_reg[3]    | D v         | SDFFRQX2M  | 0.105 | 0.000 |   4.633 |   10.081 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.448 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -5.426 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -5.399 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -5.202 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -5.033 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -4.959 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   0.552 |   -4.896 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   0.622 |   -4.826 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   0.684 |   -4.764 | 
     | RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.061 | 0.001 |   0.685 |   -4.763 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\RdData_reg[7] /CK 
Endpoint:   RegFile/\RdData_reg[7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  4.629
= Slack Time                    5.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.452 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.022 |    5.474 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.029 | 0.027 |   0.049 |    5.501 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.129 | 0.197 |   0.246 |    5.698 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.106 | 0.169 |   0.415 |    5.867 | 
     | ref_clock__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.074 |   0.489 |    5.941 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.066 | 0.062 |   0.552 |    6.004 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.064 |   0.616 |    6.068 | 
     | ref_clock__L5_I0          | A v -> Y ^  | CLKINVX40M | 0.063 | 0.063 |   0.679 |    6.131 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.167 | 0.523 |   1.202 |    6.654 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.483 | 0.334 |   1.536 |    6.988 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.130 | 0.265 |   1.800 |    7.252 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.145 | 0.116 |   1.917 |    7.369 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.413 | 0.246 |   2.163 |    7.615 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.642 | 0.473 |   2.636 |    8.088 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.216 | 0.216 |   2.852 |    8.304 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M     | 0.857 | 0.530 |   3.382 |    8.834 | 
     | RegFile/U246              | S0 ^ -> Y v | MX4X1M     | 0.171 | 0.521 |   3.903 |    9.355 | 
     | RegFile/U228              | D v -> Y v  | MX4X1M     | 0.133 | 0.383 |   4.286 |    9.738 | 
     | RegFile/U227              | A0 v -> Y v | AO22X1M    | 0.118 | 0.343 |   4.629 |   10.081 | 
     | RegFile/\RdData_reg[7]    | D v         | SDFFRQX2M  | 0.118 | 0.000 |   4.629 |   10.081 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.452 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -5.430 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -5.403 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -5.206 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -5.037 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -4.963 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   0.552 |   -4.900 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   0.622 |   -4.830 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   0.684 |   -4.768 | 
     | RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.061 | 0.004 |   0.688 |   -4.764 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\RdData_reg[1] /CK 
Endpoint:   RegFile/\RdData_reg[1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.079
- Arrival Time                  4.626
= Slack Time                    5.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.453 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.022 |    5.475 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.029 | 0.027 |   0.049 |    5.502 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.129 | 0.197 |   0.246 |    5.699 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.106 | 0.169 |   0.415 |    5.868 | 
     | ref_clock__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.074 |   0.489 |    5.942 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.066 | 0.062 |   0.552 |    6.004 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.064 |   0.616 |    6.069 | 
     | ref_clock__L5_I0          | A v -> Y ^  | CLKINVX40M | 0.063 | 0.063 |   0.679 |    6.132 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.167 | 0.523 |   1.202 |    6.655 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.483 | 0.334 |   1.536 |    6.988 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.130 | 0.265 |   1.800 |    7.253 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.145 | 0.116 |   1.917 |    7.370 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.413 | 0.246 |   2.163 |    7.616 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.642 | 0.473 |   2.636 |    8.089 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.216 | 0.216 |   2.852 |    8.305 | 
     | RegFile/U142              | A v -> Y ^  | INVX4M     | 0.862 | 0.533 |   3.385 |    8.837 | 
     | RegFile/U233              | S0 ^ -> Y v | MX4X1M     | 0.168 | 0.525 |   3.909 |    9.362 | 
     | RegFile/U204              | C v -> Y v  | MX4X1M     | 0.136 | 0.374 |   4.283 |    9.736 | 
     | RegFile/U203              | A0 v -> Y v | AO22X1M    | 0.117 | 0.343 |   4.626 |   10.079 | 
     | RegFile/\RdData_reg[1]    | D v         | SDFFRQX2M  | 0.117 | 0.000 |   4.626 |   10.079 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.453 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -5.430 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -5.404 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -5.207 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -5.038 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -4.964 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   0.552 |   -4.900 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   0.622 |   -4.830 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   0.684 |   -4.769 | 
     | RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.061 | 0.002 |   0.686 |   -4.767 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\RdData_reg[6] /CK 
Endpoint:   RegFile/\RdData_reg[6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.687
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  4.623
= Slack Time                    5.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.460 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.022 |    5.482 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.029 | 0.027 |   0.049 |    5.509 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.129 | 0.197 |   0.246 |    5.706 | 
     | ref_clock__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.106 | 0.169 |   0.415 |    5.875 | 
     | ref_clock__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.074 |   0.489 |    5.949 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.066 | 0.062 |   0.552 |    6.012 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.064 |   0.616 |    6.076 | 
     | ref_clock__L5_I0          | A v -> Y ^  | CLKINVX40M | 0.063 | 0.063 |   0.679 |    6.139 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.167 | 0.523 |   1.202 |    6.662 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.483 | 0.334 |   1.536 |    6.996 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.130 | 0.265 |   1.800 |    7.261 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.145 | 0.116 |   1.917 |    7.377 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.413 | 0.246 |   2.163 |    7.623 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.642 | 0.473 |   2.636 |    8.096 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.216 | 0.216 |   2.852 |    8.312 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M     | 0.857 | 0.530 |   3.382 |    8.842 | 
     | RegFile/U245              | S0 ^ -> Y v | MX4X1M     | 0.169 | 0.519 |   3.901 |    9.361 | 
     | RegFile/U224              | D v -> Y v  | MX4X1M     | 0.140 | 0.390 |   4.290 |    9.751 | 
     | RegFile/U223              | A0 v -> Y v | AO22X1M    | 0.106 | 0.332 |   4.623 |   10.083 | 
     | RegFile/\RdData_reg[6]    | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.623 |   10.083 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.460 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |   -5.438 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX8M  | 0.029 | 0.027 |   0.049 |   -5.411 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.129 | 0.197 |   0.246 |   -5.214 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.106 | 0.169 |   0.415 |   -5.045 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.064 | 0.074 |   0.489 |   -4.971 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.073 | 0.063 |   0.552 |   -4.908 | 
     | ref_clock__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.062 | 0.070 |   0.622 |   -4.838 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX40M | 0.061 | 0.062 |   0.684 |   -4.776 | 
     | RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.061 | 0.004 |   0.687 |   -4.773 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin alu/\ALU_OUT_reg[1] /CK 
Endpoint:   alu/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.668
- Arrival Time                  4.159
= Slack Time                    5.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.508 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.339 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.198 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.005 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.666 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.560 | 
     | alu/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 1.082 | 0.107 |   4.159 |    9.668 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.508 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.441 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.314 | 
     | gated_clk__L3_I0    | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.260 | 
     | alu/\ALU_OUT_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.249 |   -5.260 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin alu/\A__reg[2] /CK 
Endpoint:   alu/\A__reg[2] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.675
- Arrival Time                  4.159
= Slack Time                    5.517
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.517 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.347 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.206 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.013 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.675 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.568 | 
     | alu/\A__reg[2]           | RN ^       | SDFFRQX2M | 1.082 | 0.107 |   4.159 |    9.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.517 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.449 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.322 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.268 | 
     | alu/\A__reg[2]   | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   0.249 |   -5.268 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin alu/OUT_VALID_reg/CK 
Endpoint:   alu/OUT_VALID_reg/RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.158
= Slack Time                    5.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.518 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.348 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.207 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.014 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.676 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.569 | 
     | alu/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 1.082 | 0.107 |   4.158 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0        | ECK ^      |            | 0.102 |       |   0.000 |   -5.518 | 
     | gated_clk__L1_I0  | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.450 | 
     | gated_clk__L2_I0  | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.324 | 
     | gated_clk__L3_I0  | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.269 | 
     | alu/OUT_VALID_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   0.250 |   -5.268 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin alu/\A__reg[1] /CK 
Endpoint:   alu/\A__reg[1] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.158
= Slack Time                    5.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.519 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.349 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.208 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.015 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.677 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.570 | 
     | alu/\A__reg[1]           | RN ^       | SDFFRQX2M | 1.082 | 0.106 |   4.158 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.519 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.451 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.324 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.270 | 
     | alu/\A__reg[1]   | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.250 |   -5.268 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin alu/\A__reg[6] /CK 
Endpoint:   alu/\A__reg[6] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.157
= Slack Time                    5.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.519 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.350 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.209 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.016 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.677 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.571 | 
     | alu/\A__reg[6]           | RN ^       | SDFFRQX2M | 1.082 | 0.106 |   4.157 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.519 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.452 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.325 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.271 | 
     | alu/\A__reg[6]   | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.250 |   -5.269 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin alu/\A__reg[5] /CK 
Endpoint:   alu/\A__reg[5] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.157
= Slack Time                    5.520
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.520 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.350 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.209 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.016 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.678 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.572 | 
     | alu/\A__reg[5]           | RN ^       | SDFFRQX2M | 1.082 | 0.105 |   4.157 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.520 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.452 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.326 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.271 | 
     | alu/\A__reg[5]   | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.250 |   -5.270 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin alu/\A__reg[3] /CK 
Endpoint:   alu/\A__reg[3] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.675
- Arrival Time                  4.138
= Slack Time                    5.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.537 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.368 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.227 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.034 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.695 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.589 | 
     | alu/\A__reg[3]           | RN ^       | SDFFRQX2M | 1.084 | 0.086 |   4.138 |    9.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.537 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.470 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.343 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.289 | 
     | alu/\A__reg[3]   | CK ^       | SDFFRQX2M  | 0.050 | 0.001 |   0.249 |   -5.288 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin alu/\A__reg[0] /CK 
Endpoint:   alu/\A__reg[0] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.251
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.138
= Slack Time                    5.538
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.538 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.369 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.227 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.035 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.696 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.590 | 
     | alu/\A__reg[0]           | RN ^       | SDFFRQX2M | 1.084 | 0.086 |   4.138 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.538 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.471 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.344 | 
     | gated_clk__L3_I1 | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.290 | 
     | alu/\A__reg[0]   | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.251 |   -5.288 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin alu/\B__reg[1] /CK 
Endpoint:   alu/\B__reg[1] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.677
- Arrival Time                  4.138
= Slack Time                    5.539
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.539 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.369 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.228 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.035 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.697 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.590 | 
     | alu/\B__reg[1]           | RN ^       | SDFFRQX2M | 1.084 | 0.086 |   4.138 |    9.677 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.539 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.471 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.344 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.249 |   -5.290 | 
     | alu/\B__reg[1]   | CK ^       | SDFFRQX2M  | 0.050 | 0.002 |   0.251 |   -5.288 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin alu/\ALU_OUT_reg[4] /CK 
Endpoint:   alu/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.251
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.668
- Arrival Time                  4.121
= Slack Time                    5.547
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.547 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.378 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.237 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.044 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.705 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.599 | 
     | alu/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX1M | 1.086 | 0.069 |   4.121 |    9.668 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.547 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.480 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.353 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -5.299 | 
     | alu/\ALU_OUT_reg[4] | CK ^       | SDFFRQX1M  | 0.048 | 0.002 |   0.251 |   -5.297 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin alu/\ALU_OUT_reg[5] /CK 
Endpoint:   alu/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.251
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.120
= Slack Time                    5.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.556 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.387 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.245 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.053 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.714 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.608 | 
     | alu/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.086 | 0.068 |   4.120 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.556 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.489 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.362 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.308 | 
     | alu/\ALU_OUT_reg[5] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.251 |   -5.306 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin alu/\A__reg[4] /CK 
Endpoint:   alu/\A__reg[4] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.668
- Arrival Time                  4.109
= Slack Time                    5.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.560 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.390 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.249 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.056 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.718 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.611 | 
     | alu/\A__reg[4]           | RN ^       | SDFFRQX1M | 1.086 | 0.057 |   4.109 |    9.668 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.560 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.492 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.366 | 
     | gated_clk__L3_I1 | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.311 | 
     | alu/\A__reg[4]   | CK ^       | SDFFRQX1M  | 0.048 | 0.002 |   0.250 |   -5.309 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin alu/\ALU_OUT_reg[15] /CK 
Endpoint:   alu/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.107
= Slack Time                    5.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.569 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.399 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.258 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.065 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.727 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.621 | 
     | alu/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.085 | 0.056 |   4.107 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.569 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.501 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.375 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.320 | 
     | alu/\ALU_OUT_reg[15] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.319 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin alu/\ALU_OUT_reg[6] /CK 
Endpoint:   alu/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.107
= Slack Time                    5.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.569 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.400 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.258 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.066 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.727 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.621 | 
     | alu/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 1.085 | 0.055 |   4.107 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.569 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.502 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.375 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.321 | 
     | alu/\ALU_OUT_reg[6] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.319 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin alu/\ALU_OUT_reg[9] /CK 
Endpoint:   alu/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.105
= Slack Time                    5.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.571 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.401 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.260 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.067 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.729 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.622 | 
     | alu/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.085 | 0.054 |   4.105 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.571 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.503 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.376 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -5.322 | 
     | alu/\ALU_OUT_reg[9] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.320 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin alu/\ALU_OUT_reg[7] /CK 
Endpoint:   alu/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.103
= Slack Time                    5.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.573 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.403 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.262 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.069 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.731 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.624 | 
     | alu/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.085 | 0.051 |   4.103 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.573 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.505 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.378 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.324 | 
     | alu/\ALU_OUT_reg[7] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.323 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin alu/\ALU_OUT_reg[2] /CK 
Endpoint:   alu/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.675
- Arrival Time                  4.100
= Slack Time                    5.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.574 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.405 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.264 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.071 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.732 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.626 | 
     | alu/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX2M | 1.084 | 0.049 |   4.100 |    9.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.575 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.507 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.380 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.326 | 
     | alu/\ALU_OUT_reg[2] | CK ^       | SDFFRQX2M  | 0.048 | 0.000 |   0.249 |   -5.326 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin alu/\ALU_OUT_reg[3] /CK 
Endpoint:   alu/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.675
- Arrival Time                  4.100
= Slack Time                    5.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.575 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.405 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.264 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.071 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.733 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.627 | 
     | alu/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 1.084 | 0.049 |   4.100 |    9.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.575 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.507 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.381 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.326 | 
     | alu/\ALU_OUT_reg[3] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.249 |   -5.326 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin alu/\ALU_OUT_reg[8] /CK 
Endpoint:   alu/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.095
= Slack Time                    5.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.580 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.411 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.269 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.496 |    8.077 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.738 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.632 | 
     | alu/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 1.084 | 0.043 |   4.095 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^      |            | 0.102 |       |   0.000 |   -5.580 | 
     | gated_clk__L1_I0    | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.513 | 
     | gated_clk__L2_I0    | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.386 | 
     | gated_clk__L3_I1    | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -5.332 | 
     | alu/\ALU_OUT_reg[8] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -5.331 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin alu/\ALU_OUT_reg[10] /CK 
Endpoint:   alu/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.091
= Slack Time                    5.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.585 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.416 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.274 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.082 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.743 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.637 | 
     | alu/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.083 | 0.039 |   4.091 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.585 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.517 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.391 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.337 | 
     | alu/\ALU_OUT_reg[10] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -5.335 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin alu/\ALU_OUT_reg[12] /CK 
Endpoint:   alu/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.084
= Slack Time                    5.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.591 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.422 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.281 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.088 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.749 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.643 | 
     | alu/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.083 | 0.033 |   4.084 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.591 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.524 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.397 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.343 | 
     | alu/\ALU_OUT_reg[12] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -5.342 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin alu/\ALU_OUT_reg[11] /CK 
Endpoint:   alu/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.082
= Slack Time                    5.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.594 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.424 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.283 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.090 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.752 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.646 | 
     | alu/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.083 | 0.030 |   4.082 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.594 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.526 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.400 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.345 | 
     | alu/\ALU_OUT_reg[11] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   0.250 |   -5.344 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin alu/\ALU_OUT_reg[13] /CK 
Endpoint:   alu/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.080
= Slack Time                    5.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.597 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.831 |    6.427 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.286 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.093 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.754 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.648 | 
     | alu/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.083 | 0.028 |   4.080 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.596 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.529 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.402 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.249 |   -5.348 | 
     | alu/\ALU_OUT_reg[13] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.346 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin alu/\ALU_OUT_reg[14] /CK 
Endpoint:   alu/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.676
- Arrival Time                  4.073
= Slack Time                    5.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |    5.603 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.831 |   0.830 |    6.434 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.154 | 0.859 |   1.689 |    7.292 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 1.115 | 0.807 |   2.497 |    8.100 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M   | 0.861 | 0.661 |   3.158 |    8.761 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M | 1.082 | 0.894 |   4.052 |    9.655 | 
     | alu/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.083 | 0.021 |   4.073 |    9.676 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^      |            | 0.102 |       |   0.000 |   -5.603 | 
     | gated_clk__L1_I0     | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.535 | 
     | gated_clk__L2_I0     | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.409 | 
     | gated_clk__L3_I1     | A v -> Y ^ | CLKINVX32M | 0.048 | 0.054 |   0.248 |   -5.355 | 
     | alu/\ALU_OUT_reg[14] | CK ^       | SDFFRQX2M  | 0.048 | 0.002 |   0.250 |   -5.353 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin alu/\A__reg[7] /CK 
Endpoint:   alu/\A__reg[7] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.249
- Setup                         0.105
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.944
- Arrival Time                  4.158
= Slack Time                    5.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.786 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.831 |    6.617 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.475 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.497 |    8.283 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    8.944 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.838 | 
     | alu/\A__reg[7]           | RN ^       | SDFFRHQX8M | 1.082 | 0.107 |   4.158 |    9.944 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.786 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.718 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.592 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.538 | 
     | alu/\A__reg[7]   | CK ^       | SDFFRHQX8M | 0.050 | 0.001 |   0.249 |   -5.537 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin alu/\B__reg[7] /CK 
Endpoint:   alu/\B__reg[7] /RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.250
- Setup                         0.088
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.962
- Arrival Time                  4.158
= Slack Time                    5.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |            | 0.000 |       |   0.000 |    5.804 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.831 |   0.831 |    6.635 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.154 | 0.859 |   1.689 |    7.493 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M  | 1.115 | 0.807 |   2.497 |    8.301 | 
     | FE_OFC0_rst_from_sync1   | A ^ -> Y ^ | BUFX10M    | 0.861 | 0.661 |   3.158 |    8.962 | 
     | FE_OFC1_rst_from_sync1   | A ^ -> Y ^ | CLKBUFX8M  | 1.082 | 0.894 |   4.052 |    9.856 | 
     | alu/\B__reg[7]           | RN ^       | SDFFRHQX4M | 1.082 | 0.106 |   4.158 |    9.962 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     | clkGate/u0       | ECK ^      |            | 0.102 |       |   0.000 |   -5.804 | 
     | gated_clk__L1_I0 | A ^ -> Y v | CLKINVX8M  | 0.059 | 0.068 |   0.068 |   -5.736 | 
     | gated_clk__L2_I0 | A v -> Y v | BUFX24M    | 0.061 | 0.126 |   0.194 |   -5.610 | 
     | gated_clk__L3_I0 | A v -> Y ^ | CLKINVX32M | 0.050 | 0.054 |   0.248 |   -5.556 | 
     | alu/\B__reg[7]   | CK ^       | SDFFRHQX4M | 0.050 | 0.001 |   0.250 |   -5.554 | 
     +---------------------------------------------------------------------------------+ 

