Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Aug 20 17:32:23 2025
| Host         : Omega running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nextvideo_control_sets_placed.rpt
| Design       : nextvideo
| Device       : xc7a15t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           12 |
| No           | No                    | Yes                    |              13 |            4 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |             342 |          169 |
| Yes          | No                    | Yes                    |               9 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |            Enable Signal            |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~vclk_IBUF_BUFG           | register0/count_reg[1]_i_4[0]       | frametiming/loadReset                                                        |                1 |              2 |         2.00 |
| ~vclk_IBUF_BUFG           |                                     | frametiming/colCount/SR[0]                                                   |                1 |              4 |         4.00 |
| ~load_BUFG                |                                     |                                                                              |                3 |              4 |         1.33 |
| ~load_BUFG                | register6/E[0]                      |                                                                              |                2 |              6 |         3.00 |
| ~vclk_IBUF_BUFG           | frametiming/colCount/E[0]           | frametiming/colCount/AR[0]                                                   |                2 |              7 |         3.50 |
| ~load_BUFG                | register4and5/index/data[7]_i_1_n_0 |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register4and5/index/data_reg[0]_5   |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register4and5/index/data_reg[2]_6   |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register4and5/index/data_reg[0]_7   |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register4and5/index/data_reg[0]_0   |                                                                              |                5 |              8 |         1.60 |
| ~load_BUFG                | register4and5/index/data_reg[2]_10  |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register4and5/index/data_reg[0]_3   |                                                                              |                5 |              8 |         1.60 |
| ~load_BUFG                | register4and5/index/data_reg[2]_4   |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register4and5/index/data_reg[2]_9   |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register4and5/index/data_reg[0]_2   |                                                                              |                6 |              8 |         1.33 |
| ~load_BUFG                | register4and5/index/data_reg[2]_2   |                                                                              |                6 |              8 |         1.33 |
| ~load_BUFG                | register4and5/index/data_reg[2]_0   |                                                                              |                5 |              8 |         1.60 |
| ~load_BUFG                | register4and5/index/data_reg[1]_2   |                                                                              |                5 |              8 |         1.60 |
| ~load_BUFG                | register4and5/index/data_reg[1]_1   |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register4and5/index/data_reg[2]_1   |                                                                              |                5 |              8 |         1.60 |
| ~load_BUFG                | register4and5/index/data_reg[0]_6   |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register4and5/index/data_reg[0]_8   |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register4and5/index/data_reg[0]_9   |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register4and5/index/data_reg[2]_8   |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register4and5/index/data_reg[1]_0   |                                                                              |                5 |              8 |         1.60 |
| ~load_BUFG                | register4and5/index/data_reg[0]_4   |                                                                              |                6 |              8 |         1.33 |
| ~load_BUFG                | register4and5/index/data_reg[0]_1   |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register4and5/index/data_reg[2]_7   |                                                                              |                7 |              8 |         1.14 |
| ~load_BUFG                | register4and5/index/data_reg[2]_5   |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register15/selected_register[15]    |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register2/selected_register[2]      |                                                                              |                2 |              8 |         4.00 |
| ~load_BUFG                | register3/selected_register[3]      |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register6/data_reg[1]_0[0]          |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register6/data_reg[2]_0[0]          |                                                                              |                2 |              8 |         4.00 |
| ~load_BUFG                | register6/selected_register[6]      |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register6/data_reg[2]_1[0]          |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register6/data_reg[2]_2[0]          |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register1/selected_register[1]      |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register10/selected_register[10]    |                                                                              |                2 |              8 |         4.00 |
| ~load_BUFG                | register8/regaddress[2]             |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register11/selected_register[11]    |                                                                              |                5 |              8 |         1.60 |
| ~load_BUFG                | register9/selected_register[9]      |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register0/CS                        |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register13/selected_register[13]    |                                                                              |                3 |              8 |         2.67 |
| ~load_BUFG                | register14/selected_register[14]    |                                                                              |                4 |              8 |         2.00 |
| ~load_BUFG                | register4and5/index/data_reg[2]_3   |                                                                              |                5 |              8 |         1.60 |
| ~load_BUFG                | register12/regaddress[2]            |                                                                              |                4 |              8 |         2.00 |
| ~vclk_IBUF_BUFG           |                                     | frametiming/colCount/clear                                                   |                3 |              9 |         3.00 |
|  frametiming/colCount/CLK |                                     | frametiming/rowCount/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                3 |             12 |         4.00 |
|  clk_BUFG                 |                                     | frametiming/NHS_OBUF_inst_i_2                                                |                4 |             13 |         3.25 |
| ~clk_BUFG                 |                                     |                                                                              |                9 |             24 |         2.67 |
+---------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------+----------------+--------------+


