{"position": "Verification Design Engineer", "company": "Intel Corporation", "profiles": ["Summary I am a member of the Architecture Research Group (ARG) at Nvidia Research. My primary research interests are in Memory Systems, Performance Modeling, Scheduling, Workload Characterization Summary I am a member of the Architecture Research Group (ARG) at Nvidia Research. My primary research interests are in Memory Systems, Performance Modeling, Scheduling, Workload Characterization I am a member of the Architecture Research Group (ARG) at Nvidia Research. My primary research interests are in Memory Systems, Performance Modeling, Scheduling, Workload Characterization I am a member of the Architecture Research Group (ARG) at Nvidia Research. My primary research interests are in Memory Systems, Performance Modeling, Scheduling, Workload Characterization Experience Principal Research Scientist NVIDIA Research January 2015  \u2013 Present (8 months) Westford, MA Research and pathfinding to improve processor and memory architectures at Nvidia Principal Engineer Intel Massachusetts Inc. November 2004  \u2013  January 2015  (10 years 3 months) Research focuses on enhancements in computer architecture specifically focusing on memory system optimizations (caches and DRAMs), performance modeling, application scheduling (OS transparent hardware scheduling and OS scheduling) and workload characterization. Visiting Professor University of Minnesota September 2014  \u2013  December 2014  (4 months) Co-teach graduate seminar course \u201cAdvanced Topics in Computer Architecture\u201d. The class of 15 students explores emerging innovations in computer architecture by examining recent publications and exploring enhancements through group presentations and course projects. Graduate Research Assistant University of Maryland August 2000  \u2013  December 2005  (5 years 5 months) Research work focused on computer architecture. Projects included: speeding up precise interrupt handling, reducing memory system performance degradation due to out-of-order execution, page-based commands for DRAMs, workload characterization of emerging bioinformatics workloads, and enhancements to memory system simulation methodology. Lecturer University of Maryland September 2003  \u2013  December 2003  (4 months) Lead lectures for the incoming freshman class: ENEE114 (Programming Concepts for Engineers). Responsibilities include: organize course syllabus, create weekly lecture schedule, write quizzes and exams, design course homework assignments and term projects, hold office hours, supervise five Teaching Assistants, and manage a class of ~84 students. Summer Intern - Verification Design Engineer Intel Corporation June 2003  \u2013  September 2003  (4 months) Santa Clara Create schematics, write and verify RTL for on-chip router. Develop rigorous test environment to debug router RTL. The test environment generated sample traffic pattern for both common case and corner case scenarios. Intern - Computer Arhitect Intel Corporation June 2002  \u2013  January 2003  (8 months) Santa Clara Design and implement a cycle-accurate performance model of the on-chip router. The performance model included the cache coherence protocol, router arbitration protocol, and detailed data path. Summer intern Compaq International (P) Limited June 2001  \u2013  September 2001  (4 months) Palo Alto Study the effect of out-of-order execution of memory instructions on the processor memory subsystem. A new metric called \u201cdisorder\u201d was introduced to quantify this effect. Studies showed that high disorder of memory instructions degrades performance due to increased cache misses and increased replay traps. Novel mechanisms were proposed to reduce disorder and minimize performance loss. Undergraduate Teaching Fellow University of Maryland September 1999  \u2013  May 2001  (1 year 9 months) Lead recitation sections of the incoming freshman class: ENEE114 (Programming Concepts for Engineers). Hold regular office hours, grade homework and projects, attend weekly meetings, and maintain ENEE114 Class Web page. Summer Intern 3S Group Incorporated June 1998  \u2013  September 1998  (4 months) Vienna, VA Write test software to demonstrate the end-to-end encrypt/decrypt operations on the 3Si Cryptographic Support Server (3SCSS) system. Maintain the company web page and serve as the system network administrator. Principal Research Scientist NVIDIA Research January 2015  \u2013 Present (8 months) Westford, MA Research and pathfinding to improve processor and memory architectures at Nvidia Principal Research Scientist NVIDIA Research January 2015  \u2013 Present (8 months) Westford, MA Research and pathfinding to improve processor and memory architectures at Nvidia Principal Engineer Intel Massachusetts Inc. November 2004  \u2013  January 2015  (10 years 3 months) Research focuses on enhancements in computer architecture specifically focusing on memory system optimizations (caches and DRAMs), performance modeling, application scheduling (OS transparent hardware scheduling and OS scheduling) and workload characterization. Principal Engineer Intel Massachusetts Inc. November 2004  \u2013  January 2015  (10 years 3 months) Research focuses on enhancements in computer architecture specifically focusing on memory system optimizations (caches and DRAMs), performance modeling, application scheduling (OS transparent hardware scheduling and OS scheduling) and workload characterization. Visiting Professor University of Minnesota September 2014  \u2013  December 2014  (4 months) Co-teach graduate seminar course \u201cAdvanced Topics in Computer Architecture\u201d. The class of 15 students explores emerging innovations in computer architecture by examining recent publications and exploring enhancements through group presentations and course projects. Visiting Professor University of Minnesota September 2014  \u2013  December 2014  (4 months) Co-teach graduate seminar course \u201cAdvanced Topics in Computer Architecture\u201d. The class of 15 students explores emerging innovations in computer architecture by examining recent publications and exploring enhancements through group presentations and course projects. Graduate Research Assistant University of Maryland August 2000  \u2013  December 2005  (5 years 5 months) Research work focused on computer architecture. Projects included: speeding up precise interrupt handling, reducing memory system performance degradation due to out-of-order execution, page-based commands for DRAMs, workload characterization of emerging bioinformatics workloads, and enhancements to memory system simulation methodology. Graduate Research Assistant University of Maryland August 2000  \u2013  December 2005  (5 years 5 months) Research work focused on computer architecture. Projects included: speeding up precise interrupt handling, reducing memory system performance degradation due to out-of-order execution, page-based commands for DRAMs, workload characterization of emerging bioinformatics workloads, and enhancements to memory system simulation methodology. Lecturer University of Maryland September 2003  \u2013  December 2003  (4 months) Lead lectures for the incoming freshman class: ENEE114 (Programming Concepts for Engineers). Responsibilities include: organize course syllabus, create weekly lecture schedule, write quizzes and exams, design course homework assignments and term projects, hold office hours, supervise five Teaching Assistants, and manage a class of ~84 students. Lecturer University of Maryland September 2003  \u2013  December 2003  (4 months) Lead lectures for the incoming freshman class: ENEE114 (Programming Concepts for Engineers). Responsibilities include: organize course syllabus, create weekly lecture schedule, write quizzes and exams, design course homework assignments and term projects, hold office hours, supervise five Teaching Assistants, and manage a class of ~84 students. Summer Intern - Verification Design Engineer Intel Corporation June 2003  \u2013  September 2003  (4 months) Santa Clara Create schematics, write and verify RTL for on-chip router. Develop rigorous test environment to debug router RTL. The test environment generated sample traffic pattern for both common case and corner case scenarios. Summer Intern - Verification Design Engineer Intel Corporation June 2003  \u2013  September 2003  (4 months) Santa Clara Create schematics, write and verify RTL for on-chip router. Develop rigorous test environment to debug router RTL. The test environment generated sample traffic pattern for both common case and corner case scenarios. Intern - Computer Arhitect Intel Corporation June 2002  \u2013  January 2003  (8 months) Santa Clara Design and implement a cycle-accurate performance model of the on-chip router. The performance model included the cache coherence protocol, router arbitration protocol, and detailed data path. Intern - Computer Arhitect Intel Corporation June 2002  \u2013  January 2003  (8 months) Santa Clara Design and implement a cycle-accurate performance model of the on-chip router. The performance model included the cache coherence protocol, router arbitration protocol, and detailed data path. Summer intern Compaq International (P) Limited June 2001  \u2013  September 2001  (4 months) Palo Alto Study the effect of out-of-order execution of memory instructions on the processor memory subsystem. A new metric called \u201cdisorder\u201d was introduced to quantify this effect. Studies showed that high disorder of memory instructions degrades performance due to increased cache misses and increased replay traps. Novel mechanisms were proposed to reduce disorder and minimize performance loss. Summer intern Compaq International (P) Limited June 2001  \u2013  September 2001  (4 months) Palo Alto Study the effect of out-of-order execution of memory instructions on the processor memory subsystem. A new metric called \u201cdisorder\u201d was introduced to quantify this effect. Studies showed that high disorder of memory instructions degrades performance due to increased cache misses and increased replay traps. Novel mechanisms were proposed to reduce disorder and minimize performance loss. Undergraduate Teaching Fellow University of Maryland September 1999  \u2013  May 2001  (1 year 9 months) Lead recitation sections of the incoming freshman class: ENEE114 (Programming Concepts for Engineers). Hold regular office hours, grade homework and projects, attend weekly meetings, and maintain ENEE114 Class Web page. Undergraduate Teaching Fellow University of Maryland September 1999  \u2013  May 2001  (1 year 9 months) Lead recitation sections of the incoming freshman class: ENEE114 (Programming Concepts for Engineers). Hold regular office hours, grade homework and projects, attend weekly meetings, and maintain ENEE114 Class Web page. Summer Intern 3S Group Incorporated June 1998  \u2013  September 1998  (4 months) Vienna, VA Write test software to demonstrate the end-to-end encrypt/decrypt operations on the 3Si Cryptographic Support Server (3SCSS) system. Maintain the company web page and serve as the system network administrator. Summer Intern 3S Group Incorporated June 1998  \u2013  September 1998  (4 months) Vienna, VA Write test software to demonstrate the end-to-end encrypt/decrypt operations on the 3Si Cryptographic Support Server (3SCSS) system. Maintain the company web page and serve as the system network administrator. Languages   Skills Computer Architecture Simulations C Processors Algorithms Debugging High Performance... C++ Verilog Embedded Systems ASIC Research SoC Scheduling Shared Memory Cache Coherency See 1+ \u00a0 \u00a0 See less Skills  Computer Architecture Simulations C Processors Algorithms Debugging High Performance... C++ Verilog Embedded Systems ASIC Research SoC Scheduling Shared Memory Cache Coherency See 1+ \u00a0 \u00a0 See less Computer Architecture Simulations C Processors Algorithms Debugging High Performance... C++ Verilog Embedded Systems ASIC Research SoC Scheduling Shared Memory Cache Coherency See 1+ \u00a0 \u00a0 See less Computer Architecture Simulations C Processors Algorithms Debugging High Performance... C++ Verilog Embedded Systems ASIC Research SoC Scheduling Shared Memory Cache Coherency See 1+ \u00a0 \u00a0 See less Education University of Maryland College Park Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 2002  \u2013 2006 University of Maryland College Park Master of Science (M.S.),  Electrical and Electronics Engineering 2000  \u2013 2002 University of Maryland College Park Bachelor of Science (B.S.),  Computer Engineering 1996  \u2013 2000 University of Maryland College Park Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 2002  \u2013 2006 University of Maryland College Park Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 2002  \u2013 2006 University of Maryland College Park Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 2002  \u2013 2006 University of Maryland College Park Master of Science (M.S.),  Electrical and Electronics Engineering 2000  \u2013 2002 University of Maryland College Park Master of Science (M.S.),  Electrical and Electronics Engineering 2000  \u2013 2002 University of Maryland College Park Master of Science (M.S.),  Electrical and Electronics Engineering 2000  \u2013 2002 University of Maryland College Park Bachelor of Science (B.S.),  Computer Engineering 1996  \u2013 2000 University of Maryland College Park Bachelor of Science (B.S.),  Computer Engineering 1996  \u2013 2000 University of Maryland College Park Bachelor of Science (B.S.),  Computer Engineering 1996  \u2013 2000 ", "Experience IP logic design engineer Intel Corporation June 2009  \u2013 Present (6 years 3 months) Penang, Malaysia RTL design verification, IPs integration, System Verilog Testbench development, Team leader of a validation team,RTL coding IP logic design engineer Intel Corporation June 2009  \u2013 Present (6 years 3 months) Penang, Malaysia RTL design verification, IPs integration, System Verilog Testbench development, Team leader of a validation team,RTL coding IP logic design engineer Intel Corporation June 2009  \u2013 Present (6 years 3 months) Penang, Malaysia RTL design verification, IPs integration, System Verilog Testbench development, Team leader of a validation team,RTL coding Languages Chinese Native or bilingual proficiency Italian Elementary proficiency Malay Limited working proficiency Chinese Native or bilingual proficiency Italian Elementary proficiency Malay Limited working proficiency Chinese Native or bilingual proficiency Italian Elementary proficiency Malay Limited working proficiency Native or bilingual proficiency Elementary proficiency Limited working proficiency Skills RTL Verification RTL Coding Team Leadership Intellectual Property Perl Open Verification... Verilog Test Planning Skills  RTL Verification RTL Coding Team Leadership Intellectual Property Perl Open Verification... Verilog Test Planning RTL Verification RTL Coding Team Leadership Intellectual Property Perl Open Verification... Verilog Test Planning RTL Verification RTL Coding Team Leadership Intellectual Property Perl Open Verification... Verilog Test Planning Education Universiti Teknologi Malaysia Bachelor's degree,  Electrical and Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 1. Participated in Program Golden Key Interaction Night 2006\n2. Joined short course of Turn Your Idea Into Business Universiti Teknologi Malaysia Bachelor's degree,  Electrical and Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 1. Participated in Program Golden Key Interaction Night 2006\n2. Joined short course of Turn Your Idea Into Business Universiti Teknologi Malaysia Bachelor's degree,  Electrical and Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 1. Participated in Program Golden Key Interaction Night 2006\n2. Joined short course of Turn Your Idea Into Business Universiti Teknologi Malaysia Bachelor's degree,  Electrical and Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 1. Participated in Program Golden Key Interaction Night 2006\n2. Joined short course of Turn Your Idea Into Business ", "Summary Specialties:Verification Methodology Expert: VMM, SystemVerilog, OpenVera, Coverage \nCode and Functional Coverage Methodologies : SystemVerilog, analysis, C interface \nInterfacing with customers and R&D to drive existing and new methodologies Summary Specialties:Verification Methodology Expert: VMM, SystemVerilog, OpenVera, Coverage \nCode and Functional Coverage Methodologies : SystemVerilog, analysis, C interface \nInterfacing with customers and R&D to drive existing and new methodologies Specialties:Verification Methodology Expert: VMM, SystemVerilog, OpenVera, Coverage \nCode and Functional Coverage Methodologies : SystemVerilog, analysis, C interface \nInterfacing with customers and R&D to drive existing and new methodologies Specialties:Verification Methodology Expert: VMM, SystemVerilog, OpenVera, Coverage \nCode and Functional Coverage Methodologies : SystemVerilog, analysis, C interface \nInterfacing with customers and R&D to drive existing and new methodologies Experience Senior Staff Corporate Applications Engineer Synopsys May 1998  \u2013 Present (17 years 4 months) Verification Lead Eureka Software Solutions May 1997  \u2013  May 1998  (1 year 1 month) Verification / Design Engineer Intel Corporation January 1997  \u2013  May 1997  (5 months) Hardware Design Engineer Compaq April 1996  \u2013  January 1997  (10 months) Embedded Systems Design Engineer ETS-Lingren August 1994  \u2013  April 1996  (1 year 9 months) Senior Staff Corporate Applications Engineer Synopsys May 1998  \u2013 Present (17 years 4 months) Senior Staff Corporate Applications Engineer Synopsys May 1998  \u2013 Present (17 years 4 months) Verification Lead Eureka Software Solutions May 1997  \u2013  May 1998  (1 year 1 month) Verification Lead Eureka Software Solutions May 1997  \u2013  May 1998  (1 year 1 month) Verification / Design Engineer Intel Corporation January 1997  \u2013  May 1997  (5 months) Verification / Design Engineer Intel Corporation January 1997  \u2013  May 1997  (5 months) Hardware Design Engineer Compaq April 1996  \u2013  January 1997  (10 months) Hardware Design Engineer Compaq April 1996  \u2013  January 1997  (10 months) Embedded Systems Design Engineer ETS-Lingren August 1994  \u2013  April 1996  (1 year 9 months) Embedded Systems Design Engineer ETS-Lingren August 1994  \u2013  April 1996  (1 year 9 months) Skills SystemVerilog UVM Coverage VMM V&V EDA Simulations Hardware Architecture SoC Semiconductors Functional Verification ASIC Microprocessors Verilog Skills  SystemVerilog UVM Coverage VMM V&V EDA Simulations Hardware Architecture SoC Semiconductors Functional Verification ASIC Microprocessors Verilog SystemVerilog UVM Coverage VMM V&V EDA Simulations Hardware Architecture SoC Semiconductors Functional Verification ASIC Microprocessors Verilog SystemVerilog UVM Coverage VMM V&V EDA Simulations Hardware Architecture SoC Semiconductors Functional Verification ASIC Microprocessors Verilog Education Texas A&M University BSEE 1991  \u2013 1994 The University of Texas at San Antonio 1989  \u2013 1991 Texas A&M University BSEE 1991  \u2013 1994 Texas A&M University BSEE 1991  \u2013 1994 Texas A&M University BSEE 1991  \u2013 1994 The University of Texas at San Antonio 1989  \u2013 1991 The University of Texas at San Antonio 1989  \u2013 1991 The University of Texas at San Antonio 1989  \u2013 1991 ", "Summary Digital logic design and verification engineer with experience that encompasses complete flow of ASIC design from architecture to prototype debug. Projects have included Intel Itanium 9500 series CPU, AMD Radeon HD2900 (R600) series, Compaq Alpha series. Summary Digital logic design and verification engineer with experience that encompasses complete flow of ASIC design from architecture to prototype debug. Projects have included Intel Itanium 9500 series CPU, AMD Radeon HD2900 (R600) series, Compaq Alpha series. Digital logic design and verification engineer with experience that encompasses complete flow of ASIC design from architecture to prototype debug. Projects have included Intel Itanium 9500 series CPU, AMD Radeon HD2900 (R600) series, Compaq Alpha series. Digital logic design and verification engineer with experience that encompasses complete flow of ASIC design from architecture to prototype debug. Projects have included Intel Itanium 9500 series CPU, AMD Radeon HD2900 (R600) series, Compaq Alpha series. Experience Staff Engineer Qualcomm May 2013  \u2013 Present (2 years 4 months) Raleigh-Durham, North Carolina Area Verification and Design Engineer Intel Corporation June 2008  \u2013  May 2013  (5 years) Hudson, MA \u2022\tFunctional Verification of cache coherency/memory subsystem for Itanium CPU \no\tFunctional verification test plan writing and execution \no\tCoverage test plan writing, analysis and completion \n\u2022\tMicro architecture and RTL design of system level error reporting/logging logic for Itanium CPU \n\u2022\tPost silicon validation of Itanium CPU cache coherency/memory subsystem \no\tCreated function library for error reporting/logging logic of coherency block \n\u2022\tSoC integration of Itaium core and Xeon un-core  \no\tInitial VCS model bringup \no\tCreate/Monitor scripts for automatic integration of different IPs \no\tGlobal model reset verification Design Engineer Analog Devices / Mediatek Wireless October 2007  \u2013  June 2008  (9 months) Wilmington, MA \u2022\tAssisting with tapeout of digital baseband coprocessor \no\tWriting chip level verification tests \no\tClock Domain Crossing checks \no\tTest pattern generation for silicon \n\u2022\tLead effort to convert current VHDL design to Verilog and perform Logical Equivalence Checking Senior Design Engineer ATI/AMD June 2004  \u2013  August 2007  (3 years 3 months) Marlboro, MA \u2022\tColor Buffer  \no\tDesign of cache subsystem for color buffer design \n\uf0a7\tFrom scratch design for color mask subsystem in next generation GPU \n\uf0a7\tAssisted in verification of block \no\tDesigned several generic fifo controllers used throughout chip \no\tManual v. Automatic pipelining of floating point unit investigation \n\u2022\tTexture Pipeline \no\tReduced overall RAM macro area by 10% \no\tImplemented IO changes and associated control logic.  \no\tDebugged local sub-block testbenches for new functionality  \n\u2022\tBlock owner for Render Backend (consists of Color Buffer and Depth Block) \no\tFront end integration steps (synthesis, floor planning, timing closure, logical equivalence, etc.) \no\tAct as a liaison between block designers and physical design group to address any/all issues \no\tRender backend design is about 1.1 million instance Hardware Engineer Digital / Compaq / Hewlett Packard June 1997  \u2013  May 2004  (7 years) Hardware Engineer Level 5 (Principal Engineer)\t \n\u2022\tAssisted in prototype ASIC lab debug work.  \no\tPrepared hardware configurations of systems \no\tGenerated and executing focused tests that resulted in discovering and fixing problems when they arise.  \no\tSaved time on schedule by proposing fixes that didn\u2019t require another pass of the ASIC. \n\u2022\tLead I/O benchmarking work including PCI-66 and PCI-X 133/100/66..  \n\u2022\tWrote software that uses hardware performance counters to show system performance in real time. Resulted in a graphical representation of all the hardware in the system in order to profile the system while running industry standard benchmarks.  \n \nHardware Engineer Level 3 (Senior Engineer) \n\u2022\tPart of team doing architectural definition of PCI-X 133 host bus bridge chip.  \no\tWrote engineering specifications from architectural definition. \no\tImplemented engineering specifications using Verilog based RTL. \no\tSimulated and verified initial Verilog models.  \n\u2022\tDesigned and implemented a Hot Plug PCI/PCI-X controller for an enterprise lever server using a Xilinx Spartan2 FPGA. \n \nHardware Engineer Level 2 \n\u2022\tArchitected and designed a partial duplicate TAG store algorithm for ES45 (4 CPU) based systems.  \no\tResulted in improved CPU and I/O device to memory latency/bandwidth.  \no\tCompleted ahead of schedule \no\tSucceeded in reusing the current design and making minimal changed. \no\tCurrent design was inherited, so a fair amount of reverse engineering was used.  \n\u2022\tImproved system wide PCI bandwidth and latency for ES45 based systems 30%. \no\tSaved 4 months on the schedule by being able to implement a metal-layer-only fix and therefore not having to go through the ASIC synthesis loop again.  \n \nHardware Engineer Level 1 \n\u2022\tPerformed timing driven logic synthesis and chip block level floor planning \n\u2022\tCreated method of using functional chip verification tests to generate silicon chip test patterns \n\u2022\tAnalyzed memory and PCI DMA Read/Write performance bottlenecks Staff Engineer Qualcomm May 2013  \u2013 Present (2 years 4 months) Raleigh-Durham, North Carolina Area Staff Engineer Qualcomm May 2013  \u2013 Present (2 years 4 months) Raleigh-Durham, North Carolina Area Verification and Design Engineer Intel Corporation June 2008  \u2013  May 2013  (5 years) Hudson, MA \u2022\tFunctional Verification of cache coherency/memory subsystem for Itanium CPU \no\tFunctional verification test plan writing and execution \no\tCoverage test plan writing, analysis and completion \n\u2022\tMicro architecture and RTL design of system level error reporting/logging logic for Itanium CPU \n\u2022\tPost silicon validation of Itanium CPU cache coherency/memory subsystem \no\tCreated function library for error reporting/logging logic of coherency block \n\u2022\tSoC integration of Itaium core and Xeon un-core  \no\tInitial VCS model bringup \no\tCreate/Monitor scripts for automatic integration of different IPs \no\tGlobal model reset verification Verification and Design Engineer Intel Corporation June 2008  \u2013  May 2013  (5 years) Hudson, MA \u2022\tFunctional Verification of cache coherency/memory subsystem for Itanium CPU \no\tFunctional verification test plan writing and execution \no\tCoverage test plan writing, analysis and completion \n\u2022\tMicro architecture and RTL design of system level error reporting/logging logic for Itanium CPU \n\u2022\tPost silicon validation of Itanium CPU cache coherency/memory subsystem \no\tCreated function library for error reporting/logging logic of coherency block \n\u2022\tSoC integration of Itaium core and Xeon un-core  \no\tInitial VCS model bringup \no\tCreate/Monitor scripts for automatic integration of different IPs \no\tGlobal model reset verification Design Engineer Analog Devices / Mediatek Wireless October 2007  \u2013  June 2008  (9 months) Wilmington, MA \u2022\tAssisting with tapeout of digital baseband coprocessor \no\tWriting chip level verification tests \no\tClock Domain Crossing checks \no\tTest pattern generation for silicon \n\u2022\tLead effort to convert current VHDL design to Verilog and perform Logical Equivalence Checking Design Engineer Analog Devices / Mediatek Wireless October 2007  \u2013  June 2008  (9 months) Wilmington, MA \u2022\tAssisting with tapeout of digital baseband coprocessor \no\tWriting chip level verification tests \no\tClock Domain Crossing checks \no\tTest pattern generation for silicon \n\u2022\tLead effort to convert current VHDL design to Verilog and perform Logical Equivalence Checking Senior Design Engineer ATI/AMD June 2004  \u2013  August 2007  (3 years 3 months) Marlboro, MA \u2022\tColor Buffer  \no\tDesign of cache subsystem for color buffer design \n\uf0a7\tFrom scratch design for color mask subsystem in next generation GPU \n\uf0a7\tAssisted in verification of block \no\tDesigned several generic fifo controllers used throughout chip \no\tManual v. Automatic pipelining of floating point unit investigation \n\u2022\tTexture Pipeline \no\tReduced overall RAM macro area by 10% \no\tImplemented IO changes and associated control logic.  \no\tDebugged local sub-block testbenches for new functionality  \n\u2022\tBlock owner for Render Backend (consists of Color Buffer and Depth Block) \no\tFront end integration steps (synthesis, floor planning, timing closure, logical equivalence, etc.) \no\tAct as a liaison between block designers and physical design group to address any/all issues \no\tRender backend design is about 1.1 million instance Senior Design Engineer ATI/AMD June 2004  \u2013  August 2007  (3 years 3 months) Marlboro, MA \u2022\tColor Buffer  \no\tDesign of cache subsystem for color buffer design \n\uf0a7\tFrom scratch design for color mask subsystem in next generation GPU \n\uf0a7\tAssisted in verification of block \no\tDesigned several generic fifo controllers used throughout chip \no\tManual v. Automatic pipelining of floating point unit investigation \n\u2022\tTexture Pipeline \no\tReduced overall RAM macro area by 10% \no\tImplemented IO changes and associated control logic.  \no\tDebugged local sub-block testbenches for new functionality  \n\u2022\tBlock owner for Render Backend (consists of Color Buffer and Depth Block) \no\tFront end integration steps (synthesis, floor planning, timing closure, logical equivalence, etc.) \no\tAct as a liaison between block designers and physical design group to address any/all issues \no\tRender backend design is about 1.1 million instance Hardware Engineer Digital / Compaq / Hewlett Packard June 1997  \u2013  May 2004  (7 years) Hardware Engineer Level 5 (Principal Engineer)\t \n\u2022\tAssisted in prototype ASIC lab debug work.  \no\tPrepared hardware configurations of systems \no\tGenerated and executing focused tests that resulted in discovering and fixing problems when they arise.  \no\tSaved time on schedule by proposing fixes that didn\u2019t require another pass of the ASIC. \n\u2022\tLead I/O benchmarking work including PCI-66 and PCI-X 133/100/66..  \n\u2022\tWrote software that uses hardware performance counters to show system performance in real time. Resulted in a graphical representation of all the hardware in the system in order to profile the system while running industry standard benchmarks.  \n \nHardware Engineer Level 3 (Senior Engineer) \n\u2022\tPart of team doing architectural definition of PCI-X 133 host bus bridge chip.  \no\tWrote engineering specifications from architectural definition. \no\tImplemented engineering specifications using Verilog based RTL. \no\tSimulated and verified initial Verilog models.  \n\u2022\tDesigned and implemented a Hot Plug PCI/PCI-X controller for an enterprise lever server using a Xilinx Spartan2 FPGA. \n \nHardware Engineer Level 2 \n\u2022\tArchitected and designed a partial duplicate TAG store algorithm for ES45 (4 CPU) based systems.  \no\tResulted in improved CPU and I/O device to memory latency/bandwidth.  \no\tCompleted ahead of schedule \no\tSucceeded in reusing the current design and making minimal changed. \no\tCurrent design was inherited, so a fair amount of reverse engineering was used.  \n\u2022\tImproved system wide PCI bandwidth and latency for ES45 based systems 30%. \no\tSaved 4 months on the schedule by being able to implement a metal-layer-only fix and therefore not having to go through the ASIC synthesis loop again.  \n \nHardware Engineer Level 1 \n\u2022\tPerformed timing driven logic synthesis and chip block level floor planning \n\u2022\tCreated method of using functional chip verification tests to generate silicon chip test patterns \n\u2022\tAnalyzed memory and PCI DMA Read/Write performance bottlenecks Hardware Engineer Digital / Compaq / Hewlett Packard June 1997  \u2013  May 2004  (7 years) Hardware Engineer Level 5 (Principal Engineer)\t \n\u2022\tAssisted in prototype ASIC lab debug work.  \no\tPrepared hardware configurations of systems \no\tGenerated and executing focused tests that resulted in discovering and fixing problems when they arise.  \no\tSaved time on schedule by proposing fixes that didn\u2019t require another pass of the ASIC. \n\u2022\tLead I/O benchmarking work including PCI-66 and PCI-X 133/100/66..  \n\u2022\tWrote software that uses hardware performance counters to show system performance in real time. Resulted in a graphical representation of all the hardware in the system in order to profile the system while running industry standard benchmarks.  \n \nHardware Engineer Level 3 (Senior Engineer) \n\u2022\tPart of team doing architectural definition of PCI-X 133 host bus bridge chip.  \no\tWrote engineering specifications from architectural definition. \no\tImplemented engineering specifications using Verilog based RTL. \no\tSimulated and verified initial Verilog models.  \n\u2022\tDesigned and implemented a Hot Plug PCI/PCI-X controller for an enterprise lever server using a Xilinx Spartan2 FPGA. \n \nHardware Engineer Level 2 \n\u2022\tArchitected and designed a partial duplicate TAG store algorithm for ES45 (4 CPU) based systems.  \no\tResulted in improved CPU and I/O device to memory latency/bandwidth.  \no\tCompleted ahead of schedule \no\tSucceeded in reusing the current design and making minimal changed. \no\tCurrent design was inherited, so a fair amount of reverse engineering was used.  \n\u2022\tImproved system wide PCI bandwidth and latency for ES45 based systems 30%. \no\tSaved 4 months on the schedule by being able to implement a metal-layer-only fix and therefore not having to go through the ASIC synthesis loop again.  \n \nHardware Engineer Level 1 \n\u2022\tPerformed timing driven logic synthesis and chip block level floor planning \n\u2022\tCreated method of using functional chip verification tests to generate silicon chip test patterns \n\u2022\tAnalyzed memory and PCI DMA Read/Write performance bottlenecks Skills Verilog RTL design ASIC Computer Architecture Functional Verification Hardware Architecture Static Timing Analysis Perl Timing Closure Logic Design RTL coding Simulations SystemVerilog SoC Debugging Microprocessors FPGA Primetime Microarchitecture Intel Timing EDA VHDL GPU Multi-core Computer Engineering Specman Logic Synthesis Shell Scripting Synopsys tools C Xilinx Veritas Cluster Server VLSI Algorithms Low-power Design Physical Design ARM Processors ModelSim TCL DFT Formal Verification PCIe See 29+ \u00a0 \u00a0 See less Skills  Verilog RTL design ASIC Computer Architecture Functional Verification Hardware Architecture Static Timing Analysis Perl Timing Closure Logic Design RTL coding Simulations SystemVerilog SoC Debugging Microprocessors FPGA Primetime Microarchitecture Intel Timing EDA VHDL GPU Multi-core Computer Engineering Specman Logic Synthesis Shell Scripting Synopsys tools C Xilinx Veritas Cluster Server VLSI Algorithms Low-power Design Physical Design ARM Processors ModelSim TCL DFT Formal Verification PCIe See 29+ \u00a0 \u00a0 See less Verilog RTL design ASIC Computer Architecture Functional Verification Hardware Architecture Static Timing Analysis Perl Timing Closure Logic Design RTL coding Simulations SystemVerilog SoC Debugging Microprocessors FPGA Primetime Microarchitecture Intel Timing EDA VHDL GPU Multi-core Computer Engineering Specman Logic Synthesis Shell Scripting Synopsys tools C Xilinx Veritas Cluster Server VLSI Algorithms Low-power Design Physical Design ARM Processors ModelSim TCL DFT Formal Verification PCIe See 29+ \u00a0 \u00a0 See less Verilog RTL design ASIC Computer Architecture Functional Verification Hardware Architecture Static Timing Analysis Perl Timing Closure Logic Design RTL coding Simulations SystemVerilog SoC Debugging Microprocessors FPGA Primetime Microarchitecture Intel Timing EDA VHDL GPU Multi-core Computer Engineering Specman Logic Synthesis Shell Scripting Synopsys tools C Xilinx Veritas Cluster Server VLSI Algorithms Low-power Design Physical Design ARM Processors ModelSim TCL DFT Formal Verification PCIe See 29+ \u00a0 \u00a0 See less Education Pennsylvania State University Bachelor of Science (BS),  Computer Engineering 1993  \u2013 1997 Pennsylvania State University Bachelor of Science (BS),  Computer Engineering 1993  \u2013 1997 Pennsylvania State University Bachelor of Science (BS),  Computer Engineering 1993  \u2013 1997 Pennsylvania State University Bachelor of Science (BS),  Computer Engineering 1993  \u2013 1997 ", "Summary \u2022\tSelf-motivated, eager to learn, fast adaptation to environment \n\u2022\t3 years working as the Verification/Design engineer of Mobile DBB DFV team \n \nSpecialties: \n\u2022\tExpert in System Verilog & UVM/OVM \n\u2022\tComplex TB setup experience \n\u2022\tProject database management experience using Makefile \n\u2022\tDesign unit development experience (VHDL/Verilog HDL) \n\u2022\tFamiliar with EDA tools(Questa, VCS, Debussy ...), ClearCase version control \n\u2022\tFamiliar with STA analysis \n\u2022\tFamiliar with AMBA \n\u2022\tProficient at script development, such as Python, Perl, Tcl, VBA \n\u2022\tGreat analytical ability and problem solving skills \n\u2022\tStrong knowledge of electronics fundamentals Summary \u2022\tSelf-motivated, eager to learn, fast adaptation to environment \n\u2022\t3 years working as the Verification/Design engineer of Mobile DBB DFV team \n \nSpecialties: \n\u2022\tExpert in System Verilog & UVM/OVM \n\u2022\tComplex TB setup experience \n\u2022\tProject database management experience using Makefile \n\u2022\tDesign unit development experience (VHDL/Verilog HDL) \n\u2022\tFamiliar with EDA tools(Questa, VCS, Debussy ...), ClearCase version control \n\u2022\tFamiliar with STA analysis \n\u2022\tFamiliar with AMBA \n\u2022\tProficient at script development, such as Python, Perl, Tcl, VBA \n\u2022\tGreat analytical ability and problem solving skills \n\u2022\tStrong knowledge of electronics fundamentals \u2022\tSelf-motivated, eager to learn, fast adaptation to environment \n\u2022\t3 years working as the Verification/Design engineer of Mobile DBB DFV team \n \nSpecialties: \n\u2022\tExpert in System Verilog & UVM/OVM \n\u2022\tComplex TB setup experience \n\u2022\tProject database management experience using Makefile \n\u2022\tDesign unit development experience (VHDL/Verilog HDL) \n\u2022\tFamiliar with EDA tools(Questa, VCS, Debussy ...), ClearCase version control \n\u2022\tFamiliar with STA analysis \n\u2022\tFamiliar with AMBA \n\u2022\tProficient at script development, such as Python, Perl, Tcl, VBA \n\u2022\tGreat analytical ability and problem solving skills \n\u2022\tStrong knowledge of electronics fundamentals \u2022\tSelf-motivated, eager to learn, fast adaptation to environment \n\u2022\t3 years working as the Verification/Design engineer of Mobile DBB DFV team \n \nSpecialties: \n\u2022\tExpert in System Verilog & UVM/OVM \n\u2022\tComplex TB setup experience \n\u2022\tProject database management experience using Makefile \n\u2022\tDesign unit development experience (VHDL/Verilog HDL) \n\u2022\tFamiliar with EDA tools(Questa, VCS, Debussy ...), ClearCase version control \n\u2022\tFamiliar with STA analysis \n\u2022\tFamiliar with AMBA \n\u2022\tProficient at script development, such as Python, Perl, Tcl, VBA \n\u2022\tGreat analytical ability and problem solving skills \n\u2022\tStrong knowledge of electronics fundamentals Experience ASIC Verification & Design Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Xi,an - Baseband SoC\u2019s Debug & Trace system function block design and functional verification. \n- Develop Verification IP based on block-level and system-level testbench by SystemVerilog/OVM. \n- Maintaining existing verification environment including SV, OVM, SVA and C. \n- Define and manage the test plan to meet the functional coverage goal. \n- Making, maintaining and improving the environment tool/script such as Python,Perl,Tcl,Shell and Makefile. \n- Develop and Maintain cases in GateLevel to avoid timing issues with back-end team. ASIC Verification & Design Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Xi,an - Baseband SoC\u2019s Debug & Trace system function block design and functional verification. \n- Develop Verification IP based on block-level and system-level testbench by SystemVerilog/OVM. \n- Maintaining existing verification environment including SV, OVM, SVA and C. \n- Define and manage the test plan to meet the functional coverage goal. \n- Making, maintaining and improving the environment tool/script such as Python,Perl,Tcl,Shell and Makefile. \n- Develop and Maintain cases in GateLevel to avoid timing issues with back-end team. ASIC Verification & Design Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Xi,an - Baseband SoC\u2019s Debug & Trace system function block design and functional verification. \n- Develop Verification IP based on block-level and system-level testbench by SystemVerilog/OVM. \n- Maintaining existing verification environment including SV, OVM, SVA and C. \n- Define and manage the test plan to meet the functional coverage goal. \n- Making, maintaining and improving the environment tool/script such as Python,Perl,Tcl,Shell and Makefile. \n- Develop and Maintain cases in GateLevel to avoid timing issues with back-end team. Languages English Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills ASIC SoC VHDL UVM/OVM Python Verilog Debugging FPGA C Perl SystemVerilog Jasper VBA Microsoft Office Photography Static Timing Analysis EDA tools Tcl-Tk ClearCase AMBA AHB See 5+ \u00a0 \u00a0 See less Skills  ASIC SoC VHDL UVM/OVM Python Verilog Debugging FPGA C Perl SystemVerilog Jasper VBA Microsoft Office Photography Static Timing Analysis EDA tools Tcl-Tk ClearCase AMBA AHB See 5+ \u00a0 \u00a0 See less ASIC SoC VHDL UVM/OVM Python Verilog Debugging FPGA C Perl SystemVerilog Jasper VBA Microsoft Office Photography Static Timing Analysis EDA tools Tcl-Tk ClearCase AMBA AHB See 5+ \u00a0 \u00a0 See less ASIC SoC VHDL UVM/OVM Python Verilog Debugging FPGA C Perl SystemVerilog Jasper VBA Microsoft Office Photography Static Timing Analysis EDA tools Tcl-Tk ClearCase AMBA AHB See 5+ \u00a0 \u00a0 See less Education Xidian University Master of Science (MS),  Integrated Circuit and System Design 2011  \u2013 2014 Got National Scholarship (Awarded to 1% students) &  \nSpecial Prize Scholarship (Awarded to 5% students) &  \nThe First Prize Scholarship (Awarded to 10% students) &  \nOutstanding graduate student pacesetter (Awarded to 5% students)  \nduring this three years.  \n \nGreat team member not only in study, but also for activities. Activities and Societies:\u00a0 Getting the rank 5th in calisthenics of school.\nGetting the silver medalist of GBL Cup basketball game of Xi\u2019dian University. Xidian University Bachelor of Science (B.S.),  Micro-electronics 2007  \u2013 2011 Xidian University Master of Science (MS),  Integrated Circuit and System Design 2011  \u2013 2014 Got National Scholarship (Awarded to 1% students) &  \nSpecial Prize Scholarship (Awarded to 5% students) &  \nThe First Prize Scholarship (Awarded to 10% students) &  \nOutstanding graduate student pacesetter (Awarded to 5% students)  \nduring this three years.  \n \nGreat team member not only in study, but also for activities. Activities and Societies:\u00a0 Getting the rank 5th in calisthenics of school.\nGetting the silver medalist of GBL Cup basketball game of Xi\u2019dian University. Xidian University Master of Science (MS),  Integrated Circuit and System Design 2011  \u2013 2014 Got National Scholarship (Awarded to 1% students) &  \nSpecial Prize Scholarship (Awarded to 5% students) &  \nThe First Prize Scholarship (Awarded to 10% students) &  \nOutstanding graduate student pacesetter (Awarded to 5% students)  \nduring this three years.  \n \nGreat team member not only in study, but also for activities. Activities and Societies:\u00a0 Getting the rank 5th in calisthenics of school.\nGetting the silver medalist of GBL Cup basketball game of Xi\u2019dian University. Xidian University Master of Science (MS),  Integrated Circuit and System Design 2011  \u2013 2014 Got National Scholarship (Awarded to 1% students) &  \nSpecial Prize Scholarship (Awarded to 5% students) &  \nThe First Prize Scholarship (Awarded to 10% students) &  \nOutstanding graduate student pacesetter (Awarded to 5% students)  \nduring this three years.  \n \nGreat team member not only in study, but also for activities. Activities and Societies:\u00a0 Getting the rank 5th in calisthenics of school.\nGetting the silver medalist of GBL Cup basketball game of Xi\u2019dian University. Xidian University Bachelor of Science (B.S.),  Micro-electronics 2007  \u2013 2011 Xidian University Bachelor of Science (B.S.),  Micro-electronics 2007  \u2013 2011 Xidian University Bachelor of Science (B.S.),  Micro-electronics 2007  \u2013 2011 "]}