
---------- Begin Simulation Statistics ----------
host_inst_rate                                 377040                       # Simulator instruction rate (inst/s)
host_mem_usage                                 368336                       # Number of bytes of host memory used
host_seconds                                    53.05                       # Real time elapsed on the host
host_tick_rate                              460261032                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.024415                       # Number of seconds simulated
sim_ticks                                 24415380000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4695669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37686.020100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 32501.335045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4275666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15828241500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               420003                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            284426                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4406401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135576                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 84909.041828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 83423.311917                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2085407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   17171240438                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.088402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              202231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           130029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   6023329967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72202                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 44236.109170                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.033912                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           92993                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4113648500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6983307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 53033.877831                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 50196.512465                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6361073                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     32999481938                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089103                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                622234                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             414455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  10429730967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996126                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.032676                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6983307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 53033.877831                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 50196.512465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6361073                       # number of overall hits
system.cpu.dcache.overall_miss_latency    32999481938                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089103                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               622234                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            414455                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  10429730967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167885                       # number of replacements
system.cpu.dcache.sampled_refs                 168909                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.032676                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6424270                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525134944000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72162                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13747440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 92048.821549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 90191.304348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13747143                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       27338500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  297                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     20744000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets       103900                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59511.441558                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       519500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13747440                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 92048.821549                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 90191.304348                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13747143                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        27338500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   297                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     20744000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207773                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.379719                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13747440                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 92048.821549                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 90191.304348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13747143                       # number of overall hits
system.cpu.icache.overall_miss_latency       27338500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  297                       # number of overall misses
system.cpu.icache.overall_mshr_hits                66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     20744000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.379719                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13747143                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 94373.490893                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     11196754080                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                118643                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     99505.950472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 84472.284596                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2158                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3101998500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.935257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      31174                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2633339000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.935257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 31174                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       89453.089276                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  77826.052068                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          99068                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3286506500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.270529                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        36740                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3090                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2618691000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.247762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   33648                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    72400.205557                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 56648.803705                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2814195990                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38870                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2201939000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38870                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72162                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.539754                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169140                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        94067.570751                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   81022.338095                       # average overall mshr miss latency
system.l2.demand_hits                          101226                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6388505000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.401525                       # miss rate for demand accesses
system.l2.demand_misses                         67914                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3090                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         5252030000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.383245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    64822                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.564467                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.053849                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9248.224658                       # Average occupied blocks per context
system.l2.occ_blocks::1                    882.269261                       # Average occupied blocks per context
system.l2.overall_accesses                     169140                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       94067.570751                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  89656.250947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         101226                       # number of overall hits
system.l2.overall_miss_latency             6388505000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.401525                       # miss rate for overall accesses
system.l2.overall_misses                        67914                       # number of overall misses
system.l2.overall_mshr_hits                      3090                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       16448784080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.084693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  183465                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.641041                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         76055                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        66722                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted              45                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       189513                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           118643                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         4103                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         111914                       # number of replacements
system.l2.sampled_refs                         122504                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10130.493919                       # Cycle average of tags in use
system.l2.total_refs                           188626                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            45624                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32121710                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2024880                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2110531                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50596                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2119054                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2134623                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7554                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       206566                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     14302491                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.701837                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.725561                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     11360653     79.43%     79.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738368      5.16%     84.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       585568      4.09%     88.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       486595      3.40%     92.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       400870      2.80%     94.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        87290      0.61%     95.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79790      0.56%     96.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       356791      2.49%     98.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       206566      1.44%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     14302491                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50489                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8481152                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.670905                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.670905                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1431700                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7632                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25482403                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8501025                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4312931                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1512376                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56834                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5224577                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5035535                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189042                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4024719                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3838154                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186565                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199858                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197381                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2477                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2134623                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3742901                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9016112                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41402                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32634246                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles       1012168                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.127753                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3742974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2032434                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.953088                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15814867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.063517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.200959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10541682     66.66%     66.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         584065      3.69%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          50552      0.32%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37659      0.24%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         551594      3.49%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43372      0.27%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         743726      4.70%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1147228      7.25%     86.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2114989     13.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15814867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                894182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1032075                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73345                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.024046                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6513379                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336490                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7706667                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15377138                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812815                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6264094                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.920288                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15579724                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62138                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        627901                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5403273                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       111450                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1851424                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18657025                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5176889                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       304386                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     17110834                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          812                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1512376                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10345                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1504778                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1587                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64808                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2459380                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       555037                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64808                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4722                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57416                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.598478                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.598478                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8917070     51.20%     51.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4101      0.02%     51.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867019      4.98%     56.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3372      0.02%     56.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019966      5.86%     62.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          664      0.00%     62.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5252140     30.16%     92.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350809      7.76%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17415222                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55451                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003184                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          784      1.41%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          667      1.20%      2.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42811     77.21%     79.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     79.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     79.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10722     19.34%     99.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          458      0.83%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15814867                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.101193                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.817279                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     10093886     63.83%     63.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1663633     10.52%     74.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       728901      4.61%     78.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1236035      7.82%     86.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       907847      5.74%     92.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       253966      1.61%     94.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       837253      5.29%     99.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        85822      0.54%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7524      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15814867                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.042263                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18583680                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17415222                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8516757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11999                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3896201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3742931                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3742901                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985909                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999345                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5403273                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1851424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               16709049                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1162812                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21382                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8593099                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       246917                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        15923                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35569430                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24982876                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17344924                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4275336                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1512376                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       271243                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10305461                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       482379                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 10756                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
