Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Feb 22 09:56:14 2017
| Host         : DESKTOP-C4JKFA3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 81 register/latch pins with no clock driven by root clock pin: s_clk_sig_reg/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: s_disp_clk_sig_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 605 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.121        0.000                      0                   66        0.262        0.000                      0                   66        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.121        0.000                      0                   66        0.262        0.000                      0                   66        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 2.389ns (44.356%)  route 2.997ns (55.644%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.939    10.475    clear
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[28]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y14          FDRE (Setup_fdre_C_R)       -0.429    14.596    disp_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 2.389ns (44.356%)  route 2.997ns (55.644%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.939    10.475    clear
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[29]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y14          FDRE (Setup_fdre_C_R)       -0.429    14.596    disp_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 2.389ns (44.356%)  route 2.997ns (55.644%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.939    10.475    clear
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[30]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y14          FDRE (Setup_fdre_C_R)       -0.429    14.596    disp_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 2.389ns (44.356%)  route 2.997ns (55.644%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.939    10.475    clear
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[31]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y14          FDRE (Setup_fdre_C_R)       -0.429    14.596    disp_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.389ns (44.756%)  route 2.949ns (55.244%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.891    10.427    clear
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.449    14.790    CLK_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[4]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.429    14.600    disp_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.389ns (44.756%)  route 2.949ns (55.244%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.891    10.427    clear
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.449    14.790    CLK_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[5]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.429    14.600    disp_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.389ns (44.756%)  route 2.949ns (55.244%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.891    10.427    clear
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.449    14.790    CLK_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[6]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.429    14.600    disp_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.389ns (44.756%)  route 2.949ns (55.244%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.891    10.427    clear
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.449    14.790    CLK_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[7]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.429    14.600    disp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.389ns (44.754%)  route 2.949ns (55.245%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.891    10.427    clear
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.449    14.790    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X9Y7           FDRE (Setup_fdre_C_R)       -0.429    14.625    disp_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 disp_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.389ns (44.754%)  route 2.949ns (55.245%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.568     5.089    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  disp_counter_reg[0]/Q
                         net (fo=3, routed)           0.546     6.091    disp_counter_reg[0]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  disp_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.686    disp_counter_reg[0]_i_13_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  disp_counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.803    disp_counter_reg[0]_i_14_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  disp_counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.920    disp_counter_reg[0]_i_15_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  disp_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    disp_counter_reg[0]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  disp_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.154    disp_counter_reg[0]_i_17_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  disp_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.271    disp_counter_reg[0]_i_18_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.594 f  disp_counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.846     8.440    disp_counter_reg[0]_i_19_n_6
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.306     8.746 r  disp_counter[0]_i_7/O
                         net (fo=1, routed)           0.666     9.412    disp_counter[0]_i_7_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.536 r  disp_counter[0]_i_1/O
                         net (fo=33, routed)          0.891    10.427    clear
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.449    14.790    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[1]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X9Y7           FDRE (Setup_fdre_C_R)       -0.429    14.625    disp_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  disp_counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.707    disp_counter_reg[7]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  disp_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    disp_counter_reg[4]_i_1_n_4
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     1.962    CLK_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  disp_counter_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.105     1.553    disp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  disp_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    disp_counter_reg[15]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  disp_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    disp_counter_reg[12]_i_1_n_4
    SLICE_X9Y10          FDRE                                         r  disp_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  disp_counter_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.105     1.552    disp_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  disp_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    disp_counter_reg[19]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  disp_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    disp_counter_reg[16]_i_1_n_4
    SLICE_X9Y11          FDRE                                         r  disp_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  disp_counter_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.105     1.552    disp_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  disp_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  disp_counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    disp_counter_reg[23]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  disp_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    disp_counter_reg[20]_i_1_n_4
    SLICE_X9Y12          FDRE                                         r  disp_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  disp_counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.105     1.551    disp_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  disp_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  disp_counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    disp_counter_reg[27]
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  disp_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    disp_counter_reg[24]_i_1_n_4
    SLICE_X9Y13          FDRE                                         r  disp_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  disp_counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.105     1.550    disp_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  disp_counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.705    disp_counter_reg[31]
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  disp_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    disp_counter_reg[28]_i_1_n_4
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  disp_counter_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.105     1.550    disp_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  disp_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  disp_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.708    disp_counter_reg[11]
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  disp_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    disp_counter_reg[8]_i_1_n_4
    SLICE_X9Y9           FDRE                                         r  disp_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     1.962    CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  disp_counter_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.105     1.553    disp_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.565     1.448    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  disp_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.708    disp_counter_reg[3]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  disp_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.816    disp_counter_reg[0]_i_2_n_4
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     1.962    CLK_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  disp_counter_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.105     1.553    disp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 s_disp_clk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_disp_clk_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  s_disp_clk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  s_disp_clk_sig_reg/Q
                         net (fo=18, routed)          0.175     1.784    s_disp_clk_sig
    SLICE_X10Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  s_disp_clk_sig_i_1/O
                         net (fo=1, routed)           0.000     1.829    s_disp_clk_sig_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  s_disp_clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  s_disp_clk_sig_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120     1.565    s_disp_clk_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  disp_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  disp_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.709    disp_counter_reg[14]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  disp_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    disp_counter_reg[12]_i_1_n_5
    SLICE_X9Y10          FDRE                                         r  disp_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  disp_counter_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.105     1.552    disp_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y7     disp_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y9     disp_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y9     disp_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y10    disp_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y10    disp_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y10    disp_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y10    disp_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y12    disp_counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y12    disp_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    disp_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    disp_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    disp_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    disp_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    disp_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    disp_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    disp_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    disp_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    disp_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    disp_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y7     disp_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y7     disp_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y7     disp_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     r_LEDS_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     r_LEDS_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     r_LEDS_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    r_SEV_SEG_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    r_SEV_SEG_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    r_SEV_SEG_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    r_SEV_SEG_reg[3]/C



