// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sobel_accel_Sqrt (
        ap_clk,
        ap_rst,
        D,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] D;
output  [15:0] ap_return;
input   ap_ce;

reg[15:0] ap_return;

wire   [1:0] tmp_55_fu_214_p1;
reg   [1:0] tmp_55_reg_1612;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
reg   [1:0] tmp_55_reg_1612_pp0_iter1_reg;
reg   [1:0] tmp_55_reg_1612_pp0_iter2_reg;
reg   [1:0] tmp_55_reg_1612_pp0_iter3_reg;
reg   [1:0] tmp_55_reg_1612_pp0_iter4_reg;
reg   [1:0] tmp_55_reg_1612_pp0_iter5_reg;
reg   [1:0] tmp_55_reg_1612_pp0_iter6_reg;
reg   [1:0] tmp_55_reg_1612_pp0_iter7_reg;
reg   [1:0] tmp_55_reg_1612_pp0_iter8_reg;
wire   [0:0] icmp_ln3372_fu_228_p2;
reg   [0:0] icmp_ln3372_reg_1617;
reg   [0:0] icmp_ln3372_reg_1617_pp0_iter1_reg;
reg   [0:0] icmp_ln3372_reg_1617_pp0_iter2_reg;
reg   [0:0] icmp_ln3372_reg_1617_pp0_iter3_reg;
reg   [0:0] icmp_ln3372_reg_1617_pp0_iter4_reg;
reg   [0:0] icmp_ln3372_reg_1617_pp0_iter5_reg;
reg   [0:0] icmp_ln3372_reg_1617_pp0_iter6_reg;
reg   [0:0] icmp_ln3372_reg_1617_pp0_iter7_reg;
reg   [0:0] icmp_ln3372_reg_1617_pp0_iter8_reg;
wire   [5:0] R_3_fu_334_p3;
reg   [5:0] R_3_reg_1636;
wire   [0:0] tmp_28_fu_342_p3;
reg   [0:0] tmp_28_reg_1641;
wire   [0:0] xor_ln3372_fu_350_p2;
reg   [0:0] xor_ln3372_reg_1646;
reg   [0:0] xor_ln3372_reg_1646_pp0_iter1_reg;
reg   [0:0] xor_ln3372_reg_1646_pp0_iter2_reg;
reg   [0:0] xor_ln3372_reg_1646_pp0_iter3_reg;
reg   [0:0] xor_ln3372_reg_1646_pp0_iter4_reg;
reg   [0:0] xor_ln3372_reg_1646_pp0_iter5_reg;
reg   [0:0] xor_ln3372_reg_1646_pp0_iter6_reg;
reg   [0:0] xor_ln3372_reg_1646_pp0_iter7_reg;
reg   [0:0] xor_ln3372_reg_1646_pp0_iter8_reg;
reg   [1:0] tmp_29_reg_1665;
reg   [1:0] tmp_31_reg_1670;
reg   [1:0] tmp_33_reg_1675;
reg   [1:0] tmp_33_reg_1675_pp0_iter1_reg;
reg   [1:0] tmp_35_reg_1680;
reg   [1:0] tmp_35_reg_1680_pp0_iter1_reg;
reg   [1:0] tmp_37_reg_1685;
reg   [1:0] tmp_37_reg_1685_pp0_iter1_reg;
reg   [1:0] tmp_37_reg_1685_pp0_iter2_reg;
reg   [1:0] tmp_39_reg_1690;
reg   [1:0] tmp_39_reg_1690_pp0_iter1_reg;
reg   [1:0] tmp_39_reg_1690_pp0_iter2_reg;
reg   [1:0] tmp_39_reg_1690_pp0_iter3_reg;
reg   [1:0] tmp_41_reg_1695;
reg   [1:0] tmp_41_reg_1695_pp0_iter1_reg;
reg   [1:0] tmp_41_reg_1695_pp0_iter2_reg;
reg   [1:0] tmp_41_reg_1695_pp0_iter3_reg;
reg   [1:0] tmp_43_reg_1700;
reg   [1:0] tmp_43_reg_1700_pp0_iter1_reg;
reg   [1:0] tmp_43_reg_1700_pp0_iter2_reg;
reg   [1:0] tmp_43_reg_1700_pp0_iter3_reg;
reg   [1:0] tmp_43_reg_1700_pp0_iter4_reg;
reg   [1:0] tmp_45_reg_1705;
reg   [1:0] tmp_45_reg_1705_pp0_iter1_reg;
reg   [1:0] tmp_45_reg_1705_pp0_iter2_reg;
reg   [1:0] tmp_45_reg_1705_pp0_iter3_reg;
reg   [1:0] tmp_45_reg_1705_pp0_iter4_reg;
reg   [1:0] tmp_45_reg_1705_pp0_iter5_reg;
reg   [1:0] tmp_47_reg_1710;
reg   [1:0] tmp_47_reg_1710_pp0_iter1_reg;
reg   [1:0] tmp_47_reg_1710_pp0_iter2_reg;
reg   [1:0] tmp_47_reg_1710_pp0_iter3_reg;
reg   [1:0] tmp_47_reg_1710_pp0_iter4_reg;
reg   [1:0] tmp_47_reg_1710_pp0_iter5_reg;
reg   [1:0] tmp_49_reg_1715;
reg   [1:0] tmp_49_reg_1715_pp0_iter1_reg;
reg   [1:0] tmp_49_reg_1715_pp0_iter2_reg;
reg   [1:0] tmp_49_reg_1715_pp0_iter3_reg;
reg   [1:0] tmp_49_reg_1715_pp0_iter4_reg;
reg   [1:0] tmp_49_reg_1715_pp0_iter5_reg;
reg   [1:0] tmp_49_reg_1715_pp0_iter6_reg;
reg   [1:0] tmp_51_reg_1720;
reg   [1:0] tmp_51_reg_1720_pp0_iter1_reg;
reg   [1:0] tmp_51_reg_1720_pp0_iter2_reg;
reg   [1:0] tmp_51_reg_1720_pp0_iter3_reg;
reg   [1:0] tmp_51_reg_1720_pp0_iter4_reg;
reg   [1:0] tmp_51_reg_1720_pp0_iter5_reg;
reg   [1:0] tmp_51_reg_1720_pp0_iter6_reg;
reg   [1:0] tmp_51_reg_1720_pp0_iter7_reg;
reg   [1:0] tmp_53_reg_1725;
reg   [1:0] tmp_53_reg_1725_pp0_iter1_reg;
reg   [1:0] tmp_53_reg_1725_pp0_iter2_reg;
reg   [1:0] tmp_53_reg_1725_pp0_iter3_reg;
reg   [1:0] tmp_53_reg_1725_pp0_iter4_reg;
reg   [1:0] tmp_53_reg_1725_pp0_iter5_reg;
reg   [1:0] tmp_53_reg_1725_pp0_iter6_reg;
reg   [1:0] tmp_53_reg_1725_pp0_iter7_reg;
wire   [0:0] xor_ln3372_1_fu_551_p2;
reg   [0:0] xor_ln3372_1_reg_1730;
reg   [0:0] xor_ln3372_1_reg_1730_pp0_iter2_reg;
reg   [0:0] xor_ln3372_1_reg_1730_pp0_iter3_reg;
reg   [0:0] xor_ln3372_1_reg_1730_pp0_iter4_reg;
reg   [0:0] xor_ln3372_1_reg_1730_pp0_iter5_reg;
reg   [0:0] xor_ln3372_1_reg_1730_pp0_iter6_reg;
reg   [0:0] xor_ln3372_1_reg_1730_pp0_iter7_reg;
reg   [0:0] xor_ln3372_1_reg_1730_pp0_iter8_reg;
wire   [11:0] R_11_fu_610_p3;
reg   [11:0] R_11_reg_1747;
wire   [0:0] tmp_32_fu_618_p3;
reg   [0:0] tmp_32_reg_1752;
wire   [0:0] xor_ln3372_2_fu_626_p2;
reg   [0:0] xor_ln3372_2_reg_1757;
reg   [0:0] xor_ln3372_2_reg_1757_pp0_iter2_reg;
reg   [0:0] xor_ln3372_2_reg_1757_pp0_iter3_reg;
reg   [0:0] xor_ln3372_2_reg_1757_pp0_iter4_reg;
reg   [0:0] xor_ln3372_2_reg_1757_pp0_iter5_reg;
reg   [0:0] xor_ln3372_2_reg_1757_pp0_iter6_reg;
reg   [0:0] xor_ln3372_2_reg_1757_pp0_iter7_reg;
reg   [0:0] xor_ln3372_2_reg_1757_pp0_iter8_reg;
wire   [0:0] xor_ln3372_3_fu_699_p2;
reg   [0:0] xor_ln3372_3_reg_1774;
reg   [0:0] xor_ln3372_3_reg_1774_pp0_iter3_reg;
reg   [0:0] xor_ln3372_3_reg_1774_pp0_iter4_reg;
reg   [0:0] xor_ln3372_3_reg_1774_pp0_iter5_reg;
reg   [0:0] xor_ln3372_3_reg_1774_pp0_iter6_reg;
reg   [0:0] xor_ln3372_3_reg_1774_pp0_iter7_reg;
reg   [0:0] xor_ln3372_3_reg_1774_pp0_iter8_reg;
wire   [17:0] R_19_fu_760_p3;
reg   [17:0] R_19_reg_1789;
reg   [0:0] tmp_36_reg_1794;
wire   [0:0] xor_ln3372_4_fu_776_p2;
reg   [0:0] xor_ln3372_4_reg_1800;
reg   [0:0] xor_ln3372_4_reg_1800_pp0_iter4_reg;
reg   [0:0] xor_ln3372_4_reg_1800_pp0_iter5_reg;
reg   [0:0] xor_ln3372_4_reg_1800_pp0_iter6_reg;
reg   [0:0] xor_ln3372_4_reg_1800_pp0_iter7_reg;
reg   [0:0] xor_ln3372_4_reg_1800_pp0_iter8_reg;
wire   [20:0] R_23_fu_836_p3;
reg   [20:0] R_23_reg_1814;
wire   [0:0] tmp_38_fu_843_p3;
reg   [0:0] tmp_38_reg_1819;
wire   [0:0] xor_ln3372_5_fu_851_p2;
reg   [0:0] xor_ln3372_5_reg_1824;
reg   [0:0] xor_ln3372_5_reg_1824_pp0_iter4_reg;
reg   [0:0] xor_ln3372_5_reg_1824_pp0_iter5_reg;
reg   [0:0] xor_ln3372_5_reg_1824_pp0_iter6_reg;
reg   [0:0] xor_ln3372_5_reg_1824_pp0_iter7_reg;
reg   [0:0] xor_ln3372_5_reg_1824_pp0_iter8_reg;
wire   [0:0] xor_ln3372_6_fu_927_p2;
reg   [0:0] xor_ln3372_6_reg_1838;
reg   [0:0] xor_ln3372_6_reg_1838_pp0_iter5_reg;
reg   [0:0] xor_ln3372_6_reg_1838_pp0_iter6_reg;
reg   [0:0] xor_ln3372_6_reg_1838_pp0_iter7_reg;
reg   [0:0] xor_ln3372_6_reg_1838_pp0_iter8_reg;
wire   [26:0] R_31_fu_991_p3;
reg   [26:0] R_31_reg_1850;
reg   [0:0] tmp_42_reg_1855;
wire   [0:0] xor_ln3372_7_fu_1007_p2;
reg   [0:0] xor_ln3372_7_reg_1861;
reg   [0:0] xor_ln3372_7_reg_1861_pp0_iter6_reg;
reg   [0:0] xor_ln3372_7_reg_1861_pp0_iter7_reg;
reg   [0:0] xor_ln3372_7_reg_1861_pp0_iter8_reg;
wire   [29:0] R_35_fu_1070_p3;
reg   [29:0] R_35_reg_1872;
wire   [0:0] tmp_44_fu_1077_p3;
reg   [0:0] tmp_44_reg_1877;
wire   [0:0] xor_ln3372_8_fu_1085_p2;
reg   [0:0] xor_ln3372_8_reg_1882;
reg   [0:0] xor_ln3372_8_reg_1882_pp0_iter6_reg;
reg   [0:0] xor_ln3372_8_reg_1882_pp0_iter7_reg;
reg   [0:0] xor_ln3372_8_reg_1882_pp0_iter8_reg;
wire   [0:0] tmp_46_fu_1152_p3;
reg   [0:0] tmp_46_reg_1893;
wire   [0:0] xor_ln3372_9_fu_1160_p2;
reg   [0:0] xor_ln3372_9_reg_1898;
reg   [0:0] xor_ln3372_9_reg_1898_pp0_iter7_reg;
reg   [0:0] xor_ln3372_9_reg_1898_pp0_iter8_reg;
wire   [31:0] R_41_fu_1205_p2;
reg   [31:0] R_41_reg_1907;
wire   [31:0] R_42_fu_1221_p2;
reg   [31:0] R_42_reg_1912;
wire   [0:0] xor_ln3372_10_fu_1240_p2;
reg   [0:0] xor_ln3372_10_reg_1917;
reg   [0:0] xor_ln3372_10_reg_1917_pp0_iter8_reg;
wire   [0:0] tmp_50_fu_1316_p3;
reg   [0:0] tmp_50_reg_1925;
wire   [0:0] xor_ln3372_11_fu_1324_p2;
reg   [0:0] xor_ln3372_11_reg_1930;
reg   [0:0] xor_ln3372_11_reg_1930_pp0_iter8_reg;
wire   [29:0] trunc_ln3365_2_fu_1330_p1;
reg   [29:0] trunc_ln3365_2_reg_1938;
wire   [0:0] tmp_52_fu_1398_p3;
reg   [0:0] tmp_52_reg_1943;
wire   [0:0] xor_ln3372_12_fu_1406_p2;
reg   [0:0] xor_ln3372_12_reg_1948;
wire   [31:0] R_53_fu_1454_p2;
reg   [31:0] R_53_reg_1954;
wire   [31:0] R_54_fu_1470_p2;
reg   [31:0] R_54_reg_1959;
wire    ap_block_pp0_stage0;
wire   [1:0] tmp_26_fu_218_p4;
wire   [1:0] tmp_8_fu_244_p4;
wire   [3:0] and_ln_fu_254_p3;
wire   [4:0] zext_ln3364_fu_262_p1;
wire   [4:0] tmpR_fu_266_p2;
wire   [2:0] tmp_fu_272_p4;
wire   [1:0] tmp_27_fu_234_p4;
wire   [4:0] R_fu_282_p3;
wire   [2:0] tmpQ_fu_294_p3;
wire   [2:0] tmpQ_1_fu_302_p2;
wire  signed [5:0] sext_ln3367_fu_290_p1;
wire   [5:0] zext_ln3345_fu_308_p1;
wire   [2:0] tmpQ_2_fu_318_p2;
wire   [5:0] zext_ln3345_1_fu_324_p1;
wire   [5:0] R_1_fu_312_p2;
wire   [5:0] R_2_fu_328_p2;
wire   [7:0] R_4_fu_486_p3;
wire   [3:0] tmpQ_3_fu_496_p4;
wire   [3:0] tmpQ_4_fu_504_p2;
wire  signed [8:0] sext_ln3367_1_fu_492_p1;
wire   [8:0] zext_ln3345_2_fu_510_p1;
wire   [3:0] tmpQ_5_fu_520_p2;
wire   [8:0] zext_ln3345_3_fu_526_p1;
wire   [8:0] R_6_fu_530_p2;
wire   [8:0] R_5_fu_514_p2;
wire   [8:0] R_7_fu_536_p3;
wire   [0:0] tmp_30_fu_543_p3;
wire   [10:0] R_8_fu_557_p3;
wire   [4:0] tmpQ_6_fu_568_p5;
wire   [4:0] tmpQ_7_fu_578_p2;
wire  signed [11:0] sext_ln3367_2_fu_564_p1;
wire   [11:0] zext_ln3345_4_fu_584_p1;
wire   [4:0] tmpQ_8_fu_594_p2;
wire   [11:0] zext_ln3345_5_fu_600_p1;
wire   [11:0] R_10_fu_604_p2;
wire   [11:0] R_9_fu_588_p2;
wire   [13:0] R_12_fu_632_p3;
wire   [5:0] tmpQ_9_fu_642_p6;
wire   [5:0] tmpQ_10_fu_652_p2;
wire  signed [14:0] sext_ln3367_3_fu_638_p1;
wire   [14:0] zext_ln3345_6_fu_658_p1;
wire   [5:0] tmpQ_11_fu_668_p2;
wire   [14:0] zext_ln3345_7_fu_674_p1;
wire   [14:0] R_14_fu_678_p2;
wire   [14:0] R_13_fu_662_p2;
wire   [14:0] R_15_fu_684_p3;
wire   [0:0] tmp_34_fu_691_p3;
wire   [16:0] R_16_fu_705_p3;
wire   [6:0] tmpQ_12_fu_716_p7;
wire   [6:0] tmpQ_13_fu_728_p2;
wire  signed [17:0] sext_ln3367_4_fu_712_p1;
wire   [17:0] zext_ln3345_8_fu_734_p1;
wire   [6:0] tmpQ_14_fu_744_p2;
wire   [17:0] zext_ln3345_9_fu_750_p1;
wire   [17:0] R_18_fu_754_p2;
wire   [17:0] R_17_fu_738_p2;
wire   [19:0] R_20_fu_781_p3;
wire   [7:0] tmpQ_15_fu_791_p8;
wire   [7:0] tmpQ_16_fu_804_p2;
wire  signed [20:0] sext_ln3367_5_fu_787_p1;
wire   [20:0] zext_ln3345_10_fu_810_p1;
wire   [7:0] tmpQ_17_fu_820_p2;
wire   [20:0] zext_ln3345_11_fu_826_p1;
wire   [20:0] R_22_fu_830_p2;
wire   [20:0] R_21_fu_814_p2;
wire   [22:0] R_24_fu_857_p3;
wire   [8:0] tmpQ_18_fu_867_p9;
wire   [8:0] tmpQ_19_fu_880_p2;
wire  signed [23:0] sext_ln3367_6_fu_863_p1;
wire   [23:0] zext_ln3345_12_fu_886_p1;
wire   [8:0] tmpQ_20_fu_896_p2;
wire   [23:0] zext_ln3345_13_fu_902_p1;
wire   [23:0] R_26_fu_906_p2;
wire   [23:0] R_25_fu_890_p2;
wire   [23:0] R_27_fu_912_p3;
wire   [0:0] tmp_40_fu_919_p3;
wire   [25:0] R_28_fu_933_p3;
wire   [9:0] tmpQ_21_fu_944_p10;
wire   [9:0] tmpQ_22_fu_959_p2;
wire  signed [26:0] sext_ln3367_7_fu_940_p1;
wire   [26:0] zext_ln3345_14_fu_965_p1;
wire   [9:0] tmpQ_23_fu_975_p2;
wire   [26:0] zext_ln3345_15_fu_981_p1;
wire   [26:0] R_30_fu_985_p2;
wire   [26:0] R_29_fu_969_p2;
wire   [28:0] R_32_fu_1012_p3;
wire   [10:0] tmpQ_24_fu_1022_p11;
wire   [10:0] tmpQ_25_fu_1038_p2;
wire  signed [29:0] sext_ln3367_8_fu_1018_p1;
wire   [29:0] zext_ln3345_16_fu_1044_p1;
wire   [10:0] tmpQ_26_fu_1054_p2;
wire   [29:0] zext_ln3345_17_fu_1060_p1;
wire   [29:0] R_34_fu_1064_p2;
wire   [29:0] R_33_fu_1048_p2;
wire   [11:0] tmpQ_27_fu_1097_p12;
wire   [11:0] tmpQ_28_fu_1113_p2;
wire   [31:0] R_36_fu_1091_p3;
wire   [31:0] zext_ln3345_18_fu_1119_p1;
wire   [11:0] tmpQ_29_fu_1129_p2;
wire   [31:0] zext_ln3345_19_fu_1135_p1;
wire   [31:0] R_38_fu_1139_p2;
wire   [31:0] R_37_fu_1123_p2;
wire   [31:0] R_39_fu_1145_p3;
wire   [29:0] trunc_ln3365_fu_1166_p1;
wire   [12:0] tmpQ_30_fu_1177_p13;
wire   [12:0] tmpQ_31_fu_1195_p2;
wire   [31:0] R_40_fu_1170_p3;
wire   [31:0] zext_ln3345_20_fu_1201_p1;
wire   [12:0] tmpQ_32_fu_1211_p2;
wire   [31:0] zext_ln3345_21_fu_1217_p1;
wire   [31:0] R_43_fu_1227_p3;
wire   [0:0] tmp_48_fu_1232_p3;
wire   [29:0] trunc_ln3365_1_fu_1246_p1;
wire   [13:0] tmpQ_33_fu_1257_p14;
wire   [13:0] tmpQ_34_fu_1276_p2;
wire   [31:0] R_44_fu_1250_p3;
wire   [31:0] zext_ln3345_22_fu_1282_p1;
wire   [13:0] tmpQ_35_fu_1292_p2;
wire   [31:0] zext_ln3345_23_fu_1298_p1;
wire   [31:0] R_46_fu_1302_p2;
wire   [31:0] R_45_fu_1286_p2;
wire   [31:0] R_47_fu_1308_p3;
wire   [14:0] tmpQ_36_fu_1340_p15;
wire   [14:0] tmpQ_37_fu_1359_p2;
wire   [31:0] R_48_fu_1334_p3;
wire   [31:0] zext_ln3345_24_fu_1365_p1;
wire   [14:0] tmpQ_38_fu_1375_p2;
wire   [31:0] zext_ln3345_25_fu_1381_p1;
wire   [31:0] R_50_fu_1385_p2;
wire   [31:0] R_49_fu_1369_p2;
wire   [31:0] R_51_fu_1391_p3;
wire   [29:0] trunc_ln3365_3_fu_1412_p1;
wire   [15:0] tmpQ_39_fu_1423_p16;
wire   [15:0] tmpQ_40_fu_1444_p2;
wire   [31:0] R_52_fu_1416_p3;
wire   [31:0] zext_ln3345_26_fu_1450_p1;
wire   [15:0] tmpQ_41_fu_1460_p2;
wire   [31:0] zext_ln3345_27_fu_1466_p1;
wire   [31:0] R_55_fu_1476_p3;
wire   [0:0] tmp_54_fu_1481_p3;
wire   [29:0] trunc_ln3365_4_fu_1495_p1;
wire   [0:0] xor_ln3372_13_fu_1489_p2;
wire   [16:0] tmpQ_42_fu_1506_p17;
wire   [16:0] tmpQ_43_fu_1528_p2;
wire   [31:0] R_56_fu_1499_p3;
wire   [31:0] zext_ln3345_28_fu_1534_p1;
wire   [16:0] tmpQ_44_fu_1544_p2;
wire   [31:0] zext_ln3345_29_fu_1550_p1;
wire   [31:0] R_58_fu_1554_p2;
wire   [31:0] R_57_fu_1538_p2;
wire   [0:0] tmp_56_fu_1560_p3;
wire   [0:0] tmp_57_fu_1568_p3;
wire   [0:0] select_ln3351_fu_1576_p3;
wire   [0:0] xor_ln3372_14_fu_1584_p2;
wire   [15:0] Q_fu_1590_p17;
reg    ap_ce_reg;
reg   [31:0] D_int_reg;
reg   [15:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        D_int_reg <= D;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        R_11_reg_1747 <= R_11_fu_610_p3;
        R_19_reg_1789 <= R_19_fu_760_p3;
        R_23_reg_1814 <= R_23_fu_836_p3;
        R_31_reg_1850 <= R_31_fu_991_p3;
        R_35_reg_1872 <= R_35_fu_1070_p3;
        R_3_reg_1636 <= R_3_fu_334_p3;
        R_41_reg_1907 <= R_41_fu_1205_p2;
        R_42_reg_1912 <= R_42_fu_1221_p2;
        R_53_reg_1954 <= R_53_fu_1454_p2;
        R_54_reg_1959 <= R_54_fu_1470_p2;
        icmp_ln3372_reg_1617 <= icmp_ln3372_fu_228_p2;
        icmp_ln3372_reg_1617_pp0_iter1_reg <= icmp_ln3372_reg_1617;
        icmp_ln3372_reg_1617_pp0_iter2_reg <= icmp_ln3372_reg_1617_pp0_iter1_reg;
        icmp_ln3372_reg_1617_pp0_iter3_reg <= icmp_ln3372_reg_1617_pp0_iter2_reg;
        icmp_ln3372_reg_1617_pp0_iter4_reg <= icmp_ln3372_reg_1617_pp0_iter3_reg;
        icmp_ln3372_reg_1617_pp0_iter5_reg <= icmp_ln3372_reg_1617_pp0_iter4_reg;
        icmp_ln3372_reg_1617_pp0_iter6_reg <= icmp_ln3372_reg_1617_pp0_iter5_reg;
        icmp_ln3372_reg_1617_pp0_iter7_reg <= icmp_ln3372_reg_1617_pp0_iter6_reg;
        icmp_ln3372_reg_1617_pp0_iter8_reg <= icmp_ln3372_reg_1617_pp0_iter7_reg;
        tmp_28_reg_1641 <= R_3_fu_334_p3[32'd5];
        tmp_29_reg_1665 <= {{D_int_reg[27:26]}};
        tmp_31_reg_1670 <= {{D_int_reg[25:24]}};
        tmp_32_reg_1752 <= R_11_fu_610_p3[32'd11];
        tmp_33_reg_1675 <= {{D_int_reg[23:22]}};
        tmp_33_reg_1675_pp0_iter1_reg <= tmp_33_reg_1675;
        tmp_35_reg_1680 <= {{D_int_reg[21:20]}};
        tmp_35_reg_1680_pp0_iter1_reg <= tmp_35_reg_1680;
        tmp_36_reg_1794 <= R_19_fu_760_p3[32'd17];
        tmp_37_reg_1685 <= {{D_int_reg[19:18]}};
        tmp_37_reg_1685_pp0_iter1_reg <= tmp_37_reg_1685;
        tmp_37_reg_1685_pp0_iter2_reg <= tmp_37_reg_1685_pp0_iter1_reg;
        tmp_38_reg_1819 <= R_23_fu_836_p3[32'd20];
        tmp_39_reg_1690 <= {{D_int_reg[17:16]}};
        tmp_39_reg_1690_pp0_iter1_reg <= tmp_39_reg_1690;
        tmp_39_reg_1690_pp0_iter2_reg <= tmp_39_reg_1690_pp0_iter1_reg;
        tmp_39_reg_1690_pp0_iter3_reg <= tmp_39_reg_1690_pp0_iter2_reg;
        tmp_41_reg_1695 <= {{D_int_reg[15:14]}};
        tmp_41_reg_1695_pp0_iter1_reg <= tmp_41_reg_1695;
        tmp_41_reg_1695_pp0_iter2_reg <= tmp_41_reg_1695_pp0_iter1_reg;
        tmp_41_reg_1695_pp0_iter3_reg <= tmp_41_reg_1695_pp0_iter2_reg;
        tmp_42_reg_1855 <= R_31_fu_991_p3[32'd26];
        tmp_43_reg_1700 <= {{D_int_reg[13:12]}};
        tmp_43_reg_1700_pp0_iter1_reg <= tmp_43_reg_1700;
        tmp_43_reg_1700_pp0_iter2_reg <= tmp_43_reg_1700_pp0_iter1_reg;
        tmp_43_reg_1700_pp0_iter3_reg <= tmp_43_reg_1700_pp0_iter2_reg;
        tmp_43_reg_1700_pp0_iter4_reg <= tmp_43_reg_1700_pp0_iter3_reg;
        tmp_44_reg_1877 <= R_35_fu_1070_p3[32'd29];
        tmp_45_reg_1705 <= {{D_int_reg[11:10]}};
        tmp_45_reg_1705_pp0_iter1_reg <= tmp_45_reg_1705;
        tmp_45_reg_1705_pp0_iter2_reg <= tmp_45_reg_1705_pp0_iter1_reg;
        tmp_45_reg_1705_pp0_iter3_reg <= tmp_45_reg_1705_pp0_iter2_reg;
        tmp_45_reg_1705_pp0_iter4_reg <= tmp_45_reg_1705_pp0_iter3_reg;
        tmp_45_reg_1705_pp0_iter5_reg <= tmp_45_reg_1705_pp0_iter4_reg;
        tmp_46_reg_1893 <= R_39_fu_1145_p3[32'd31];
        tmp_47_reg_1710 <= {{D_int_reg[9:8]}};
        tmp_47_reg_1710_pp0_iter1_reg <= tmp_47_reg_1710;
        tmp_47_reg_1710_pp0_iter2_reg <= tmp_47_reg_1710_pp0_iter1_reg;
        tmp_47_reg_1710_pp0_iter3_reg <= tmp_47_reg_1710_pp0_iter2_reg;
        tmp_47_reg_1710_pp0_iter4_reg <= tmp_47_reg_1710_pp0_iter3_reg;
        tmp_47_reg_1710_pp0_iter5_reg <= tmp_47_reg_1710_pp0_iter4_reg;
        tmp_49_reg_1715 <= {{D_int_reg[7:6]}};
        tmp_49_reg_1715_pp0_iter1_reg <= tmp_49_reg_1715;
        tmp_49_reg_1715_pp0_iter2_reg <= tmp_49_reg_1715_pp0_iter1_reg;
        tmp_49_reg_1715_pp0_iter3_reg <= tmp_49_reg_1715_pp0_iter2_reg;
        tmp_49_reg_1715_pp0_iter4_reg <= tmp_49_reg_1715_pp0_iter3_reg;
        tmp_49_reg_1715_pp0_iter5_reg <= tmp_49_reg_1715_pp0_iter4_reg;
        tmp_49_reg_1715_pp0_iter6_reg <= tmp_49_reg_1715_pp0_iter5_reg;
        tmp_50_reg_1925 <= R_47_fu_1308_p3[32'd31];
        tmp_51_reg_1720 <= {{D_int_reg[5:4]}};
        tmp_51_reg_1720_pp0_iter1_reg <= tmp_51_reg_1720;
        tmp_51_reg_1720_pp0_iter2_reg <= tmp_51_reg_1720_pp0_iter1_reg;
        tmp_51_reg_1720_pp0_iter3_reg <= tmp_51_reg_1720_pp0_iter2_reg;
        tmp_51_reg_1720_pp0_iter4_reg <= tmp_51_reg_1720_pp0_iter3_reg;
        tmp_51_reg_1720_pp0_iter5_reg <= tmp_51_reg_1720_pp0_iter4_reg;
        tmp_51_reg_1720_pp0_iter6_reg <= tmp_51_reg_1720_pp0_iter5_reg;
        tmp_51_reg_1720_pp0_iter7_reg <= tmp_51_reg_1720_pp0_iter6_reg;
        tmp_52_reg_1943 <= R_51_fu_1391_p3[32'd31];
        tmp_53_reg_1725 <= {{D_int_reg[3:2]}};
        tmp_53_reg_1725_pp0_iter1_reg <= tmp_53_reg_1725;
        tmp_53_reg_1725_pp0_iter2_reg <= tmp_53_reg_1725_pp0_iter1_reg;
        tmp_53_reg_1725_pp0_iter3_reg <= tmp_53_reg_1725_pp0_iter2_reg;
        tmp_53_reg_1725_pp0_iter4_reg <= tmp_53_reg_1725_pp0_iter3_reg;
        tmp_53_reg_1725_pp0_iter5_reg <= tmp_53_reg_1725_pp0_iter4_reg;
        tmp_53_reg_1725_pp0_iter6_reg <= tmp_53_reg_1725_pp0_iter5_reg;
        tmp_53_reg_1725_pp0_iter7_reg <= tmp_53_reg_1725_pp0_iter6_reg;
        tmp_55_reg_1612 <= tmp_55_fu_214_p1;
        tmp_55_reg_1612_pp0_iter1_reg <= tmp_55_reg_1612;
        tmp_55_reg_1612_pp0_iter2_reg <= tmp_55_reg_1612_pp0_iter1_reg;
        tmp_55_reg_1612_pp0_iter3_reg <= tmp_55_reg_1612_pp0_iter2_reg;
        tmp_55_reg_1612_pp0_iter4_reg <= tmp_55_reg_1612_pp0_iter3_reg;
        tmp_55_reg_1612_pp0_iter5_reg <= tmp_55_reg_1612_pp0_iter4_reg;
        tmp_55_reg_1612_pp0_iter6_reg <= tmp_55_reg_1612_pp0_iter5_reg;
        tmp_55_reg_1612_pp0_iter7_reg <= tmp_55_reg_1612_pp0_iter6_reg;
        tmp_55_reg_1612_pp0_iter8_reg <= tmp_55_reg_1612_pp0_iter7_reg;
        trunc_ln3365_2_reg_1938 <= trunc_ln3365_2_fu_1330_p1;
        xor_ln3372_10_reg_1917 <= xor_ln3372_10_fu_1240_p2;
        xor_ln3372_10_reg_1917_pp0_iter8_reg <= xor_ln3372_10_reg_1917;
        xor_ln3372_11_reg_1930 <= xor_ln3372_11_fu_1324_p2;
        xor_ln3372_11_reg_1930_pp0_iter8_reg <= xor_ln3372_11_reg_1930;
        xor_ln3372_12_reg_1948 <= xor_ln3372_12_fu_1406_p2;
        xor_ln3372_1_reg_1730 <= xor_ln3372_1_fu_551_p2;
        xor_ln3372_1_reg_1730_pp0_iter2_reg <= xor_ln3372_1_reg_1730;
        xor_ln3372_1_reg_1730_pp0_iter3_reg <= xor_ln3372_1_reg_1730_pp0_iter2_reg;
        xor_ln3372_1_reg_1730_pp0_iter4_reg <= xor_ln3372_1_reg_1730_pp0_iter3_reg;
        xor_ln3372_1_reg_1730_pp0_iter5_reg <= xor_ln3372_1_reg_1730_pp0_iter4_reg;
        xor_ln3372_1_reg_1730_pp0_iter6_reg <= xor_ln3372_1_reg_1730_pp0_iter5_reg;
        xor_ln3372_1_reg_1730_pp0_iter7_reg <= xor_ln3372_1_reg_1730_pp0_iter6_reg;
        xor_ln3372_1_reg_1730_pp0_iter8_reg <= xor_ln3372_1_reg_1730_pp0_iter7_reg;
        xor_ln3372_2_reg_1757 <= xor_ln3372_2_fu_626_p2;
        xor_ln3372_2_reg_1757_pp0_iter2_reg <= xor_ln3372_2_reg_1757;
        xor_ln3372_2_reg_1757_pp0_iter3_reg <= xor_ln3372_2_reg_1757_pp0_iter2_reg;
        xor_ln3372_2_reg_1757_pp0_iter4_reg <= xor_ln3372_2_reg_1757_pp0_iter3_reg;
        xor_ln3372_2_reg_1757_pp0_iter5_reg <= xor_ln3372_2_reg_1757_pp0_iter4_reg;
        xor_ln3372_2_reg_1757_pp0_iter6_reg <= xor_ln3372_2_reg_1757_pp0_iter5_reg;
        xor_ln3372_2_reg_1757_pp0_iter7_reg <= xor_ln3372_2_reg_1757_pp0_iter6_reg;
        xor_ln3372_2_reg_1757_pp0_iter8_reg <= xor_ln3372_2_reg_1757_pp0_iter7_reg;
        xor_ln3372_3_reg_1774 <= xor_ln3372_3_fu_699_p2;
        xor_ln3372_3_reg_1774_pp0_iter3_reg <= xor_ln3372_3_reg_1774;
        xor_ln3372_3_reg_1774_pp0_iter4_reg <= xor_ln3372_3_reg_1774_pp0_iter3_reg;
        xor_ln3372_3_reg_1774_pp0_iter5_reg <= xor_ln3372_3_reg_1774_pp0_iter4_reg;
        xor_ln3372_3_reg_1774_pp0_iter6_reg <= xor_ln3372_3_reg_1774_pp0_iter5_reg;
        xor_ln3372_3_reg_1774_pp0_iter7_reg <= xor_ln3372_3_reg_1774_pp0_iter6_reg;
        xor_ln3372_3_reg_1774_pp0_iter8_reg <= xor_ln3372_3_reg_1774_pp0_iter7_reg;
        xor_ln3372_4_reg_1800 <= xor_ln3372_4_fu_776_p2;
        xor_ln3372_4_reg_1800_pp0_iter4_reg <= xor_ln3372_4_reg_1800;
        xor_ln3372_4_reg_1800_pp0_iter5_reg <= xor_ln3372_4_reg_1800_pp0_iter4_reg;
        xor_ln3372_4_reg_1800_pp0_iter6_reg <= xor_ln3372_4_reg_1800_pp0_iter5_reg;
        xor_ln3372_4_reg_1800_pp0_iter7_reg <= xor_ln3372_4_reg_1800_pp0_iter6_reg;
        xor_ln3372_4_reg_1800_pp0_iter8_reg <= xor_ln3372_4_reg_1800_pp0_iter7_reg;
        xor_ln3372_5_reg_1824 <= xor_ln3372_5_fu_851_p2;
        xor_ln3372_5_reg_1824_pp0_iter4_reg <= xor_ln3372_5_reg_1824;
        xor_ln3372_5_reg_1824_pp0_iter5_reg <= xor_ln3372_5_reg_1824_pp0_iter4_reg;
        xor_ln3372_5_reg_1824_pp0_iter6_reg <= xor_ln3372_5_reg_1824_pp0_iter5_reg;
        xor_ln3372_5_reg_1824_pp0_iter7_reg <= xor_ln3372_5_reg_1824_pp0_iter6_reg;
        xor_ln3372_5_reg_1824_pp0_iter8_reg <= xor_ln3372_5_reg_1824_pp0_iter7_reg;
        xor_ln3372_6_reg_1838 <= xor_ln3372_6_fu_927_p2;
        xor_ln3372_6_reg_1838_pp0_iter5_reg <= xor_ln3372_6_reg_1838;
        xor_ln3372_6_reg_1838_pp0_iter6_reg <= xor_ln3372_6_reg_1838_pp0_iter5_reg;
        xor_ln3372_6_reg_1838_pp0_iter7_reg <= xor_ln3372_6_reg_1838_pp0_iter6_reg;
        xor_ln3372_6_reg_1838_pp0_iter8_reg <= xor_ln3372_6_reg_1838_pp0_iter7_reg;
        xor_ln3372_7_reg_1861 <= xor_ln3372_7_fu_1007_p2;
        xor_ln3372_7_reg_1861_pp0_iter6_reg <= xor_ln3372_7_reg_1861;
        xor_ln3372_7_reg_1861_pp0_iter7_reg <= xor_ln3372_7_reg_1861_pp0_iter6_reg;
        xor_ln3372_7_reg_1861_pp0_iter8_reg <= xor_ln3372_7_reg_1861_pp0_iter7_reg;
        xor_ln3372_8_reg_1882 <= xor_ln3372_8_fu_1085_p2;
        xor_ln3372_8_reg_1882_pp0_iter6_reg <= xor_ln3372_8_reg_1882;
        xor_ln3372_8_reg_1882_pp0_iter7_reg <= xor_ln3372_8_reg_1882_pp0_iter6_reg;
        xor_ln3372_8_reg_1882_pp0_iter8_reg <= xor_ln3372_8_reg_1882_pp0_iter7_reg;
        xor_ln3372_9_reg_1898 <= xor_ln3372_9_fu_1160_p2;
        xor_ln3372_9_reg_1898_pp0_iter7_reg <= xor_ln3372_9_reg_1898;
        xor_ln3372_9_reg_1898_pp0_iter8_reg <= xor_ln3372_9_reg_1898_pp0_iter7_reg;
        xor_ln3372_reg_1646 <= xor_ln3372_fu_350_p2;
        xor_ln3372_reg_1646_pp0_iter1_reg <= xor_ln3372_reg_1646;
        xor_ln3372_reg_1646_pp0_iter2_reg <= xor_ln3372_reg_1646_pp0_iter1_reg;
        xor_ln3372_reg_1646_pp0_iter3_reg <= xor_ln3372_reg_1646_pp0_iter2_reg;
        xor_ln3372_reg_1646_pp0_iter4_reg <= xor_ln3372_reg_1646_pp0_iter3_reg;
        xor_ln3372_reg_1646_pp0_iter5_reg <= xor_ln3372_reg_1646_pp0_iter4_reg;
        xor_ln3372_reg_1646_pp0_iter6_reg <= xor_ln3372_reg_1646_pp0_iter5_reg;
        xor_ln3372_reg_1646_pp0_iter7_reg <= xor_ln3372_reg_1646_pp0_iter6_reg;
        xor_ln3372_reg_1646_pp0_iter8_reg <= xor_ln3372_reg_1646_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= Q_fu_1590_p17;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = Q_fu_1590_p17;
    end else begin
        ap_return = 'bx;
    end
end

assign Q_fu_1590_p17 = {{{{{{{{{{{{{{{{icmp_ln3372_reg_1617_pp0_iter8_reg}, {xor_ln3372_reg_1646_pp0_iter8_reg}}, {xor_ln3372_1_reg_1730_pp0_iter8_reg}}, {xor_ln3372_2_reg_1757_pp0_iter8_reg}}, {xor_ln3372_3_reg_1774_pp0_iter8_reg}}, {xor_ln3372_4_reg_1800_pp0_iter8_reg}}, {xor_ln3372_5_reg_1824_pp0_iter8_reg}}, {xor_ln3372_6_reg_1838_pp0_iter8_reg}}, {xor_ln3372_7_reg_1861_pp0_iter8_reg}}, {xor_ln3372_8_reg_1882_pp0_iter8_reg}}, {xor_ln3372_9_reg_1898_pp0_iter8_reg}}, {xor_ln3372_10_reg_1917_pp0_iter8_reg}}, {xor_ln3372_11_reg_1930_pp0_iter8_reg}}, {xor_ln3372_12_reg_1948}}, {xor_ln3372_13_fu_1489_p2}}, {xor_ln3372_14_fu_1584_p2}};

assign R_10_fu_604_p2 = ($signed(sext_ln3367_2_fu_564_p1) + $signed(zext_ln3345_5_fu_600_p1));

assign R_11_fu_610_p3 = ((tmp_30_fu_543_p3[0:0] == 1'b1) ? R_10_fu_604_p2 : R_9_fu_588_p2);

assign R_12_fu_632_p3 = {{R_11_reg_1747}, {tmp_33_reg_1675_pp0_iter1_reg}};

assign R_13_fu_662_p2 = ($signed(sext_ln3367_3_fu_638_p1) - $signed(zext_ln3345_6_fu_658_p1));

assign R_14_fu_678_p2 = ($signed(sext_ln3367_3_fu_638_p1) + $signed(zext_ln3345_7_fu_674_p1));

assign R_15_fu_684_p3 = ((tmp_32_reg_1752[0:0] == 1'b1) ? R_14_fu_678_p2 : R_13_fu_662_p2);

assign R_16_fu_705_p3 = {{R_15_fu_684_p3}, {tmp_35_reg_1680_pp0_iter1_reg}};

assign R_17_fu_738_p2 = ($signed(sext_ln3367_4_fu_712_p1) - $signed(zext_ln3345_8_fu_734_p1));

assign R_18_fu_754_p2 = ($signed(sext_ln3367_4_fu_712_p1) + $signed(zext_ln3345_9_fu_750_p1));

assign R_19_fu_760_p3 = ((tmp_34_fu_691_p3[0:0] == 1'b1) ? R_18_fu_754_p2 : R_17_fu_738_p2);

assign R_1_fu_312_p2 = ($signed(sext_ln3367_fu_290_p1) - $signed(zext_ln3345_fu_308_p1));

assign R_20_fu_781_p3 = {{R_19_reg_1789}, {tmp_37_reg_1685_pp0_iter2_reg}};

assign R_21_fu_814_p2 = ($signed(sext_ln3367_5_fu_787_p1) - $signed(zext_ln3345_10_fu_810_p1));

assign R_22_fu_830_p2 = ($signed(sext_ln3367_5_fu_787_p1) + $signed(zext_ln3345_11_fu_826_p1));

assign R_23_fu_836_p3 = ((tmp_36_reg_1794[0:0] == 1'b1) ? R_22_fu_830_p2 : R_21_fu_814_p2);

assign R_24_fu_857_p3 = {{R_23_reg_1814}, {tmp_39_reg_1690_pp0_iter3_reg}};

assign R_25_fu_890_p2 = ($signed(sext_ln3367_6_fu_863_p1) - $signed(zext_ln3345_12_fu_886_p1));

assign R_26_fu_906_p2 = ($signed(sext_ln3367_6_fu_863_p1) + $signed(zext_ln3345_13_fu_902_p1));

assign R_27_fu_912_p3 = ((tmp_38_reg_1819[0:0] == 1'b1) ? R_26_fu_906_p2 : R_25_fu_890_p2);

assign R_28_fu_933_p3 = {{R_27_fu_912_p3}, {tmp_41_reg_1695_pp0_iter3_reg}};

assign R_29_fu_969_p2 = ($signed(sext_ln3367_7_fu_940_p1) - $signed(zext_ln3345_14_fu_965_p1));

assign R_2_fu_328_p2 = ($signed(sext_ln3367_fu_290_p1) + $signed(zext_ln3345_1_fu_324_p1));

assign R_30_fu_985_p2 = ($signed(sext_ln3367_7_fu_940_p1) + $signed(zext_ln3345_15_fu_981_p1));

assign R_31_fu_991_p3 = ((tmp_40_fu_919_p3[0:0] == 1'b1) ? R_30_fu_985_p2 : R_29_fu_969_p2);

assign R_32_fu_1012_p3 = {{R_31_reg_1850}, {tmp_43_reg_1700_pp0_iter4_reg}};

assign R_33_fu_1048_p2 = ($signed(sext_ln3367_8_fu_1018_p1) - $signed(zext_ln3345_16_fu_1044_p1));

assign R_34_fu_1064_p2 = ($signed(sext_ln3367_8_fu_1018_p1) + $signed(zext_ln3345_17_fu_1060_p1));

assign R_35_fu_1070_p3 = ((tmp_42_reg_1855[0:0] == 1'b1) ? R_34_fu_1064_p2 : R_33_fu_1048_p2);

assign R_36_fu_1091_p3 = {{R_35_reg_1872}, {tmp_45_reg_1705_pp0_iter5_reg}};

assign R_37_fu_1123_p2 = (R_36_fu_1091_p3 - zext_ln3345_18_fu_1119_p1);

assign R_38_fu_1139_p2 = (R_36_fu_1091_p3 + zext_ln3345_19_fu_1135_p1);

assign R_39_fu_1145_p3 = ((tmp_44_reg_1877[0:0] == 1'b1) ? R_38_fu_1139_p2 : R_37_fu_1123_p2);

assign R_3_fu_334_p3 = ((icmp_ln3372_fu_228_p2[0:0] == 1'b1) ? R_1_fu_312_p2 : R_2_fu_328_p2);

assign R_40_fu_1170_p3 = {{trunc_ln3365_fu_1166_p1}, {tmp_47_reg_1710_pp0_iter5_reg}};

assign R_41_fu_1205_p2 = (R_40_fu_1170_p3 - zext_ln3345_20_fu_1201_p1);

assign R_42_fu_1221_p2 = (R_40_fu_1170_p3 + zext_ln3345_21_fu_1217_p1);

assign R_43_fu_1227_p3 = ((tmp_46_reg_1893[0:0] == 1'b1) ? R_42_reg_1912 : R_41_reg_1907);

assign R_44_fu_1250_p3 = {{trunc_ln3365_1_fu_1246_p1}, {tmp_49_reg_1715_pp0_iter6_reg}};

assign R_45_fu_1286_p2 = (R_44_fu_1250_p3 - zext_ln3345_22_fu_1282_p1);

assign R_46_fu_1302_p2 = (R_44_fu_1250_p3 + zext_ln3345_23_fu_1298_p1);

assign R_47_fu_1308_p3 = ((tmp_48_fu_1232_p3[0:0] == 1'b1) ? R_46_fu_1302_p2 : R_45_fu_1286_p2);

assign R_48_fu_1334_p3 = {{trunc_ln3365_2_reg_1938}, {tmp_51_reg_1720_pp0_iter7_reg}};

assign R_49_fu_1369_p2 = (R_48_fu_1334_p3 - zext_ln3345_24_fu_1365_p1);

assign R_4_fu_486_p3 = {{R_3_reg_1636}, {tmp_29_reg_1665}};

assign R_50_fu_1385_p2 = (R_48_fu_1334_p3 + zext_ln3345_25_fu_1381_p1);

assign R_51_fu_1391_p3 = ((tmp_50_reg_1925[0:0] == 1'b1) ? R_50_fu_1385_p2 : R_49_fu_1369_p2);

assign R_52_fu_1416_p3 = {{trunc_ln3365_3_fu_1412_p1}, {tmp_53_reg_1725_pp0_iter7_reg}};

assign R_53_fu_1454_p2 = (R_52_fu_1416_p3 - zext_ln3345_26_fu_1450_p1);

assign R_54_fu_1470_p2 = (R_52_fu_1416_p3 + zext_ln3345_27_fu_1466_p1);

assign R_55_fu_1476_p3 = ((tmp_52_reg_1943[0:0] == 1'b1) ? R_54_reg_1959 : R_53_reg_1954);

assign R_56_fu_1499_p3 = {{trunc_ln3365_4_fu_1495_p1}, {tmp_55_reg_1612_pp0_iter8_reg}};

assign R_57_fu_1538_p2 = (R_56_fu_1499_p3 - zext_ln3345_28_fu_1534_p1);

assign R_58_fu_1554_p2 = (R_56_fu_1499_p3 + zext_ln3345_29_fu_1550_p1);

assign R_5_fu_514_p2 = ($signed(sext_ln3367_1_fu_492_p1) - $signed(zext_ln3345_2_fu_510_p1));

assign R_6_fu_530_p2 = ($signed(sext_ln3367_1_fu_492_p1) + $signed(zext_ln3345_3_fu_526_p1));

assign R_7_fu_536_p3 = ((tmp_28_reg_1641[0:0] == 1'b1) ? R_6_fu_530_p2 : R_5_fu_514_p2);

assign R_8_fu_557_p3 = {{R_7_fu_536_p3}, {tmp_31_reg_1670}};

assign R_9_fu_588_p2 = ($signed(sext_ln3367_2_fu_564_p1) - $signed(zext_ln3345_4_fu_584_p1));

assign R_fu_282_p3 = {{tmp_fu_272_p4}, {tmp_27_fu_234_p4}};

assign and_ln_fu_254_p3 = {{tmp_8_fu_244_p4}, {2'd0}};

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign icmp_ln3372_fu_228_p2 = ((tmp_26_fu_218_p4 != 2'd0) ? 1'b1 : 1'b0);

assign select_ln3351_fu_1576_p3 = ((tmp_54_fu_1481_p3[0:0] == 1'b1) ? tmp_56_fu_1560_p3 : tmp_57_fu_1568_p3);

assign sext_ln3367_1_fu_492_p1 = $signed(R_4_fu_486_p3);

assign sext_ln3367_2_fu_564_p1 = $signed(R_8_fu_557_p3);

assign sext_ln3367_3_fu_638_p1 = $signed(R_12_fu_632_p3);

assign sext_ln3367_4_fu_712_p1 = $signed(R_16_fu_705_p3);

assign sext_ln3367_5_fu_787_p1 = $signed(R_20_fu_781_p3);

assign sext_ln3367_6_fu_863_p1 = $signed(R_24_fu_857_p3);

assign sext_ln3367_7_fu_940_p1 = $signed(R_28_fu_933_p3);

assign sext_ln3367_8_fu_1018_p1 = $signed(R_32_fu_1012_p3);

assign sext_ln3367_fu_290_p1 = $signed(R_fu_282_p3);

assign tmpQ_10_fu_652_p2 = (tmpQ_9_fu_642_p6 | 6'd1);

assign tmpQ_11_fu_668_p2 = (tmpQ_9_fu_642_p6 | 6'd3);

assign tmpQ_12_fu_716_p7 = {{{{{{icmp_ln3372_reg_1617_pp0_iter1_reg}, {xor_ln3372_reg_1646_pp0_iter1_reg}}, {xor_ln3372_1_reg_1730}}, {xor_ln3372_2_reg_1757}}, {xor_ln3372_3_fu_699_p2}}, {2'd0}};

assign tmpQ_13_fu_728_p2 = (tmpQ_12_fu_716_p7 | 7'd1);

assign tmpQ_14_fu_744_p2 = (tmpQ_12_fu_716_p7 | 7'd3);

assign tmpQ_15_fu_791_p8 = {{{{{{{icmp_ln3372_reg_1617_pp0_iter2_reg}, {xor_ln3372_reg_1646_pp0_iter2_reg}}, {xor_ln3372_1_reg_1730_pp0_iter2_reg}}, {xor_ln3372_2_reg_1757_pp0_iter2_reg}}, {xor_ln3372_3_reg_1774}}, {xor_ln3372_4_fu_776_p2}}, {2'd0}};

assign tmpQ_16_fu_804_p2 = (tmpQ_15_fu_791_p8 | 8'd1);

assign tmpQ_17_fu_820_p2 = (tmpQ_15_fu_791_p8 | 8'd3);

assign tmpQ_18_fu_867_p9 = {{{{{{{{icmp_ln3372_reg_1617_pp0_iter3_reg}, {xor_ln3372_reg_1646_pp0_iter3_reg}}, {xor_ln3372_1_reg_1730_pp0_iter3_reg}}, {xor_ln3372_2_reg_1757_pp0_iter3_reg}}, {xor_ln3372_3_reg_1774_pp0_iter3_reg}}, {xor_ln3372_4_reg_1800}}, {xor_ln3372_5_reg_1824}}, {2'd0}};

assign tmpQ_19_fu_880_p2 = (tmpQ_18_fu_867_p9 | 9'd1);

assign tmpQ_1_fu_302_p2 = (tmpQ_fu_294_p3 | 3'd1);

assign tmpQ_20_fu_896_p2 = (tmpQ_18_fu_867_p9 | 9'd3);

assign tmpQ_21_fu_944_p10 = {{{{{{{{{icmp_ln3372_reg_1617_pp0_iter3_reg}, {xor_ln3372_reg_1646_pp0_iter3_reg}}, {xor_ln3372_1_reg_1730_pp0_iter3_reg}}, {xor_ln3372_2_reg_1757_pp0_iter3_reg}}, {xor_ln3372_3_reg_1774_pp0_iter3_reg}}, {xor_ln3372_4_reg_1800}}, {xor_ln3372_5_reg_1824}}, {xor_ln3372_6_fu_927_p2}}, {2'd0}};

assign tmpQ_22_fu_959_p2 = (tmpQ_21_fu_944_p10 | 10'd1);

assign tmpQ_23_fu_975_p2 = (tmpQ_21_fu_944_p10 | 10'd3);

assign tmpQ_24_fu_1022_p11 = {{{{{{{{{{icmp_ln3372_reg_1617_pp0_iter4_reg}, {xor_ln3372_reg_1646_pp0_iter4_reg}}, {xor_ln3372_1_reg_1730_pp0_iter4_reg}}, {xor_ln3372_2_reg_1757_pp0_iter4_reg}}, {xor_ln3372_3_reg_1774_pp0_iter4_reg}}, {xor_ln3372_4_reg_1800_pp0_iter4_reg}}, {xor_ln3372_5_reg_1824_pp0_iter4_reg}}, {xor_ln3372_6_reg_1838}}, {xor_ln3372_7_fu_1007_p2}}, {2'd0}};

assign tmpQ_25_fu_1038_p2 = (tmpQ_24_fu_1022_p11 | 11'd1);

assign tmpQ_26_fu_1054_p2 = (tmpQ_24_fu_1022_p11 | 11'd3);

assign tmpQ_27_fu_1097_p12 = {{{{{{{{{{{icmp_ln3372_reg_1617_pp0_iter5_reg}, {xor_ln3372_reg_1646_pp0_iter5_reg}}, {xor_ln3372_1_reg_1730_pp0_iter5_reg}}, {xor_ln3372_2_reg_1757_pp0_iter5_reg}}, {xor_ln3372_3_reg_1774_pp0_iter5_reg}}, {xor_ln3372_4_reg_1800_pp0_iter5_reg}}, {xor_ln3372_5_reg_1824_pp0_iter5_reg}}, {xor_ln3372_6_reg_1838_pp0_iter5_reg}}, {xor_ln3372_7_reg_1861}}, {xor_ln3372_8_reg_1882}}, {2'd0}};

assign tmpQ_28_fu_1113_p2 = (tmpQ_27_fu_1097_p12 | 12'd1);

assign tmpQ_29_fu_1129_p2 = (tmpQ_27_fu_1097_p12 | 12'd3);

assign tmpQ_2_fu_318_p2 = (tmpQ_fu_294_p3 | 3'd3);

assign tmpQ_30_fu_1177_p13 = {{{{{{{{{{{{icmp_ln3372_reg_1617_pp0_iter5_reg}, {xor_ln3372_reg_1646_pp0_iter5_reg}}, {xor_ln3372_1_reg_1730_pp0_iter5_reg}}, {xor_ln3372_2_reg_1757_pp0_iter5_reg}}, {xor_ln3372_3_reg_1774_pp0_iter5_reg}}, {xor_ln3372_4_reg_1800_pp0_iter5_reg}}, {xor_ln3372_5_reg_1824_pp0_iter5_reg}}, {xor_ln3372_6_reg_1838_pp0_iter5_reg}}, {xor_ln3372_7_reg_1861}}, {xor_ln3372_8_reg_1882}}, {xor_ln3372_9_fu_1160_p2}}, {2'd0}};

assign tmpQ_31_fu_1195_p2 = (tmpQ_30_fu_1177_p13 | 13'd1);

assign tmpQ_32_fu_1211_p2 = (tmpQ_30_fu_1177_p13 | 13'd3);

assign tmpQ_33_fu_1257_p14 = {{{{{{{{{{{{{icmp_ln3372_reg_1617_pp0_iter6_reg}, {xor_ln3372_reg_1646_pp0_iter6_reg}}, {xor_ln3372_1_reg_1730_pp0_iter6_reg}}, {xor_ln3372_2_reg_1757_pp0_iter6_reg}}, {xor_ln3372_3_reg_1774_pp0_iter6_reg}}, {xor_ln3372_4_reg_1800_pp0_iter6_reg}}, {xor_ln3372_5_reg_1824_pp0_iter6_reg}}, {xor_ln3372_6_reg_1838_pp0_iter6_reg}}, {xor_ln3372_7_reg_1861_pp0_iter6_reg}}, {xor_ln3372_8_reg_1882_pp0_iter6_reg}}, {xor_ln3372_9_reg_1898}}, {xor_ln3372_10_fu_1240_p2}}, {2'd0}};

assign tmpQ_34_fu_1276_p2 = (tmpQ_33_fu_1257_p14 | 14'd1);

assign tmpQ_35_fu_1292_p2 = (tmpQ_33_fu_1257_p14 | 14'd3);

assign tmpQ_36_fu_1340_p15 = {{{{{{{{{{{{{{icmp_ln3372_reg_1617_pp0_iter7_reg}, {xor_ln3372_reg_1646_pp0_iter7_reg}}, {xor_ln3372_1_reg_1730_pp0_iter7_reg}}, {xor_ln3372_2_reg_1757_pp0_iter7_reg}}, {xor_ln3372_3_reg_1774_pp0_iter7_reg}}, {xor_ln3372_4_reg_1800_pp0_iter7_reg}}, {xor_ln3372_5_reg_1824_pp0_iter7_reg}}, {xor_ln3372_6_reg_1838_pp0_iter7_reg}}, {xor_ln3372_7_reg_1861_pp0_iter7_reg}}, {xor_ln3372_8_reg_1882_pp0_iter7_reg}}, {xor_ln3372_9_reg_1898_pp0_iter7_reg}}, {xor_ln3372_10_reg_1917}}, {xor_ln3372_11_reg_1930}}, {2'd0}};

assign tmpQ_37_fu_1359_p2 = (tmpQ_36_fu_1340_p15 | 15'd1);

assign tmpQ_38_fu_1375_p2 = (tmpQ_36_fu_1340_p15 | 15'd3);

assign tmpQ_39_fu_1423_p16 = {{{{{{{{{{{{{{{icmp_ln3372_reg_1617_pp0_iter7_reg}, {xor_ln3372_reg_1646_pp0_iter7_reg}}, {xor_ln3372_1_reg_1730_pp0_iter7_reg}}, {xor_ln3372_2_reg_1757_pp0_iter7_reg}}, {xor_ln3372_3_reg_1774_pp0_iter7_reg}}, {xor_ln3372_4_reg_1800_pp0_iter7_reg}}, {xor_ln3372_5_reg_1824_pp0_iter7_reg}}, {xor_ln3372_6_reg_1838_pp0_iter7_reg}}, {xor_ln3372_7_reg_1861_pp0_iter7_reg}}, {xor_ln3372_8_reg_1882_pp0_iter7_reg}}, {xor_ln3372_9_reg_1898_pp0_iter7_reg}}, {xor_ln3372_10_reg_1917}}, {xor_ln3372_11_reg_1930}}, {xor_ln3372_12_fu_1406_p2}}, {2'd0}};

assign tmpQ_3_fu_496_p4 = {{{icmp_ln3372_reg_1617}, {xor_ln3372_reg_1646}}, {2'd0}};

assign tmpQ_40_fu_1444_p2 = (tmpQ_39_fu_1423_p16 | 16'd1);

assign tmpQ_41_fu_1460_p2 = (tmpQ_39_fu_1423_p16 | 16'd3);

assign tmpQ_42_fu_1506_p17 = {{{{{{{{{{{{{{{{icmp_ln3372_reg_1617_pp0_iter8_reg}, {xor_ln3372_reg_1646_pp0_iter8_reg}}, {xor_ln3372_1_reg_1730_pp0_iter8_reg}}, {xor_ln3372_2_reg_1757_pp0_iter8_reg}}, {xor_ln3372_3_reg_1774_pp0_iter8_reg}}, {xor_ln3372_4_reg_1800_pp0_iter8_reg}}, {xor_ln3372_5_reg_1824_pp0_iter8_reg}}, {xor_ln3372_6_reg_1838_pp0_iter8_reg}}, {xor_ln3372_7_reg_1861_pp0_iter8_reg}}, {xor_ln3372_8_reg_1882_pp0_iter8_reg}}, {xor_ln3372_9_reg_1898_pp0_iter8_reg}}, {xor_ln3372_10_reg_1917_pp0_iter8_reg}}, {xor_ln3372_11_reg_1930_pp0_iter8_reg}}, {xor_ln3372_12_reg_1948}}, {xor_ln3372_13_fu_1489_p2}}, {2'd0}};

assign tmpQ_43_fu_1528_p2 = (tmpQ_42_fu_1506_p17 | 17'd1);

assign tmpQ_44_fu_1544_p2 = (tmpQ_42_fu_1506_p17 | 17'd3);

assign tmpQ_4_fu_504_p2 = (tmpQ_3_fu_496_p4 | 4'd1);

assign tmpQ_5_fu_520_p2 = (tmpQ_3_fu_496_p4 | 4'd3);

assign tmpQ_6_fu_568_p5 = {{{{icmp_ln3372_reg_1617}, {xor_ln3372_reg_1646}}, {xor_ln3372_1_fu_551_p2}}, {2'd0}};

assign tmpQ_7_fu_578_p2 = (tmpQ_6_fu_568_p5 | 5'd1);

assign tmpQ_8_fu_594_p2 = (tmpQ_6_fu_568_p5 | 5'd3);

assign tmpQ_9_fu_642_p6 = {{{{{icmp_ln3372_reg_1617_pp0_iter1_reg}, {xor_ln3372_reg_1646_pp0_iter1_reg}}, {xor_ln3372_1_reg_1730}}, {xor_ln3372_2_reg_1757}}, {2'd0}};

assign tmpQ_fu_294_p3 = {{icmp_ln3372_fu_228_p2}, {2'd0}};

assign tmpR_fu_266_p2 = ($signed(zext_ln3364_fu_262_p1) + $signed(5'd28));

assign tmp_26_fu_218_p4 = {{D_int_reg[31:30]}};

assign tmp_27_fu_234_p4 = {{D_int_reg[29:28]}};

assign tmp_28_fu_342_p3 = R_3_fu_334_p3[32'd5];

assign tmp_30_fu_543_p3 = R_7_fu_536_p3[32'd8];

assign tmp_32_fu_618_p3 = R_11_fu_610_p3[32'd11];

assign tmp_34_fu_691_p3 = R_15_fu_684_p3[32'd14];

assign tmp_38_fu_843_p3 = R_23_fu_836_p3[32'd20];

assign tmp_40_fu_919_p3 = R_27_fu_912_p3[32'd23];

assign tmp_44_fu_1077_p3 = R_35_fu_1070_p3[32'd29];

assign tmp_46_fu_1152_p3 = R_39_fu_1145_p3[32'd31];

assign tmp_48_fu_1232_p3 = R_43_fu_1227_p3[32'd31];

assign tmp_50_fu_1316_p3 = R_47_fu_1308_p3[32'd31];

assign tmp_52_fu_1398_p3 = R_51_fu_1391_p3[32'd31];

assign tmp_54_fu_1481_p3 = R_55_fu_1476_p3[32'd31];

assign tmp_55_fu_214_p1 = D_int_reg[1:0];

assign tmp_56_fu_1560_p3 = R_58_fu_1554_p2[32'd31];

assign tmp_57_fu_1568_p3 = R_57_fu_1538_p2[32'd31];

assign tmp_8_fu_244_p4 = {{D_int_reg[31:30]}};

assign tmp_fu_272_p4 = {{tmpR_fu_266_p2[4:2]}};

assign trunc_ln3365_1_fu_1246_p1 = R_43_fu_1227_p3[29:0];

assign trunc_ln3365_2_fu_1330_p1 = R_47_fu_1308_p3[29:0];

assign trunc_ln3365_3_fu_1412_p1 = R_51_fu_1391_p3[29:0];

assign trunc_ln3365_4_fu_1495_p1 = R_55_fu_1476_p3[29:0];

assign trunc_ln3365_fu_1166_p1 = R_39_fu_1145_p3[29:0];

assign xor_ln3372_10_fu_1240_p2 = (tmp_48_fu_1232_p3 ^ 1'd1);

assign xor_ln3372_11_fu_1324_p2 = (tmp_50_fu_1316_p3 ^ 1'd1);

assign xor_ln3372_12_fu_1406_p2 = (tmp_52_fu_1398_p3 ^ 1'd1);

assign xor_ln3372_13_fu_1489_p2 = (tmp_54_fu_1481_p3 ^ 1'd1);

assign xor_ln3372_14_fu_1584_p2 = (select_ln3351_fu_1576_p3 ^ 1'd1);

assign xor_ln3372_1_fu_551_p2 = (tmp_30_fu_543_p3 ^ 1'd1);

assign xor_ln3372_2_fu_626_p2 = (tmp_32_fu_618_p3 ^ 1'd1);

assign xor_ln3372_3_fu_699_p2 = (tmp_34_fu_691_p3 ^ 1'd1);

assign xor_ln3372_4_fu_776_p2 = (tmp_36_reg_1794 ^ 1'd1);

assign xor_ln3372_5_fu_851_p2 = (tmp_38_fu_843_p3 ^ 1'd1);

assign xor_ln3372_6_fu_927_p2 = (tmp_40_fu_919_p3 ^ 1'd1);

assign xor_ln3372_7_fu_1007_p2 = (tmp_42_reg_1855 ^ 1'd1);

assign xor_ln3372_8_fu_1085_p2 = (tmp_44_fu_1077_p3 ^ 1'd1);

assign xor_ln3372_9_fu_1160_p2 = (tmp_46_fu_1152_p3 ^ 1'd1);

assign xor_ln3372_fu_350_p2 = (tmp_28_fu_342_p3 ^ 1'd1);

assign zext_ln3345_10_fu_810_p1 = tmpQ_16_fu_804_p2;

assign zext_ln3345_11_fu_826_p1 = tmpQ_17_fu_820_p2;

assign zext_ln3345_12_fu_886_p1 = tmpQ_19_fu_880_p2;

assign zext_ln3345_13_fu_902_p1 = tmpQ_20_fu_896_p2;

assign zext_ln3345_14_fu_965_p1 = tmpQ_22_fu_959_p2;

assign zext_ln3345_15_fu_981_p1 = tmpQ_23_fu_975_p2;

assign zext_ln3345_16_fu_1044_p1 = tmpQ_25_fu_1038_p2;

assign zext_ln3345_17_fu_1060_p1 = tmpQ_26_fu_1054_p2;

assign zext_ln3345_18_fu_1119_p1 = tmpQ_28_fu_1113_p2;

assign zext_ln3345_19_fu_1135_p1 = tmpQ_29_fu_1129_p2;

assign zext_ln3345_1_fu_324_p1 = tmpQ_2_fu_318_p2;

assign zext_ln3345_20_fu_1201_p1 = tmpQ_31_fu_1195_p2;

assign zext_ln3345_21_fu_1217_p1 = tmpQ_32_fu_1211_p2;

assign zext_ln3345_22_fu_1282_p1 = tmpQ_34_fu_1276_p2;

assign zext_ln3345_23_fu_1298_p1 = tmpQ_35_fu_1292_p2;

assign zext_ln3345_24_fu_1365_p1 = tmpQ_37_fu_1359_p2;

assign zext_ln3345_25_fu_1381_p1 = tmpQ_38_fu_1375_p2;

assign zext_ln3345_26_fu_1450_p1 = tmpQ_40_fu_1444_p2;

assign zext_ln3345_27_fu_1466_p1 = tmpQ_41_fu_1460_p2;

assign zext_ln3345_28_fu_1534_p1 = tmpQ_43_fu_1528_p2;

assign zext_ln3345_29_fu_1550_p1 = tmpQ_44_fu_1544_p2;

assign zext_ln3345_2_fu_510_p1 = tmpQ_4_fu_504_p2;

assign zext_ln3345_3_fu_526_p1 = tmpQ_5_fu_520_p2;

assign zext_ln3345_4_fu_584_p1 = tmpQ_7_fu_578_p2;

assign zext_ln3345_5_fu_600_p1 = tmpQ_8_fu_594_p2;

assign zext_ln3345_6_fu_658_p1 = tmpQ_10_fu_652_p2;

assign zext_ln3345_7_fu_674_p1 = tmpQ_11_fu_668_p2;

assign zext_ln3345_8_fu_734_p1 = tmpQ_13_fu_728_p2;

assign zext_ln3345_9_fu_750_p1 = tmpQ_14_fu_744_p2;

assign zext_ln3345_fu_308_p1 = tmpQ_1_fu_302_p2;

assign zext_ln3364_fu_262_p1 = and_ln_fu_254_p3;

endmodule //sobel_accel_Sqrt
