{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745548662871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745548662871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 21:37:42 2025 " "Processing started: Thu Apr 24 21:37:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745548662871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548662871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548662872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745548663147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745548663147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "KeyPad/shift_reg.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "KeyPad/keypad_fsm.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "KeyPad/keypad_decoder.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "KeyPad/keypad_base.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keypad " "Found entity 1: Keypad" {  } { { "KeyPad/Keypad.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/Keypad.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "KeyPad/clock_div.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionfloatingpointaddsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionfloatingpointaddsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HalfPrecisionFloatingPointAddSub " "Found entity 1: HalfPrecisionFloatingPointAddSub" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryaddsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryaddsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAddSub " "Found entity 1: RippleCarryAddSub" {  } { { "RippleCarryAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/RippleCarryAddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitcontrolledinc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file fivebitcontrolledinc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FiveBitControlledInc_Dec " "Found entity 1: FiveBitControlledInc_Dec" {  } { { "FiveBitControlledInc_Dec.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/FiveBitControlledInc_Dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantissanormalizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file mantissanormalizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MantissaNormalizer " "Found entity 1: MantissaNormalizer" {  } { { "MantissaNormalizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/MantissaNormalizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter/mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter/mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "BarrelShifter/mux2to1.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/BarrelShifter/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter/eightbitrightbarrelshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter/eightbitrightbarrelshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitRightBarrelShifter " "Found entity 1: EightBitRightBarrelShifter" {  } { { "BarrelShifter/EightBitRightBarrelShifter.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/BarrelShifter/EightBitRightBarrelShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularexponentsub/ripplecarrysub/ripplecarrysubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file modularexponentsub/ripplecarrysub/ripplecarrysubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarrySubtractor " "Found entity 1: RippleCarrySubtractor" {  } { { "ModularExponentSub/RippleCarrySub/RippleCarrySubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/RippleCarrySub/RippleCarrySubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularexponentsub/ripplecarrysub/fabehav.sv 1 1 " "Found 1 design units, including 1 entities, in source file modularexponentsub/ripplecarrysub/fabehav.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "ModularExponentSub/RippleCarrySub/FAbehav.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/RippleCarrySub/FAbehav.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularexponentsub/twoscomplementconverter.sv 2 2 " "Found 2 design units, including 2 entities, in source file modularexponentsub/twoscomplementconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twosComplementConverter " "Found entity 1: twosComplementConverter" {  } { { "ModularExponentSub/twosComplementConverter.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/twosComplementConverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668528 ""} { "Info" "ISGN_ENTITY_NAME" "2 halfADDER " "Found entity 2: halfADDER" {  } { { "ModularExponentSub/twosComplementConverter.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/twosComplementConverter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularexponentsub/exponentsubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file modularexponentsub/exponentsubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExponentSubtractor " "Found entity 1: ExponentSubtractor" {  } { { "ModularExponentSub/ExponentSubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/ExponentSubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/sharedmacros.sv 0 0 " "Found 0 design units, including 0 entities, in source file lcdboard/sharedmacros.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/lcdboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/lcdboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCDboard " "Found entity 1: LCDboard" {  } { { "LCDBoard/LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/lcd.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcdboard/lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668534 ""} { "Info" "ISGN_ENTITY_NAME" "2 calculator_operation_display " "Found entity 2: calculator_operation_display" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done Initilizer.sv(6) " "Verilog HDL Declaration information at Initilizer.sv(6): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745548668535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/initilizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/initilizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Initilizer " "Found entity 1: LCD_Initilizer" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/characters.sv 0 0 " "Found 0 design units, including 0 entities, in source file lcdboard/characters.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "LCDBoard/bin2bcd.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/bin2bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/bcd2disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/bcd2disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2disp " "Found entity 1: bcd2disp" {  } { { "LCDBoard/bcd2disp.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/bcd2disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745548668540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668540 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(94) " "Verilog HDL Instantiation warning at LCD.sv(94): instance has no name" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745548668543 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(107) " "Verilog HDL Instantiation warning at LCD.sv(107): instance has no name" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745548668545 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(130) " "Verilog HDL Instantiation warning at LCD.sv(130): instance has no name" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745548668545 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCDboard.sv(35) " "Verilog HDL Instantiation warning at LCDboard.sv(35): instance has no name" {  } { { "LCDBoard/LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745548668545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HalfPrecisionFloatingPointAddSub " "Elaborating entity \"HalfPrecisionFloatingPointAddSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745548668573 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "finalOutput HalfPrecisionFloatingPointAddSub.sv(151) " "Verilog HDL Always Construct warning at HalfPrecisionFloatingPointAddSub.sv(151): inferring latch(es) for variable \"finalOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[0\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[0\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[1\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[1\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[2\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[2\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[3\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[3\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[4\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[4\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[5\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[5\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[6\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[6\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[7\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[7\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[8\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[8\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[9\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[9\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[10\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[10\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[11\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[11\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[12\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[12\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[13\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[13\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[14\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[14\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[15\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[15\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548668574 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keypad Keypad:theKeypad " "Elaborating entity \"Keypad\" for hierarchy \"Keypad:theKeypad\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "theKeypad" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base Keypad:theKeypad\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"Keypad:theKeypad\|keypad_base:keypad_base\"" {  } { { "KeyPad/Keypad.sv" "keypad_base" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/Keypad.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "KeyPad/keypad_base.sv" "keypad_clock_divider" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_base.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm Keypad:theKeypad\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"Keypad:theKeypad\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "KeyPad/keypad_base.sv" "keypad_fsm" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_base.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder Keypad:theKeypad\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"Keypad:theKeypad\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "KeyPad/keypad_base.sv" "keypad_key_decoder" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_base.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg Keypad:theKeypad\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"Keypad:theKeypad\|shift_reg:shift_reg\"" {  } { { "KeyPad/Keypad.sv" "shift_reg" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/Keypad.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExponentSubtractor ExponentSubtractor:ExponentSubtractor_inst " "Elaborating entity \"ExponentSubtractor\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "ExponentSubtractor_inst" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarrySubtractor ExponentSubtractor:ExponentSubtractor_inst\|RippleCarrySubtractor:RippleSub " "Elaborating entity \"RippleCarrySubtractor\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\|RippleCarrySubtractor:RippleSub\"" {  } { { "ModularExponentSub/ExponentSubtractor.sv" "RippleSub" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/ExponentSubtractor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav ExponentSubtractor:ExponentSubtractor_inst\|RippleCarrySubtractor:RippleSub\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\|RippleCarrySubtractor:RippleSub\|FAbehav:s0\"" {  } { { "ModularExponentSub/RippleCarrySub/RippleCarrySubtractor.sv" "s0" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/RippleCarrySub/RippleCarrySubtractor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComplementConverter ExponentSubtractor:ExponentSubtractor_inst\|twosComplementConverter:twoComplement " "Elaborating entity \"twosComplementConverter\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\|twosComplementConverter:twoComplement\"" {  } { { "ModularExponentSub/ExponentSubtractor.sv" "twoComplement" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/ExponentSubtractor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER ExponentSubtractor:ExponentSubtractor_inst\|twosComplementConverter:twoComplement\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\|twosComplementConverter:twoComplement\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "ModularExponentSub/twosComplementConverter.sv" "twosFor\[0\].halfADDER_inst1" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/twosComplementConverter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitRightBarrelShifter EightBitRightBarrelShifter:SixtenBitRightBarrelShifter " "Elaborating entity \"EightBitRightBarrelShifter\" for hierarchy \"EightBitRightBarrelShifter:SixtenBitRightBarrelShifter\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "SixtenBitRightBarrelShifter" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 EightBitRightBarrelShifter:SixtenBitRightBarrelShifter\|mux2to1:inst_1610 " "Elaborating entity \"mux2to1\" for hierarchy \"EightBitRightBarrelShifter:SixtenBitRightBarrelShifter\|mux2to1:inst_1610\"" {  } { { "BarrelShifter/EightBitRightBarrelShifter.sv" "inst_1610" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/BarrelShifter/EightBitRightBarrelShifter.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAddSub RippleCarryAddSub:MantissaAddSub " "Elaborating entity \"RippleCarryAddSub\" for hierarchy \"RippleCarryAddSub:MantissaAddSub\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "MantissaAddSub" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MantissaNormalizer MantissaNormalizer:theNormalizer " "Elaborating entity \"MantissaNormalizer\" for hierarchy \"MantissaNormalizer:theNormalizer\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "theNormalizer" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDboard LCDboard:LCDboard_inst " "Elaborating entity \"LCDboard\" for hierarchy \"LCDboard:LCDboard_inst\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "LCDboard_inst" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCDboard:LCDboard_inst\|LCD:comb_3 " "Elaborating entity \"LCD\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\"" {  } { { "LCDBoard/LCDboard.sv" "comb_3" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668599 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745548668601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd LCDboard:LCDboard_inst\|LCD:comb_3\|bin2bcd:a_bin2bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|bin2bcd:a_bin2bcd\"" {  } { { "LCDBoard/LCD.sv" "a_bin2bcd" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2disp LCDboard:LCDboard_inst\|LCD:comb_3\|bcd2disp:a_bcd2disp " "Elaborating entity \"bcd2disp\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|bcd2disp:a_bcd2disp\"" {  } { { "LCDBoard/LCD.sv" "a_bcd2disp" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator_operation_display LCDboard:LCDboard_inst\|LCD:comb_3\|calculator_operation_display:comb_3 " "Elaborating entity \"calculator_operation_display\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|calculator_operation_display:comb_3\"" {  } { { "LCDBoard/LCD.sv" "comb_3" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668605 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(166) " "Verilog HDL Case Statement warning at LCD.sv(166): case item expression never matches the case expression" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 166 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745548668606 "|HalfPrecisionFloatingPointAddSub|LCDboard:LCDboard_inst|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Initilizer LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4 " "Elaborating entity \"LCD_Initilizer\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\"" {  } { { "LCDBoard/LCD.sv" "comb_4" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645 " "Elaborating entity \"LCD_Driver\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\"" {  } { { "LCDBoard/LCD.sv" "comb_645" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548668607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (6)" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745548668609 "|HalfPrecisionFloatingPointAddSub|LCDboard:LCDboard_inst|LCD:comb_3|LCD_Driver:comb_645"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745548668610 "|HalfPrecisionFloatingPointAddSub|LCDboard:LCDboard_inst|LCD:comb_3|LCD_Driver:comb_645"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745548668610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745548668610 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[0\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[0\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745548668801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[1\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[1\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745548668801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[2\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[2\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745548668801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[3\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[3\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745548668801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[4\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[4\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745548668801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[5\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[5\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745548668801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[6\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[6\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745548668801 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[7\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[7\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745548668801 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745548668801 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Keypad:theKeypad\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer Keypad:theKeypad\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "KeyPad/keypad_decoder.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_decoder.sv" 34 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1745548669245 "|HalfPrecisionFloatingPointAddSub|Keypad:theKeypad|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1745548669245 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745548669425 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[0\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[0\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[1\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[1\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[2\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[2\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[3\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[3\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[4\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[4\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[5\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[5\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[6\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[6\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[7\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[7\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745548669432 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1745548669432 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[0\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[0\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[1\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[1\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[2\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[2\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[3\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[3\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[4\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[4\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[5\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[5\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745548669432 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[7\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[7\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745548669432 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745548669432 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[0\]~synth " "Node \"lcd_data\[0\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745548670238 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[1\]~synth " "Node \"lcd_data\[1\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745548670238 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[2\]~synth " "Node \"lcd_data\[2\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745548670238 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[3\]~synth " "Node \"lcd_data\[3\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745548670238 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[4\]~synth " "Node \"lcd_data\[4\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745548670238 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[5\]~synth " "Node \"lcd_data\[5\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745548670238 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[6\]~synth " "Node \"lcd_data\[6\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745548670238 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[7\]~synth " "Node \"lcd_data\[7\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745548670238 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745548670238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745548670244 "|HalfPrecisionFloatingPointAddSub|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745548670244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745548670300 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745548671186 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\]~14 " "Logic cell \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\]~14\"" {  } { { "LCDBoard/Driver.sv" "DATA\[6\]~14" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1745548671191 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1745548671191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ppath/Documents/DigitalLogic2/TermProject/output_files/HalfPrecisionFloatingPointAddSub.map.smsg " "Generated suppressed messages file C:/Users/ppath/Documents/DigitalLogic2/TermProject/output_files/HalfPrecisionFloatingPointAddSub.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548671224 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745548671362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745548671362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1011 " "Implemented 1011 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745548671416 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745548671416 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1745548671416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "986 " "Implemented 986 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745548671416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745548671416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745548671439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 21:37:51 2025 " "Processing ended: Thu Apr 24 21:37:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745548671439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745548671439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745548671439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745548671439 ""}
