0.6
2019.2
Nov  6 2019
21:57:16
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/BRAM_1.v,1701761188,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/Bus_Arbiter.v,,BRAM_1,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/Bus_Arbiter.v,1701761188,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/Bus_interconnect.v,,Bus_Arbiter,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/Bus_interconnect.v,1701761188,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/Bus_mux.v,,Bus_interconnect,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/Bus_mux.v,1701761188,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/LCD_Display.v,,Bus_mux,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/LCD_Display.v,1701761188,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/LCD_in.v,,LCD_Display;LCD_display_string,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/LCD_in.v,1701761188,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/bin27.v,,LCD_in,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/bin27.v,1701761188,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/new/button_event1.v,,bin27;decoder,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/command_processor.v,1701761188,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/lcdlab3.v,,command_processor,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/lcdlab3.v,1701761188,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/master_in_port.v,,lcdlab3,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/master_in_port.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/master_module.v,,master_in_port,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/master_module.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/master_out_port.v,,master_module,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/master_out_port.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/master_port.v,,master_out_port,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/master_port.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/reset_delay.v,,master_port,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/reset_delay.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/scaledclock.v,,Reset_Delay,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/scaledclock.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/slave_4k.v,,scaledclock,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/slave_4k.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/slave_in_port.v,,slave_4k,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/slave_in_port.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/slave_out_port.v,,slave_in_port,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/slave_out_port.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/slave_port.v,,slave_out_port,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/slave_port.v,1701761189,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/top.v,,slave_port,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/top.v,1701761189,verilog,,,,top,,,,,,,,
D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/new/button_event1.v,1701768381,verilog,,D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/bus_design_sim/bus_design_sim.srcs/sources_1/imports/Project Sources/command_processor.v,,button_event1,,,,,,,,
