# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../median_filter.srcs/sources_1/new/Serial2Parallel.v" \
"../../../../median_filter.srcs/sources_1/new/median_filter.v" \
"../../../../median_filter.srcs/sources_1/new/valid_counter.v" \
"../../../../median_filter.srcs/sources_1/new/bits_fragment.v" \
"../../../../median_filter.srcs/sources_1/new/mul_bits_fragment.v" \
"../../../../median_filter.srcs/sources_1/new/bits_combine.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_Serial2Parallel_0_0/sim/i_stream2filter_Serial2Parallel_0_0.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_Serial2Parallel_0_1/sim/i_stream2filter_Serial2Parallel_0_1.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_Serial2Parallel_0_2/sim/i_stream2filter_Serial2Parallel_0_2.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_median_filter_0_0/sim/i_stream2filter_median_filter_0_0.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_valid_counter_0_2/sim/i_stream2filter_valid_counter_0_2.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/sim/i_stream2filter.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_median_filter_0_1/sim/i_stream2filter_median_filter_0_1.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_median_filter_0_2/sim/i_stream2filter_median_filter_0_2.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_mul_bits_fragment_0_0/sim/i_stream2filter_mul_bits_fragment_0_0.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_mul_bits_fragment_0_1/sim/i_stream2filter_mul_bits_fragment_0_1.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_mul_bits_fragment_1_0/sim/i_stream2filter_mul_bits_fragment_1_0.v" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_bits_combine_0_0/sim/i_stream2filter_bits_combine_0_0.v" \
"../../../../median_filter.srcs/sources_1/bd/i_stream2filter/hdl/i_stream2filter_wrapper.v" \
"../../../../median_filter.srcs/sim_1/new/tb_i_stream2filter_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
