cp ../../rtl/magnitude/magnitude_lut.mem magnitude_lut.mem
mkdir -p build
yosys -p "read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json" 2>&1 | tee -a out.txt

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/axis_adapter.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/axis_adapter.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/axis_adapter.v' to AST representation.
Generating RTLIL representation for module `\axis_adapter'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/axis_adapter.v' to AST representation.
Generating RTLIL representation for module `\axis_adapter'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_rx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_rx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_tx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_tx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

17. Executing SYNTH_ICE40 pass.
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v

17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..

17.2.1. Analyzing design hierarchy..
Top module:  \sobel
Used module:     \axis_adapter
Used module:     \elastic
Used module:     \magnitude
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:             \counter
Used module:     \rgb2gray
Used module:     \fifo_sync
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     \sync2

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Top module:  \sobel
Used module:     \axis_adapter
Used module:     \elastic
Used module:     \magnitude
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:             \counter
Used module:     \rgb2gray
Used module:     \fifo_sync
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     \sync2

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 24
Parameter \M_DATA_WIDTH = 8
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter'.

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \S_DATA_WIDTH = 24
Parameter \M_DATA_WIDTH = 8
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter'.

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\magnitude'.
Parameter \WIDTH_P = 24
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\magnitude'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\magnitude\WIDTH_P=8'.

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\magnitude\WIDTH_P=8'.

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb2gray'.

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb2gray'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\rgb2gray\WIDTH_P=8'.

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\rgb2gray\WIDTH_P=8'.

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 8
Parameter \M_DATA_WIDTH = 24
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter'.

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \S_DATA_WIDTH = 8
Parameter \M_DATA_WIDTH = 24
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter'.

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512'.

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512'.

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart\DATA_WIDTH=8'.

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart\DATA_WIDTH=8'.

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.23. Analyzing design hierarchy..
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.23. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         \sync_ram_block
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     $paramod\sync2\WIDTH_P=1

17.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         \sync_ram_block
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     $paramod\sync2\WIDTH_P=1

17.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

17.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

17.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512: depth_p is 512, width_p is 8

17.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512: depth_p is 512, width_p is 8

17.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.30. Analyzing design hierarchy..
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.30. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=8
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=8
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

17.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

17.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.36. Analyzing design hierarchy..
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.36. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=8
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.37. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=8
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.37. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=8
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart'.
Removing unused module `\axis_adapter'.
Removing unused module `\sync2'.
Removing unused module `\elastic'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\fifo_sync'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removed 17 unused modules.
Warning: Resizing cell port sobel.magnitude_inst.mag_o from 16 bits to 8 bits.
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=8
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart'.
Removing unused module `\axis_adapter'.
Removing unused module `\sync2'.
Removing unused module `\elastic'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\fifo_sync'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removed 17 unused modules.
Warning: Resizing cell port sobel.magnitude_inst.mag_o from 16 bits to 8 bits.

17.3. Executing PROC pass (convert processes to netlists).

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$405'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$405'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$697'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$697'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$687'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$687'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$677'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$677'.
Found and cleaned up 3 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$516'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$516'.
Cleaned up 10 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$405'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$405'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$697'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$697'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$687'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$687'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$677'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$677'.
Found and cleaned up 3 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$516'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$516'.
Cleaned up 10 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422 in module $paramod\elastic\WIDTH_P=24.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420 in module $paramod\elastic\WIDTH_P=24.
Marked 3 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384 in module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$699 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$622 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585 in module $paramod\uart_tx\DATA_WIDTH=8.
Marked 7 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557 in module $paramod\uart_rx\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 5 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475 in module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Removed a total of 0 dead cases.

17.3.3. Executing PROC_INIT pass (extract init attributes).
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422 in module $paramod\elastic\WIDTH_P=24.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420 in module $paramod\elastic\WIDTH_P=24.
Marked 3 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384 in module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$699 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$622 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585 in module $paramod\uart_tx\DATA_WIDTH=8.
Marked 7 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557 in module $paramod\uart_rx\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 5 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475 in module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Removed a total of 0 dead cases.

17.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
  Set init value: \downsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
  Set init value: \downsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
  Set init value: \downsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
  Set init value: \downsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
  Set init value: \downsize.m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
  Set init value: \downsize.m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
  Set init value: \downsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
  Set init value: \downsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
  Set init value: \downsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
  Set init value: \downsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
  Set init value: \downsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
  Set init value: \downsize.s_axis_tkeep_reg = 3'000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
  Set init value: \downsize.s_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
  Set init value: \downsize.m_axis_tuser_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$604'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$603'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$602'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$601'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$600'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$599'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$584'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../.Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
  Set init value: \downsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
  Set init value: \downsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
  Set init value: \downsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
  Set init value: \downsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
  Set init value: \downsize.m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
  Set init value: \downsize.m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
  Set init value: \downsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
  Set init value: \downsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
  Set init value: \downsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
  Set init value: \downsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
  Set init value: \downsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
  Set init value: \downsize.s_axis_tkeep_reg = 3'000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
  Set init value: \downsize.s_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
  Set init value: \downsize.m_axis_tuser_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$604'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$603'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$602'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$601'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$600'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$599'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$584'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$583'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$582'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$581'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$580'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$579'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$578'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$577'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$576'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$530'.
  Set init value: \upsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$529'.
  Set init value: \upsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$528'.
  Set init value: \upsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$527'.
  Set init value: \upsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$526'.
  Set init value: \upsize.m_axis_tkeep_reg = 3'000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$525'.
  Set init value: \upsize.m_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$524'.
  Set init value: \upsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$523'.
  Set init value: \upsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$522'.
  Set init value: \upsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$521'.
  Set init value: \upsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$520'.
  Set init value: \upsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$519'.
  Set init value: \upsize.s_axis_tkeep_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$518'.
  Set init value: \upsize.s_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$517'.
  Set init value: \up./rtl/sobel/../../submodules/imports/uart_rx.v:76$583'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$582'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$581'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$580'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$579'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$578'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$577'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$576'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$530'.
  Set init value: \upsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$529'.
  Set init value: \upsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$528'.
  Set init value: \upsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$527'.
  Set init value: \upsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$526'.
  Set init value: \upsize.m_axis_tkeep_reg = 3'000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$525'.
  Set init value: \upsize.m_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$524'.
  Set init value: \upsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$523'.
  Set init value: \upsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$522'.
  Set init value: \upsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$521'.
  Set init value: \upsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$520'.
  Set init value: \upsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$519'.
  Set init value: \upsize.s_axis_tkeep_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$518'.
  Set init value: \upsize.s_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$517'.
  Set init value: \upsize.seg_reg = 2'00
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$531'.
  Set init value: \upsize.m_axis_tuser_reg = 1'0

17.3.4. Executing PROC_ARST pass (detect async resets in processes).
size.seg_reg = 2'00
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$531'.
  Set init value: \upsize.m_axis_tuser_reg = 1'0

17.3.4. Executing PROC_ARST pass (detect async resets in processes).

17.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

17.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
     1/1: $0\data_o_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
     1/1: $1\downsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
     1/1: $1\downsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
     1/1: $1\downsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
     1/1: $1\downsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
     1/1: $1\downsize.m_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
     1/1: $1\downsize.m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
     1/1: $1\downsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
     1/1: $1\downsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
     1/1: $1\downsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
     1/1: $1\downsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
     1/1: $1\downsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
     1/1: $1\downsize.s_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
     1/1: $1\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
     1/1: $1\downsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
     1/14: $0\downsize.m_axis_tvalid_reg[0:0]
     2/14: $0\downsize.m_axis_tuser_reg[0:0]
     3/14: $0\downsize.m_axis_tdest_reg[7:0]
     4/14: $0\downsize.m_axis_tid_reg[7:0]
     5/14: $0\downsize.m_axis_tlast_reg[0:0]
     6/14: $0\downsize.s_axis_tid_reg[7:0]
     7/14: $0\downsize.s_axis_tkeep_reg[2:0]
     8/14: $0\downsize.m_axis_tkeep_reg[0:0]
     9/14: $0\downsize.m_axis_tdata_reg[7:0]
    10/14: $0\downsize.s_axis_tuser_reg[0:0]
    11/14: $0\downsize.s_axis_tdest_reg[7:0]
    12/14: $0\downsize.s_axis_tlast_reg[0:0]
    13/14: $0\downsize.s_axis_tvalid_reg[0:0]
    14/14: $0\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod\counter\WICreating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
     1/1: $0\data_o_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
     1/1: $1\downsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
     1/1: $1\downsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
     1/1: $1\downsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
     1/1: $1\downsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
     1/1: $1\downsize.m_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
     1/1: $1\downsize.m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
     1/1: $1\downsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
     1/1: $1\downsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
     1/1: $1\downsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
     1/1: $1\downsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
     1/1: $1\downsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
     1/1: $1\downsize.s_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
     1/1: $1\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
     1/1: $1\downsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
     1/14: $0\downsize.m_axis_tvalid_reg[0:0]
     2/14: $0\downsize.m_axis_tuser_reg[0:0]
     3/14: $0\downsize.m_axis_tdest_reg[7:0]
     4/14: $0\downsize.m_axis_tid_reg[7:0]
     5/14: $0\downsize.m_axis_tlast_reg[0:0]
     6/14: $0\downsize.s_axis_tid_reg[7:0]
     7/14: $0\downsize.s_axis_tkeep_reg[2:0]
     8/14: $0\downsize.m_axis_tkeep_reg[0:0]
     9/14: $0\downsize.m_axis_tdata_reg[7:0]
    10/14: $0\downsize.s_axis_tuser_reg[0:0]
    11/14: $0\downsize.s_axis_tdest_reg[7:0]
    12/14: $0\downsize.s_axis_tlast_reg[0:0]
    13/14: $0\downsize.s_axis_tvalid_reg[0:0]
    14/14: $0\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$699'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_DATA[7:0]$692
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_ADDR[10:0]$691
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$622'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_DATA[7:0]$681
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_ADDR[8:0]$680
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$604'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$603'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$602'.
     1/1: $1\data_reg[8:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$601'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$600'.
     1/1: $1\txd_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$599'.
     1/1: $1\s_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\busy_reg[0:0]
     4/6: $0\bit_cnt[3:0]
     5/6: $0\prescale_reg[18:0]
     6/6: $0\txd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$584'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$583'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$582'.
     1/1: $1\data_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$581'.
     1/1: $1\frame_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$580'.
     1/1: $1\overrun_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$579'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$578'.
     1/1: $1\rxd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$577'.
     1/1: $1\m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$576'.
     1/1: $1\m_axis_tdata_reg[7:0]
Creating decDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$699'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_DATA[7:0]$692
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_ADDR[10:0]$691
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$622'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_DATA[7:0]$681
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_ADDR[8:0]$680
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$604'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$603'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$602'.
     1/1: $1\data_reg[8:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$601'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$600'.
     1/1: $1\txd_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$599'.
     1/1: $1\s_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\busy_reg[0:0]
     4/6: $0\bit_cnt[3:0]
     5/6: $0\prescale_reg[18:0]
     6/6: $0\txd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$584'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$583'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$582'.
     1/1: $1\data_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$581'.
     1/1: $1\frame_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$580'.
     1/1: $1\overrun_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$579'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$578'.
     1/1: $1\rxd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$577'.
     1/1: $1\m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$576'.
     1/1: $1\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
     1/9: $0\overrun_error_reg[0:0]
     2/9: $0\busy_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\m_axis_tvalid_reg[0:0]
     5/9: $0\m_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\frame_error_reg[0:0]
     9/9: $0\data_reg[7:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546'.
     1/1: $0\rd_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542'.
     1/1: $0\wr_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538'.
     1/3: $2\rd_ptr_next_w[9:0]
     2/3: $1\rd_ptr_next_w[9:0]
     3/3: $0\rd_ptr_next_w[9:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$530'.
     1/1: $1\upsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$529'.
     1/1: $1\upsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$528'.
     1/1: $1\upsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$527'.
     1/1: $1\upsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$526'.
     1/1: $1\upsize.m_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$525'.
     1/1: $1\upsize.m_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$524'.
     1/1: $1\upsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$523'.
     1/1: $1\upsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$522'.
     1/1: $1\upsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$521'.
     1/1: $1\upsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$520'.
     1/1: $1\upsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$519'.
     1/1: $1\upsize.s_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$518'.
     1/1: $1\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submododers for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
     1/9: $0\overrun_error_reg[0:0]
     2/9: $0\busy_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\m_axis_tvalid_reg[0:0]
     5/9: $0\m_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\frame_error_reg[0:0]
     9/9: $0\data_reg[7:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546'.
     1/1: $0\rd_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542'.
     1/1: $0\wr_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538'.
     1/3: $2\rd_ptr_next_w[9:0]
     2/3: $1\rd_ptr_next_w[9:0]
     3/3: $0\rd_ptr_next_w[9:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$530'.
     1/1: $1\upsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$529'.
     1/1: $1\upsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$528'.
     1/1: $1\upsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$527'.
     1/1: $1\upsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$526'.
     1/1: $1\upsize.m_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$525'.
     1/1: $1\upsize.m_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$524'.
     1/1: $1\upsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$523'.
     1/1: $1\upsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$522'.
     1/1: $1\upsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$521'.
     1/1: $1\upsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$520'.
     1/1: $1\upsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$519'.
     1/1: $1\upsize.s_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$518'.
     1/1: $1\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$517'.
     1/1: $1\upsize.seg_reg[1:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$531'.
     1/1: $1\upsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
     1/40: $0\upsize.m_axis_tkeep_reg[2:0] [2]
     2/40: $0\upsize.m_axis_tkeep_reg[2:0] [1]
     3/40: $0\upsize.m_axis_tkeep_reg[2:0] [0]
     4/40: $0\upsize.m_axis_tdata_reg[23:0] [18]
     5/40: $0\upsize.m_axis_tdata_reg[23:0] [15]
     6/40: $0\upsize.m_axis_tdata_reg[23:0] [13]
     7/40: $0\upsize.m_axis_tdata_reg[23:0] [20]
     8/40: $0\upsize.m_axis_tdata_reg[23:0] [16]
     9/40: $0\upsize.m_axis_tdata_reg[23:0] [14]
    10/40: $0\upsize.m_axis_tdata_reg[23:0] [12]
    11/40: $0\upsize.m_axis_tdata_reg[23:0] [11]
    12/40: $0\upsize.m_axis_tdata_reg[23:0] [10]
    13/40: $0\upsize.m_axis_tdata_reg[23:0] [19]
    14/40: $0\upsize.m_axis_tdata_reg[23:0] [9]
    15/40: $0\upsize.m_axis_tdata_reg[23:0] [2]
    16/40: $0\upsize.m_axis_tdata_reg[23:0] [8]
    17/40: $0\upsize.m_axis_tdata_reg[23:0] [17]
    18/40: $0\upsize.m_axis_tdata_reg[23:0] [7]
    19/40: $0\upsize.m_axis_tdata_reg[23:0] [1]
    20/40: $0\upsize.m_axis_tdata_reg[23:0] [6]
    21/40: $0\upsize.m_axis_tdata_reg[23:0] [21]
    22/40: $0\upsize.m_axis_tdata_reg[23:0] [4]
    23/40: $0\upsize.m_axis_tdata_reg[23:0] [0]
    24/40: $0\upsize.m_axis_tdata_reg[23:0] [5]
    25/40: $0\upsize.m_axis_tdata_reg[23:0] [22]
    26/40: $0\upsize.m_axis_tdata_reg[23:0] [3]
    27/40: $0\upsize.m_axis_tuser_reg[0:0]
    28/40: $0\upsize.m_axis_tdest_reg[7:0]
    29/40: $0\upsize.m_axis_tid_reg[7:0]
    30/40: $0\upsize.m_axis_tlast_reg[0:0]
    31/40: $0\upsize.m_axis_tdata_reg[23:0] [23]
    32/40: $0\upsize.s_axis_tlast_reg[0:0]
    33/40: $0\upsize.s_axis_tvalid_reg[0:0]
    34/40: $0\upsize.s_axis_tkeep_reg[0:0]
    35/40: $0\upsize.seg_reg[1:0]
    36/40: $0\upsize.m_axis_tvalid_reg[0:0]
    37/40: $0\upsize.s_axis_tuser_reg[0:0]
    38/40: $0\upsize.s_axis_tdest_reg[7:0]
    39/40: $0\upsize.s_axis_tid_reg[7:0]
    40/40: $0\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
     1/2: $0\gy_o[15:0]
     2/2: $0\gx_o[15:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\c[31:0]
     5/14: $0\r[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]

17.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
ules/imports/axis_adapter.v:144$517'.
     1/1: $1\upsize.seg_reg[1:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$531'.
     1/1: $1\upsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
     1/40: $0\upsize.m_axis_tkeep_reg[2:0] [2]
     2/40: $0\upsize.m_axis_tkeep_reg[2:0] [1]
     3/40: $0\upsize.m_axis_tkeep_reg[2:0] [0]
     4/40: $0\upsize.m_axis_tdata_reg[23:0] [18]
     5/40: $0\upsize.m_axis_tdata_reg[23:0] [15]
     6/40: $0\upsize.m_axis_tdata_reg[23:0] [13]
     7/40: $0\upsize.m_axis_tdata_reg[23:0] [20]
     8/40: $0\upsize.m_axis_tdata_reg[23:0] [16]
     9/40: $0\upsize.m_axis_tdata_reg[23:0] [14]
    10/40: $0\upsize.m_axis_tdata_reg[23:0] [12]
    11/40: $0\upsize.m_axis_tdata_reg[23:0] [11]
    12/40: $0\upsize.m_axis_tdata_reg[23:0] [10]
    13/40: $0\upsize.m_axis_tdata_reg[23:0] [19]
    14/40: $0\upsize.m_axis_tdata_reg[23:0] [9]
    15/40: $0\upsize.m_axis_tdata_reg[23:0] [2]
    16/40: $0\upsize.m_axis_tdata_reg[23:0] [8]
    17/40: $0\upsize.m_axis_tdata_reg[23:0] [17]
    18/40: $0\upsize.m_axis_tdata_reg[23:0] [7]
    19/40: $0\upsize.m_axis_tdata_reg[23:0] [1]
    20/40: $0\upsize.m_axis_tdata_reg[23:0] [6]
    21/40: $0\upsize.m_axis_tdata_reg[23:0] [21]
    22/40: $0\upsize.m_axis_tdata_reg[23:0] [4]
    23/40: $0\upsize.m_axis_tdata_reg[23:0] [0]
    24/40: $0\upsize.m_axis_tdata_reg[23:0] [5]
    25/40: $0\upsize.m_axis_tdata_reg[23:0] [22]
    26/40: $0\upsize.m_axis_tdata_reg[23:0] [3]
    27/40: $0\upsize.m_axis_tuser_reg[0:0]
    28/40: $0\upsize.m_axis_tdest_reg[7:0]
    29/40: $0\upsize.m_axis_tid_reg[7:0]
    30/40: $0\upsize.m_axis_tlast_reg[0:0]
    31/40: $0\upsize.m_axis_tdata_reg[23:0] [23]
    32/40: $0\upsize.s_axis_tlast_reg[0:0]
    33/40: $0\upsize.s_axis_tvalid_reg[0:0]
    34/40: $0\upsize.s_axis_tkeep_reg[0:0]
    35/40: $0\upsize.seg_reg[1:0]
    36/40: $0\upsize.m_axis_tvalid_reg[0:0]
    37/40: $0\upsize.s_axis_tuser_reg[0:0]
    38/40: $0\upsize.s_axis_tdest_reg[7:0]
    39/40: $0\upsize.s_axis_tid_reg[7:0]
    40/40: $0\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
     1/2: $0\gy_o[15:0]
     2/2: $0\gx_o[15:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\c[31:0]
     5/14: $0\r[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]

17.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538'.

17.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538'.

17.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\elastic\WIDTH_P=24.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\data_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  createCreating register for signal `$paramod\elastic\WIDTH_P=24.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\data_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$699'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$622'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.d $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$699'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$622'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2209' with positisv:48$678_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.seg_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `$paramodve edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.seg_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for sign$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2244' with positive edge clock.

17.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
al `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
  created $dff cell `$procdff$2244' with positive edge clock.

17.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
Found and cleaned up 7 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$699'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$699'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$622'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../sFound and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
Found and cleaned up 7 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$699'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$699'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$689'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$624'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$622'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$622'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$604'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$603'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$602'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$601'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$600'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$599'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$584'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$583'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$582'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$581'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$580'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$579'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$578'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$577'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$576'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$530'ubmodules/imports/elastic.sv:23$622'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$679'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$604'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$603'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$602'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$601'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$600'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$599'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$585'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$584'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$583'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$582'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$581'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$580'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$579'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$578'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$577'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$576'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$557'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$555'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$550'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$546'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$542'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$538'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$530'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$529'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$528'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$527'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$526'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$525'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$524'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$523'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$522'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$521'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$520'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$519'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$518'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$517'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$531'.
Found and cleaned up 11 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
Cleaned up 68 empty switches.
.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$529'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$528'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$527'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$526'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$525'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$524'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$523'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$522'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$521'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$520'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$519'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$518'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$517'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$531'.
Found and cleaned up 11 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$475'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$460'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$443'.
Cleaned up 68 empty switches.

17.4. Executing FLATTEN pass (flatten design).

17.4. Executing FLATTEN pass (flatten design).
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter for cells of type $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Using template $paramod\elastic\WIDTH_P=24 for cells of type $paramod\elastic\WIDTH_P=24.
Using template $paramod\magnitude\WIDTH_P=8 for cells of type $paramod\magnitude\WIDTH_P=8.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\rgb2gray\WIDTH_P=8 for cells of type $paramod\rgb2gray\WIDTH_P=8.
Using template $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter for cells of type $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart\DATA_WIDTH=8 for cells of type $paramod\uart\DATA_WIDTH=8.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\uart_rx\DATA_WIDTH=8 for cells of type $paramod\uart_rx\DATA_WIDTH=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart_tx\DATA_WIDTH=8 for cells of type $paramod\uart_tx\DATA_WIDTH=8.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~21 debug messages>
No more expansions possible.
Deleting now unused module $paramod\magnitude\WIDTH_P=8.
Deleting now unused module $paramod\elastic\WIDTH_P=24.
Deleting now unused module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=8.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=8.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\uart\DATA_WIDTH=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Deleting now unused module $paramod\rgb2gray\WIDTH_P=8.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter for cells of type $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Using template $paramod\elastic\WIDTH_P=24 for cells of type $paramod\elastic\WIDTH_P=24.
Using template $paramod\magnitude\WIDTH_P=8 for cells of type $paramod\magnitude\WIDTH_P=8.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\rgb2gray\WIDTH_P=8 for cells of type $paramod\rgb2gray\WIDTH_P=8.
Using template $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter for cells of type $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart\DATA_WIDTH=8 for cells of type $paramod\uart\DATA_WIDTH=8.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\uart_rx\DATA_WIDTH=8 for cells of type $paramod\uart_rx\DATA_WIDTH=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart_tx\DATA_WIDTH=8 for cells of type $paramod\uart_tx\DATA_WIDTH=8.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~21 debug messages>
No more expansions possible.
Deleting now unused module $paramod\magnitude\WIDTH_P=8.
Deleting now unused module $paramod\elastic\WIDTH_P=24.
Deleting now unused module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=8.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=8.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\uart\DATA_WIDTH=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Deleting now unused module $paramod\rgb2gray\WIDTH_P=8.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.

17.5. Executing TRIBUF pass.

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~189 debug messages>
Optimizing module sobel.
<suppressed ~189 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 206 unused cells and 845 unused wires.
Finding unused cells or wires in module \sobel..
Removed 206 unused cells and 845 unused wires.
<suppressed ~223 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
<suppressed ~223 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
checking module sobel..
found and reported 0 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~224 debug messages>
Optimizing module sobel.
<suppressed ~224 debug messages>

17.10.2. Executing OPT_MERGE pass (detect identical cells).

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Finding identical cells in module `\sobel'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\rgb_pack.$procmux$2033: \rgb_pack.upsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$886: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'1
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$883: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:188$4: \sobel_conv2d.gx_o -> { 1'0 \sobel_conv2d.gx_o [14:0] }
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:189$6: \sobel_conv2d.gy_o -> { 1'0 \sobel_conv2d.gy_o [14:0] }
  Analyzing evaluation results.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1359.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1359.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1359.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1353.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1353.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1353.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\rgb_pack.$procmux$2033: \rgb_pack.upsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$886: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'1
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$883: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:188$4: \sobel_conv2d.gx_o -> { 1'0 \sobel_conv2d.gx_o [14:0] }
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:189$6: \sobel_conv2d.gy_o -> { 1'0 \sobel_conv2d.gy_o [14:0] }
  Analyzing evaluation results.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1359.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1359.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1359.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1353.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1353.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1353.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1740.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1593.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1593.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1809.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1809.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1814.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1814.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1612.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1612.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead po277.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1740.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1593.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1593.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1809.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1809.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1814.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1814.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1612.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1612.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1949.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1953.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1974.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1974.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1974.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1993.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1993.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1993.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$484.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$484.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$485.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$485.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$486.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$486.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$487.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$487.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$488.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$488.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$489.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$489.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$490.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$490.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
   rt 5/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1949.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1953.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1974.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1974.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1974.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1993.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1993.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1993.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$484.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$484.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$485.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$485.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$486.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$486.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$487.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$487.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$488.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$488.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$489.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$489.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$490.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$490.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$496.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$496.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$498.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$498.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 2/2 on $mux $techmap\rx_fifo.$procmux$1244.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 7/9 on $pmux $techmap\rgb_p dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$496.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$496.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$498.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$498.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 2/2 on $mux $techmap\rx_fifo.$procmux$1244.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$ternary$../../rtl/sobel/../counter/counter.sv:29$708.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$ternary$../../rtl/sobel/../counter/counter.sv:29$708.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$708.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1298.
Removed 256 multiplexer ports.
<suppressed ~132 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
ack.$procmux$1339.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$ternary$../../rtl/sobel/../counter/counter.sv:29$708.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$ternary$../../rtl/sobel/../counter/counter.sv:29$708.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$708.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1298.
Removed 256 multiplexer ports.
<suppressed ~132 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    New ctrl vector for $mux cell $techmap\rgb_pack.$procmux$2033: { }
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$955:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y
      New ports: A=1'0, B=1'1, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] }
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$958:
      Old ports: A=8'00000000, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682
      New ports: A=1'0, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0], Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$923:
      Old ports: A=8'00000000, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690
      New ports: A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0], Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [7:1] = { $techmap\sobel_conv2d.line_buff  Optimizing cells in module \sobel.
    New ctrl vector for $mux cell $techmap\rgb_pack.$procmux$2033: { }
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$955:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y
      New ports: A=1'0, B=1'1, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0] }
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$958:
      Old ports: A=8'00000000, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682
      New ports: A=1'0, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$955_Y [0], Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$678_EN[7:0]$682 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$923:
      Old ports: A=8'00000000, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690
      New ports: A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920_Y [0], Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] }
  Optimizing cells in module \sobel.
Performed a total of 5 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
er.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$688_EN[7:0]$690 [0] }
  Optimizing cells in module \sobel.
Performed a total of 5 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

17.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

17.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \rgb_unpack.downsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tkeep_reg = 3'000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.frame_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.overrun_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_tx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoted 22 init specs to constant drivers.

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Promoting init spec \rgb_unpack.downsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tkeep_reg = 3'000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.frame_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.overrun_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_tx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoted 22 init specs to constant drivers.

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 309 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 309 unused wires.
<suppressed ~4 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
<suppressed ~4 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.10.13. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.10.15. Executing OPT_EXPR pass (perform const folding).

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.10.16. Finished OPT passes. (There is nothing left to do.)

17.10.16. Finished OPT passes. (There is nothing left to do.)

17.11. Executing WREDUCE pass (reducing word size of cells).

17.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:188$4 ($mux).
Removed top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:189$6 ($mux).
Removed top 16 bits (of 24) from mux cell sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$389 ($mux).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427 ($add).
Removed top 1 bits (of 9) from port B of cell sobel.$techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427 ($add).
Removed top 1 bits (of 9) from port Y of cell sobel.$techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$457 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$454 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$451 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$448 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/soRemoved top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:188$4 ($mux).
Removed top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:189$6 ($mux).
Removed top 16 bits (of 24) from mux cell sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$389 ($mux).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427 ($add).
Removed top 1 bits (of 9) from port B of cell sobel.$techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427 ($add).
Removed top 1 bits (of 9) from port Y of cell sobel.$techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$457 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$454 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$451 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$448 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 1 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467 ($add).
Removed top 4 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467 ($add).
Removed top 4 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470 ($add).
Removed top 3 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470 ($add).
Removed top 2 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464 ($add).
Removed top 1 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464 ($add).
Removed top 1 bits (of 2) from port B of cell sobel.$techmap\rgb_pack.$procmux$1345_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514 ($add).
Removed top 30 bits (of 32) from port Y of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514 ($add).
Removed top 11 bits (of 19) from mux cell sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1170 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_rx.v:120$571 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:116$567 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564 ($sub).
Removed top 28 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:108$562 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:107$561 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$559 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procdff$2196 ($dff).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$968 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$965 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$prbel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
Removed top 1 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467 ($add).
Removed top 4 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467 ($add).
Removed top 4 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470 ($add).
Removed top 3 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470 ($add).
Removed top 2 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464 ($add).
Removed top 1 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464 ($add).
Removed top 1 bits (of 2) from port B of cell sobel.$techmap\rgb_pack.$procmux$1345_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514 ($add).
Removed top 30 bits (of 32) from port Y of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514 ($add).
Removed top 11 bits (of 19) from mux cell sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1170 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_rx.v:120$571 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:116$567 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564 ($sub).
Removed top 28 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:108$562 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:107$561 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$559 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procdff$2196 ($dff).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$968 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$965 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$963 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$960 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_tx.v:106$596 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:102$592 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$586 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$2187 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$933 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$930 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$928 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$925 ($mux).
Removed top 8 bits (of 16) from port Y of cell sobel.$neg$../../rtl/sobel/sobel.sv:188$3 ($neg).
Removed top 8 bits (of 16) from port A of cell sobel.$neg$../../rtl/sobel/sobel.sv:188$3 ($neg).
Removed top 8 bits (of 16) from port Y of cell sobel.$neg$../../rtl/sobel/sobel.sv:189$5 ($neg).
Removed top 8 bits (of 16) from port A of cell sobel.$neg$../../rtl/sobel/sobel.sv:189$5 ($neg).
Removed top 8 bits (of 16) from wire sobel.$neg$../../rtl/sobel/sobel.sv:188$3_Y.
Removed top 30 bits (of 32) from wire sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:198$511_Y.
Removed top 16 bits (of 24) from wire sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$389_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456_Y.
Removed top 11 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1170_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587_Y.
Removed top 3 bits (of 8) from wire sobel.rgb2gray_inst.blue_term.
Removed top 1 bits (of 8) from wire sobel.rgb2gray_inst.red_term.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_data.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_elastic.data_i.

17.12. Executing PEEPOPT pass (run peephole optimizers).
ocmux$963 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$960 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_tx.v:106$596 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:102$592 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$586 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$2187 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$933 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$930 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$928 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$925 ($mux).
Removed top 8 bits (of 16) from port Y of cell sobel.$neg$../../rtl/sobel/sobel.sv:188$3 ($neg).
Removed top 8 bits (of 16) from port A of cell sobel.$neg$../../rtl/sobel/sobel.sv:188$3 ($neg).
Removed top 8 bits (of 16) from port Y of cell sobel.$neg$../../rtl/sobel/sobel.sv:189$5 ($neg).
Removed top 8 bits (of 16) from port A of cell sobel.$neg$../../rtl/sobel/sobel.sv:189$5 ($neg).
Removed top 8 bits (of 16) from wire sobel.$neg$../../rtl/sobel/sobel.sv:188$3_Y.
Removed top 30 bits (of 32) from wire sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:198$511_Y.
Removed top 16 bits (of 24) from wire sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$389_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456_Y.
Removed top 11 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1170_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587_Y.
Removed top 3 bits (of 8) from wire sobel.rgb2gray_inst.blue_term.
Removed top 1 bits (of 8) from wire sobel.rgb2gray_inst.red_term.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_data.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_elastic.data_i.

17.12. Executing PEEPOPT pass (run peephole optimizers).

17.13. Executing OPT_CLEAN pass (remove unused cells and wires).

17.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 26 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

17.14. Executing SHARE pass (SAT-based resource sharing).
<suppressed ~1 debug messages>

17.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module sobel that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$695 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    Found 1 candidates: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694
    Analyzing resource sharing with $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694 ($memrd):
      Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$695: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Size of SAT problem: 8 cells, 49 variables, 110 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    No candidates found.
  Analyzing resource sharing options for $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$684 ($memrd):
    Found 1 activation_patterns using ctrl signal \rstn_sync_inst.sync_o.
    No candidates found.

17.15. Executing TECHMAP pass (map to technology primitives).
Found 3 cells in module sobel that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$695 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    Found 1 candidates: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694
    Analyzing resource sharing with $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694 ($memrd):
      Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$695: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Size of SAT problem: 8 cells, 49 variables, 110 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    No candidates found.
  Analyzing resource sharing options for $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$684 ($memrd):
    Found 1 activation_patterns using ctrl signal \rstn_sync_inst.sync_o.
    No candidates found.

17.15. Executing TECHMAP pass (map to technology primitives).

17.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v

17.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.15.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.15.2. Continuing TECHMAP pass.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$639f3c0210fcc5e1c908bc2f2b15fa79a0f7d8b3\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$639f3c0210fcc5e1c908bc2f2b15fa79a0f7d8b3\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$ffabd3b4cbee1be9226030f264c01b1383874a52\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$ffabd3b4cbee1be9226030f264c01b1383874a52\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$d544eb687a002b556032f6fb24d754f43a4207cb\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$d544eb687a002b556032f6fb24d754f43a4207cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
No more expansions possible.
<suppressed ~226 debug messages>

17.16. Executing OPT_EXPR pass (perform const folding).
<suppressed ~226 debug messages>

17.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.17. Executing OPT_CLEAN pass (remove unused cells and wires).

17.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 24 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

17.18. Executing ALUMACC pass (create $alu and $macc cells).
<suppressed ~1 debug messages>

17.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sobel:
  creating $macc model for $neg$../../rtl/sobel/sobel.sv:188$3 ($neg).
  creating $macc model for $neg$../../rtl/sobel/sobel.sv:189$5 ($neg).
  creating $macc model for $techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$471 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$472 ($add).
  creating $macc model for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$541 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$448 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$451 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$454 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$457 ($add).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$458 ($sub).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$459 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587 ($sub).
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$454 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$459.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$457 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$459.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$448 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$458.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$451 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$458.
  merging $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$471 into $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$472.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593.
 Extracting $alu and $macc cells in module sobel:
  creating $macc model for $neg$../../rtl/sobel/sobel.sv:188$3 ($neg).
  creating $macc model for $neg$../../rtl/sobel/sobel.sv:189$5 ($neg).
  creating $macc model for $techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$471 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$472 ($add).
  creating $macc model for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$541 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$448 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$451 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$454 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$457 ($add).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$458 ($sub).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$459 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587 ($sub).
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$454 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$459.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$457 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$459.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$448 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$458.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$451 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$458.
  merging $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$471 into $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$472.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$541.
  creating $alu model for $macc $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464.
  creating $alu model for $macc $techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427.
  creating $alu model for $macc $neg$../../rtl/sobel/sobel.sv:189$5.
  creating $alu model for $macc $neg$../../rtl/sobel/sobel.sv:188$3.
  creating $macc cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$472: $auto$alumacc.cc:354:replace_macc$2275
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$459: $auto$alumacc.cc:354:replace_macc$2276
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$458: $auto$alumacc.cc:354:replace_macc$2277
  creating $alu model for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$559 ($gt): new $alu
  creating $alu model for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$586 ($gt): new $alu
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$586: $auto$alumacc.cc:474:replace_alu$2280
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$559: $auto$alumacc.cc:474:replace_alu$2285
  creating $alu cell for $neg$../../rtl/sobel/sobel.sv:188$3: $auto$alumacc.cc:474:replace_alu$2290
  creating $alu cell for $neg$../../rtl/sobel/sobel.sv:189$5: $auto$alumacc.cc:474:replace_alu$2293
  creating $alu cell for $techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427: $auto$alumacc.cc:474:replace_alu$2296
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464: $auto$alumacc.cc:474:replace_alu$2299
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467: $auto$alumacc.cc:474:replace_alu$2302
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470: $auto$alumacc.cc:474:replace_alu$2305
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587: $auto$alumacc.cc:474:replace_alu$2308
  creating $alu cell for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514: $auto$alumacc.cc:474:replace_alu$2311
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$541: $auto$alumacc.cc:474:replace_alu$2314
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545: $auto$alumacc.cc:474:replace_alu$2317
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447: $auto$alumacc.cc:474:replace_alu$2320
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564: $auto$alumacc.cc:474:replace_alu$2323
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450: $ creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$541.
  creating $alu model for $macc $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464.
  creating $alu model for $macc $techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427.
  creating $alu model for $macc $neg$../../rtl/sobel/sobel.sv:189$5.
  creating $alu model for $macc $neg$../../rtl/sobel/sobel.sv:188$3.
  creating $macc cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$472: $auto$alumacc.cc:354:replace_macc$2275
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$459: $auto$alumacc.cc:354:replace_macc$2276
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$458: $auto$alumacc.cc:354:replace_macc$2277
  creating $alu model for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$559 ($gt): new $alu
  creating $alu model for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$586 ($gt): new $alu
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$586: $auto$alumacc.cc:474:replace_alu$2280
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$559: $auto$alumacc.cc:474:replace_alu$2285
  creating $alu cell for $neg$../../rtl/sobel/sobel.sv:188$3: $auto$alumacc.cc:474:replace_alu$2290
  creating $alu cell for $neg$../../rtl/sobel/sobel.sv:189$5: $auto$alumacc.cc:474:replace_alu$2293
  creating $alu cell for $techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:19$427: $auto$alumacc.cc:474:replace_alu$2296
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$464: $auto$alumacc.cc:474:replace_alu$2299
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$467: $auto$alumacc.cc:474:replace_alu$2302
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$470: $auto$alumacc.cc:474:replace_alu$2305
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$587: $auto$alumacc.cc:474:replace_alu$2308
  creating $alu cell for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$514: $auto$alumacc.cc:474:replace_alu$2311
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$541: $auto$alumacc.cc:474:replace_alu$2314
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545: $auto$alumacc.cc:474:replace_alu$2317
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$447: $auto$alumacc.cc:474:replace_alu$2320
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$564: $auto$alumacc.cc:474:replace_alu$2323
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$450: $auto$alumacc.cc:474:replace_alu$2326
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593: $auto$alumacc.cc:474:replace_alu$2329
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453: $auto$alumacc.cc:474:replace_alu$2332
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456: $auto$alumacc.cc:474:replace_alu$2335
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560: $auto$alumacc.cc:474:replace_alu$2338
  created 19 $alu and 3 $macc cells.

17.19. Executing OPT pass (performing simple optimizations).

17.19.1. Executing OPT_EXPR pass (perform const folding).
auto$alumacc.cc:474:replace_alu$2326
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$593: $auto$alumacc.cc:474:replace_alu$2329
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$453: $auto$alumacc.cc:474:replace_alu$2332
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$456: $auto$alumacc.cc:474:replace_alu$2335
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$560: $auto$alumacc.cc:474:replace_alu$2338
  created 19 $alu and 3 $macc cells.

17.19. Executing OPT pass (performing simple optimizations).

17.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~10 debug messages>
Optimizing module sobel.
<suppressed ~10 debug messages>

17.19.2. Executing OPT_MERGE pass (detect identical cells).

17.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

17.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

17.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.5. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.6. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).

17.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 7 unused cells and 9 unused wires.
Finding unused cells or wires in module \sobel..
Removed 7 unused cells and 9 unused wires.
<suppressed ~12 debug messages>

17.19.8. Executing OPT_EXPR pass (perform const folding).
<suppressed ~12 debug messages>

17.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.19.9. Rerunning OPT passes. (Maybe there is more to do..)

17.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).

17.19.9. Rerunning OPT passes. (Maybe there is more to do..)

17.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

17.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

17.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.12. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.13. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).

17.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.19.15. Executing OPT_EXPR pass (perform const folding).

17.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.19.16. Finished OPT passes. (There is nothing left to do.)

17.19.16. Finished OPT passes. (There is nothing left to do.)

17.20. Executing FSM pass (extract and optimize FSM).

17.20.1. Executing FSM_DETECT pass (finding FSMs in design).

17.20. Executing FSM pass (extract and optimize FSM).

17.20.1. Executing FSM_DETECT pass (finding FSMs in design).

17.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.21.2. Executing OPT_MERGE pass (detect identical cells).

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.21.3. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.21.5. Finished fast OPT passes.

17.21.5. Finished fast OPT passes.

17.22. Executing MEMORY pass.

17.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

17.22. Executing MEMORY pass.

17.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$686' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$696' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$684' in module `\sobel': merged data $dff with rd enable to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694' in module `\sobel': merged data $dff with rd enable to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$695' in module `\sobel': merged data $dff with rd enable to cell.

17.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$686' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$696' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$684' in module `\sobel': merged data $dff with rd enable to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694' in module `\sobel': merged data $dff with rd enable to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$695' in module `\sobel': merged data $dff with rd enable to cell.

17.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 14 unused cells and 17 unused wires.
Finding unused cells or wires in module \sobel..
Removed 14 unused cells and 17 unused wires.
<suppressed ~15 debug messages>

17.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
<suppressed ~15 debug messages>

17.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).

17.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rx_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$686 ($memwr)
  $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$684 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$696 ($memwr)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$695 ($memrd)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\rx_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$686 ($memwr)
  $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$684 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$696 ($memwr)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$695 ($memrd)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$694 ($memrd)

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing sobel.rx_fifo.sync_fifo_ram.mem_array:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=2, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: rx_fifo.sync_fifo_ram.mem_array.0.0.0
Processing sobel.sobel_conv2d.line_buffer.sync_ram_delay.mem_array:
  Properties: ports=3 bits=10240 rports=2 wports=1 dbits=8 abits=11 words=1280
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram porProcessing sobel.rx_fifo.sync_fifo_ram.mem_array:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=2, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: rx_fifo.sync_fifo_ram.mem_array.0.0.0
Processing sobel.sobel_conv2d.line_buffer.sync_ram_delay.mem_array:
  Properties: ports=3 bits=10240 rports=2 wports=1 dbits=8 abits=11 words=1280
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=41
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=6144 efficiency=31
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=1536 waste=1536 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=3072 efficiency=31
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=31, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=31, cells=8, acells=2
    Efficiency for rule 2.1: efficiency=41, cells=6, acells=3
    Efficiency for rule 1.1: efficiency=25, cells=10, acells=5
    Selected rule 2.1 with efficiency 41.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read pot A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=41
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=6144 efficiency=31
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=1536 waste=1536 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=3072 efficiency=31
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=31, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=31, cells=8, acells=2
    Efficiency for rule 2.1: efficiency=41, cells=6, acells=3
    Efficiency for rule 1.1: efficiency=25, cells=10, acells=5
    Selected rule 2.1 with efficiency 41.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.1
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.1
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.1

17.25. Executing TECHMAP pass (map to technology primitives).
rt #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.1
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.1
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.1

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v

17.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~56 debug messages>

17.26. Executing ICE40_BRAMINIT pass.
<suppressed ~56 debug messages>

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~82 debug messages>
Optimizing module sobel.
<suppressed ~82 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

17.27.3. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

17.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 4 unused cells and 177 unused wires.
Finding unused cells or wires in module \sobel..
Removed 4 unused cells and 177 unused wires.
<suppressed ~5 debug messages>

17.27.5. Finished fast OPT passes.
<suppressed ~5 debug messages>

17.27.5. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

17.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.29.2. Executing OPT_MERGE pass (detect identical cells).

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1593.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1612.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1692.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1711.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1740.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1759.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1777.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1796.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1835.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1854.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1881.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1900.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1918.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1937.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1974.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1993.
Removed 16 multiplexer ports.
<suppressed ~121 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1593.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1612.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1692.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1711.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1740.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1759.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1777.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1796.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1835.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1854.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1881.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1900.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1918.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1937.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1974.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1993.
Removed 16 multiplexer ports.
<suppressed ~121 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\uart_inst.uart_rx_inst.$procmux$1170:
      Old ports: A=8'11001111, B=8'00000000, Y=$auto$wreduce.cc:455:run$2252 [7:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2252 [0]
      New connections: $auto$wreduce.cc:455:run$2252 [7:1] = { $auto$wreduce.cc:455:run$2252 [0] $auto$wreduce.cc:455:run$2252 [0] 2'00 $auto$wreduce.cc:455:run$2252 [0] $auto$wreduce.cc:455:run$2252 [0] $auto$wreduce.cc:455:run$2252 [0] }
  Optimizing cells in module \sobel.
Performed a total of 1 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\uart_inst.uart_rx_inst.$procmux$1170:
      Old ports: A=8'11001111, B=8'00000000, Y=$auto$wreduce.cc:455:run$2252 [7:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2252 [0]
      New connections: $auto$wreduce.cc:455:run$2252 [7:1] = { $auto$wreduce.cc:455:run$2252 [0] $auto$wreduce.cc:455:run$2252 [0] 2'00 $auto$wreduce.cc:455:run$2252 [0] $auto$wreduce.cc:455:run$2252 [0] $auto$wreduce.cc:455:run$2252 [0] }
  Optimizing cells in module \sobel.
Performed a total of 1 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 9 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
<suppressed ~1 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~121 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~121 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.13. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.29.15. Executing OPT_EXPR pass (perform const folding).

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.29.16. Finished OPT passes. (There is nothing left to do.)

17.29.16. Finished OPT passes. (There is nothing left to do.)

17.30. Executing TECHMAP pass (map to technology primitives).

17.30. Executing TECHMAP pass (map to technology primitives).

17.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v

17.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.30.3. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=1\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=1\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=9\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=9\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=6\Y_WIDTH=7 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \rgb2gray_inst.terms_elastic.data_o_reg [23:16] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [7:0] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [15:8] (8 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=6\Y_WIDTH=7 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \rgb2gray_inst.terms_elastic.data_o_reg [23:16] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [7:0] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [15:8] (8 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=7\Y_WIDTH=8 for cells of type $alu.
  add { 1'0 $auto$wreduce.cc:455:run$2250 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2251 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[2] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add { 1'0 $auto$wreduce.cc:455:run$2248 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2249 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[6] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=7\Y_WIDTH=8 for cells of type $alu.
  add { 1'0 $auto$wreduce.cc:455:run$2250 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2251 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[2] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add { 1'0 $auto$wreduce.cc:455:run$2248 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2249 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[6] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=19\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=19\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=16 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=16 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=8 for cells of type $fa.
Using extmapper simplemap for cells of type $reduce_or.
No more expansions possible.
Using template $paramod\_90_fa\WIDTH=8 for cells of type $fa.
Using extmapper simplemap for cells of type $reduce_or.
No more expansions possible.
<suppressed ~996 debug messages>

17.31. Executing ICE40_OPT pass (performing simple optimizations).

17.31.1. Running ICE40 specific optimizations.
<suppressed ~996 debug messages>

17.31. Executing ICE40_OPT pass (performing simple optimizations).

17.31.1. Running ICE40 specific optimizations.

17.31.2. Executing OPT_EXPR pass (perform const folding).

17.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~782 debug messages>
Optimizing module sobel.
<suppressed ~782 debug messages>

17.31.3. Executing OPT_MERGE pass (detect identical cells).

17.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

17.31.4. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

17.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).

17.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 404 unused cells and 568 unused wires.
Finding unused cells or wires in module \sobel..
Removed 404 unused cells and 568 unused wires.
<suppressed ~406 debug messages>

17.31.6. Rerunning OPT passes. (Removed registers in this run.)

17.31.7. Running ICE40 specific optimizations.
<suppressed ~406 debug messages>

17.31.6. Rerunning OPT passes. (Removed registers in this run.)

17.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2280.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2280.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2285.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2285.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2290.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2290.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2293.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2293.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2308.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2314.slice[0].carry: CO=\rx_fifo.rd_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[0].carry: CO=\rx_fifo.wr_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2323.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2326.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2329.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2332.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2335.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2338.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3260.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3296.slice[11].carry: CO=$auto$maccmap.cc:240:synth$3296.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3296.slice[12].carry: CO=$auto$maccmap.cc:240:synth$3296.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3296.slice[13].carry: CO=$auto$maccmap.cc:240:synth$3296.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3296.slice[14].carry: CO=$auto$maccmap.cc:240:synth$3296.C [14]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3310.slice[11].carry: CO=$auto$maccmap.cc:240:synth$3310.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3310.slice[12].carry: CO=$auto$maccmap.cc:240:synth$3310.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3310.slice[13].carry: CO=$auto$maccmap.cc:240:synth$3310.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3310.slice[14].carry: CO=$auto$maccmap.cc:240:synth$3310.C [14]
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2290.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2293.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2308.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2314.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2323.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2326.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2329.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2332.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2335.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2338.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3260.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3296.slice[15].adder back to logiOptimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2280.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2280.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2285.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2285.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2290.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2290.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2293.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2293.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2308.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2314.slice[0].carry: CO=\rx_fifo.rd_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[0].carry: CO=\rx_fifo.wr_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2323.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2326.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2329.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2332.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2335.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2338.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3260.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3296.slice[11].carry: CO=$auto$maccmap.cc:240:synth$3296.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3296.slice[12].carry: CO=$auto$maccmap.cc:240:synth$3296.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3296.slice[13].carry: CO=$auto$maccmap.cc:240:synth$3296.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3296.slice[14].carry: CO=$auto$maccmap.cc:240:synth$3296.C [14]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3310.slice[11].carry: CO=$auto$maccmap.cc:240:synth$3310.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3310.slice[12].carry: CO=$auto$maccmap.cc:240:synth$3310.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3310.slice[13].carry: CO=$auto$maccmap.cc:240:synth$3310.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3310.slice[14].carry: CO=$auto$maccmap.cc:240:synth$3310.C [14]
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2290.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2293.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2308.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2314.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2323.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2326.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2329.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2332.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2335.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2338.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3260.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3296.slice[15].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3310.slice[15].adder back to logic.

17.31.8. Executing OPT_EXPR pass (perform const folding).
c.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3310.slice[15].adder back to logic.

17.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~238 debug messages>
Optimizing module sobel.
<suppressed ~238 debug messages>

17.31.9. Executing OPT_MERGE pass (detect identical cells).

17.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

17.31.10. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

17.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).

17.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 5 unused cells and 42 unused wires.
Finding unused cells or wires in module \sobel..
Removed 5 unused cells and 42 unused wires.
<suppressed ~6 debug messages>

17.31.12. Rerunning OPT passes. (Removed registers in this run.)

17.31.13. Running ICE40 specific optimizations.
<suppressed ~6 debug messages>

17.31.12. Rerunning OPT passes. (Removed registers in this run.)

17.31.13. Running ICE40 specific optimizations.

17.31.14. Executing OPT_EXPR pass (perform const folding).

17.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.31.15. Executing OPT_MERGE pass (detect identical cells).

17.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.31.16. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).

17.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.31.18. Finished OPT passes. (There is nothing left to do.)

17.31.18. Finished OPT passes. (There is nothing left to do.)

17.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

17.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

17.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).

17.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2547 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tkeep_reg[2:0] [2] -> \rgb_unpack.downsize.s_axis_tkeep_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2548 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [0] -> \rgb_unpack.downsize.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2549 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [1] -> \rgb_unpack.downsize.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2550 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [2] -> \rgb_unpack.downsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2551 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [3] -> \rgb_unpack.downsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2552 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [4] -> \rgb_unpack.downsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2553 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [5] -> \rgb_unpack.downsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2554 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [6] -> \rgb_unpack.downsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2555 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [7] -> \rgb_unpack.downsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2556 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tvalid_reg[0:0] -> \rgb_unpack.downsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2557 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [0] -> \rgb_unpack.downsize.s_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2558 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [1] -> \rgb_unpack.downsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2559 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [2] -> \rgb_unpack.downsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2560 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [3] -> \rgb_unpack.downsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2561 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [4] -> \rgb_unpack.downsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2562 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [5] -> \rgb_unpack.downsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2563 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [6] -> \rgb_unpack.downsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2564 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [7] -> \rgb_unpack.downsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2565 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [8] -> \rgb_unpack.downsize.s_axis_tdata_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2566 to $_DFFE_PP_ for $techmapSelected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2547 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tkeep_reg[2:0] [2] -> \rgb_unpack.downsize.s_axis_tkeep_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2548 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [0] -> \rgb_unpack.downsize.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2549 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [1] -> \rgb_unpack.downsize.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2550 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [2] -> \rgb_unpack.downsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2551 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [3] -> \rgb_unpack.downsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2552 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [4] -> \rgb_unpack.downsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2553 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [5] -> \rgb_unpack.downsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2554 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [6] -> \rgb_unpack.downsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2555 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [7] -> \rgb_unpack.downsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2556 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tvalid_reg[0:0] -> \rgb_unpack.downsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2557 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [0] -> \rgb_unpack.downsize.s_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2558 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [1] -> \rgb_unpack.downsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2559 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [2] -> \rgb_unpack.downsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2560 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [3] -> \rgb_unpack.downsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2561 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [4] -> \rgb_unpack.downsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2562 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [5] -> \rgb_unpack.downsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2563 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [6] -> \rgb_unpack.downsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2564 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [7] -> \rgb_unpack.downsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2565 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [8] -> \rgb_unpack.downsize.s_axis_tdata_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2566 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [9] -> \rgb_unpack.downsize.s_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2567 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [10] -> \rgb_unpack.downsize.s_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2568 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [11] -> \rgb_unpack.downsize.s_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2569 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [12] -> \rgb_unpack.downsize.s_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [13] -> \rgb_unpack.downsize.s_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [14] -> \rgb_unpack.downsize.s_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [15] -> \rgb_unpack.downsize.s_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [16] -> \rgb_unpack.downsize.s_axis_tdata_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [17] -> \rgb_unpack.downsize.s_axis_tdata_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [18] -> \rgb_unpack.downsize.s_axis_tdata_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [19] -> \rgb_unpack.downsize.s_axis_tdata_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2577 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [20] -> \rgb_unpack.downsize.s_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2578 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [21] -> \rgb_unpack.downsize.s_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2579 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [22] -> \rgb_unpack.downsize.s_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2580 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [23] -> \rgb_unpack.downsize.s_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2723 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [0] -> \mag_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2724 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [1] -> \mag_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2725 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [2] -> \mag_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2726 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [3] -> \mag_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2727 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [4] -> \mag_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2728 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [5] -> \mag_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2729 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [6] -> \mag_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2730 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [7] -> \mag_pipe.data_o_reg [7].
  converting $_DFF_\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [9] -> \rgb_unpack.downsize.s_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2567 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [10] -> \rgb_unpack.downsize.s_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2568 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [11] -> \rgb_unpack.downsize.s_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2569 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [12] -> \rgb_unpack.downsize.s_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [13] -> \rgb_unpack.downsize.s_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [14] -> \rgb_unpack.downsize.s_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [15] -> \rgb_unpack.downsize.s_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [16] -> \rgb_unpack.downsize.s_axis_tdata_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [17] -> \rgb_unpack.downsize.s_axis_tdata_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [18] -> \rgb_unpack.downsize.s_axis_tdata_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [19] -> \rgb_unpack.downsize.s_axis_tdata_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2577 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [20] -> \rgb_unpack.downsize.s_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2578 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [21] -> \rgb_unpack.downsize.s_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2579 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [22] -> \rgb_unpack.downsize.s_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2580 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [23] -> \rgb_unpack.downsize.s_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2723 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [0] -> \mag_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2724 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [1] -> \mag_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2725 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [2] -> \mag_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2726 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [3] -> \mag_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2727 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [4] -> \mag_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2728 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [5] -> \mag_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2729 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [6] -> \mag_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2730 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [7] -> \mag_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2731 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [8] -> \mag_pipe.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2732 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [9] -> \mag_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2733 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [10] -> \mag_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2734 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [11] -> \mag_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2735 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [12] -> \mag_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2736 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [13] -> \mag_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2737 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [14] -> \mag_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2738 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [15] -> \mag_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2739 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [16] -> \mag_pipe.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2740 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [17] -> \mag_pipe.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2741 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [18] -> \mag_pipe.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2742 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [19] -> \mag_pipe.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2743 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [20] -> \mag_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2744 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [21] -> \mag_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2745 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [22] -> \mag_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2746 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [23] -> \mag_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2747 to $_DFFE_PP_ for $techmap\mag_pipe.$0\valid_o_reg[0:0] -> \mag_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2813 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [0] -> \sobel_conv2d.conv_window[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2814 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [1] -> \sobel_conv2d.conv_window[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2815 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [2] -> \sobel_conv2d.conv_window[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2816 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [3] -> \sobel_conv2d.conv_window[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2817 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [4] -> \sobel_conv2d.conv_window[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2818 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [5] -> \sobel_conv2d.conv_window[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2819 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [6] -> \sobel_conv2d.conv_window[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2820 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [7] -> \sobel_conv2d.conv_window[2] [7].
  converting $_DFF_P_ ceP_ cell $auto$simplemap.cc:420:simplemap_dff$2731 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [8] -> \mag_pipe.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2732 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [9] -> \mag_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2733 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [10] -> \mag_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2734 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [11] -> \mag_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2735 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [12] -> \mag_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2736 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [13] -> \mag_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2737 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [14] -> \mag_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2738 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [15] -> \mag_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2739 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [16] -> \mag_pipe.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2740 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [17] -> \mag_pipe.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2741 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [18] -> \mag_pipe.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2742 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [19] -> \mag_pipe.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2743 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [20] -> \mag_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2744 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [21] -> \mag_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2745 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [22] -> \mag_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2746 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [23] -> \mag_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2747 to $_DFFE_PP_ for $techmap\mag_pipe.$0\valid_o_reg[0:0] -> \mag_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2813 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [0] -> \sobel_conv2d.conv_window[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2814 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [1] -> \sobel_conv2d.conv_window[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2815 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [2] -> \sobel_conv2d.conv_window[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2816 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [3] -> \sobel_conv2d.conv_window[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2817 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [4] -> \sobel_conv2d.conv_window[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2818 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [5] -> \sobel_conv2d.conv_window[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2819 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [6] -> \sobel_conv2d.conv_window[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2820 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [7] -> \sobel_conv2d.conv_window[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2821 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [0] -> \sobel_conv2d.conv_window[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2822 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [1] -> \sobel_conv2d.conv_window[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2823 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [2] -> \sobel_conv2d.conv_window[8] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2824 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [3] -> \sobel_conv2d.conv_window[8] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2825 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [4] -> \sobel_conv2d.conv_window[8] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2826 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [5] -> \sobel_conv2d.conv_window[8] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2827 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [6] -> \sobel_conv2d.conv_window[8] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2828 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [7] -> \sobel_conv2d.conv_window[8] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2829 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [0] -> \sobel_conv2d.conv_window[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2830 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [1] -> \sobel_conv2d.conv_window[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2831 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [2] -> \sobel_conv2d.conv_window[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2832 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [3] -> \sobel_conv2d.conv_window[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2833 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [4] -> \sobel_conv2d.conv_window[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2834 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [5] -> \sobel_conv2d.conv_window[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2835 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [6] -> \sobel_conv2d.conv_window[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2836 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [7] -> \sobel_conv2d.conv_window[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2837 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [0] -> \sobel_conv2d.conv_window[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2838 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [1] -> \sobel_conv2d.conv_window[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2839 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [2] -> \sobel_conv2d.conv_window[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2840 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [3] -> \sobel_conv2d.conv_window[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2841 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [4] -> \sobel_conv2d.conv_window[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2842 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [5] -> \sobel_conv2d.conv_window[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2843 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [6] -> \sobel_conv2d.conv_window[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2844 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [7] -> \sll $auto$simplemap.cc:420:simplemap_dff$2821 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [0] -> \sobel_conv2d.conv_window[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2822 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [1] -> \sobel_conv2d.conv_window[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2823 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [2] -> \sobel_conv2d.conv_window[8] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2824 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [3] -> \sobel_conv2d.conv_window[8] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2825 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [4] -> \sobel_conv2d.conv_window[8] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2826 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [5] -> \sobel_conv2d.conv_window[8] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2827 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [6] -> \sobel_conv2d.conv_window[8] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2828 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [7] -> \sobel_conv2d.conv_window[8] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2829 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [0] -> \sobel_conv2d.conv_window[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2830 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [1] -> \sobel_conv2d.conv_window[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2831 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [2] -> \sobel_conv2d.conv_window[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2832 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [3] -> \sobel_conv2d.conv_window[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2833 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [4] -> \sobel_conv2d.conv_window[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2834 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [5] -> \sobel_conv2d.conv_window[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2835 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [6] -> \sobel_conv2d.conv_window[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2836 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [7] -> \sobel_conv2d.conv_window[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2837 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [0] -> \sobel_conv2d.conv_window[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2838 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [1] -> \sobel_conv2d.conv_window[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2839 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [2] -> \sobel_conv2d.conv_window[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2840 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [3] -> \sobel_conv2d.conv_window[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2841 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [4] -> \sobel_conv2d.conv_window[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2842 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [5] -> \sobel_conv2d.conv_window[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2843 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [6] -> \sobel_conv2d.conv_window[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2844 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [7] -> \sobel_conv2d.conv_window[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2845 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [0] -> \sobel_conv2d.conv_window[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2846 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [1] -> \sobel_conv2d.conv_window[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2847 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [2] -> \sobel_conv2d.conv_window[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2848 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [3] -> \sobel_conv2d.conv_window[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2849 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [4] -> \sobel_conv2d.conv_window[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2850 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [5] -> \sobel_conv2d.conv_window[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2851 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [6] -> \sobel_conv2d.conv_window[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2852 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [7] -> \sobel_conv2d.conv_window[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2853 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [0] -> \sobel_conv2d.conv_window[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2854 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [1] -> \sobel_conv2d.conv_window[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2855 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [2] -> \sobel_conv2d.conv_window[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2856 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [3] -> \sobel_conv2d.conv_window[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2857 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [4] -> \sobel_conv2d.conv_window[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2858 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [5] -> \sobel_conv2d.conv_window[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2859 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [6] -> \sobel_conv2d.conv_window[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2860 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [7] -> \sobel_conv2d.conv_window[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2861 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [0] -> \sobel_conv2d.conv_window[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2862 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [1] -> \sobel_conv2d.conv_window[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2863 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [2] -> \sobel_conv2d.conv_window[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2864 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [3] -> \sobel_conv2d.conv_window[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2865 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [4] -> \sobel_conv2d.conv_window[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2866 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [5] -> \sobel_conv2d.conv_window[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2867 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [6] -> \sobel_conv2d.conv_window[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2868 to $_DFFE_PP_ foobel_conv2d.conv_window[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2845 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [0] -> \sobel_conv2d.conv_window[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2846 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [1] -> \sobel_conv2d.conv_window[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2847 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [2] -> \sobel_conv2d.conv_window[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2848 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [3] -> \sobel_conv2d.conv_window[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2849 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [4] -> \sobel_conv2d.conv_window[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2850 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [5] -> \sobel_conv2d.conv_window[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2851 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [6] -> \sobel_conv2d.conv_window[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2852 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [7] -> \sobel_conv2d.conv_window[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2853 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [0] -> \sobel_conv2d.conv_window[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2854 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [1] -> \sobel_conv2d.conv_window[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2855 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [2] -> \sobel_conv2d.conv_window[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2856 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [3] -> \sobel_conv2d.conv_window[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2857 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [4] -> \sobel_conv2d.conv_window[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2858 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [5] -> \sobel_conv2d.conv_window[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2859 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [6] -> \sobel_conv2d.conv_window[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2860 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [7] -> \sobel_conv2d.conv_window[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2861 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [0] -> \sobel_conv2d.conv_window[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2862 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [1] -> \sobel_conv2d.conv_window[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2863 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [2] -> \sobel_conv2d.conv_window[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2864 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [3] -> \sobel_conv2d.conv_window[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2865 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [4] -> \sobel_conv2d.conv_window[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2866 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [5] -> \sobel_conv2d.conv_window[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2867 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [6] -> \sobel_conv2d.conv_window[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2868 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [7] -> \sobel_conv2d.conv_window[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2869 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [0] -> \sobel_conv2d.conv_window[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2870 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [1] -> \sobel_conv2d.conv_window[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2871 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [2] -> \sobel_conv2d.conv_window[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2872 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [3] -> \sobel_conv2d.conv_window[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2873 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [4] -> \sobel_conv2d.conv_window[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2874 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [5] -> \sobel_conv2d.conv_window[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2875 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [6] -> \sobel_conv2d.conv_window[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2876 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [7] -> \sobel_conv2d.conv_window[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2877 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [0] -> \sobel_conv2d.conv_window[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2878 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [1] -> \sobel_conv2d.conv_window[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2879 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [2] -> \sobel_conv2d.conv_window[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2880 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [3] -> \sobel_conv2d.conv_window[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2881 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [4] -> \sobel_conv2d.conv_window[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2882 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [5] -> \sobel_conv2d.conv_window[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2883 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [6] -> \sobel_conv2d.conv_window[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2884 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [7] -> \sobel_conv2d.conv_window[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3110 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [2] -> \rgb_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3111 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [3] -> \rgb_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3112 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [4] -> \rgb_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3113 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [5] -> \rgb_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3114 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [6] -> \rgb_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3115 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [7] -> \rgb_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3117 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [9] -> \rgb_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3118 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [10] -> \r $techmap\sobel_conv2d.$0\conv_window[3][7:0] [7] -> \sobel_conv2d.conv_window[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2869 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [0] -> \sobel_conv2d.conv_window[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2870 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [1] -> \sobel_conv2d.conv_window[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2871 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [2] -> \sobel_conv2d.conv_window[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2872 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [3] -> \sobel_conv2d.conv_window[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2873 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [4] -> \sobel_conv2d.conv_window[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2874 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [5] -> \sobel_conv2d.conv_window[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2875 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [6] -> \sobel_conv2d.conv_window[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2876 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [7] -> \sobel_conv2d.conv_window[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2877 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [0] -> \sobel_conv2d.conv_window[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2878 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [1] -> \sobel_conv2d.conv_window[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2879 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [2] -> \sobel_conv2d.conv_window[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2880 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [3] -> \sobel_conv2d.conv_window[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2881 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [4] -> \sobel_conv2d.conv_window[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2882 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [5] -> \sobel_conv2d.conv_window[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2883 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [6] -> \sobel_conv2d.conv_window[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2884 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [7] -> \sobel_conv2d.conv_window[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3110 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [2] -> \rgb_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3111 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [3] -> \rgb_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3112 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [4] -> \rgb_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3113 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [5] -> \rgb_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3114 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [6] -> \rgb_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3115 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [7] -> \rgb_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3117 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [9] -> \rgb_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3118 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [10] -> \rgb_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3119 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [11] -> \rgb_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3120 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [12] -> \rgb_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3121 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [13] -> \rgb_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3122 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [14] -> \rgb_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3123 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [15] -> \rgb_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3128 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [20] -> \rgb_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3129 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [21] -> \rgb_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3130 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [22] -> \rgb_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3131 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [23] -> \rgb_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3132 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\valid_o_reg[0:0] -> \rgb_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3241 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2397 -> $auto$memory_bram.cc:960:replace_cell$2395.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3244 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2371 -> $auto$memory_bram.cc:960:replace_cell$2369.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3420 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tlast_reg[0:0] -> \rgb_pack.upsize.s_axis_tlast_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3421 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tvalid_reg[0:0] -> \rgb_pack.upsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3422 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [0] -> \rgb_pack.upsize.seg_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3423 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [1] -> \rgb_pack.upsize.seg_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3426 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [2] -> \rgb_pack.upsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3427 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [3] -> \rgb_pack.upsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3428 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [4] -> \rgb_pack.upsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3429 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [5] -> \rgb_pack.upsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3430 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [6] -> \rgb_pack.upsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3431 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [7] -> \rgb_pack.upsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3433 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [9] -> \rgb_pack.upsize.m_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3434 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [10] -> \rgb_pack.upsize.m_axis_tdata_reg [10rgb_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3119 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [11] -> \rgb_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3120 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [12] -> \rgb_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3121 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [13] -> \rgb_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3122 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [14] -> \rgb_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3123 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [15] -> \rgb_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3128 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [20] -> \rgb_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3129 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [21] -> \rgb_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3130 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [22] -> \rgb_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3131 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [23] -> \rgb_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3132 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\valid_o_reg[0:0] -> \rgb_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3241 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2397 -> $auto$memory_bram.cc:960:replace_cell$2395.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3244 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2371 -> $auto$memory_bram.cc:960:replace_cell$2369.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3420 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tlast_reg[0:0] -> \rgb_pack.upsize.s_axis_tlast_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3421 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tvalid_reg[0:0] -> \rgb_pack.upsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3422 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [0] -> \rgb_pack.upsize.seg_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3423 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [1] -> \rgb_pack.upsize.seg_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3426 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [2] -> \rgb_pack.upsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3427 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [3] -> \rgb_pack.upsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3428 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [4] -> \rgb_pack.upsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3429 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [5] -> \rgb_pack.upsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3430 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [6] -> \rgb_pack.upsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3431 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [7] -> \rgb_pack.upsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3433 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [9] -> \rgb_pack.upsize.m_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3434 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [10] -> \rgb_pack.upsize.m_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3435 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [11] -> \rgb_pack.upsize.m_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3436 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [12] -> \rgb_pack.upsize.m_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3437 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [13] -> \rgb_pack.upsize.m_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3438 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [14] -> \rgb_pack.upsize.m_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3439 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [15] -> \rgb_pack.upsize.m_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3444 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [20] -> \rgb_pack.upsize.m_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3445 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [21] -> \rgb_pack.upsize.m_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3446 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [22] -> \rgb_pack.upsize.m_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3447 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [23] -> \rgb_pack.upsize.m_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3449 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [1] -> \rgb_pack.upsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3450 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [2] -> \rgb_pack.upsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3451 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [3] -> \rgb_pack.upsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3452 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [4] -> \rgb_pack.upsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3453 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [5] -> \rgb_pack.upsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3454 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [6] -> \rgb_pack.upsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3455 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [7] -> \rgb_pack.upsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3576 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2384 -> $auto$memory_bram.cc:960:replace_cell$2382.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3594 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [0] -> \rx_fifo.wr_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3595 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [1] -> \rx_fifo.wr_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3596 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [2] -> \rx_fifo.wr_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3597 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [3] -> \rx_fifo.wr_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3598 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [4] -> \rx_fifo.wr_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3599 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [5] -> \rx_fifo.wr_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3600 ].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3435 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [11] -> \rgb_pack.upsize.m_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3436 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [12] -> \rgb_pack.upsize.m_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3437 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [13] -> \rgb_pack.upsize.m_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3438 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [14] -> \rgb_pack.upsize.m_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3439 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [15] -> \rgb_pack.upsize.m_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3444 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [20] -> \rgb_pack.upsize.m_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3445 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [21] -> \rgb_pack.upsize.m_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3446 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [22] -> \rgb_pack.upsize.m_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3447 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [23] -> \rgb_pack.upsize.m_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3449 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [1] -> \rgb_pack.upsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3450 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [2] -> \rgb_pack.upsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3451 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [3] -> \rgb_pack.upsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3452 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [4] -> \rgb_pack.upsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3453 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [5] -> \rgb_pack.upsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3454 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [6] -> \rgb_pack.upsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3455 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [7] -> \rgb_pack.upsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3576 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2384 -> $auto$memory_bram.cc:960:replace_cell$2382.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3594 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [0] -> \rx_fifo.wr_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3595 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [1] -> \rx_fifo.wr_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3596 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [2] -> \rx_fifo.wr_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3597 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [3] -> \rx_fifo.wr_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3598 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [4] -> \rx_fifo.wr_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3599 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [5] -> \rx_fifo.wr_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3600 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [6] -> \rx_fifo.wr_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3601 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [7] -> \rx_fifo.wr_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3602 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [8] -> \rx_fifo.wr_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3603 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [9] -> \rx_fifo.wr_ptr_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3615 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [1] -> \rx_fifo.data_o_bypass_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3616 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [2] -> \rx_fifo.data_o_bypass_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3617 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [3] -> \rx_fifo.data_o_bypass_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3618 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [4] -> \rx_fifo.data_o_bypass_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3619 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [5] -> \rx_fifo.data_o_bypass_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3620 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [6] -> \rx_fifo.data_o_bypass_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3621 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [7] -> \rx_fifo.data_o_bypass_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3768 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [0] -> \rgb2gray_inst.terms_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3769 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [1] -> \rgb2gray_inst.terms_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3770 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [2] -> \rgb2gray_inst.terms_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3771 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [3] -> \rgb2gray_inst.terms_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3772 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [4] -> \rgb2gray_inst.terms_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3773 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [5] -> \rgb2gray_inst.terms_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3774 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [6] -> \rgb2gray_inst.terms_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3775 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [7] -> \rgb2gray_inst.terms_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3776 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [8] -> \rgb2gray_inst.terms_elastic.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3777 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [9] -> \rgb2gray_inst.terms_elastic.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3778 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [10] -> \rgb2gray_inst.terms_elastic.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3779 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [11] -> \rgb2gray_inst.terms_elastic.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [6] -> \rx_fifo.wr_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3601 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [7] -> \rx_fifo.wr_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3602 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [8] -> \rx_fifo.wr_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3603 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [9] -> \rx_fifo.wr_ptr_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3615 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [1] -> \rx_fifo.data_o_bypass_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3616 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [2] -> \rx_fifo.data_o_bypass_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3617 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [3] -> \rx_fifo.data_o_bypass_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3618 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [4] -> \rx_fifo.data_o_bypass_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3619 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [5] -> \rx_fifo.data_o_bypass_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3620 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [6] -> \rx_fifo.data_o_bypass_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3621 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [7] -> \rx_fifo.data_o_bypass_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3768 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [0] -> \rgb2gray_inst.terms_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3769 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [1] -> \rgb2gray_inst.terms_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3770 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [2] -> \rgb2gray_inst.terms_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3771 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [3] -> \rgb2gray_inst.terms_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3772 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [4] -> \rgb2gray_inst.terms_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3773 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [5] -> \rgb2gray_inst.terms_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3774 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [6] -> \rgb2gray_inst.terms_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3775 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [7] -> \rgb2gray_inst.terms_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3776 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [8] -> \rgb2gray_inst.terms_elastic.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3777 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [9] -> \rgb2gray_inst.terms_elastic.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3778 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [10] -> \rgb2gray_inst.terms_elastic.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3779 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [11] -> \rgb2gray_inst.terms_elastic.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3780 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [12] -> \rgb2gray_inst.terms_elastic.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3781 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [13] -> \rgb2gray_inst.terms_elastic.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3782 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [14] -> \rgb2gray_inst.terms_elastic.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3783 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [15] -> \rgb2gray_inst.terms_elastic.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3784 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [16] -> \rgb2gray_inst.terms_elastic.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3785 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [17] -> \rgb2gray_inst.terms_elastic.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3786 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [18] -> \rgb2gray_inst.terms_elastic.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3787 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [19] -> \rgb2gray_inst.terms_elastic.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3788 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [20] -> \rgb2gray_inst.terms_elastic.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3789 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [21] -> \rgb2gray_inst.terms_elastic.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3790 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [22] -> \rgb2gray_inst.terms_elastic.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3791 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [23] -> \rgb2gray_inst.terms_elastic.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3792 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\valid_o_reg[0:0] -> \rgb2gray_inst.terms_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3847 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [0] -> \magnitude_inst.mag_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3848 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [1] -> \magnitude_inst.mag_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3849 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [2] -> \magnitude_inst.mag_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3850 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [3] -> \magnitude_inst.mag_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3851 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [4] -> \magnitude_inst.mag_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3852 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [5] -> \magnitude_inst.mag_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3853 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [6] -> \magnitude_inst.mag_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3854 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [7] -> \magnitude_inst.mag_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simpsimplemap_dff$3780 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [12] -> \rgb2gray_inst.terms_elastic.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3781 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [13] -> \rgb2gray_inst.terms_elastic.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3782 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [14] -> \rgb2gray_inst.terms_elastic.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3783 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [15] -> \rgb2gray_inst.terms_elastic.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3784 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [16] -> \rgb2gray_inst.terms_elastic.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3785 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [17] -> \rgb2gray_inst.terms_elastic.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3786 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [18] -> \rgb2gray_inst.terms_elastic.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3787 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [19] -> \rgb2gray_inst.terms_elastic.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3788 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [20] -> \rgb2gray_inst.terms_elastic.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3789 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [21] -> \rgb2gray_inst.terms_elastic.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3790 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [22] -> \rgb2gray_inst.terms_elastic.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3791 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [23] -> \rgb2gray_inst.terms_elastic.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3792 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\valid_o_reg[0:0] -> \rgb2gray_inst.terms_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3847 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [0] -> \magnitude_inst.mag_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3848 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [1] -> \magnitude_inst.mag_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3849 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [2] -> \magnitude_inst.mag_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3850 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [3] -> \magnitude_inst.mag_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3851 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [4] -> \magnitude_inst.mag_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3852 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [5] -> \magnitude_inst.mag_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3853 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [6] -> \magnitude_inst.mag_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3854 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[7:0] [7] -> \magnitude_inst.mag_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3855 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\valid_o_reg[0:0] -> \magnitude_inst.mag_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3880 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [0] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3881 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [1] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3882 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [2] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3883 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [3] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3884 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [4] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3885 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [5] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3886 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [6] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3887 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [7] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3888 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_rx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3889 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_rx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3890 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_rx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3891 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_rx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3892 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_rx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3893 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_rx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3894 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_rx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3895 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_rx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3896 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_rx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3897 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_rx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3898 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_rx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3899 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_rx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3900 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reglemap.cc:420:simplemap_dff$3855 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\valid_o_reg[0:0] -> \magnitude_inst.mag_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3880 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [0] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3881 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [1] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3882 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [2] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3883 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [3] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3884 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [4] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3885 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [5] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3886 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [6] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3887 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [7] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3888 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_rx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3889 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_rx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3890 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_rx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3891 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_rx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3892 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_rx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3893 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_rx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3894 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_rx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3895 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_rx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3896 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_rx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3897 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_rx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3898 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_rx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3899 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_rx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3900 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_rx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3901 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_rx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3902 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_rx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3903 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_rx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3904 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_rx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3905 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_rx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3906 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_rx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3907 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_rx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3908 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_rx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3909 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_rx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3910 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_rx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3911 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [0] -> \uart_inst.uart_rx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3912 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [1] -> \uart_inst.uart_rx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3913 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [2] -> \uart_inst.uart_rx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3914 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [3] -> \uart_inst.uart_rx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3915 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [4] -> \uart_inst.uart_rx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3916 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [5] -> \uart_inst.uart_rx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3917 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [6] -> \uart_inst.uart_rx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3918 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [7] -> \uart_inst.uart_rx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4183 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_tx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4184 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_tx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4185 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_tx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4186 to $_DFFE_PP_ for $techmap\uart_ins[18:0] [8] -> \uart_inst.uart_rx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3901 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_rx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3902 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_rx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3903 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_rx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3904 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_rx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3905 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_rx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3906 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_rx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3907 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_rx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3908 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_rx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3909 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_rx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3910 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_rx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3911 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [0] -> \uart_inst.uart_rx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3912 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [1] -> \uart_inst.uart_rx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3913 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [2] -> \uart_inst.uart_rx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3914 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [3] -> \uart_inst.uart_rx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3915 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [4] -> \uart_inst.uart_rx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3916 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [5] -> \uart_inst.uart_rx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3917 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [6] -> \uart_inst.uart_rx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3918 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [7] -> \uart_inst.uart_rx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4183 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_tx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4184 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_tx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4185 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_tx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4186 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_tx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4187 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_tx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4188 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_tx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4189 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_tx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4190 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_tx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4191 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_tx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4192 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_tx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4193 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_tx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4194 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_tx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4195 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_tx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4196 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_tx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4197 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_tx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4198 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_tx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4199 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_tx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4200 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_tx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4201 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_tx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4202 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2358 -> $auto$memory_bram.cc:960:replace_cell$2356.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4207 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\txd_reg[0:0] -> \uart_inst.uart_tx_inst.txd_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4208 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\s_axis_tready_reg[0:0] -> \uart_inst.uart_tx_inst.s_axis_tready_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4209 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_tx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4210 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_tx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4211 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_tx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4212 to $_DFFE_Pt.uart_tx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_tx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4187 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_tx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4188 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_tx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4189 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_tx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4190 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_tx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4191 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_tx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4192 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_tx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4193 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_tx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4194 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_tx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4195 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_tx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4196 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_tx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4197 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_tx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4198 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_tx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4199 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_tx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4200 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_tx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4201 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_tx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4202 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2358 -> $auto$memory_bram.cc:960:replace_cell$2356.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4207 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\txd_reg[0:0] -> \uart_inst.uart_tx_inst.txd_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4208 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\s_axis_tready_reg[0:0] -> \uart_inst.uart_tx_inst.s_axis_tready_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4209 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_tx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4210 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_tx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4211 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_tx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4212 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_tx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4213 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [0] -> \uart_inst.uart_tx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4214 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [1] -> \uart_inst.uart_tx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4215 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [2] -> \uart_inst.uart_tx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4216 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [3] -> \uart_inst.uart_tx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4217 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [4] -> \uart_inst.uart_tx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4218 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [5] -> \uart_inst.uart_tx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4219 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [6] -> \uart_inst.uart_tx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4220 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [7] -> \uart_inst.uart_tx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4221 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [8] -> \uart_inst.uart_tx_inst.data_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4433 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4434 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4435 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4436 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4437 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4438 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4439 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4440 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4441 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4442 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4443 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [10] -> \sobel_conv2d.line_bufferP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_tx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4213 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [0] -> \uart_inst.uart_tx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4214 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [1] -> \uart_inst.uart_tx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4215 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [2] -> \uart_inst.uart_tx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4216 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [3] -> \uart_inst.uart_tx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4217 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [4] -> \uart_inst.uart_tx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4218 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [5] -> \uart_inst.uart_tx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4219 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [6] -> \uart_inst.uart_tx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4220 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [7] -> \uart_inst.uart_tx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4221 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [8] -> \uart_inst.uart_tx_inst.data_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4433 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4434 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4435 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4436 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4437 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4438 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4439 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4440 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4441 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4442 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4443 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4538 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.stream_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.line_buffer.stream_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4554 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4555 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4556 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4557 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4558 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4559 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4560 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4561 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4562 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4563 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4564 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4670 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4671 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4672 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4673 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4674 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4675 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4676 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [6] -> \sobel_conv2d.rd_ptr_counter_b.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4538 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.stream_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.line_buffer.stream_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4554 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4555 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4556 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4557 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4558 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4559 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4560 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4561 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4562 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4563 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4564 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4670 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4671 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4672 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4673 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4674 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4675 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4676 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4677 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4678 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4679 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4680 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [10].

17.34. Executing TECHMAP pass (map to technology primitives).
.line_buffer.wr_ptr_counter.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4677 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4678 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4679 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4680 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [10].

17.34. Executing TECHMAP pass (map to technology primitives).

17.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v

17.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

17.34.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

17.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~374 debug messages>

17.35. Executing OPT_EXPR pass (perform const folding).
<suppressed ~374 debug messages>

17.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~1424 debug messages>
Optimizing module sobel.
<suppressed ~1424 debug messages>

17.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17.37. Executing ICE40_FFINIT pass (implement FF init values).

17.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in sobel.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2580 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3882 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3885 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2559 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3454 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2544 (SB_DFF): \rgb_unpack.downsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3445 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2558 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2568 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE): \rgb_unpack.downsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3453 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2564 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2560 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2561 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2562 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2570 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2572 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2548 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4189 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2565 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2563 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2566 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2553 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2577 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2579 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4207 (SB_DFFE): \uart_inst.uart_tx_inst.txd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2551 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2552 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2567 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:siHandling FF init values in sobel.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2580 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3882 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3885 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2559 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3454 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2544 (SB_DFF): \rgb_unpack.downsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3445 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2558 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2568 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE): \rgb_unpack.downsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3453 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2564 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2560 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2561 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2562 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2570 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2572 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2548 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4189 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2565 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2563 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2566 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2553 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2577 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2579 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4207 (SB_DFFE): \uart_inst.uart_tx_inst.txd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2551 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2552 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2567 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3419 (SB_DFF): \rgb_pack.upsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2546 (SB_DFF): \rgb_unpack.downsize.s_axis_tkeep_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3423 (SB_DFFE): \rgb_pack.upsize.seg_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3427 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3421 (SB_DFFE): \rgb_pack.upsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3426 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3428 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3429 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3430 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3431 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3433 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3434 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3435 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3436 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3437 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3438 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3439 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3444 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3446 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3447 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4213 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4209 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3451 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2578 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2569 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2547 (SB_DFFE): \rgb_unpack.downsize.s_axis_tkeep_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3455 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3892 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3422 (SB_DFFE): \rgb_pack.upsize.seg_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3420 (SB_DFFE): \rgb_pack.upsize.s_axis_tlast_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2571 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2557 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3910 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3890 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3899 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [7] = 0
FF mplemap_dff$3419 (SB_DFF): \rgb_pack.upsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2546 (SB_DFF): \rgb_unpack.downsize.s_axis_tkeep_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3423 (SB_DFFE): \rgb_pack.upsize.seg_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3427 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3421 (SB_DFFE): \rgb_pack.upsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3426 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3428 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3429 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3430 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3431 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3433 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3434 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3435 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3436 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3437 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3438 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3439 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3444 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3446 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3447 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4213 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4209 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3451 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2578 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2569 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2547 (SB_DFFE): \rgb_unpack.downsize.s_axis_tkeep_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3455 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3892 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3422 (SB_DFFE): \rgb_pack.upsize.seg_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3420 (SB_DFFE): \rgb_pack.upsize.s_axis_tlast_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2571 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2557 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3910 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3890 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3899 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2554 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4218 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4216 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3846 (SB_DFF): \uart_inst.uart_rx_inst.rxd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3907 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3897 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3887 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3886 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3879 (SB_DFF): \uart_inst.uart_rx_inst.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3915 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3883 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3884 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3895 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3891 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3893 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3896 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3889 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2549 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3880 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3898 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3894 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3900 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3901 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3902 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3903 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3904 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3905 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3908 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3909 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3906 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3888 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3911 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3912 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3914 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [3] = 0
FF iinit value for cell $auto$simplemap.cc:420:simplemap_dff$2554 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4218 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4216 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3846 (SB_DFF): \uart_inst.uart_rx_inst.rxd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3907 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3897 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3887 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3886 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3879 (SB_DFF): \uart_inst.uart_rx_inst.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3915 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3883 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3884 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3895 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3891 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3893 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3896 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3889 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2549 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3880 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3898 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3894 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3900 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3901 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3902 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3903 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3904 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3905 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3908 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3909 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3906 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3888 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3911 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3912 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3914 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3913 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3916 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3917 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3918 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3881 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4191 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4183 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4184 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4185 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4186 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4187 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2555 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4192 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4190 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4193 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4194 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4195 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4196 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4197 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4198 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4200 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4201 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4199 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4217 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3450 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4208 (SB_DFFE): \uart_inst.uart_tx_inst.s_axis_tready_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4214 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4210 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4211 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3449 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4219 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4212 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4215 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3452 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [4] = 0
FF init value for cell $autnit value for cell $auto$simplemap.cc:420:simplemap_dff$3913 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3916 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3917 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3918 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3881 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4191 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4183 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4184 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4185 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4186 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4187 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2555 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4192 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4190 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4193 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4194 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4195 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4196 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4197 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4198 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4200 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4201 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4199 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4217 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3450 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4208 (SB_DFFE): \uart_inst.uart_tx_inst.s_axis_tready_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4214 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4210 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4211 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3449 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4219 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4212 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4215 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3452 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4221 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4220 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2550 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4188 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [5] = 0

17.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
o$simplemap.cc:420:simplemap_dff$4221 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4220 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2550 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4188 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [5] = 0

17.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$2604 (A=\mag_pipe.data_o_reg [23], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4116 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3806 (A=1'0, B=\rgb2gray_inst.green_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4119 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2702 (A=1'0, B=$techmap\rgb_unpack.$procmux$795_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2544 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2599 (A=\mag_pipe.data_o_reg [18], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3814 (A=1'0, B=\rgb2gray_inst.red_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2677 (A=1'0, B=$techmap\rgb_unpack.$procmux$890_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4689 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4234 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3412 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3607 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2796 (A=1'0, B=$techmap\mag_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2955 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2597 (A=\mag_pipe.data_o_reg [16], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2598 (A=\mag_pipe.data_o_reg [17], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2600 (A=\mag_pipe.data_o_reg [19], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2601 (A=\mag_pipe.data_o_reg [20], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2603 (A=\mag_pipe.data_o_reg [22], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3410 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3605 (SB_DFF).
  Merging $autMerging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$2604 (A=\mag_pipe.data_o_reg [23], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4116 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3806 (A=1'0, B=\rgb2gray_inst.green_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4119 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2702 (A=1'0, B=$techmap\rgb_unpack.$procmux$795_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2544 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2599 (A=\mag_pipe.data_o_reg [18], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3814 (A=1'0, B=\rgb2gray_inst.red_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2677 (A=1'0, B=$techmap\rgb_unpack.$procmux$890_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4689 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4234 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3412 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3607 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2796 (A=1'0, B=$techmap\mag_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2955 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2597 (A=\mag_pipe.data_o_reg [16], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2598 (A=\mag_pipe.data_o_reg [17], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2600 (A=\mag_pipe.data_o_reg [19], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2601 (A=\mag_pipe.data_o_reg [20], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2603 (A=\mag_pipe.data_o_reg [22], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3410 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3605 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2751 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3623 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$6100 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2749 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3656 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2750 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2752 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2753 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2754 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2729 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2755 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2760 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2756 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2757 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2732 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2758 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2761 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2762 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2763 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2767 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3046 (A=1'0, B=\sobel_conv2d.data_i [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3076 (A=1'0, B=\sobel_conv2d.gx_comb [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2916 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3067 (A=1'0, B=\sobel_conv2d.gx_comb [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2907 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3002 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2764 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:4o$simplemap.cc:277:simplemap_mux$2751 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3623 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$6100 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2749 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3656 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2750 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2752 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2753 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2754 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2729 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2755 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2760 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2756 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2757 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2732 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2758 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2761 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2762 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2763 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2767 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3046 (A=1'0, B=\sobel_conv2d.data_i [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3076 (A=1'0, B=\sobel_conv2d.gx_comb [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2916 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3067 (A=1'0, B=\sobel_conv2d.gx_comb [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2907 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3002 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2764 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2935 (A=1'0, B=\sobel_conv2d.conv_window[2] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2770 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2950 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2951 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2952 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2953 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3654 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2954 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2956 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3045 (A=1'0, B=\sobel_conv2d.data_i [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2766 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3047 (A=1'0, B=\sobel_conv2d.data_i [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3048 (A=1'0, B=\sobel_conv2d.data_i [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3049 (A=1'0, B=\sobel_conv2d.data_i [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3050 (A=1'0, B=\sobel_conv2d.data_i [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3051 (A=1'0, B=\sobel_conv2d.data_i [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2949 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3052 (A=1'0, B=\sobel_conv2d.data_i [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2828 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3030 (A=1'0, B=\sobel_conv2d.conv_window[8] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2830 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3031 (A=1'0, B=\sobel_conv2d.conv_window[8] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2831 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3032 (A=1'0, B=\sobel_conv2d.conv_window[8] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2832 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3033 (A=1'0, B=\sobel_conv2d.conv_window[8] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_20:simplemap_dff$2739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2935 (A=1'0, B=\sobel_conv2d.conv_window[2] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2770 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2950 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2951 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2952 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2953 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3654 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2954 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2956 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3045 (A=1'0, B=\sobel_conv2d.data_i [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2766 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3047 (A=1'0, B=\sobel_conv2d.data_i [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3048 (A=1'0, B=\sobel_conv2d.data_i [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3049 (A=1'0, B=\sobel_conv2d.data_i [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3050 (A=1'0, B=\sobel_conv2d.data_i [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3051 (A=1'0, B=\sobel_conv2d.data_i [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2949 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3052 (A=1'0, B=\sobel_conv2d.data_i [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2828 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3030 (A=1'0, B=\sobel_conv2d.conv_window[8] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2830 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3031 (A=1'0, B=\sobel_conv2d.conv_window[8] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2831 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3032 (A=1'0, B=\sobel_conv2d.conv_window[8] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2832 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3033 (A=1'0, B=\sobel_conv2d.conv_window[8] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2833 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3034 (A=1'0, B=\sobel_conv2d.conv_window[8] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2834 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3035 (A=1'0, B=\sobel_conv2d.conv_window[8] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2835 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3029 (A=1'0, B=\sobel_conv2d.conv_window[8] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2829 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3036 (A=1'0, B=\sobel_conv2d.conv_window[8] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2836 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3014 (A=1'0, B=\sobel_conv2d.conv_window[7] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2838 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3015 (A=1'0, B=\sobel_conv2d.conv_window[7] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2839 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3016 (A=1'0, B=\sobel_conv2d.conv_window[7] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2840 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3017 (A=1'0, B=\sobel_conv2d.conv_window[7] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2841 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3018 (A=1'0, B=\sobel_conv2d.conv_window[7] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2842 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3019 (A=1'0, B=\sobel_conv2d.conv_window[7] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2843 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3013 (A=1'0, B=\sobel_conv2d.conv_window[7] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2837 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3020 (A=1'0, B=\sobel_conv2d.conv_window[7] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2844 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2998 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2846 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2999 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3000 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3001 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2769 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3003 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2997 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2845 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3004 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2982 (A=1'0, B=\sobel_conv2d.conv_window[5] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2983 (A=1'0, B=\sobel_conv2d.conv_window[5] [2], S=\rstn_sync_inst.sync_o) into $auto$simpledff$2833 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3034 (A=1'0, B=\sobel_conv2d.conv_window[8] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2834 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3035 (A=1'0, B=\sobel_conv2d.conv_window[8] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2835 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3029 (A=1'0, B=\sobel_conv2d.conv_window[8] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2829 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3036 (A=1'0, B=\sobel_conv2d.conv_window[8] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2836 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3014 (A=1'0, B=\sobel_conv2d.conv_window[7] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2838 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3015 (A=1'0, B=\sobel_conv2d.conv_window[7] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2839 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3016 (A=1'0, B=\sobel_conv2d.conv_window[7] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2840 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3017 (A=1'0, B=\sobel_conv2d.conv_window[7] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2841 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3018 (A=1'0, B=\sobel_conv2d.conv_window[7] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2842 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3019 (A=1'0, B=\sobel_conv2d.conv_window[7] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2843 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3013 (A=1'0, B=\sobel_conv2d.conv_window[7] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2837 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3020 (A=1'0, B=\sobel_conv2d.conv_window[7] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2844 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2998 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2846 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2999 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3000 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3001 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2769 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3003 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2997 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2845 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3004 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2982 (A=1'0, B=\sobel_conv2d.conv_window[5] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2983 (A=1'0, B=\sobel_conv2d.conv_window[5] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2984 (A=1'0, B=\sobel_conv2d.conv_window[5] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2856 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2985 (A=1'0, B=\sobel_conv2d.conv_window[5] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2857 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2986 (A=1'0, B=\sobel_conv2d.conv_window[5] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2987 (A=1'0, B=\sobel_conv2d.conv_window[5] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2981 (A=1'0, B=\sobel_conv2d.conv_window[5] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2988 (A=1'0, B=\sobel_conv2d.conv_window[5] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2966 (A=1'0, B=\sobel_conv2d.conv_window[4] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2967 (A=1'0, B=\sobel_conv2d.conv_window[4] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2968 (A=1'0, B=\sobel_conv2d.conv_window[4] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2969 (A=1'0, B=\sobel_conv2d.conv_window[4] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2970 (A=1'0, B=\sobel_conv2d.conv_window[4] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2971 (A=1'0, B=\sobel_conv2d.conv_window[4] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2965 (A=1'0, B=\sobel_conv2d.conv_window[4] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2972 (A=1'0, B=\sobel_conv2d.conv_window[4] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2934 (A=1'0, B=\sobel_conv2d.conv_window[2] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2771 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2936 (A=1'0, B=\sobel_conv2d.conv_window[2] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2937 (A=1'0, B=\sobel_conv2d.conv_window[2] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2873 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2938 (A=1'0, B=\sobel_conv2d.conv_window[2] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2874 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2939 (A=1'0, B=\sobel_conv2d.conv_window[2] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2933 (A=1'0, B=\sobel_conv2d.conv_window[2] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2940 (A=1'0, B=\sobel_conv2d.conv_window[2] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2876 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2918 (A=1'0, B=\sobel_conv2d.conv_windmap.cc:420:simplemap_dff$2855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2984 (A=1'0, B=\sobel_conv2d.conv_window[5] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2856 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2985 (A=1'0, B=\sobel_conv2d.conv_window[5] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2857 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2986 (A=1'0, B=\sobel_conv2d.conv_window[5] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2987 (A=1'0, B=\sobel_conv2d.conv_window[5] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2981 (A=1'0, B=\sobel_conv2d.conv_window[5] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2988 (A=1'0, B=\sobel_conv2d.conv_window[5] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2966 (A=1'0, B=\sobel_conv2d.conv_window[4] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2967 (A=1'0, B=\sobel_conv2d.conv_window[4] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2968 (A=1'0, B=\sobel_conv2d.conv_window[4] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2969 (A=1'0, B=\sobel_conv2d.conv_window[4] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2970 (A=1'0, B=\sobel_conv2d.conv_window[4] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2971 (A=1'0, B=\sobel_conv2d.conv_window[4] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2965 (A=1'0, B=\sobel_conv2d.conv_window[4] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2972 (A=1'0, B=\sobel_conv2d.conv_window[4] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2934 (A=1'0, B=\sobel_conv2d.conv_window[2] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2771 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2936 (A=1'0, B=\sobel_conv2d.conv_window[2] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2937 (A=1'0, B=\sobel_conv2d.conv_window[2] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2873 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2938 (A=1'0, B=\sobel_conv2d.conv_window[2] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2874 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2939 (A=1'0, B=\sobel_conv2d.conv_window[2] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2933 (A=1'0, B=\sobel_conv2d.conv_window[2] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2940 (A=1'0, B=\sobel_conv2d.conv_window[2] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2876 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2918 (A=1'0, B=\sobel_conv2d.conv_window[1] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2919 (A=1'0, B=\sobel_conv2d.conv_window[1] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2920 (A=1'0, B=\sobel_conv2d.conv_window[1] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2921 (A=1'0, B=\sobel_conv2d.conv_window[1] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2922 (A=1'0, B=\sobel_conv2d.conv_window[1] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2923 (A=1'0, B=\sobel_conv2d.conv_window[1] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2917 (A=1'0, B=\sobel_conv2d.conv_window[1] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2877 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2924 (A=1'0, B=\sobel_conv2d.conv_window[1] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3078 (A=1'0, B=\sobel_conv2d.gy_comb [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2886 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3079 (A=1'0, B=\sobel_conv2d.gy_comb [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2887 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3080 (A=1'0, B=\sobel_conv2d.gy_comb [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2888 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3081 (A=1'0, B=\sobel_conv2d.gy_comb [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2889 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3082 (A=1'0, B=\sobel_conv2d.gy_comb [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2890 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3083 (A=1'0, B=\sobel_conv2d.gy_comb [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2891 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3084 (A=1'0, B=\sobel_conv2d.gy_comb [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2892 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3092 (A=1'0, B=\sobel_conv2d.gy_comb [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2900 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3061 (A=1'0, B=\sobel_conv2d.gx_comb [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2901 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3062 (A=1'0, B=\sobel_conv2d.gx_comb [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2902 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3063 (A=1'0, B=\sobel_conv2d.gx_comb [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2903 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3064 (A=1'0, B=\sobel_conv2d.gx_comb [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2904 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3065 (A=1'0, B=\sobel_conv2d.gx_comb [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2905 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3066 (A=1'0, B=\sobel_conv2d.gx_comb [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2906 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2768 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3068 (A=1'0, B=\sobel_conv2d.gx_comb [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420ow[1] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2919 (A=1'0, B=\sobel_conv2d.conv_window[1] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2920 (A=1'0, B=\sobel_conv2d.conv_window[1] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2921 (A=1'0, B=\sobel_conv2d.conv_window[1] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2922 (A=1'0, B=\sobel_conv2d.conv_window[1] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2923 (A=1'0, B=\sobel_conv2d.conv_window[1] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2917 (A=1'0, B=\sobel_conv2d.conv_window[1] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2877 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2924 (A=1'0, B=\sobel_conv2d.conv_window[1] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3078 (A=1'0, B=\sobel_conv2d.gy_comb [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2886 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3079 (A=1'0, B=\sobel_conv2d.gy_comb [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2887 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3080 (A=1'0, B=\sobel_conv2d.gy_comb [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2888 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3081 (A=1'0, B=\sobel_conv2d.gy_comb [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2889 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3082 (A=1'0, B=\sobel_conv2d.gy_comb [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2890 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3083 (A=1'0, B=\sobel_conv2d.gy_comb [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2891 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3084 (A=1'0, B=\sobel_conv2d.gy_comb [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2892 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3092 (A=1'0, B=\sobel_conv2d.gy_comb [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2900 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3061 (A=1'0, B=\sobel_conv2d.gx_comb [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2901 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3062 (A=1'0, B=\sobel_conv2d.gx_comb [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2902 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3063 (A=1'0, B=\sobel_conv2d.gx_comb [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2903 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3064 (A=1'0, B=\sobel_conv2d.gx_comb [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2904 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3065 (A=1'0, B=\sobel_conv2d.gx_comb [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2905 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3066 (A=1'0, B=\sobel_conv2d.gx_comb [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2906 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2768 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3068 (A=1'0, B=\sobel_conv2d.gx_comb [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2908 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3137 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3413 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3138 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3139 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3140 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3142 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3143 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3144 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3145 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3146 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3147 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3148 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3153 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [20], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3154 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [21], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3156 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [23], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3181 (A=1'0, B=$techmap\rgb_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3155 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [22], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3472 (A=1'0, B=$techmap\rgb_pack.$procmux$2072_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3856 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3479 (A=1'0, B=$techmap\rgb_pack.$procmux$2054_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3627 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3490 (A=1'0, B=$techmap\rgb_pack.$procm:simplemap_dff$2908 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3137 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3413 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3138 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3139 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3140 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3142 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3143 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3144 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3145 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3146 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3147 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3148 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3153 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [20], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3154 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [21], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3156 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [23], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3181 (A=1'0, B=$techmap\rgb_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3155 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [22], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3472 (A=1'0, B=$techmap\rgb_pack.$procmux$2072_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3856 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3479 (A=1'0, B=$techmap\rgb_pack.$procmux$2054_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3627 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3490 (A=1'0, B=$techmap\rgb_pack.$procmux$2035_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4452 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4342 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2602 (A=\mag_pipe.data_o_reg [21], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3967 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3892 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2765 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2759 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3624 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3625 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3626 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3478 (A=1'0, B=$techmap\rgb_pack.$procmux$2054_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3628 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3629 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3631 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3794 (A=1'0, B=\rgb2gray_inst.blue_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3409 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3604 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3411 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3606 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3136 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3414 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3609 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3415 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3610 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [7], S=\rstn_ux$2035_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4452 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4342 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2602 (A=\mag_pipe.data_o_reg [21], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3967 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3892 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2765 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2759 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3624 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3625 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3626 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3478 (A=1'0, B=$techmap\rgb_pack.$procmux$2054_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3628 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3629 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3631 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3794 (A=1'0, B=\rgb2gray_inst.blue_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3409 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3604 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3411 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3606 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3136 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3414 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3609 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3415 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3610 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3611 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3613 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3630 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3653 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3077 (A=1'0, B=\sobel_conv2d.gy_comb [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2885 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3655 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3795 (A=1'0, B=\rgb2gray_inst.blue_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3657 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3658 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3659 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3796 (A=1'0, B=\rgb2gray_inst.blue_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3622 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2748 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3612 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3801 (A=1'0, B=\rgb2gray_inst.green_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3797 (A=1'0, B=\rgb2gray_inst.blue_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3841 (A=1'0, B=$techmap\rgb2gray_inst.terms_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4444 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3803 (A=1'0, B=\rgb2gray_inst.green_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3985 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3910 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3805 (A=1'0, B=\rgb2gray_inst.green_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4084 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [2], S=\rstn_sync_inst.sync_o) into $sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3611 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3613 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3630 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3653 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3077 (A=1'0, B=\sobel_conv2d.gy_comb [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2885 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3655 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3795 (A=1'0, B=\rgb2gray_inst.blue_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3657 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3658 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3659 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3796 (A=1'0, B=\rgb2gray_inst.blue_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3622 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$545_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2748 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3612 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3801 (A=1'0, B=\rgb2gray_inst.green_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3797 (A=1'0, B=\rgb2gray_inst.blue_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3841 (A=1'0, B=$techmap\rgb2gray_inst.terms_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4444 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3803 (A=1'0, B=\rgb2gray_inst.green_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3985 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3910 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3805 (A=1'0, B=\rgb2gray_inst.green_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4084 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3863 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3974 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3899 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3804 (A=1'0, B=\rgb2gray_inst.green_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3811 (A=1'0, B=\rgb2gray_inst.red_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3786 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3812 (A=1'0, B=\rgb2gray_inst.red_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3813 (A=1'0, B=\rgb2gray_inst.red_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3858 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3859 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3793 (A=1'0, B=\rgb2gray_inst.blue_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3860 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3861 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3862 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4539 (A=1'0, B=\sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3982 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3907 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3972 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3897 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4121 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4120 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4170 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1115_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3879 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3939 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3915 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3857 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4117 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4118 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=\rstn_sync_inst.syncauto$simplemap.cc:420:simplemap_dff$3890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3863 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3974 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3899 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3804 (A=1'0, B=\rgb2gray_inst.green_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3811 (A=1'0, B=\rgb2gray_inst.red_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3786 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3812 (A=1'0, B=\rgb2gray_inst.red_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3813 (A=1'0, B=\rgb2gray_inst.red_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3858 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3859 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3793 (A=1'0, B=\rgb2gray_inst.blue_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3860 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3861 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3862 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4539 (A=1'0, B=\sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3982 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3907 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3972 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3897 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4121 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4120 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4170 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1115_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3879 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3939 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3915 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3857 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4117 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4118 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3970 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3895 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4085 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3808 (A=1'0, B=\rgb2gray_inst.green_term [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3807 (A=1'0, B=\rgb2gray_inst.green_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3968 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3893 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3971 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3896 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4083 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4114 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3973 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3898 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3969 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3894 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3975 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3900 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3976 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3901 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3977 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3902 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3978 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3903 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3979 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3904 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3980 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3905 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3983 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3809 (A=1'0, B=\rgb2gray_inst.red_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3984 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3981 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3906 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4082 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [0], S=\rstn_sync_in_o) into $auto$simplemap.cc:420:simplemap_dff$3884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3970 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3895 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4085 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3808 (A=1'0, B=\rgb2gray_inst.green_term [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3807 (A=1'0, B=\rgb2gray_inst.green_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3968 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3893 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3971 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3896 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4083 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4114 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3973 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3898 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3969 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3894 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3975 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3900 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3976 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3901 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3977 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3902 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3978 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3903 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3979 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3904 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3980 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3905 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3983 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3809 (A=1'0, B=\rgb2gray_inst.red_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3984 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3981 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3906 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4082 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3935 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3911 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3936 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3938 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3914 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3872 (A=1'0, B=$techmap\magnitude_inst.mag_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$626_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3937 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3913 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3940 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3916 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3941 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3942 (A=1'0, B=\uart_inst.uart_rx_inst.rxd_reg, S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3918 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4115 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4236 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4228 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4229 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4230 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4231 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4232 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4237 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4235 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4238 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4239 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4240 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$41st.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3935 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3911 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3936 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3938 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3914 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3872 (A=1'0, B=$techmap\magnitude_inst.mag_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$626_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3937 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3913 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3940 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3916 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3941 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3942 (A=1'0, B=\uart_inst.uart_rx_inst.rxd_reg, S=$auto$simplemap.cc:309:simplemap_lut$3350) into $auto$simplemap.cc:420:simplemap_dff$3918 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4115 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4236 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4228 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4229 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4230 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4231 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4232 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4237 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4235 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4238 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4239 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4240 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4241 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4242 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4243 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4245 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3802 (A=1'0, B=\rgb2gray_inst.green_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4246 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4244 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4366 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1000_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4343 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4344 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4345 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3815 (A=1'0, B=\rgb2gray_inst.red_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4445 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4447 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4453 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4448 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4449 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4450 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4451 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4446 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4435 (SB_DFFE).
  95 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4241 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4242 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4243 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4245 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3802 (A=1'0, B=\rgb2gray_inst.green_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4246 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4244 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4366 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1000_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4343 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4344 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4345 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3815 (A=1'0, B=\rgb2gray_inst.red_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4445 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4447 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4453 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4448 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4449 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4450 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4451 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4446 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4454 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3810 (A=1'0, B=\rgb2gray_inst.red_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4565 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4566 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4568 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4571 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4569 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4567 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4574 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4572 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4570 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3135 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3110 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4575 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4681 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4670 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4682 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4671 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4683 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4684 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4685 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4686 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4687 (A=1'0,Merging $auto$simplemap.cc:277:simplemap_mux$4454 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$911_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3810 (A=1'0, B=\rgb2gray_inst.red_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4565 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4566 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4568 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4571 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4569 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4567 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4574 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4572 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4570 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3135 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3110 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4575 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4681 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4670 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4682 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4671 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4683 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4684 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4685 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4686 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4687 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4688 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4690 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4573 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4691 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4680 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4233 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4188 (SB_DFFE).

17.39. Executing ICE40_OPT pass (performing simple optimizations).
 B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4688 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4690 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4573 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$911_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4691 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$911_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4680 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4233 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4188 (SB_DFFE).

17.39. Executing ICE40_OPT pass (performing simple optimizations).

17.39.1. Running ICE40 specific optimizations.

17.39.1. Running ICE40 specific optimizations.

17.39.2. Executing OPT_EXPR pass (perform const folding).

17.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~372 debug messages>
Optimizing module sobel.
<suppressed ~372 debug messages>

17.39.3. Executing OPT_MERGE pass (detect identical cells).

17.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~7257 debug messages>
Removed a total of 2419 cells.

17.39.4. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~7257 debug messages>
Removed a total of 2419 cells.

17.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).

17.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 275 unused cells and 4190 unused wires.
Finding unused cells or wires in module \sobel..
Removed 275 unused cells and 4190 unused wires.
<suppressed ~276 debug messages>

17.39.6. Rerunning OPT passes. (Removed registers in this run.)
<suppressed ~276 debug messages>

17.39.6. Rerunning OPT passes. (Removed registers in this run.)

17.39.7. Running ICE40 specific optimizations.

17.39.7. Running ICE40 specific optimizations.

17.39.8. Executing OPT_EXPR pass (perform const folding).

17.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~9 debug messages>
Optimizing module sobel.
<suppressed ~9 debug messages>

17.39.9. Executing OPT_MERGE pass (detect identical cells).

17.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.10. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).

17.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.39.12. Rerunning OPT passes. (Removed registers in this run.)

17.39.12. Rerunning OPT passes. (Removed registers in this run.)

17.39.13. Running ICE40 specific optimizations.

17.39.13. Running ICE40 specific optimizations.

17.39.14. Executing OPT_EXPR pass (perform const folding).

17.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.39.15. Executing OPT_MERGE pass (detect identical cells).

17.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.16. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).

17.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.39.18. Finished OPT passes. (There is nothing left to do.)

17.39.18. Finished OPT passes. (There is nothing left to do.)

17.40. Executing TECHMAP pass (map to technology primitives).

17.40. Executing TECHMAP pass (map to technology primitives).

17.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v

17.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.40.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.40.2. Continuing TECHMAP pass.
No more expansions possible.
No more expansions possible.

17.41. Executing ABC pass (technology mapping using ABC).

17.41. Executing ABC pass (technology mapping using ABC).

17.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..

17.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..
Extracted 1105 gates and 1540 wires to a netlist network with 433 inputs and 392 outputs.

17.41.1.1. Executing ABC.
Extracted 1105 gates and 1540 wires to a netlist network with 433 inputs and 392 outputs.

17.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     466.
ABC: Participating nodes from both networks       =    1032.
ABC: Participating nodes from the first network   =     466. (  91.37 % of nodes)
ABC: Participating nodes from the second network  =     566. ( 110.98 % of nodes)
ABC: Node pairs (any polarity)                    =     466. (  91.37 % of names can be moved)
ABC: Node pairs (same polarity)                   =     420. (  82.35 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.41.1.2. Re-integrating ABC results.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     466.
ABC: Participating nodes from both networks       =    1032.
ABC: Participating nodes from the first network   =     466. (  91.37 % of nodes)
ABC: Participating nodes from the second network  =     566. ( 110.98 % of nodes)
ABC: Node pairs (any polarity)                    =     466. (  91.37 % of names can be moved)
ABC: Node pairs (same polarity)                   =     420. (  82.35 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1018
ABC RESULTS:        internal signals:      715
ABC RESULTS:           input signals:      433
ABC RESULTS:          output signals:      392
Removing temp directory.
ABC RESULTS:              $lut cells:     1018
ABC RESULTS:        internal signals:      715
ABC RESULTS:           input signals:      433
ABC RESULTS:          output signals:      392
Removing temp directory.
Removed 0 unused cells and 812 unused wires.

17.42. Executing TECHMAP pass (map to technology primitives).
Removed 0 unused cells and 812 unused wires.

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v

17.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011101110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011101110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010001001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010001001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
No more expansions possible.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~1290 debug messages>
Removed 0 unused cells and 1018 unused wires.

17.43. Executing HIERARCHY pass (managing design hierarchy).
<suppressed ~1290 debug messages>
Removed 0 unused cells and 1018 unused wires.

17.43. Executing HIERARCHY pass (managing design hierarchy).

17.43.1. Analyzing design hierarchy..

17.43.1. Analyzing design hierarchy..
Top module:  \sobel

17.43.2. Analyzing design hierarchy..
Top module:  \sobel

17.43.2. Analyzing design hierarchy..
Top module:  \sobel
Removed 0 unused modules.
Top module:  \sobel
Removed 0 unused modules.

17.44. Printing statistics.

17.44. Printing statistics.

=== sobel ===

   Number of wires:                933
   Number of wire bits:           2708
   Number of public wires:         290
   Number of public wire bits:    1744
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1238
     SB_CARRY                      186
     SB_DFF                          4
     SB_DFFE                        68
     SB_DFFESR                     267
     SB_DFFESS                       4
     SB_DFFSR                       31
     SB_LUT4                       670
     SB_PLL40_PAD                    1
     SB_RAM40_4K                     7

17.45. Executing CHECK pass (checking for obvious problems).

=== sobel ===

   Number of wires:                933
   Number of wire bits:           2708
   Number of public wires:         290
   Number of public wire bits:    1744
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1238
     SB_CARRY                      186
     SB_DFF                          4
     SB_DFFE                        68
     SB_DFFESR                     267
     SB_DFFESS                       4
     SB_DFFSR                       31
     SB_LUT4                       670
     SB_PLL40_PAD                    1
     SB_RAM40_4K                     7

17.45. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

17.46. Executing JSON backend.
checking module sobel..
found and reported 0 problems.

17.46. Executing JSON backend.

Warnings: 2 unique messages, 3 total
End of script. Logfile hash: 473ab4c37f
CPU: user 1.19s system 0.01s, MEM: 70.21 MB total, 64.85 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 21% 21x opt_expr (0 sec), 20% 22x opt_clean (0 sec), ...

Warnings: 2 unique messages, 3 total
End of script. Logfile hash: 473ab4c37f
CPU: user 1.19s system 0.01s, MEM: 70.21 MB total, 64.85 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 21% 21x opt_expr (0 sec), 20% 22x opt_clean (0 sec), ...
nextpnr-ice40 --up5k --package sg48 --json build/sobel.json --pcf icebreaker.pcf --asc build/sobel.asc --seed 3 2>&1 | tee -a out.txt
Info: constrained 'mclk_i' to bel 'X12/Y31/io1'
Info: constrained 'mclk_i' to bel 'X12/Y31/io1'
Info: constraining clock net 'mclk_i' to 12.00 MHz
Info: constrained 'rstn_i' to bel 'X16/Y0/io0'
Info: constrained 'uart_rxd_i' to bel 'X13/Y0/io1'
Info: constraining clock net 'mclk_i' to 12.00 MHz
Info: constrained 'rstn_i' to bel 'X16/Y0/io0'
Info: constrained 'uart_rxd_i' to bel 'X13/Y0/io1'
Info: constrained 'uart_txd_o' to bel 'X15/Y0/io0'
Info: constrained 'uart_txd_o' to bel 'X15/Y0/io0'

Info: Packing constants..

Info: Packing constants..
Info: Packing IOs..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info: Packing LUT-FFs..
Info:      454 LCs used as LUT4 only
Info:      216 LCs used as LUT4 and DFF
Info:      454 LCs used as LUT4 only
Info:      216 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info: Packing non-LUT FFs..
Info:      158 LCs used as DFF only
Info: Packing carries..
Info:      158 LCs used as DFF only
Info: Packing carries..
Info:       61 LCs used as CARRY only
Info: Packing RAMs..
Info:       61 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Placing PLLs..
Info:   constrained PLL 'core_pll' to X12/Y31/pll_3
Info:   constrained PLL 'core_pll' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing special functions..
Info: Packing PLLs..
Info: Packing PLLs..
Info:     Input frequency of PLL 'core_pll' is constrained to 12.0 MHz
Info:     Input frequency of PLL 'core_pll' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'core_pll' is constrained to 768.0 MHz
Info:     VCO frequency of PLL 'core_pll' is constrained to 768.0 MHz
Info:     Derived frequency constraint of 24.0 MHz for net core_clk
Info:     Derived frequency constraint of 24.0 MHz for net core_clk
Info: Promoting globals..
Info: Promoting globals..
Info: promoting core_clk (fanout 388)
Info: promoting core_clk (fanout 388)
Info: promoting $abc$14681$auto$rtlil.cc:1969:NotGate$14091 [reset] (fanout 286)
Info: promoting $abc$14681$auto$rtlil.cc:1969:NotGate$14091 [reset] (fanout 286)
Info: promoting $abc$14681$auto$dff2dffe.cc:158:make_patterns_logic$12852 [cen] (fanout 75)
Info: promoting $abc$14681$auto$dff2dffe.cc:158:make_patterns_logic$12852 [cen] (fanout 75)
Info: promoting $abc$14681$auto$dff2dffe.cc:175:make_patterns_logic$6316 [cen] (fanout 25)
Info: promoting $abc$14681$auto$dff2dffe.cc:175:make_patterns_logic$6316 [cen] (fanout 25)
Info: promoting $abc$14681$auto$dff2dffe.cc:158:make_patterns_logic$6980 [cen] (fanout 25)
Info: promoting $abc$14681$auto$dff2dffe.cc:158:make_patterns_logic$6980 [cen] (fanout 25)
Info: promoting $abc$14681$auto$dff2dffe.cc:158:make_patterns_logic$8930 [cen] (fanout 25)
Info: promoting $abc$14681$auto$dff2dffe.cc:158:make_patterns_logic$8930 [cen] (fanout 25)
Info: Constraining chains...
Info: Constraining chains...
Info:       14 LCs used to legalise carry chains.
Info:       14 LCs used to legalise carry chains.
Info: Checksum: 0x1d5f32a2
Info: Checksum: 0x1d5f32a2


Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x28c94b2d
Info: Checksum: 0x28c94b2d

Info: Device utilisation:

Info: Device utilisation:
Info: 	         ICESTORM_LC:   905/ 5280    17%
Info: 	        ICESTORM_RAM:     7/   30    23%
Info: 	               SB_IO:     4/   96     4%
Info: 	         ICESTORM_LC:   905/ 5280    17%
Info: 	        ICESTORM_RAM:     7/   30    23%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 720 cells, random placement wirelen = 21907.
Info: Creating initial analytic placement for 720 cells, random placement wirelen = 21907.
Info:     at initial placer iter 0, wirelen = 203
Info:     at initial placer iter 0, wirelen = 203
Info:     at initial placer iter 1, wirelen = 202
Info:     at initial placer iter 1, wirelen = 202
Info:     at initial placer iter 2, wirelen = 203
Info:     at initial placer iter 2, wirelen = 203
Info:     at initial placer iter 3, wirelen = 202
Info:     at initial placer iter 3, wirelen = 202
Info: Running main analytical placer.
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 203, spread = 4164, legal = 5223; time = 0.01s
Info:     at iteration #1, type ALL: wirelen solved = 203, spread = 4164, legal = 5223; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 303, spread = 3587, legal = 4780; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 303, spread = 3587, legal = 4780; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 408, spread = 3636, legal = 4268; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 408, spread = 3636, legal = 4268; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 547, spread = 3019, legal = 4247; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 547, spread = 3019, legal = 4247; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 545, spread = 2945, legal = 4286; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 545, spread = 2945, legal = 4286; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 648, spread = 2981, legal = 4333; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 648, spread = 2981, legal = 4333; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 689, spread = 3050, legal = 4190; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 689, spread = 3050, legal = 4190; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 771, spread = 2843, legal = 4366; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 771, spread = 2843, legal = 4366; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 823, spread = 2871, legal = 4208; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 823, spread = 2871, legal = 4208; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 832, spread = 2798, legal = 4176; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 832, spread = 2798, legal = 4176; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 935, spread = 2728, legal = 4017; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 935, spread = 2728, legal = 4017; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 820, spread = 2680, legal = 4060; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 820, spread = 2680, legal = 4060; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 949, spread = 2824, legal = 3628; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 949, spread = 2824, legal = 3628; time = 0.01s
Info:     at iteration #14, type ALL: wirelen solved = 985, spread = 2651, legal = 4156; time = 0.01s
Info:     at iteration #14, type ALL: wirelen solved = 985, spread = 2651, legal = 4156; time = 0.01s
Info:     at iteration #15, type ALL: wirelen solved = 1051, spread = 2699, legal = 4117; time = 0.01s
Info:     at iteration #15, type ALL: wirelen solved = 1051, spread = 2699, legal = 4117; time = 0.01s
Info:     at iteration #16, type ALL: wirelen solved = 1073, spread = 2650, legal = 3715; time = 0.01s
Info:     at iteration #16, type ALL: wirelen solved = 1073, spread = 2650, legal = 3715; time = 0.01s
Info:     at iteration #17, type ALL: wirelen solved = 1065, spread = 2646, legal = 4044; time = 0.01s
Info:     at iteration #17, type ALL: wirelen solved = 1065, spread = 2646, legal = 4044; time = 0.01s
Info:     at iteration #18, type ALL: wirelen solved = 1181, spread = 2694, legal = 4075; time = 0.01s
Info:     at iteration #18, type ALL: wirelen solved = 1181, spread = 2694, legal = 4075; time = 0.01s
Info: HeAP Placer Time: 0.17s
Info:   of which solving equations: 0.08s
Info:   of which spreading cells: 0.01s
Info: HeAP Placer Time: 0.17s
Info:   of which solving equations: 0.08s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.07s
Info:   of which strict legalisation: 0.07s


Info: Running simulated annealing placer for refinement.
Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 275, wirelen = 3628
Info:   at iteration #1: temp = 0.000000, timing cost = 275, wirelen = 3628
Info:   at iteration #5: temp = 0.000000, timing cost = 297, wirelen = 3017
Info:   at iteration #5: temp = 0.000000, timing cost = 297, wirelen = 3017
Info:   at iteration #10: temp = 0.000000, timing cost = 288, wirelen = 2803
Info:   at iteration #10: temp = 0.000000, timing cost = 288, wirelen = 2803
Info:   at iteration #15: temp = 0.000000, timing cost = 271, wirelen = 2724
Info:   at iteration #15: temp = 0.000000, timing cost = 271, wirelen = 2724
Info:   at iteration #20: temp = 0.000000, timing cost = 267, wirelen = 2610
Info:   at iteration #20: temp = 0.000000, timing cost = 267, wirelen = 2610
Info:   at iteration #24: temp = 0.000000, timing cost = 264, wirelen = 2575 
Info: SA placement time 0.24s
Info:   at iteration #24: temp = 0.000000, timing cost = 264, wirelen = 2575 
Info: SA placement time 0.24s


Info: Max frequency for clock 'core_clk_$glb_clk': 31.99 MHz (PASS at 24.00 MHz)

Info: Max frequency for clock 'core_clk_$glb_clk': 31.99 MHz (PASS at 24.00 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 4.54 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 8.49 ns

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 4.54 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 8.49 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 10403,  13625) |***+
Info: [ 10403,  13625) |***+
Info: [ 13625,  16847) |***************+
Info: [ 13625,  16847) |***************+
Info: [ 16847,  20069) |**********+
Info: [ 20069,  23291) |******+
Info: [ 23291,  26513) |**************************+
Info: [ 26513,  29735) |***************************************************+
Info: [ 29735,  32957) |******************+
Info: [ 32957,  36179) |****************+
Info: [ 36179,  39401) |************************************************************ 
Info: [ 39401,  42623) | 
Info: [ 42623,  45845) | 
Info: [ 45845,  49067) | 
Info: [ 49067,  52289) | 
Info: [ 52289,  55511) | 
Info: [ 55511,  58733) | 
Info: [ 58733,  61955) | 
Info: [ 61955,  65177) | 
Info: [ 65177,  68399) | 
Info: [ 68399,  71621) | 
Info: [ 71621,  74843) |+
Info: [ 16847,  20069) |**********+
Info: [ 20069,  23291) |******+
Info: [ 23291,  26513) |**************************+
Info: [ 26513,  29735) |***************************************************+
Info: [ 29735,  32957) |******************+
Info: [ 32957,  36179) |****************+
Info: [ 36179,  39401) |************************************************************ 
Info: [ 39401,  42623) | 
Info: [ 42623,  45845) | 
Info: [ 45845,  49067) | 
Info: [ 49067,  52289) | 
Info: [ 52289,  55511) | 
Info: [ 55511,  58733) | 
Info: [ 58733,  61955) | 
Info: [ 61955,  65177) | 
Info: [ 65177,  68399) | 
Info: [ 68399,  71621) | 
Info: [ 71621,  74843) |+
Info: Checksum: 0x4680086b
Info: Checksum: 0x4680086b

Info: Routing..
Info: Setting up routing queue.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2819 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info: Routing 2819 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       43        793 |   43   793 |      1863|       0.03       0.03|
Info:       1000 |       43        793 |   43   793 |      1863|       0.03       0.03|
Info:       2000 |      129       1707 |   86   914 |       963|       0.05       0.08|
Info:       2000 |      129       1707 |   86   914 |       963|       0.05       0.08|
Info:       3000 |      266       2570 |  137   863 |       136|       0.06       0.14|
Info:       3000 |      266       2570 |  137   863 |       136|       0.06       0.14|
Info:       3141 |      271       2707 |    5   137 |         0|       0.02       0.17|
Info: Routing complete.
Info:       3141 |      271       2707 |    5   137 |         0|       0.02       0.17|
Info: Routing complete.
Info: Router1 time 0.17s
Info: Router1 time 0.17s
Info: Checksum: 0x99da288c
Info: Checksum: 0x99da288c

Info: Critical path report for clock 'core_clk_$glb_clk' (posedge -> posedge):
Info: curr total

Info: Critical path report for clock 'core_clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14868_LC.O
Info:  3.0  4.3    Net rx_fifo.rd_ptr_l[5] budget 3.220000 ns (7,3) -> (5,3)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14765_LC.I2
Info:  1.4  1.4  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14868_LC.O
Info:  3.0  4.3    Net rx_fifo.rd_ptr_l[5] budget 3.220000 ns (7,3) -> (5,3)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14765_LC.I2
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:18
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:18
Info:  1.2  5.5  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14765_LC.O
Info:  1.2  5.5  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14765_LC.O
Info:  1.8  7.3    Net $abc$14681$new_n910_ budget 3.220000 ns (5,3) -> (5,4)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14763_LC.I3
Info:  1.8  7.3    Net $abc$14681$new_n910_ budget 3.220000 ns (5,3) -> (5,4)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14763_LC.I3
Info:  0.9  8.2  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14763_LC.O
Info:  1.8  9.9    Net $abc$14681$new_n908_ budget 3.220000 ns (5,4) -> (4,4)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14762_LC.I0
Info:  1.3 11.2  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14762_LC.O
Info:  2.3 13.5    Net $abc$14681$auto$simplemap.cc:250:simplemap_eqne$8029[0]_new_ budget 3.220000 ns (4,4) -> (7,4)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14860_LC.I0
Info:  1.3 14.8  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14860_LC.O
Info:  1.8 16.6    Net $abc$14681$techmap\rx_fifo.$2\rd_ptr_next_w[9:0][1] budget 3.220000 ns (7,4) -> (7,5)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14861_LC.I0
Info:                Defined in:
Info:  0.9  8.2  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14763_LC.O
Info:  1.8  9.9    Net $abc$14681$new_n908_ budget 3.220000 ns (5,4) -> (4,4)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14762_LC.I0
Info:  1.3 11.2  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14762_LC.O
Info:  2.3 13.5    Net $abc$14681$auto$simplemap.cc:250:simplemap_eqne$8029[0]_new_ budget 3.220000 ns (4,4) -> (7,4)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14860_LC.I0
Info:  1.3 14.8  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14860_LC.O
Info:  1.8 16.6    Net $abc$14681$techmap\rx_fifo.$2\rd_ptr_next_w[9:0][1] budget 3.220000 ns (7,4) -> (7,5)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14861_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:28
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:28
Info:  1.3 17.9  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14861_LC.O
Info:  1.3 17.9  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14861_LC.O
Info:  3.0 20.8    Net rx_fifo.rd_ptr_next_w[1] budget 3.220000 ns (7,5) -> (4,6)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14883_LC.I0
Info:  3.0 20.8    Net rx_fifo.rd_ptr_next_w[1] budget 3.220000 ns (7,5) -> (4,6)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14883_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:64
Info:                  ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:12
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:64
Info:                  ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:12
Info:  1.3 22.1  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14883_LC.O
Info:  1.3 22.1  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14883_LC.O
Info:  1.8 23.9    Net $abc$14681$new_n1028_ budget 3.220000 ns (4,6) -> (4,6)
Info:  1.8 23.9    Net $abc$14681$new_n1028_ budget 3.220000 ns (4,6) -> (4,6)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14908_LC.I2
Info:  1.2 25.1  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14908_LC.O
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14908_LC.I2
Info:  1.2 25.1  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14908_LC.O
Info:  1.8 26.8    Net rx_fifo_data[4] budget 3.220000 ns (4,6) -> (3,7)
Info:  1.8 26.8    Net rx_fifo_data[4] budget 3.220000 ns (4,6) -> (3,7)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14909_LC.I1
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$14909_LC.I1
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:79
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:79
Info:  1.2 28.1  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14909_LC.O
Info:  1.2 28.1  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14909_LC.O
Info:  1.8 29.8    Net $abc$14681$techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0][20] budget 3.219000 ns (3,7) -> (3,8)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$3436_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:101
Info:  1.8 29.8    Net $abc$14681$techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0][20] budget 3.219000 ns (3,7) -> (3,8)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$3436_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:101
Info:                  ../../rtl/sobel/../../submodules/imports/axis_adapter.v:172
Info:                  ../../rtl/sobel/../../submodules/imports/axis_adapter.v:172
Info:  1.2 31.0  Setup $auto$simplemap.cc:420:simplemap_dff$3436_DFFLC.I0
Info: 12.3 ns logic, 18.8 ns routing
Info:  1.2 31.0  Setup $auto$simplemap.cc:420:simplemap_dff$3436_DFFLC.I0
Info: 12.3 ns logic, 18.8 ns routing


Info: Critical path report for cross-domain path '<async>' -> 'posedge core_clk_$glb_clk':
Info: Critical path report for cross-domain path '<async>' -> 'posedge core_clk_$glb_clk':
Info: curr total
Info: curr total
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info:  3.0  3.0    Net rstn_i$SB_IO_IN budget 40.430000 ns (16,0) -> (12,3)
Info:  3.0  3.0    Net rstn_i$SB_IO_IN budget 40.430000 ns (16,0) -> (12,3)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$2541_DFFLC.I0
Info:                Defined in:
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$2541_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:42
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:                  ../../rtl/sobel/sobel.sv:42
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:  1.2  4.2  Setup $auto$simplemap.cc:420:simplemap_dff$2541_DFFLC.I0
Info:  1.2  4.2  Setup $auto$simplemap.cc:420:simplemap_dff$2541_DFFLC.I0
Info: 1.2 ns logic, 3.0 ns routing

Info: 1.2 ns logic, 3.0 ns routing

Info: Critical path report for cross-domain path 'posedge core_clk_$glb_clk' -> '<async>':
Info: curr total
Info: Critical path report for cross-domain path 'posedge core_clk_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14682_LC.O
Info:  1.4  1.4  Source $abc$14681$auto$blifparse.cc:492:parse_blif$14682_LC.O
Info:  3.0  4.3    Net $abc$14681$auto$ice40_ffinit.cc:141:execute$14083 budget 40.330002 ns (12,5) -> (14,4)
Info:  3.0  4.3    Net $abc$14681$auto$ice40_ffinit.cc:141:execute$14083 budget 40.330002 ns (12,5) -> (14,4)
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$15102_LC.I0
Info:  1.3  5.6  Source $abc$14681$auto$blifparse.cc:492:parse_blif$15102_LC.O
Info:                Sink $abc$14681$auto$blifparse.cc:492:parse_blif$15102_LC.I0
Info:  1.3  5.6  Source $abc$14681$auto$blifparse.cc:492:parse_blif$15102_LC.O
Info:  3.1  8.7    Net uart_txd_o$SB_IO_OUT budget 40.328999 ns (14,4) -> (15,0)
Info:                Sink uart_txd_o$sb_io.D_OUT_0
Info:                Defined in:
Info:  3.1  8.7    Net uart_txd_o$SB_IO_OUT budget 40.328999 ns (14,4) -> (15,0)
Info:                Sink uart_txd_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:13
Info: 2.7 ns logic, 6.0 ns routing
Info:                  ../../rtl/sobel/sobel.sv:13
Info: 2.7 ns logic, 6.0 ns routing


Info: Max frequency for clock 'core_clk_$glb_clk': 32.21 MHz (PASS at 24.00 MHz)

Info: Max frequency for clock 'core_clk_$glb_clk': 32.21 MHz (PASS at 24.00 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 4.19 ns
Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 4.19 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 8.68 ns

Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 8.68 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 10615,  13817) |****+
Info: [ 13817,  17019) |***+
Info: [ 17019,  20221) |*********+
Info: [ 20221,  23423) |**********************+
Info: [ 23423,  26625) |*****************+
Info: [ 26625,  29827) |*****************+
Info: [ 29827,  33029) |******************+
Info: [ 33029,  36231) |************************************************************ 
Info: [ 36231,  39433) |*********************************************************+
Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 10615,  13817) |****+
Info: [ 13817,  17019) |***+
Info: [ 17019,  20221) |*********+
Info: [ 20221,  23423) |**********************+
Info: [ 23423,  26625) |*****************+
Info: [ 26625,  29827) |*****************+
Info: [ 29827,  33029) |******************+
Info: [ 33029,  36231) |************************************************************ 
Info: [ 36231,  39433) |*********************************************************+
Info: [ 39433,  42635) | 
Info: [ 42635,  45837) | 
Info: [ 45837,  49039) | 
Info: [ 39433,  42635) | 
Info: [ 42635,  45837) | 
Info: [ 45837,  49039) | 
Info: [ 49039,  52241) | 
Info: [ 52241,  55443) | 
Info: [ 49039,  52241) | 
Info: [ 52241,  55443) | 
Info: [ 55443,  58645) | 
Info: [ 58645,  61847) | 
Info: [ 55443,  58645) | 
Info: [ 58645,  61847) | 
Info: [ 61847,  65049) | 
Info: [ 65049,  68251) | 
Info: [ 61847,  65049) | 
Info: [ 65049,  68251) | 
Info: [ 68251,  71453) | 
Info: [ 68251,  71453) | 
Info: [ 71453,  74655) |+
Info: [ 71453,  74655) |+

Info: Program finished normally.

Info: Program finished normally.
icepack build/sobel.asc build/sobel.bin 2>&1 | tee -a out.txt
