

================================================================
== Vivado HLS Report for 'axistream2axivideo'
================================================================
* Date:           Thu Apr 14 18:26:43 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AXIStream2AXIVideo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.275|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    166|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    234|    -|
|Register         |        -|      -|      93|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      93|    400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_253_p2                |     +    |      0|  0|  15|           9|           1|
    |add_ln700_fu_194_p2                  |     +    |      0|  0|  23|           1|          16|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_fu_235_p2                  |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln879_fu_247_p2                 |   icmp   |      0|  0|  13|          16|          10|
    |icmp_ln887_fu_241_p2                 |   icmp   |      0|  0|  13|          16|          10|
    |icmp_ln891_fu_259_p2                 |   icmp   |      0|  0|  13|           9|           7|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1     |    or    |      0|  0|   2|           1|           1|
    |or_ln16_fu_211_p2                    |    or    |      0|  0|   9|           9|           9|
    |select_ln28_fu_265_p3                |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 166|          98|          73|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_pixels_V_new_1_phi_fu_134_p8  |  15|          3|   16|         48|
    |ap_phi_mux_tmp_last_V_phi_fu_169_p8      |  15|          3|    1|          3|
    |ap_phi_mux_tmp_user_V_phi_fu_149_p8      |  15|          3|    1|          3|
    |inStream_TDATA_blk_n                     |   9|          2|    1|          2|
    |inStream_V_data_V_0_data_out             |   9|          2|    8|         16|
    |inStream_V_data_V_0_state                |  15|          3|    2|          6|
    |inStream_V_dest_V_0_state                |  15|          3|    2|          6|
    |outStream_TDATA_blk_n                    |   9|          2|    1|          2|
    |outStream_V_data_V_1_data_out            |   9|          2|    8|         16|
    |outStream_V_data_V_1_state               |  15|          3|    2|          6|
    |outStream_V_dest_V_1_state               |  15|          3|    2|          6|
    |outStream_V_id_V_1_state                 |  15|          3|    2|          6|
    |outStream_V_keep_V_1_state               |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_out            |   9|          2|    1|          2|
    |outStream_V_last_V_1_state               |  15|          3|    2|          6|
    |outStream_V_strb_V_1_state               |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out            |   9|          2|    1|          2|
    |outStream_V_user_V_1_state               |  15|          3|    2|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 234|         48|   56|        148|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A   |   8|   0|    8|          0|
    |inStream_V_data_V_0_payload_B   |   8|   0|    8|          0|
    |inStream_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_data_V_0_state       |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state       |   2|   0|    2|          0|
    |lines_V                         |   9|   0|    9|          0|
    |outStream_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |outStream_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |outStream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_data_V_1_state      |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state      |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_id_V_1_state        |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state      |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_last_V_1_state      |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state      |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_user_V_1_state      |   2|   0|    2|          0|
    |pixels_V                        |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  93|   0|   93|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | axistream2axivideo | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs | axistream2axivideo | return value |
|ap_start          |  in |    1| ap_ctrl_hs | axistream2axivideo | return value |
|ap_done           | out |    1| ap_ctrl_hs | axistream2axivideo | return value |
|ap_idle           | out |    1| ap_ctrl_hs | axistream2axivideo | return value |
|ap_ready          | out |    1| ap_ctrl_hs | axistream2axivideo | return value |
|outStream_TREADY  |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TVALID  | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST   | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|inStream_TDATA    |  in |    8|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID   |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY   | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST    |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP    |  in |    1|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB    |  in |    1|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER    |  in |    1|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST    |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID      |  in |    1|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA   | out |    8|    axis    | outStream_V_data_V |    pointer   |
|outStream_TKEEP   | out |    1|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB   | out |    1|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER   | out |    1|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST   | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID     | out |    1|    axis    |  outStream_V_id_V  |    pointer   |
+------------------+-----+-----+------------+--------------------+--------------+

