{"vcs1":{"timestamp_begin":1741089040.017152309, "rt":4.35, "ut":4.08, "st":0.21}}
{"vcselab":{"timestamp_begin":1741089044.448174155, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1741089044.697547089, "rt":0.30, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741089039.704061409}
{"VCS_COMP_START_TIME": 1741089039.704061409}
{"VCS_COMP_END_TIME": 1741089045.069332176}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 355356}}
{"vcselab": {"peak_mem": 158212}}
