#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Nov 27 12:22:01 2017
# Process ID: 3418
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0_synth_1
# Command line: vivado -log pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0_synth_1/pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0, cache-ID = a62506759d9a3ef2.
