`Projects container for RTL projects.`

## Projects: 
### FIFO ([*v1.0.0*](https://github.com/ElHamzi-Abderrahim/fifo/tree/v1.0.0)) ([*dev branch*](https://github.com/ElHamzi-Abderrahim/fifo/tree/dev)) ([*main branch*](https://github.com/ElHamzi-Abderrahim/fifo/tree/main))
    - Key Words: SystemVerilog, RTL design.
    - Status   : Initial version of the RTL code is released, and some initial tests are performed with basic checkers.
    - More work: Functional Verification for the design using OOP concepts of SysVerilog or using UVM. 


### <other_project> ([*tag*](https://github.com/ElHamzi-Abderrahim/<project>/tree/tag)) (dev branch) (main branch)
    - Key Words: <HDL used>, etc.
    - Status   : <project status>
    - More work: <what needs to be done>