#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 12 00:14:41 2019
# Process ID: 11508
# Current directory: C:/FILES/asw_files/FPGA/spartan7_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12276 C:\FILES\asw_files\FPGA\spartan7_test\spartan7_test.xpr
# Log file: C:/FILES/asw_files/FPGA/spartan7_test/vivado.log
# Journal file: C:/FILES/asw_files/FPGA/spartan7_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 856.570 ; gain = 115.590
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 907.520 ; gain = 19.117
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 926.902 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 931.176 ; gain = 0.051
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 936.535 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Reset_Pin {true} CONFIG.Enable_Reset_Synchronization {false} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {true} CONFIG.Dout_Reset_Value {00} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
[Sun May 12 00:34:31 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 955.105 ; gain = 1.637
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 956.152 ; gain = 1.008
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 957.480 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Full_Threshold_Assert_Value {2045} CONFIG.Full_Threshold_Negate_Value {2044} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
[Sun May 12 00:51:05 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 968.395 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 970.992 ; gain = 0.000
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 970.992 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 975.164 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 975.164 ; gain = 0.000
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 975.164 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 975.164 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 975.164 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 975.164 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 975.164 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count {true}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
[Sun May 12 01:14:26 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 980.492 ; gain = 4.023
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 981.305 ; gain = 0.809
run 2 us
run 2 us
run 2 us
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 983.617 ; gain = 2.313
run 2 us
run 2 us
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 986.555 ; gain = 2.910
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1158.898 ; gain = 0.938
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.523 ; gain = 0.543
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.660 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.090 ; gain = 0.430
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.098 ; gain = 0.750
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.387 ; gain = 1.109
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.238 ; gain = 0.754
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1166.211 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1171.465 ; gain = 1.477
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.773 ; gain = 1.102
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.637 ; gain = 0.723
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.988 ; gain = 0.262
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1178.004 ; gain = 0.000
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.004 ; gain = 0.000
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Reset_Pin {false} CONFIG.Enable_Reset_Synchronization {true} CONFIG.Use_Dout_Reset {false} CONFIG.Dout_Reset_Value {0}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
[Sun May 12 12:52:43 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.328 ; gain = 3.535
run 20 us
current_wave_config {Untitled 8}
Untitled 8
remove_forces { {/fifo_tbh/wr_rst} }
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.961 ; gain = 0.043
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Depth {16} CONFIG.Output_Depth {16} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {13} CONFIG.Full_Threshold_Negate_Value {12} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
[Sun May 12 13:05:15 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 4 for port rd_data_count [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.160 ; gain = 6.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1193.465 ; gain = 1.305
run 18 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.684 ; gain = 0.129
run 18 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.684 ; gain = 0.000
run 18 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.145 ; gain = 0.426
run 18 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.727 ; gain = 0.000
run 18 us
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
set_property top SPI_slave_tbh2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
"xvhdl --incr --relax -prj SPI_slave_tbh2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_slave_tbh2_behav xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Slave
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.SPI_slave_tbh2
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_slave_tbh2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_slave_tbh2_behav -key {Behavioral:sim_1:Functional:SPI_slave_tbh2} -tclbatch {SPI_slave_tbh2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SPI_slave_tbh2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_slave_tbh2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.410 ; gain = 0.000
run 18 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
"xvhdl --incr --relax -prj SPI_slave_tbh2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_slave_tbh2_behav xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Slave
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.SPI_slave_tbh2
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_slave_tbh2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1200.352 ; gain = 0.000
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
"xvhdl --incr --relax -prj SPI_slave_tbh2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_slave_tbh2_behav xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Slave
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.SPI_slave_tbh2
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_slave_tbh2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.910 ; gain = 1.055
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
"xvhdl --incr --relax -prj SPI_slave_tbh2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_slave_tbh2_behav xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Slave
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.SPI_slave_tbh2
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_slave_tbh2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_slave_tbh2_behav -key {Behavioral:sim_1:Functional:SPI_slave_tbh2} -tclbatch {SPI_slave_tbh2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SPI_slave_tbh2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_slave_tbh2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1204.766 ; gain = 1.383
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
"xvhdl --incr --relax -prj SPI_slave_tbh2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_slave_tbh2_behav xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Slave
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.SPI_slave_tbh2
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_slave_tbh2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1204.914 ; gain = 0.000
run 15 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
"xvhdl --incr --relax -prj SPI_slave_tbh2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_slave_tbh2_behav xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Slave
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.SPI_slave_tbh2
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_slave_tbh2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1204.914 ; gain = 0.000
run 15 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
"xvhdl --incr --relax -prj SPI_slave_tbh2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_slave_tbh2_behav xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Slave
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.SPI_slave_tbh2
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_slave_tbh2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1204.914 ; gain = 0.000
run 15 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Write_Data_Count {false} CONFIG.Read_Data_Count {false}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
[Sun May 12 16:16:05 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top fifo_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.211 ; gain = 5.297
run 15 us
run 15 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1210.785 ; gain = 0.574
run 15 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Input_Depth {2048} CONFIG.Output_Depth {2048} CONFIG.Data_Count_Width {11} CONFIG.Write_Data_Count_Width {11} CONFIG.Read_Data_Count_Width {11} CONFIG.Full_Threshold_Assert_Value {2045} CONFIG.Full_Threshold_Negate_Value {2044}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
[Sun May 12 16:23:39 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1216.184 ; gain = 5.270
run 15 us
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1232.660 ; gain = 0.000
run 15 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v:28]
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1232.660 ; gain = 0.000
run 15 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1232.660 ; gain = 0.000
run 15 us
run all
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.660 ; gain = 0.000
run all
run all
set_property top SPI_slave_tbh2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
"xvhdl --incr --relax -prj SPI_slave_tbh2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_slave_tbh2_behav xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Slave
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.SPI_slave_tbh2
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_slave_tbh2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SPI_slave_tbh2_behav -key {Behavioral:sim_1:Functional:SPI_slave_tbh2} -tclbatch {SPI_slave_tbh2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SPI_slave_tbh2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SPI_slave_tbh2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1232.660 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 15 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
"xvhdl --incr --relax -prj SPI_slave_tbh2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SPI_slave_tbh2_behav xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_Slave
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.SPI_slave_tbh2
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_slave_tbh2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.289 ; gain = 0.719
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top fifo_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1238.531 ; gain = 0.000
run 5 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1238.531 ; gain = 0.000
run 5 us
run 5 us
run 5 us
run 5 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1239.121 ; gain = 0.590
run 5 us
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count {true}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fifo_generator_0, cache-ID = 60003c6b26860259; cache size = 6.305 MB.
catch { [ delete_ip_run [get_ips -all fifo_generator_0] ] }
INFO: [Project 1-386] Moving file 'C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci'
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tbh
"xvhdl --incr --relax -prj fifo_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_tbh_behav xil_defaultlib.fifo_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tbh_behav -key {Behavioral:sim_1:Functional:fifo_tbh} -tclbatch {fifo_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1243.590 ; gain = 4.316
run 5 us
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.000 ; gain = 0.000
set_property -dict [list CONFIG.Write_Data_Count {false} CONFIG.Read_Data_Count {false}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fifo_generator_0, cache-ID = a1e1278a3b8a89a2; cache size = 6.305 MB.
export_ip_user_files -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci'
export_simulation -of_objects [get_files C:/FILES/asw_files/FPGA/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/sim_scripts -ip_user_files_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files -ipstatic_source_dir C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/modelsim} {questa=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/questa} {riviera=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/riviera} {activehdl=C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top fsm [current_fileset]
set_property top fsm_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: fsm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1347.934 ; gain = 101.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/fsm.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fsm' (1#1) [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/fsm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1389.988 ; gain = 143.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1389.988 ; gain = 143.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1389.988 ; gain = 143.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1642.078 ; gain = 396.078
6 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1642.078 ; gain = 396.078
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun May 12 19:50:16 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15ftgb196-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun May 12 19:54:11 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: fsm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/fsm.v:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fsm' (1#1) [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/fsm.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.066 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1680.066 ; gain = 0.000
5 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1680.066 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15ftgb196-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun May 12 19:57:17 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15ftgb196-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
set_property top SPI_slave_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top SPI_Slave [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top SPI_slave_tbh2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun May 12 20:19:00 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Sun May 12 20:19:00 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2058.672 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2058.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2079.055 ; gain = 398.988
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot SPI_slave_tbh2_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <fifo_generator_0> not found while processing module instance <u2> [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2292.844 ; gain = 612.777
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sun May 12 20:22:04 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2293.375 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2293.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/SPI_slave_tbh2_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot SPI_slave_tbh2_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <fifo_generator_0> not found while processing module instance <u2> [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.387 ; gain = 12.543
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15ftgb196-1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim/SPI_slave_tbh2_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim/SPI_slave_tbh2_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim/SPI_slave_tbh2_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim/SPI_slave_tbh2_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SPI_slave_tbh2' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj SPI_slave_tbh2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim/SPI_slave_tbh2_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave_tbh2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot SPI_slave_tbh2_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.SPI_slave_tbh2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <fifo_generator_0> not found while processing module instance <u2> [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.387 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
close [ open C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v w ]
add_files C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v w ]
add_files -fileset sim_1 C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v
update_compile_order -fileset sim_1
set_property top spi_frame_decoder_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top spi_frame_decoder [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port func_byte [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xsim.dir/spi_frame_decoder_tbh_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xsim.dir/spi_frame_decoder_tbh_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 13 00:20:58 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.242 ; gain = 0.742
INFO: [Common 17-206] Exiting Webtalk at Mon May 13 00:20:58 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_frame_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_frame_decoder_tbh} -tclbatch {spi_frame_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_frame_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_frame_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2305.387 ; gain = 0.000
run 5 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port func_byte [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2305.387 ; gain = 0.000
run 5 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port func_byte [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port func_byte [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port func_byte [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port frame_error [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_frame_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_frame_decoder_tbh} -tclbatch {spi_frame_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_frame_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_frame_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top fsm [current_fileset]
set_property top fifo_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top fsm_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Mon May 13 17:35:08 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Mon May 13 17:35:08 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Mon May 13 17:38:04 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Mon May 13 17:38:04 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2352.711 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2352.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj fsm_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/fsm_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot fsm_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fsm_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "fsm_tbh_time_impl.sdf", for root module "fsm_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "fsm_tbh_time_impl.sdf", for root module "fsm_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.fsm_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsm_tbh_time_impl

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/xsim.dir/fsm_tbh_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/xsim.dir/fsm_tbh_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 13 17:39:44 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 13 17:39:44 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsm_tbh_time_impl -key {Post-Implementation:sim_1:Timing:fsm_tbh} -tclbatch {fsm_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fsm_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsm_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2392.695 ; gain = 87.309
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.695 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj fsm_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/fsm_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot fsm_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fsm_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "fsm_tbh_time_impl.sdf", for root module "fsm_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "fsm_tbh_time_impl.sdf", for root module "fsm_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.fsm_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsm_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.781 ; gain = 1.086
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj fsm_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/fsm_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/fsm_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot fsm_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fsm_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "fsm_tbh_time_impl.sdf", for root module "fsm_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "fsm_tbh_time_impl.sdf", for root module "fsm_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.fsm_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsm_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.852 ; gain = 0.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
close [ open C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v w ]
add_files C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v
update_compile_order -fileset sources_1
set_property top spi_func_decoder [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v w ]
add_files -fileset sim_1 C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v
update_compile_order -fileset sim_1
set_property top spi_func_decoder_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xsim.dir/spi_func_decoder_tbh_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xsim.dir/spi_func_decoder_tbh_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 13 22:49:13 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 13 22:49:13 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2554.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2562.031 ; gain = 7.172
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2564.359 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2565.203 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 8
[Mon May 13 23:30:38 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Mon May 13 23:30:38 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Mon May 13 23:32:45 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Mon May 13 23:32:45 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 2587.809 ; gain = 0.137
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2587.809 ; gain = 0.137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/xsim.dir/spi_func_decoder_tbh_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/xsim.dir/spi_func_decoder_tbh_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 13 23:34:38 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 54.512 ; gain = 0.965
INFO: [Common 17-206] Exiting Webtalk at Mon May 13 23:34:38 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2637.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2637.043 ; gain = 71.840
run 1 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2637.855 ; gain = 0.813
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
ERROR: [VRFC 10-91] adc_sample_amount is not declared [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v:126]
ERROR: [VRFC 10-91] adc_request_amount is not declared [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v:131]
ERROR: [VRFC 10-2787] module spi_func_decoder ignored due to previous errors [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2637.855 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 00:07:51 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 00:07:51 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2637.855 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2637.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2651.641 ; gain = 13.785
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
set_property top spi_frame_decoder [current_fileset]
set_property top spi_frame_decoder_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xsim.dir/spi_frame_decoder_tbh_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xsim.dir/spi_frame_decoder_tbh_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 14 14:40:33 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.348 ; gain = 1.266
INFO: [Common 17-206] Exiting Webtalk at Tue May 14 14:40:33 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2651.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_frame_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_frame_decoder_tbh} -tclbatch {spi_frame_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_frame_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_frame_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2651.641 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2651.641 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_frame_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_frame_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_frame_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_frame_decoder_tbh
"xvhdl --incr --relax -prj spi_frame_decoder_tbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_frame_decoder_tbh_behav xil_defaultlib.spi_frame_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_frame_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_frame_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2651.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top led [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: led
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2651.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led' [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led' (1#1) [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/led.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2651.641 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2651.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2651.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2695.508 ; gain = 43.867
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2695.508 ; gain = 43.867
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 14 15:03:24 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15ftgb196-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v w ]
add_files -fileset sim_1 C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v
update_compile_order -fileset sim_1
set_property top led_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_tbh_behav xil_defaultlib.led_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tbh_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xsim.dir/led_tbh_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim/xsim.dir/led_tbh_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 14 15:14:03 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 14 15:14:03 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2695.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "led_tbh_behav -key {Behavioral:sim_1:Functional:led_tbh} -tclbatch {led_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source led_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'led_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2695.508 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2695.508 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_tbh_behav xil_defaultlib.led_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2695.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 8
[Tue May 14 15:16:15 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2695.508 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2695.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj led_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot led_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.led_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tbh_time_impl

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/xsim.dir/led_tbh_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/xsim.dir/led_tbh_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 14 15:24:20 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 14 15:24:20 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2726.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "led_tbh_time_impl -key {Post-Implementation:sim_1:Timing:led_tbh} -tclbatch {led_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source led_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'led_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2726.652 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2726.652 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj led_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot led_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.led_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2726.652 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj led_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot led_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.led_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2726.652 ; gain = 0.000
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj led_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot led_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.led_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2726.652 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj led_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot led_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.led_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2726.652 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj led_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/led_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot led_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.led_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "led_tbh_time_impl.sdf", for root module "led_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2726.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
set_property top spi_func_decoder [current_fileset]
set_property top spi_func_decoder_tbh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2726.652 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2726.652 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2726.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 16:14:07 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 16:14:07 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2726.652 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2726.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2738.090 ; gain = 11.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 16:28:11 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 16:28:11 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2738.090 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2738.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2749.441 ; gain = 10.902
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2749.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2749.441 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2749.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 16:38:12 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 16:38:12 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2749.441 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2749.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2758.613 ; gain = 9.172
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v} 27
remove_bps -file {C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v} -line 27
add_bp {C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v} 39
run all
Stopped at time : 116 ns : File "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" Line 39
add_bp {C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v} 40
run all
Stopped at time : 116 ns : File "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" Line 40
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
Stopped at time : 126 ns : File "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" Line 40
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2763.348 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 16:49:17 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 16:49:18 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2763.348 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2763.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 116 ns : File "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.074 ; gain = 3.727
remove_bps -file {C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v} -line 39
add_bp {C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v} 39
remove_bps -file {C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v} -line 39
remove_bps -file {C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v} -line 40
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 16:55:38 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 16:55:38 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2767.074 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2767.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2783.230 ; gain = 12.031
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 16:59:10 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 16:59:10 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2783.230 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2783.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.375 ; gain = 1.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_func_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_func_decoder_tbh_behav xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_behav -key {Behavioral:sim_1:Functional:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2784.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 17:14:12 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 17:14:12 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2784.375 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2784.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 130050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 270050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 410050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 550050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 690050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 830050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 970050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2786.547 ; gain = 2.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 17:17:16 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 17:17:16 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2786.547 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2786.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /spi_func_decoder_tbh/u0/length_byte_reg_reg[0]/TChk169_636 at time 689723 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /spi_func_decoder_tbh/u0/length_byte_reg_reg[0]/TChk169_636 at time 829723 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDCE.v" Line 169: Timing violation in scope /spi_func_decoder_tbh/u0/length_byte_reg_reg[0]/TChk169_636 at time 969723 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.816 ; gain = 5.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 17:22:34 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 17:22:34 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 17:24:00 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 17:24:00 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2791.816 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2791.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2799.152 ; gain = 7.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 17:29:24 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 17:29:24 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2799.152 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2799.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 130050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 270050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 410050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 550050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 690050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 830050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /spi_func_decoder_tbh/u0/FSM_onehot_current_state_reg[0]/TChk168_593 at time 970050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2801.996 ; gain = 2.844
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2801.996 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2801.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2812.199 ; gain = 10.203
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_design
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue May 14 17:35:33 2019] Launched synth_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/synth_1/runme.log
[Tue May 14 17:35:33 2019] Launched impl_1...
Run output will be captured here: C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2812.199 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2812.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_func_decoder_tbh' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj spi_func_decoder_tbh_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_func_decoder_tbh_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_func_decoder_tbh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_func_decoder_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_func_decoder_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_func_decoder_tbh_time_impl.sdf", for root module "spi_func_decoder_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.spi_func_decoder
Compiling module xil_defaultlib.spi_func_decoder_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_func_decoder_tbh_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_func_decoder_tbh_time_impl -key {Post-Implementation:sim_1:Timing:spi_func_decoder_tbh} -tclbatch {spi_func_decoder_tbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source spi_func_decoder_tbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_func_decoder_tbh_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2815.445 ; gain = 3.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 14 17:38:18 2019...
