                 -1   $modde2
0000              1   ;  MODDDE2: Register definition for DE2-8052 softcore
0000              2   ;
0000              3   ;   Copyright (C) 2011  Jesus Calvino-Fraga, jesusc at ece.ubc.ca
0000              4   ;
0000              5   ;   This library is free software; you can redistribute it and/or
0000              6   ;   modify it under the terms of the GNU Lesser General Public
0000              7   ;   License as published by the Free Software Foundation; either
0000              8   ;   version 2.1 of the License, or (at your option) any later version.
0000              9   ;
0000             10   ;   This library is distributed in the hope that it will be useful,
0000             11   ;   but WITHOUT ANY WARRANTY; without even the implied warranty of
0000             12   ;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
0000             13   ;   Lesser General Public License for more details.
0000             14   ;
0000             15   ;   You should have received a copy of the GNU Lesser General Public
0000             16   ;   License along with this library; if not, write to the Free Software
0000             17   ;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
0000             18   ;
0000             19       
0000             20   P0     DATA  080H  ;PORT 0
0000             21   SP     DATA  081H  ;STACK POINTER
0000             22   DPL    DATA  082H  ;DATA POINTER - LOW BYTE
0000             23   DPH    DATA  083H  ;DATA POINTER - HIGH BYTE
0000             24   PCON   DATA  087H  ;POWER CONTROL
0000             25   TCON   DATA  088H  ;TIMER CONTROL
0000             26   TMOD   DATA  089H  ;TIMER MODE
0000             27   TL0    DATA  08AH  ;TIMER 0 - LOW BYTE
0000             28   TL1    DATA  08BH  ;TIMER 1 - LOW BYTE
0000             29   TH0    DATA  08CH  ;TIMER 0 - HIGH BYTE
0000             30   TH1    DATA  08DH  ;TIMER 1 - HIGH BYTE
0000             31   P1     DATA  090H  ;PORT 1
0000             32   SCON   DATA  098H  ;SERIAL PORT CONTROL
0000             33   SBUF   DATA  099H  ;SERIAL PORT BUFFER
0000             34   P2     DATA  0A0H  ;PORT 2
0000             35   IE     DATA  0A8H  ;INTERRUPT ENABLE
0000             36   P3     DATA  0B0H  ;PORT 3
0000             37   IP     DATA  0B8H  ;INTERRUPT PRIORITY
0000             38   T2CON  DATA  0C8H  ;TIMER 2 CONTROL
0000             39   T2MOD  DATA  0C9H  ;TIMER 2 MODE
0000             40   RCAP2L DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
0000             41   RCAP2H DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
0000             42   TL2    DATA  0CCH  ;TIMER 2 - LOW BYTE
0000             43   TH2    DATA  0CDH  ;TIMER 2 - HIGH BYTE
0000             44   PSW    DATA  0D0H  ;PROGRAM STATUS WORD
0000             45   ACC    DATA  0E0H  ;ACCUMULATOR
0000             46   B      DATA  0F0H  ;MULTIPLICATION REGISTER
0000             47   IT0    BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
0000             48   IE0    BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
0000             49   IT1    BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
0000             50   IE1    BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
0000             51   TR0    BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
0000             52   TF0    BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
0000             53   TR1    BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
0000             54   TF1    BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
0000             55   RI     BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
0000             56   TI     BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
0000             57   RB8    BIT   09AH  ;SCON.2 - RECEIVE BIT 8
0000             58   TB8    BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
0000             59   REN    BIT   09CH  ;SCON.4 - RECEIVE ENABLE
0000             60   SM2    BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
0000             61   SM1    BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
0000             62   SM0    BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
0000             63   EX0    BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
0000             64   ET0    BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
0000             65   EX1    BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
0000             66   ET1    BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
0000             67   ES     BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
0000             68   ET2    BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
0000             69   EA     BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
0000             70   RXD    BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
0000             71   TXD    BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
0000             72   INT0   BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
0000             73   INT1   BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
0000             74   T0     BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
0000             75   T1     BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
0000             76   WR     BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
0000             77   RD     BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
0000             78   PX0    BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
0000             79   PT0    BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
0000             80   PX1    BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
0000             81   PT1    BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
0000             82   PS     BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
0000             83   PT2    BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
0000             84   CAP2   BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
0000             85   CNT2   BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
0000             86   TR2    BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
0000             87   EXEN2  BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
0000             88   TCLK   BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
0000             89   RCLK   BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
0000             90   EXF2   BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
0000             91   TF2    BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
0000             92   P      BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
0000             93   OV     BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
0000             94   RS0    BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
0000             95   RS1    BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
0000             96   F0     BIT   0D5H  ;PSW.5 - FLAG 0
0000             97   AC     BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
0000             98   CY     BIT   0D7H  ;PSW.7 - CARRY FLAG
0000             99   
0000            100   ; For the altera DE2 configured with an 8051/8052 softcore processor
0000            101   ; we have the following extra registers:
0000            102   
0000            103   HEX0   DATA  091H ; Zero turns the segment on
0000            104   HEX1   DATA  092H ; 
0000            105   HEX2   DATA  093H ; 
0000            106   HEX3   DATA  094H ; 
0000            107   HEX4   DATA  08EH ;
0000            108   HEX5   DATA  08FH ;
0000            109   HEX6   DATA  096H ;
0000            110   HEX7   DATA  097H ;
0000            111   
0000            112   P0MOD  DATA  09AH ; Input/output mode bits for port 0.  '1' sets the port to output mode.
0000            113   P1MOD  DATA  09BH ; Input/output mode bits for port 1
0000            114   P2MOD  DATA  09CH ; Input/output mode bits for port 2
0000            115   P3MOD  DATA  09DH ; Input/output mode bits for port 3
0000            116   
0000            117   LEDRA  DATA  0E8H ; LEDs LEDR0 to LEDR7 (bit addressable, ex: LEDRA.1 for LEDR1)
0000            118   LEDRB  DATA  095H ; LEDs LEDR8 to LEDR15
0000            119   LEDRC  DATA  09EH ; LEDs LEDR16, LEDR15, and LEDG8
0000            120   LEDG   DATA  0F8H ; LEDs LEDG0 to LEDG7 (bit addressable, ex: LEDG.3 for LEDG3)
0000            121   SWA    DATA  0E8H ; Switches SW0 to SW7 (bit addressable, ex: SWA.1 for SW1)
0000            122   SWB    DATA  095H ; Switches SW8 to SW15
0000            123   SWC    DATA  09EH ; Switches SW16 and SW17
0000            124   KEY    DATA  0F8H ; KEY1=KEY.1, KEY2=KEY.2, KEY3=KEY.3.  KEY0 is the reset button! 
0000            125   
0000            126   LCD_CMD   DATA 0D8H ;
0000            127   LCD_DATA  DATA 0D9H ;
0000            128   LCD_MOD   DATA 0DAH ; Write 0xff to make LCD_DATA an output
0000            129   LCD_RW    BIT  0D8H ; '0' writes to LCD
0000            130   LCD_EN    BIT  0D9H ; Toggle from '1' to '0'
0000            131   LCD_RS    BIT  0DAH ; '0' for commands, '1' for data
0000            132   LCD_ON    BIT  0DBH ; Write '1' to power the LCD
0000            133   LCD_BLON  BIT  0DCH ; Write '1' to turn on back light
0000            134   
0000            135   FLASH_CMD  data 0DBH ; The control bits of the flash memory:
0000            136   ; bit 0: FL_RST_N  Set to 1 for normal operation
0000            137   ; bit 1: FL_WE_N
0000            138   ; bit 2: FL_OE_N
0000            139   ; bit 3: FL_CE_N
0000            140   FLASH_DATA data 0DCH ; 8-bit data bus of flash memory.
0000            141   FLASH_MOD  data 0DDH ; 0xff makes FLASH_DATA output.  0x00 makes FLASH_DATA input.
0000            142   FLASH_ADD0 data 0E1H ; address bits 0 to 7.
0000            143   FLASH_ADD1 data 0E2H ; address bits 8 to 15.
0000            144   FLASH_ADD2 data 0E3H ; address bits 16 to 21.
0000            145   
0023              2   DSEG at 35
0023              3   freq:       ds 3 ;24 bits
0026              4   bcd:       ds 4 ;8 digits
002A              5   PartProd:  ds 5
002F              6   Mult:      ds 3 
0032              7   Num1:      ds 3
0035              8   Num2:      ds 3
001E              9   BSEG at 30
001E             10   nonZero: dbit 1
0000             11   CSEG
0000 020121      12   ljmp init 
0003             13   T_7seg:
0003 40792430    14       DB 40H, 79H, 24H, 30H, 19H
     19
0008 12027800    15       DB 12H, 02H, 78H, 00H, 10H
     10
000D             16   Wait1s:
000D 7A3B        17            mov R2, #59
000F 79FB        18            L3: mov R1, #251
0011 78FA        19            L2: mov R0, #250
0013             20            L1:
0013 00          21            nop
0014 00          22            nop
0015 308D03      23            jnb  TF0, noOverflow ;4 Machine cycles
0018 0B          24            inc R3  
0019 C28D        25            clr TF0                  ; overflow count stored in ov
001B             26            noOverflow:
001B D8F6        27            djnz R0, L1 ; 9 machine cycles-> 9*30ns*250=67.5us
001D D9F2        28            djnz R1, L2 ; 67.5us*251=ms
001F DAEE        29            djnz R2, L3 ; 16.9425ms*59=1s (.9996075s)-0.03925% error
0021             30            
0021 22          31   ret
0022             32   
0022             33   readTime:
0022 120043      34            lcall clrTimer
0025 D28C        35            setb TR0 ;timer on
0027 12000D      36            lcall Wait1s
002A C28C        37            clr TR0 ;timer off
002C 858A23      38            mov freq+0, TL0
002F 858C24      39            mov freq+1, TH0
0032 8B25        40            mov freq+2, R3
0034             41   ;        mov freq+0, #0FFH
0034             42   ;        mov freq+1, #0H
0034             43   ;        mov freq+2, #0H
0034             44            
0034 12004F      45            lcall hex2bcd
0037 22          46   ret
0038             47   
0038             48   initTimer:
0038 C28C        49            clr TR0 ; Stop timer 0
003A 74F0        50            mov a, #11110000B ; Clear the bits of timer 0
003C 5589        51            anl a,TMOD
003E 4405        52            orl a, #00000101B ; Set timer 0 as 16-bit counter
0040 F589        53            mov TMOD, a
0042 22          54            ret
0043             55            
0043             56   clrTimer:
0043 120038      57            lcall initTimer
0046             58            ; Stop counter 0
0046 C28C        59            clr TR0
0048             60            ; 2) Reset the counter
0048 758A00      61            mov TL0, #0
004B 758C00      62            mov TH0, #0
004E             63            
004E 22          64            ret
004F             65            
004F             66   
004F             67   hex2bcd:
004F C0E0        68            push acc
0051 C0D0        69            push psw
0053 C000        70            push AR0
0055 E4          71            clr a
0056 7D18        72            mov R5, #24 ;Loop counter.
0058 752600      73            mov bcd+0, #0
005B 752700      74            mov bcd+1, #0
005E 752800      75            mov bcd+2, #0
0061 752900      76            mov bcd+3, #0
0064             77   
0064             78            L0:
0064 E525        79                    mov a, freq+2
0066 A2E7        80                    mov c, acc.7 ; This way x remains unchanged!
0068 E523        81                    mov a, freq+0 ;Shift R0-R1 left through carry
006A 33          82                    rlc a
006B F523        83                    mov freq+0, a
006D E524        84                    mov a, freq+1
006F 33          85                    rlc a
0070 F524        86                    mov freq+1, a
0072 E525        87                    mov a, freq+2
0074 33          88                    rlc a
0075 F525        89                    mov freq+2, a
0077             90                    ; Perform bcd + bcd + carry
0077             91                    ; using BCD numbers
0077 E526        92                    mov a, bcd+0
0079 3526        93                    addc a, bcd+0
007B D4          94                    da a
007C F526        95                    mov bcd+0, a
007E E527        96                    mov a, bcd+1
0080 3527        97                    addc a, bcd+1
0082 D4          98                    da a
0083 F527        99                    mov bcd+1, a
0085 E528       100                    mov a, bcd+2
0087 3528       101                    addc a, bcd+2
0089 D4         102                    da a
008A F528       103                    mov bcd+2, a
008C E529       104                    mov a, bcd+3
008E 3529       105                    addc a, bcd+3
0090 D4         106                    da a
0091 F529       107                    mov bcd+3, a
0093 DDCF       108                    djnz R5, L0
0095            109            
0095 D000       110            pop AR0         
0097 D0D0       111            pop psw
0099 D0E0       112            pop acc
009B 22         113            ret
009C            114   
009C            115   
009C            116   DispTime:
009C C21E       117                    clr nonZero
009E 747F       118                    mov a, #7fH
00A0 F591       119                    mov HEX0,a
00A2 F592       120                    mov HEX1,a
00A4 F593       121                    mov HEX2,a
00A6 F594       122                    mov HEX3,a
00A8 F58E       123                    mov HEX4,a
00AA F58F       124                    mov HEX5,a
00AC F596       125                    mov HEX6,a
00AE F597       126                    mov HEX7,a
00B0            127                    
00B0 900003     128                    mov dptr, #T_7seg
00B3            129            
00B3 E529       130                    mov a, bcd+3
00B5 C4         131                    swap a
00B6 540F       132                    anl a, #0FH
00B8 7003       133                    jnz continue7
00BA 301E05     134                    jnb nonZero,skip7
00BD            135                    continue7:
00BD D21E       136                    setb nonZero
00BF 93         137                    movc a, @a+dptr
00C0 F597       138                    mov HEX7, a
00C2            139            Skip7:  
00C2            140                    
00C2 E529       141                    mov a, bcd+3
00C4 540F       142                    anl a, #0FH
00C6 7003       143                    jnz continue6
00C8 301E05     144                    jnb nonZero,skip6
00CB            145                    continue6:
00CB D21E       146                    setb nonZero
00CD 93         147                    movc a, @a+dptr
00CE F596       148                    mov HEX6, a
00D0            149            Skip6:
00D0            150            
00D0 E528       151                    mov a, bcd+2
00D2 C4         152                    swap a
00D3 540F       153                    anl a, #0FH
00D5 7003       154                    jnz continue5
00D7 301E05     155                    jnb nonZero,skip5
00DA            156                    continue5:
00DA D21E       157                    setb nonZero
00DC 93         158                    movc a, @a+dptr
00DD F58F       159                    mov HEX5, a
00DF            160            Skip5:
00DF            161            
00DF E528       162                    mov a, bcd+2
00E1 540F       163                    anl a, #0FH
00E3 7003       164                    jnz continue4
00E5 301E05     165                    jnb nonZero,skip4
00E8            166                    continue4:
00E8 D21E       167                    setb nonZero
00EA 93         168                    movc a, @a+dptr
00EB F58E       169                    mov HEX4, a
00ED            170            Skip4:
00ED            171                    
00ED E527       172                    mov a, bcd+1
00EF C4         173                    swap a
00F0 540F       174                    anl a, #0FH
00F2 7003       175                    jnz continue3
00F4 301E05     176                    jnb nonZero,skip3
00F7            177                    continue3:
00F7 D21E       178                    setb nonZero
00F9 93         179                    movc a, @a+dptr
00FA F594       180                    mov HEX3, a
00FC            181            Skip3:
00FC            182            
00FC E527       183                    mov a, bcd+1
00FE 540F       184                    anl a, #0FH
0100 7003       185                    jnz continue2
0102 301E05     186                    jnb nonZero,skip2
0105            187                    continue2:
0105 D21E       188                    setb nonZero
0107 93         189                    movc a, @a+dptr
0108 F593       190                    mov HEX2, a
010A            191            Skip2:
010A            192            
010A E526       193                    mov a, bcd+0
010C C4         194                    swap a
010D 540F       195                    anl a, #0FH
010F 7003       196                    jnz continue1
0111 301E05     197                    jnb nonZero,skip1
0114            198                    continue1:
0114 D21E       199                    setb nonZero
0116 93         200                    movc a, @a+dptr
0117 F592       201                    mov HEX1, a
0119            202            Skip1:
0119            203            
0119 E526       204                    mov a, bcd+0
011B 540F       205                    anl a, #0FH
011D 93         206                    movc a, @a+dptr
011E F591       207                    mov HEX0, a
0120            208                    
0120            209                    
0120            210   
0120 22         211   ret      
0121            212   
0121            213   
0121            214   
0121            215   init:
0121 75817F     216            mov SP, #7FH
0124 E4         217            clr a
0125 F5E8       218            mov LEDRA, a
0127 F595       219            mov LEDRB, a
0129 F59E       220            mov LEDRC, a
012B F5F8       221            mov LEDG, a
012D            222   
012D            223   
012D            224   
012D            225   forever:
012D 120022     226            lcall readTime
0130 12009C     227            lcall dispTime
0133 E4         228            clr a
0134 FB         229            mov R3, a ;clear the overflow count
0135 02012D     230            ljmp forever
0138            231            
0138            232            
0138            233   EN
