<stg><name>DW_conv.1.2.3.12.1</name>


<trans_list>

<trans id="307" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="3" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="14" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="20" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="20" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="25" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="41" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %biasFlag = alloca i32 1

]]></Node>
<StgValue><ssdm name="biasFlag"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %kernel_col = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel_col"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="32">
<![CDATA[
entry:2 %kernel_row = alloca i32 1

]]></Node>
<StgValue><ssdm name="kernel_row"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
entry:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
entry:4 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="32">
<![CDATA[
entry:5 %indvar_flatten58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten58"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="32">
<![CDATA[
entry:6 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="32">
<![CDATA[
entry:7 %indvar_flatten124 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten124"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %kernel_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %kernel

]]></Node>
<StgValue><ssdm name="kernel_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %add_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %add8122_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add8122_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_49, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 648, void @empty_48, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:17 %store_ln37 = store i17 0, i17 %indvar_flatten124

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:18 %store_ln37 = store i7 0, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:19 %store_ln37 = store i11 0, i11 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:20 %store_ln37 = store i7 0, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:21 %store_ln37 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:22 %store_ln37 = store i2 0, i2 %kernel_row

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:23 %store_ln37 = store i2 0, i2 %kernel_col

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %store_ln37 = store i32 1, i32 %biasFlag

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
entry:25 %br_ln37 = br void %for.body29

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body29:0 %kernel_row_1 = load i2 %kernel_row

]]></Node>
<StgValue><ssdm name="kernel_row_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body29:1 %col_2 = load i7 %col

]]></Node>
<StgValue><ssdm name="col_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body29:2 %row_2 = load i7 %row

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body29:3 %indvar_flatten124_load = load i17 %indvar_flatten124

]]></Node>
<StgValue><ssdm name="indvar_flatten124_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body29:4 %p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %row_2, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="14">
<![CDATA[
for.body29:5 %p_shl_cast = zext i14 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.body29:6 %p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %row_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="11">
<![CDATA[
for.body29:7 %p_shl2_cast = zext i11 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body29:8 %empty = sub i15 %p_shl_cast, i15 %p_shl2_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.body29:9 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %row_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
for.body29:10 %zext_ln40 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.body29:11 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %col_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="2">
<![CDATA[
for.body29:12 %zext_ln44 = zext i2 %kernel_row_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body29:13 %tmp = add i2 %kernel_row_1, i2 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="2">
<![CDATA[
for.body29:14 %tmp_cast = sext i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body29:15 %empty_164 = add i9 %tmp_cast, i9 %zext_ln40

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body29:16 %p_shl5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %kernel_row_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="4">
<![CDATA[
for.body29:17 %p_shl5_cast = zext i4 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body29:18 %empty_165 = sub i5 %p_shl5_cast, i5 %zext_ln44

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.body29:19 %p_shl3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_164, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
for.body29:20 %p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %empty_164, i5 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="14">
<![CDATA[
for.body29:21 %p_shl4_cast = sext i14 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body29:22 %empty_166 = sub i17 %p_shl3, i17 %p_shl4_cast

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body29:23 %icmp_ln37 = icmp_eq  i17 %indvar_flatten124_load, i17 112896

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body29:24 %add_ln37 = add i17 %indvar_flatten124_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29:25 %br_ln37 = br i1 %icmp_ln37, void %for.inc118, void %for.inc122

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc118:0 %biasFlag_load = load i32 %biasFlag

]]></Node>
<StgValue><ssdm name="biasFlag_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc118:1 %kernel_col_load = load i2 %kernel_col

]]></Node>
<StgValue><ssdm name="kernel_col_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc118:2 %indvar_flatten_load_1 = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc118:3 %indvar_flatten58_load_1 = load i11 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="indvar_flatten58_load_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Row_Kernel_Row_Kernel_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc118:5 %empty_169 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 112896, i64 112896, i64 112896

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc118:6 %icmp_ln40 = icmp_eq  i11 %indvar_flatten58_load_1, i11 1008

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc118:7 %select_ln37 = select i1 %icmp_ln40, i7 0, i7 %col_2

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:8 %add_ln37_1 = add i7 %row_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc118:9 %p_shl_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln37_1, i7 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="14">
<![CDATA[
for.inc118:10 %p_shl_cast_mid1 = zext i14 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc118:11 %p_shl2_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln37_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2_mid1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="11">
<![CDATA[
for.inc118:12 %p_shl2_cast_mid1 = zext i11 %p_shl2_mid1

]]></Node>
<StgValue><ssdm name="p_shl2_cast_mid1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc118:13 %p_mid174 = sub i15 %p_shl_cast_mid1, i15 %p_shl2_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid174"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc118:14 %select_ln37_1 = select i1 %icmp_ln40, i15 %p_mid174, i15 %empty

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="20" op_0_bw="15">
<![CDATA[
for.inc118:15 %sext_ln37 = sext i15 %select_ln37_1

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc118:16 %p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln37_1, i1 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
for.inc118:17 %zext_ln40_1 = zext i8 %p_mid

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc118:18 %select_ln37_2 = select i1 %icmp_ln40, i8 %p_mid, i8 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln37_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8">
<![CDATA[
for.inc118:19 %zext_ln37 = zext i8 %select_ln37_2

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc118:20 %select_ln37_3 = select i1 %icmp_ln40, i8 0, i8 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln37_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:21 %p_mid196 = add i9 %zext_ln40_1, i9 511

]]></Node>
<StgValue><ssdm name="p_mid196"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc118:22 %select_ln37_4 = select i1 %icmp_ln40, i9 %p_mid196, i9 %empty_164

]]></Node>
<StgValue><ssdm name="select_ln37_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.inc118:23 %p_shl3_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid196, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3_mid"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
for.inc118:24 %p_shl4_mid = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_mid196, i5 0

]]></Node>
<StgValue><ssdm name="p_shl4_mid"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="14">
<![CDATA[
for.inc118:25 %p_shl4_cast_mid1114 = sext i14 %p_shl4_mid

]]></Node>
<StgValue><ssdm name="p_shl4_cast_mid1114"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:26 %p_mid1116 = sub i17 %p_shl3_mid, i17 %p_shl4_cast_mid1114

]]></Node>
<StgValue><ssdm name="p_mid1116"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc118:27 %select_ln37_5 = select i1 %icmp_ln40, i17 %p_mid1116, i17 %empty_166

]]></Node>
<StgValue><ssdm name="select_ln37_5"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:28 %xor_ln37 = xor i1 %icmp_ln40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:29 %icmp_ln47 = icmp_eq  i2 %kernel_col_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:30 %and_ln37 = and i1 %icmp_ln47, i1 %xor_ln37

]]></Node>
<StgValue><ssdm name="and_ln37"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc118:31 %icmp_ln44 = icmp_eq  i4 %indvar_flatten_load_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:32 %and_ln37_1 = and i1 %icmp_ln44, i1 %xor_ln37

]]></Node>
<StgValue><ssdm name="and_ln37_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc118:33 %select_ln37_6 = select i1 %icmp_ln40, i7 %add_ln37_1, i7 %row_2

]]></Node>
<StgValue><ssdm name="select_ln37_6"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:34 %add_ln40 = add i7 %select_ln37, i7 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:35 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Column_Kernel_Row_Kernel_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:36 %or_ln40 = or i1 %and_ln37_1, i1 %icmp_ln40

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:37 %select_ln40 = select i1 %or_ln40, i2 0, i2 %kernel_row_1

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc118:38 %select_ln40_1 = select i1 %or_ln40, i32 1, i32 %biasFlag_load

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc118:39 %select_ln40_2 = select i1 %and_ln37_1, i7 %add_ln40, i7 %select_ln37

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="20" op_0_bw="7">
<![CDATA[
for.inc118:40 %zext_ln51 = zext i7 %select_ln40_2

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc118:41 %shl_ln51_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln40, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln51_mid1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc118:42 %select_ln40_3 = select i1 %and_ln37_1, i8 %shl_ln51_mid1, i8 %select_ln37_3

]]></Node>
<StgValue><ssdm name="select_ln40_3"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8">
<![CDATA[
for.inc118:43 %select_ln40_3_cast = zext i8 %select_ln40_3

]]></Node>
<StgValue><ssdm name="select_ln40_3_cast"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:44 %p_mid134 = add i9 %zext_ln37, i9 511

]]></Node>
<StgValue><ssdm name="p_mid134"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc118:45 %select_ln40_4 = select i1 %and_ln37_1, i9 %p_mid134, i9 %select_ln37_4

]]></Node>
<StgValue><ssdm name="select_ln40_4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc118:46 %select_ln40_5 = select i1 %or_ln40, i5 0, i5 %empty_165

]]></Node>
<StgValue><ssdm name="select_ln40_5"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.inc118:47 %p_shl3_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid134, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3_mid2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
for.inc118:48 %p_shl4_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_mid134, i5 0

]]></Node>
<StgValue><ssdm name="p_shl4_mid2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="14">
<![CDATA[
for.inc118:49 %p_shl4_cast_mid152 = sext i14 %p_shl4_mid2

]]></Node>
<StgValue><ssdm name="p_shl4_cast_mid152"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:50 %p_mid154 = sub i17 %p_shl3_mid2, i17 %p_shl4_cast_mid152

]]></Node>
<StgValue><ssdm name="p_mid154"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc118:51 %select_ln40_6 = select i1 %and_ln37_1, i17 %p_mid154, i17 %select_ln37_5

]]></Node>
<StgValue><ssdm name="select_ln40_6"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:52 %xor_ln40 = xor i1 %icmp_ln44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:53 %or_ln40_1 = or i1 %icmp_ln40, i1 %xor_ln40

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:54 %and_ln40 = and i1 %and_ln37, i1 %or_ln40_1

]]></Node>
<StgValue><ssdm name="and_ln40"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:55 %add_ln44 = add i2 %select_ln40, i2 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:56 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Kernel_Row_Kernel_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:57 %or_ln44 = or i1 %and_ln40, i1 %and_ln37_1

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:58 %or_ln44_1 = or i1 %or_ln44, i1 %icmp_ln40

]]></Node>
<StgValue><ssdm name="or_ln44_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:59 %select_ln44 = select i1 %or_ln44_1, i2 0, i2 %kernel_col_load

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="2">
<![CDATA[
for.inc118:60 %zext_ln44_1 = zext i2 %add_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="2">
<![CDATA[
for.inc118:61 %tmp_cast_mid1 = sext i2 %select_ln40

]]></Node>
<StgValue><ssdm name="tmp_cast_mid1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:62 %p_mid1 = add i9 %tmp_cast_mid1, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc118:63 %select_ln44_1 = select i1 %and_ln40, i9 %p_mid1, i9 %select_ln40_4

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:64 %p_shl5_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln44, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5_mid1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="4">
<![CDATA[
for.inc118:65 %p_shl5_cast_mid1 = zext i4 %p_shl5_mid1

]]></Node>
<StgValue><ssdm name="p_shl5_cast_mid1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc118:66 %p_mid113 = sub i5 %p_shl5_cast_mid1, i5 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="p_mid113"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc118:67 %select_ln44_2 = select i1 %and_ln40, i5 %p_mid113, i5 %select_ln40_5

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="5">
<![CDATA[
for.inc118:68 %select_ln44_2_cast = sext i5 %select_ln44_2

]]></Node>
<StgValue><ssdm name="select_ln44_2_cast"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.inc118:69 %p_shl3_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3_mid1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
for.inc118:70 %p_shl4_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_mid1, i5 0

]]></Node>
<StgValue><ssdm name="p_shl4_mid1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="14">
<![CDATA[
for.inc118:71 %p_shl4_cast_mid1 = sext i14 %p_shl4_mid1

]]></Node>
<StgValue><ssdm name="p_shl4_cast_mid1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc118:72 %p_mid115 = sub i17 %p_shl3_mid1, i17 %p_shl4_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid115"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc118:73 %select_ln44_3 = select i1 %and_ln40, i17 %p_mid115, i17 %select_ln40_6

]]></Node>
<StgValue><ssdm name="select_ln44_3"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:74 %select_ln44_4 = select i1 %and_ln40, i2 %add_ln44, i2 %select_ln40

]]></Node>
<StgValue><ssdm name="select_ln44_4"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="2">
<![CDATA[
for.inc118:75 %zext_ln47 = zext i2 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:76 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:77 %add_ln52_1 = add i2 %select_ln44, i2 3

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="2">
<![CDATA[
for.inc118:78 %sext_ln52 = sext i2 %add_ln52_1

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:79 %add_ln52 = add i9 %sext_ln52, i9 %select_ln40_3_cast

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:80 %or_ln52 = or i9 %add_ln52, i9 %select_ln44_1

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc118:81 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %or_ln52, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc118:82 %br_ln52 = br i1 %tmp_1, void %Output_Channel, void %for.inc118.cleanup105_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Output_Channel:0 %tobool87_not = icmp_eq  i32 %select_ln40_1, i32 0

]]></Node>
<StgValue><ssdm name="tobool87_not"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="9">
<![CDATA[
Output_Channel:1 %sext_ln55 = sext i9 %add_ln52

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Output_Channel:2 %add_ln62 = add i17 %sext_ln55, i17 %select_ln44_3

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
Output_Channel:3 %br_ln55 = br void %In_Channel

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc118.cleanup105_crit_edge:0 %store_ln52 = store i32 %select_ln40_1, i32 %biasFlag

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
for.inc118.cleanup105_crit_edge:1 %br_ln52 = br void %cleanup105

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0">
<![CDATA[
for.inc122:0 %ret_ln82 = ret

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
In_Channel:0 %out_ch = phi i5 %add_ln71, void %if.end94, i5 0, void %Output_Channel

]]></Node>
<StgValue><ssdm name="out_ch"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
In_Channel:1 %groupIndex = phi i32 %groupIndex_1, void %if.end94, i32 0, void %Output_Channel

]]></Node>
<StgValue><ssdm name="groupIndex"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
In_Channel:2 %phi_mul = phi i19 %add_ln55_1, void %if.end94, i19 0, void %Output_Channel

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
In_Channel:3 %phi_mul141 = phi i10 %add_ln55, void %if.end94, i10 0, void %Output_Channel

]]></Node>
<StgValue><ssdm name="phi_mul141"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
In_Channel:4 %add_ln55 = add i10 %phi_mul141, i10 27

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
In_Channel:5 %add_ln55_1 = add i19 %phi_mul, i19 12544

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
In_Channel:6 %icmp_ln55 = icmp_eq  i5 %out_ch, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
In_Channel:7 %empty_167 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
In_Channel:8 %add_ln71 = add i5 %out_ch, i5 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
In_Channel:9 %br_ln55 = br i1 %icmp_ln55, void %In_Channel.split, void %cleanup105.loopexit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
In_Channel.split:0 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="19">
<![CDATA[
In_Channel.split:1 %zext_ln57 = zext i19 %phi_mul

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
In_Channel.split:2 %add_ln57 = add i20 %sext_ln37, i20 %zext_ln57

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
In_Channel.split:3 %add_ln57_1 = add i20 %add_ln57, i20 %zext_ln51

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split:4 %shl_ln60 = shl i32 %groupIndex, i32 2

]]></Node>
<StgValue><ssdm name="shl_ln60"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split:5 %in_ch = sub i32 %shl_ln60, i32 %groupIndex

]]></Node>
<StgValue><ssdm name="in_ch"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="10">
<![CDATA[
In_Channel.split:6 %p_cast15 = zext i10 %phi_mul141

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="22" op_1_bw="20" op_2_bw="2">
<![CDATA[
In_Channel.split:7 %tmp_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln57_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="22">
<![CDATA[
In_Channel.split:8 %tmp_11_cast = sext i22 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
In_Channel.split:9 %empty_168 = add i64 %tmp_11_cast, i64 %out_read

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
In_Channel.split:10 %icmp_ln60 = icmp_slt  i32 %in_ch, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
In_Channel.split:11 %br_ln60 = br i1 %icmp_ln60, void %for.cond.cleanup55, void %for.body56.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body56.lr.ph:6 %add_ln63 = add i11 %select_ln44_2_cast, i11 %p_cast15

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="0"/>
<literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body56.lr.ph:7 %add_ln63_1 = add i11 %add_ln63, i11 %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105.loopexit:0 %store_ln0 = store i32 0, i32 %biasFlag

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
cleanup105.loopexit:1 %br_ln0 = br void %cleanup105

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="or_ln40" val="0"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="or_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
cleanup105:0 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln40" val="0"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
cleanup105:1 %indvar_flatten58_load = load i11 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="indvar_flatten58_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
cleanup105:2 %add_ln47 = add i2 %select_ln44, i2 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="or_ln40" val="0"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="or_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
cleanup105:3 %add_ln44_1 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
cleanup105:4 %select_ln44_5 = select i1 %or_ln40, i4 1, i4 %add_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_5"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln40" val="0"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
cleanup105:5 %add_ln40_1 = add i11 %indvar_flatten58_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
cleanup105:6 %select_ln40_7 = select i1 %icmp_ln40, i11 1, i11 %add_ln40_1

]]></Node>
<StgValue><ssdm name="select_ln40_7"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:7 %store_ln47 = store i17 %add_ln37, i17 %indvar_flatten124

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:8 %store_ln47 = store i7 %select_ln37_6, i7 %row

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
cleanup105:9 %store_ln47 = store i11 %select_ln40_7, i11 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:10 %store_ln47 = store i7 %select_ln40_2, i7 %col

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
cleanup105:11 %store_ln47 = store i4 %select_ln44_5, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:12 %store_ln47 = store i2 %select_ln44_4, i2 %kernel_row

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup105:13 %store_ln47 = store i2 %add_ln47, i2 %kernel_col

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
cleanup105:14 %br_ln47 = br void %for.body29

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body56.lr.ph:0 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_168, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="62">
<![CDATA[
for.body56.lr.ph:1 %sext_ln64 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body56.lr.ph:2 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="229" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="230" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="231" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="232" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="233" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="234" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="235" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body56.lr.ph:4 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
for.body56.lr.ph:5 %bitcast_ln64 = bitcast i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="17" op_4_bw="64" op_5_bw="32" op_6_bw="11" op_7_bw="64" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
for.body56.lr.ph:8 %targetBlock = call i1 @DW_conv.1.2.3.12.1_Pipeline_In_Channel, i32 %in_ch, i32 %bitcast_ln64, i17 %add_ln62, i64 %in_read, i32 %gmem0, i11 %add_ln63_1, i64 %kernel_read, i32 %gmem, i32 %add8122_loc, i32 %add_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="238" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="17" op_4_bw="64" op_5_bw="32" op_6_bw="11" op_7_bw="64" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
for.body56.lr.ph:8 %targetBlock = call i1 @DW_conv.1.2.3.12.1_Pipeline_In_Channel, i32 %in_ch, i32 %bitcast_ln64, i17 %add_ln62, i64 %in_read, i32 %gmem0, i11 %add_ln63_1, i64 %kernel_read, i32 %gmem, i32 %add8122_loc, i32 %add_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body56.lr.ph:9 %add8122_loc_load = load i32 %add8122_loc

]]></Node>
<StgValue><ssdm name="add8122_loc_load"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body56.lr.ph:10 %add_loc_load = load i32 %add_loc

]]></Node>
<StgValue><ssdm name="add_loc_load"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body56.lr.ph:11 %br_ln60 = br i1 %targetBlock, void %for.end.loopexit, void %for.cond.cleanup55.loopexit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.loopexit:1 %gmem1_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_addr_req"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:1 %gmem1_addr_req185 = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_addr_req185"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
for.end.loopexit:0 %bitcast_ln64_4 = bitcast i32 %add_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln64_4"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.end.loopexit:2 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem1_addr, i32 %bitcast_ln64_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="246" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="247" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="248" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="249" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="250" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
for.end.loopexit:4 %br_ln69 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem1_addr_resp186 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp186"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:4 %br_ln60 = br void %for.cond.cleanup55

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup55:0 %br_ln60 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:0 %br_ln69 = br i1 %tobool87_not, void %if.then88, void %if.end94

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
if.then88:0 %shl_ln4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %out_ch, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="7">
<![CDATA[
if.then88:1 %zext_ln70 = zext i7 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then88:2 %add_ln70 = add i64 %zext_ln70, i64 %bias_read

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then88:3 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="62">
<![CDATA[
if.then88:4 %sext_ln70 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then88:5 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln70

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then88:9 %trunc_ln70_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_168, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_1"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="62">
<![CDATA[
if.then88:10 %sext_ln70_1 = sext i62 %trunc_ln70_1

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then88:11 %gmem1_addr_1 = getelementptr i32 %gmem1, i64 %sext_ln70_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup55.loopexit:0 %bitcast_ln64_3 = bitcast i32 %add8122_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln64_3"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:2 %write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem1_addr, i32 %bitcast_ln64_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="267" st_id="22" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem1_addr_resp186 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp186"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="268" st_id="23" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem1_addr_resp186 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp186"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="269" st_id="24" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem1_addr_resp186 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp186"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="270" st_id="25" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem1_addr_resp186 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp186"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="271" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then88:6 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:12 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="273" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then88:6 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:12 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="275" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then88:6 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:12 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="277" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then88:6 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:12 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="279" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then88:6 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:12 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="281" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then88:6 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:12 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="283" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then88:6 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:12 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="285" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then88:7 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then88:13 %gmem1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_read"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="287" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
if.then88:8 %bitcast_ln70 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
if.then88:14 %bitcast_ln70_1 = bitcast i32 %gmem1_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_1"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then88:15 %add2 = fadd i32 %bitcast_ln70_1, i32 %bitcast_ln70

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then88:17 %gmem1_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="291" st_id="35" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then88:15 %add2 = fadd i32 %bitcast_ln70_1, i32 %bitcast_ln70

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="292" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
if.then88:16 %bitcast_ln70_2 = bitcast i32 %add2

]]></Node>
<StgValue><ssdm name="bitcast_ln70_2"/></StgValue>
</operation>

<operation id="293" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then88:18 %write_ln70 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem1_addr_1, i32 %bitcast_ln70_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="294" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then88:19 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="295" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then88:19 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="296" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then88:19 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="297" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then88:19 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="298" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then88:19 %gmem1_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_resp"/></StgValue>
</operation>

<operation id="299" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool87_not" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
if.then88:20 %br_ln70 = br void %if.end94

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="300" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end94:0 %icmp_ln71_1 = icmp_ult  i5 %add_ln71, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln71_1"/></StgValue>
</operation>

<operation id="301" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end94:1 %add_ln71_1 = add i5 %out_ch, i5 9

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="302" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.end94:2 %select_ln71 = select i1 %icmp_ln71_1, i5 %add_ln71, i5 %add_ln71_1

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="303" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end94:3 %icmp_ln71 = icmp_eq  i5 %select_ln71, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="304" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end94:4 %add_ln72 = add i32 %groupIndex, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end94:5 %groupIndex_1 = select i1 %icmp_ln71, i32 %add_ln72, i32 %groupIndex

]]></Node>
<StgValue><ssdm name="groupIndex_1"/></StgValue>
</operation>

<operation id="306" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
if.end94:6 %br_ln55 = br void %In_Channel

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
