<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>XgNicLan91</h1>
<p>
<div class="dynheader">
Collaboration diagram for XgNicLan91:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nic_lan91.png" border="0" alt="" usemap="#group____xg__nic__lan91_map">
<map name="group____xg__nic__lan91_map">
<area shape="rect" href="group__xg_nic_cs8900.html" title="10 MBit Ethernet controller." alt="Crystal CS8900A" coords="233,16,345,38"><area shape="rect" href="group__xg_smsc_regs.html" title="SMSC LAN91C111 register definitions." alt="LAN91C111 registers" coords="223,86,356,107"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___n_i_c_i_n_f_o.html">NICINFO</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network interface controller information structure.  <a href="struct___n_i_c_i_n_f_o.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g41558c878c928304cbf39f607908118c">LAN91_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xC000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g533b9abcf36be23b85875cd769a7f731">LAN91_BSR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0E)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank select register.  <a href="#g533b9abcf36be23b85875cd769a7f731"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Transmit control register.  <a href="#g3a25c7ba5d67dff24d91a0c3f82847c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf620d7b8f8275cc5e863fefedd8af038">LAN91_TCR_SWFDUP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g52d5dcae03dee8415c279a88068d77ad">LAN91_TCR_EPH_LOOP</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g913d271a4d4346171738e0c520bcd36e">LAN91_TCR_STP_SQET</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#geba64659f2bf6e1871d82c48c095c07f">LAN91_TCR_FDUPLX</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf3052d61e2b5e00d92ff877d4b0fdb29">LAN91_TCR_MON_CSN</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gc686bd1473b7e9c3079712c32911ef28">LAN91_TCR_NOCRC</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g44a9627fb8e5d57d7386b8d46898b56b">LAN91_TCR_PAD_EN</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd272f40528d12f595dfd829dc9dc824d">LAN91_TCR_FORCOL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf934e68cedcf94a9ff94799246b7f091">LAN91_TCR_LOOP</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g4c4dddba94884257b8e5fd16fe4c8bbe">LAN91_TCR_TXENA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gbb548abfacd3f365f9090c217aa0f3ff">LAN91_EPHSR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - EPH status register.  <a href="#gbb548abfacd3f365f9090c217aa0f3ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive control register.  <a href="#ga85beabf9e35a64dc793526048305947"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2ce79511221fb471c88fe6947a3bdd62">LAN91_RCR_SOFT_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g826344a4f43e0526229c9fd208c219cf">LAN91_RCR_FILT_CAR</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf4673ff124bd78d05960db07a1a3e9d6">LAN91_RCR_ABORT_ENB</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd3d79fd3363a3a14b5167bd701838209">LAN91_RCR_STRIP_CRC</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7639b248215290f89c7d16d6c7f4bd4e">LAN91_RCR_RXEN</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gce29b6e683a496908675dcfaa854c66b">LAN91_RCR_ALMUL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf6e18e80d1aa922f818af5e31d18a113">LAN91_RCR_PRMS</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gc0fb5f8ff22611848f614a0d96166e9d">LAN91_RCR_RX_ABORT</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g431b0a6d22b4e1b54024b4a66f01006e">LAN91_ECR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Counter register.  <a href="#g431b0a6d22b4e1b54024b4a66f01006e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9015fa207f1e3201f5465a032a8ddadd">LAN91_MIR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Memory information register.  <a href="#g9015fa207f1e3201f5465a032a8ddadd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8028fb0816b6a2a2717f4f67011f5d5c">LAN91_RPCR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive / PHY control register.  <a href="#g8028fb0816b6a2a2717f4f67011f5d5c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd97977e959d94acb453c1ae4a7e9857b">LAN91_RPCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfa5ec11c19a49fa58bc23d79ef114b22">LAN91_RPCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb0e8d02381e02da2304435a23ec018f7">LAN91_RPCR_ANEG</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g95b78243ee5916c6a50ec8135dd0f3e9">LAN91_RPCR_LEDA_PAT</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7bb7ec0fc962593c324dfc8792025d03">LAN91_RPCR_LEDB_PAT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gdca223b93dcf1d5bfee6eac4029b27e4">LAN91_CR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Configuration register.  <a href="#gdca223b93dcf1d5bfee6eac4029b27e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ge3d2c3cb924d1c63ff5685060725d4d3">LAN91_CR_EPH_EN</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g371c48955ca5894051bec53fc1c1ef29">LAN91_BAR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Base address register.  <a href="#g371c48955ca5894051bec53fc1c1ef29"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga8ec19dad2788976d10c13b3fad430c2">LAN91_IAR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Individual address register.  <a href="#ga8ec19dad2788976d10c13b3fad430c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g93bc06322799f97a1ecdb33a1b3bd740">LAN91_GPR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - General purpose register.  <a href="#g93bc06322799f97a1ecdb33a1b3bd740"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g0032bf65874769e9bbbedfeb6b42405a">LAN91_CTR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Control register.  <a href="#g0032bf65874769e9bbbedfeb6b42405a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gecd295da9ee3a7f4386c87d415896a52">LAN91_CTR_RCV_BAD</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8382e1cd6aedf51178d7105783c5c2e3">LAN91_CTR_AUTO_RELEASE</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1146a228c52ca0678b977e2646c9246f">LAN91_MMUCR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - MMU command register.  <a href="#g1146a228c52ca0678b977e2646c9246f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb43b9c2aa08a3a7adcdbebcbc07f3f7b">LAN91_MMUCR_BUSY</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g374c9e899b9636ef9f640e8ce1f6d572">LAN91_MMU_NOP</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6b07fa0e130f408449d8468f1d875eca">LAN91_MMU_ALO</a>&nbsp;&nbsp;&nbsp;(1&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g31c24658f68946abca1ad38f6765cf37">LAN91_MMU_RST</a>&nbsp;&nbsp;&nbsp;(2&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2457d669bd1e4790e9debdb9fc00fe41">LAN91_MMU_REM</a>&nbsp;&nbsp;&nbsp;(3&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gdfe6a1edad9a6f76a89c77cb94109fa9">LAN91_MMU_TOP</a>&nbsp;&nbsp;&nbsp;(4&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7a313157aa560be913f7ab895ff1e596">LAN91_MMU_PKT</a>&nbsp;&nbsp;&nbsp;(5&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g0eb3edfcafafc4700e18d8e88b46d14f">LAN91_MMU_ENQ</a>&nbsp;&nbsp;&nbsp;(6&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga8dbc14d1750398cfd8a82bf5c7b9bec">LAN91_MMU_RTX</a>&nbsp;&nbsp;&nbsp;(7&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g89ad9d8bc20edd3cb3aabcf664da6b0b">LAN91_PNR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Packet number register.  <a href="#g89ad9d8bc20edd3cb3aabcf664da6b0b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2351e9a8ee6ffca595adc3472b0a7590">LAN91_ARR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x03)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Allocation result register.  <a href="#g2351e9a8ee6ffca595adc3472b0a7590"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9d67703a70c93c1b7436d5642353829f">LAN91_ARR_FAILED</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7d8f4509d5a21f91e63d99610b35899d">LAN91_FIFO</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - FIFO ports register.  <a href="#g7d8f4509d5a21f91e63d99610b35899d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfe79991f5c429561b63a7379e479e0a0">LAN91_PTR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Pointer register.  <a href="#gfe79991f5c429561b63a7379e479e0a0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd08e4960cc64f770d8f32ca09153f710">LAN91_PTR_RCV</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb0c6981b9751fc0e5f1a54fd692d14cb">LAN91_PTR_AUTO_INCR</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9f4d9d154fde176f5d93fd632bf9623a">LAN91_PTR_READ</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g4d77a2b050c1be21b6b23e49a07f7c47">LAN91_PTR_ETEN</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2217e662b824cd994c133cc969a60953">LAN91_PTR_NOT_EMPTY</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g5f79e4b2d2c13e53b93a3efc86712d90">LAN91_DATA</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Data register.  <a href="#g5f79e4b2d2c13e53b93a3efc86712d90"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8df466f269757a31696a8d4981392f48">LAN91_IST</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt status register.  <a href="#g8df466f269757a31696a8d4981392f48"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g39aae5c7397e445e37a6a7bebcac5747">LAN91_ACK</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt acknowledge register.  <a href="#g39aae5c7397e445e37a6a7bebcac5747"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd0a928ca55717854f97d645bb850f6cc">LAN91_MSK</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0D)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt mask register.  <a href="#gd0a928ca55717854f97d645bb850f6cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9e34508fc3ef0524d08308683d8898b4">LAN91_INT_MD</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY state change interrupt bit mask.  <a href="#g9e34508fc3ef0524d08308683d8898b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gbfb9f048a81b84fe47a79b06a2d6ce66">LAN91_INT_ERCV</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Early receive interrupt bit mask.  <a href="#gbfb9f048a81b84fe47a79b06a2d6ce66"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd6e0e678d47d974059eedbf043ba88c1">LAN91_INT_EPH</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet protocol interrupt bit mask.  <a href="#gd6e0e678d47d974059eedbf043ba88c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd6578e07609f4421f5d65a88b5efc8c2">LAN91_INT_RX_OVRN</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun interrupt bit mask.  <a href="#gd6578e07609f4421f5d65a88b5efc8c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6a60b7ef7409780798f1d8c0a7a4cecd">LAN91_INT_ALLOC</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit allocation interrupt bit mask.  <a href="#g6a60b7ef7409780798f1d8c0a7a4cecd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9c72527ed7bb6cfbf6d7f9d27d1ae568">LAN91_INT_TX_EMPTY</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter empty interrupt bit mask.  <a href="#g9c72527ed7bb6cfbf6d7f9d27d1ae568"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g5237a49599a011740f14e2e9783f4a47">LAN91_INT_TX</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit complete interrupt bit mask.  <a href="#g5237a49599a011740f14e2e9783f4a47"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf44e59b35841dd563e64d1e796e2c7d6">LAN91_INT_RCV</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive interrupt bit mask.  <a href="#gf44e59b35841dd563e64d1e796e2c7d6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g26f333f6bc57adc871f9cec830ae4f51">LAN91_MT</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Multicast table register.  <a href="#g26f333f6bc57adc871f9cec830ae4f51"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9f832408a090f77563f8ba5b18c8b32f">LAN91_MGMT</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Management interface register.  <a href="#g9f832408a090f77563f8ba5b18c8b32f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1284f0995d6b50cf125969c640da9edc">LAN91_MGMT_MDOE</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g42c0c9d17f340cad22c709d3b584856c">LAN91_MGMT_MCLK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gdfc4509f3e61867fa9f04b1bdcfae311">LAN91_MGMT_MDI</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g48c4325fcac99b62dd85864e4fa3b4b4">LAN91_MGMT_MDO</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g65d23e72b73a3a2b8af4fe44ac9a4645">LAN91_REV</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Revision register.  <a href="#g65d23e72b73a3a2b8af4fe44ac9a4645"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g71228df4b41cbd10ea13e81e098c3e74">LAN91_ERCV</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Early RCV register.  <a href="#g71228df4b41cbd10ea13e81e098c3e74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY control register.  <a href="#gc257f052e419c16b44b77a07bb482bad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga92ca5d968eec6a069143971dbac394e">LAN91_PHYCR_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd0ba8bb9c2a931e4a047adc985f61880">LAN91_PHYCR_LPBK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf81e1d704cef400d87f2ae01bdfc8328">LAN91_PHYCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gcf121c1ff9dc12e9abcdb1273e77706e">LAN91_PHYCR_ANEG_EN</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb35259aa3153832fb9a0a34d86cffa95">LAN91_PHYCR_PDN</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ge568ea43bafff82493c257dd6b0027c2">LAN91_PHYCR_MII_DIS</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g81cbed64f0f89c3a30c096bedccf3acf">LAN91_PHYCR_ANEG_RST</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g11ecf967edaa5265a8c35e7deaa32056">LAN91_PHYCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8035f5a560e473f05c25b351017fb3a7">LAN91_PHYCR_COLST</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status register.  <a href="#gfe0b1f1fae6fc6028f2349f88b9b2b44"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf23e33cfb333b6d41814089e0933d46c">LAN91_PHYSR_CAP_T4</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gecc820a212debaa34b4d59041beb4c07">LAN91_PHYSR_CAP_TXF</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6c30d22916611666bd1ad912b81e0c61">LAN91_PHYSR_CAP_TXH</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfafeee4fba1b6ec2d79f38a3d8a4a9f7">LAN91_PHYSR_CAP_TF</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1c802241548cced4f1273d813c538774">LAN91_PHYSR_CAP_TH</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gde2d10a09ff6346c1db4a2313e8bede4">LAN91_PHYSR_CAP_SUPR</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1ddfe6e0749e895b51c6bab6b3cd52e1">LAN91_PHYSR_ANEG_ACK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2d749c68d7dea7d234c96415b5367d16">LAN91_PHYSR_REM_FLT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g14833cf5881fd0df15a209341f427a9a">LAN91_PHYSR_CAP_ANEG</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6ed1992c11e1fda6754d755aeb7eb32d">LAN91_PHYSR_LINK</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g47ff8714da6e1cae4244fdb9f44730fa">LAN91_PHYSR_JAB</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7ed0358726fae0c5cbfebd544e49e9a7">LAN91_PHYSR_EXREG</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ged1199f86ee0e6a0df660e972dfc672f">LAN91_PHYID1</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1.  <a href="#ged1199f86ee0e6a0df660e972dfc672f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfcacaac4367067084a9c8b05888ef5c2">LAN91_PHYID2</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1.  <a href="#gfcacaac4367067084a9c8b05888ef5c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation advertisement register.  <a href="#g57fb3621b772bbbd1e7fb67c95ca67e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g954927eef0ac2ffe2692d92f78a93459">LAN91_PHYANAD_NP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gafd1009372d1265d1a27d350241f2e76">LAN91_PHYANAD_ACK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga0bdd59e29d5ab013b231677236e062a">LAN91_PHYANAD_RF</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2e49b6917a51b7741d64c94dc70ab8f7">LAN91_PHYANAD_T4</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd5c017cf23fb6212d96d2d00ca25db8e">LAN91_PHYANAD_TX_FDX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#geb4429b3a9bca3398f2dfe74c8809604">LAN91_PHYANAD_TX_HDX</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8b3e52b4006221c1c47622d707c93c43">LAN91_PHYANAD_10FDX</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gaef776ba1072c3e444d9459e7851680d">LAN91_PHYANAD_10_HDX</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6d57cf2f5ae3031775f6abedf33fb20f">LAN91_PHYANAD_CSMA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf58c284838541acc20b8c244f90714f9">LAN91_PHYANRC</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation remote end capability register.  <a href="#gf58c284838541acc20b8c244f90714f9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g065cff85bc6527500d4168e4c2fd7dd1">LAN91_PHYCFR1</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 1.  <a href="#g065cff85bc6527500d4168e4c2fd7dd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8f34080292d67b98b69a0729e54c2a7b">LAN91_PHYCFR2</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 2.  <a href="#g8f34080292d67b98b69a0729e54c2a7b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status output register.  <a href="#g067480f98beb0b43c11382dd80e011e5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1fb03415f34d5b5a3e9e8324ceac4023">LAN91_PHYSOR_INT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2a670cc2f6352b2746297b148a29bdb8">LAN91_PHYSOR_LNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g951e5e6e321d2495e64b60fa70069899">LAN91_PHYSOR_LOSSSYNC</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2eda3ae26b1d076f4d999460144dc642">LAN91_PHYSOR_CWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga88661164683f7af8e59c48f87e9d361">LAN91_PHYSOR_SSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g818b3bb74dd06606de8f89aafa0f4c63">LAN91_PHYSOR_ESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf194c2ab94711707cfb026bf16b1401d">LAN91_PHYSOR_RPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1f41d7aa7dcf5e153362ecfc1799d6bc">LAN91_PHYSOR_JAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2ff90fc7ec308e0921130ea6ff23e772">LAN91_PHYSOR_SPDDET</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gc6a3a42d3052ccfed84a50f017da0b80">LAN91_PHYSOR_DPLXDET</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY mask register.  <a href="#g99690a747c0cbe7e9ac822302a4e2feb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd11126d9c47e2aa94eecf04f474f9aeb">LAN91_PHYMSK_MINT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g353e9cc91939bddc5724ccc6d872ae49">LAN91_PHYMSK_MLNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gcc3576c90136822e4cc8ab763ca7c6cf">LAN91_PHYMSK_MLOSSSYN</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2210ff7b58a259bdae7a8c523a35ac00">LAN91_PHYMSK_MCWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g0607bd79b2181aa5f067d2fa886f1e93">LAN91_PHYMSK_MSSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g53b35b263d67592bd8b3266b18324c71">LAN91_PHYMSK_MESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g0b4f2e18c4dfcec1cb23006db245dea9">LAN91_PHYMSK_MRPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g292c910c906d5a811495172f609ce9a4">LAN91_PHYMSK_MJAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g85285fec554a0c31394aee4a838ac916">LAN91_PHYMSK_MSPDDT</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb2c6e9904fa95a4766dd876820b551e1">LAN91_PHYMSK_MDPLDT</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g86c9bb36994f7db997ec7e42f8b78486">nic_outhb</a>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g5dc37af297b808530394316f39861e67">nic_outwx</a>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(addr, val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g18ed6304cfef871057f6bbfe72353b27">nic_inhb</a>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7199e8b834f981e8300a86de51f372d6">nic_inw</a>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(bank)&nbsp;&nbsp;&nbsp;nic_outlb(LAN91_BSR, bank)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gc4f8fdd12d77abf5e672f6cb7b7bb0ba">NicRxLanc</a> (void *arg)</td></tr>

<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">NUTDEVICE&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g815e799d28f901911532702c0803ac33">devLan91</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device information structure.  <a href="#g815e799d28f901911532702c0803ac33"></a><br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g41558c878c928304cbf39f607908118c"></a><!-- doxytag: member="lan91.h::LAN91_BASE_ADDR" ref="g41558c878c928304cbf39f607908118c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_BASE_ADDR&nbsp;&nbsp;&nbsp;0xC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00057">57</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g533b9abcf36be23b85875cd769a7f731"></a><!-- doxytag: member="lan91.h::LAN91_BSR" ref="g533b9abcf36be23b85875cd769a7f731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_BSR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0E)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank select register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00063">63</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3a25c7ba5d67dff24d91a0c3f82847c2"></a><!-- doxytag: member="lan91.h::LAN91_TCR" ref="g3a25c7ba5d67dff24d91a0c3f82847c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Transmit control register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00068">68</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf620d7b8f8275cc5e863fefedd8af038"></a><!-- doxytag: member="lan91.h::LAN91_TCR_SWFDUP" ref="gf620d7b8f8275cc5e863fefedd8af038" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_SWFDUP&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, enables full duplex. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00070">70</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g52d5dcae03dee8415c279a88068d77ad"></a><!-- doxytag: member="lan91.h::LAN91_TCR_EPH_LOOP" ref="g52d5dcae03dee8415c279a88068d77ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_EPH_LOOP&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, enables internal loopback. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00071">71</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g913d271a4d4346171738e0c520bcd36e"></a><!-- doxytag: member="lan91.h::LAN91_TCR_STP_SQET" ref="g913d271a4d4346171738e0c520bcd36e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_STP_SQET&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, enables transmission stop on SQET error. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00072">72</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="geba64659f2bf6e1871d82c48c095c07f"></a><!-- doxytag: member="lan91.h::LAN91_TCR_FDUPLX" ref="geba64659f2bf6e1871d82c48c095c07f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_FDUPLX&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, enables receiving own frames. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00073">73</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf3052d61e2b5e00d92ff877d4b0fdb29"></a><!-- doxytag: member="lan91.h::LAN91_TCR_MON_CSN" ref="gf3052d61e2b5e00d92ff877d4b0fdb29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_MON_CSN&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, enables carrier monitoring. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00074">74</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc686bd1473b7e9c3079712c32911ef28"></a><!-- doxytag: member="lan91.h::LAN91_TCR_NOCRC" ref="gc686bd1473b7e9c3079712c32911ef28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_NOCRC&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, disables CRC transmission. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00075">75</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g44a9627fb8e5d57d7386b8d46898b56b"></a><!-- doxytag: member="lan91.h::LAN91_TCR_PAD_EN" ref="g44a9627fb8e5d57d7386b8d46898b56b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_PAD_EN&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, enables automatic padding. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00076">76</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd272f40528d12f595dfd829dc9dc824d"></a><!-- doxytag: member="lan91.h::LAN91_TCR_FORCOL" ref="gd272f40528d12f595dfd829dc9dc824d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_FORCOL&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, forces collision. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00077">77</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf934e68cedcf94a9ff94799246b7f091"></a><!-- doxytag: member="lan91.h::LAN91_TCR_LOOP" ref="gf934e68cedcf94a9ff94799246b7f091" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_LOOP&nbsp;&nbsp;&nbsp;0x0002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, enables PHY loopback. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00078">78</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4c4dddba94884257b8e5fd16fe4c8bbe"></a><!-- doxytag: member="lan91.h::LAN91_TCR_TXENA" ref="g4c4dddba94884257b8e5fd16fe4c8bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_TCR_TXENA&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a> bit mask, enables transmitter. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00079">79</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbb548abfacd3f365f9090c217aa0f3ff"></a><!-- doxytag: member="lan91.h::LAN91_EPHSR" ref="gbb548abfacd3f365f9090c217aa0f3ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_EPHSR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - EPH status register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00085">85</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga85beabf9e35a64dc793526048305947"></a><!-- doxytag: member="lan91.h::LAN91_RCR" ref="ga85beabf9e35a64dc793526048305947" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RCR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Receive control register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00090">90</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2ce79511221fb471c88fe6947a3bdd62"></a><!-- doxytag: member="lan91.h::LAN91_RCR_SOFT_RST" ref="g2ce79511221fb471c88fe6947a3bdd62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RCR_SOFT_RST&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a> bit mask, activates software reset. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00092">92</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g826344a4f43e0526229c9fd208c219cf"></a><!-- doxytag: member="lan91.h::LAN91_RCR_FILT_CAR" ref="g826344a4f43e0526229c9fd208c219cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RCR_FILT_CAR&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a> bit mask, enables carrier filter. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00093">93</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf4673ff124bd78d05960db07a1a3e9d6"></a><!-- doxytag: member="lan91.h::LAN91_RCR_ABORT_ENB" ref="gf4673ff124bd78d05960db07a1a3e9d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RCR_ABORT_ENB&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a> bit mask, enables receive abort on collision. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00094">94</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd3d79fd3363a3a14b5167bd701838209"></a><!-- doxytag: member="lan91.h::LAN91_RCR_STRIP_CRC" ref="gd3d79fd3363a3a14b5167bd701838209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RCR_STRIP_CRC&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a> bit mask, strips CRC. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00095">95</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7639b248215290f89c7d16d6c7f4bd4e"></a><!-- doxytag: member="lan91.h::LAN91_RCR_RXEN" ref="g7639b248215290f89c7d16d6c7f4bd4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RCR_RXEN&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a> bit mask, enables receiver. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00096">96</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gce29b6e683a496908675dcfaa854c66b"></a><!-- doxytag: member="lan91.h::LAN91_RCR_ALMUL" ref="gce29b6e683a496908675dcfaa854c66b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RCR_ALMUL&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a> bit mask, multicast frames accepted when set. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00097">97</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf6e18e80d1aa922f818af5e31d18a113"></a><!-- doxytag: member="lan91.h::LAN91_RCR_PRMS" ref="gf6e18e80d1aa922f818af5e31d18a113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RCR_PRMS&nbsp;&nbsp;&nbsp;0x0002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a> bit mask, enables promiscuous mode. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00098">98</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc0fb5f8ff22611848f614a0d96166e9d"></a><!-- doxytag: member="lan91.h::LAN91_RCR_RX_ABORT" ref="gc0fb5f8ff22611848f614a0d96166e9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RCR_RX_ABORT&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a> bit mask, set when receive was aborted. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00099">99</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g431b0a6d22b4e1b54024b4a66f01006e"></a><!-- doxytag: member="lan91.h::LAN91_ECR" ref="g431b0a6d22b4e1b54024b4a66f01006e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_ECR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x06)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Counter register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00104">104</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9015fa207f1e3201f5465a032a8ddadd"></a><!-- doxytag: member="lan91.h::LAN91_MIR" ref="g9015fa207f1e3201f5465a032a8ddadd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MIR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Memory information register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00109">109</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8028fb0816b6a2a2717f4f67011f5d5c"></a><!-- doxytag: member="lan91.h::LAN91_RPCR" ref="g8028fb0816b6a2a2717f4f67011f5d5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RPCR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0A)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Receive / PHY control register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00114">114</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd97977e959d94acb453c1ae4a7e9857b"></a><!-- doxytag: member="lan91.h::LAN91_RPCR_SPEED" ref="gd97977e959d94acb453c1ae4a7e9857b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RPCR_SPEED&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g8028fb0816b6a2a2717f4f67011f5d5c">LAN91_RPCR</a> bit mask, PHY operates at 100 Mbps. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00116">116</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfa5ec11c19a49fa58bc23d79ef114b22"></a><!-- doxytag: member="lan91.h::LAN91_RPCR_DPLX" ref="gfa5ec11c19a49fa58bc23d79ef114b22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RPCR_DPLX&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g8028fb0816b6a2a2717f4f67011f5d5c">LAN91_RPCR</a> bit mask, PHY operates at full duplex mode. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00117">117</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb0e8d02381e02da2304435a23ec018f7"></a><!-- doxytag: member="lan91.h::LAN91_RPCR_ANEG" ref="gb0e8d02381e02da2304435a23ec018f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RPCR_ANEG&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g8028fb0816b6a2a2717f4f67011f5d5c">LAN91_RPCR</a> bit mask, sets PHY in auto-negotiation mode. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00118">118</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g95b78243ee5916c6a50ec8135dd0f3e9"></a><!-- doxytag: member="lan91.h::LAN91_RPCR_LEDA_PAT" ref="g95b78243ee5916c6a50ec8135dd0f3e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RPCR_LEDA_PAT&nbsp;&nbsp;&nbsp;0x0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g8028fb0816b6a2a2717f4f67011f5d5c">LAN91_RPCR</a> bit mask for LEDA mode. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00119">119</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7bb7ec0fc962593c324dfc8792025d03"></a><!-- doxytag: member="lan91.h::LAN91_RPCR_LEDB_PAT" ref="g7bb7ec0fc962593c324dfc8792025d03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_RPCR_LEDB_PAT&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g8028fb0816b6a2a2717f4f67011f5d5c">LAN91_RPCR</a> bit mask for LEDB mode. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00120">120</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdca223b93dcf1d5bfee6eac4029b27e4"></a><!-- doxytag: member="lan91.h::LAN91_CR" ref="gdca223b93dcf1d5bfee6eac4029b27e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_CR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - Configuration register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00125">125</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge3d2c3cb924d1c63ff5685060725d4d3"></a><!-- doxytag: member="lan91.h::LAN91_CR_EPH_EN" ref="ge3d2c3cb924d1c63ff5685060725d4d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_CR_EPH_EN&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gdca223b93dcf1d5bfee6eac4029b27e4">LAN91_CR</a> bit mask, . 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00127">127</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g371c48955ca5894051bec53fc1c1ef29"></a><!-- doxytag: member="lan91.h::LAN91_BAR" ref="g371c48955ca5894051bec53fc1c1ef29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_BAR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - Base address register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00132">132</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga8ec19dad2788976d10c13b3fad430c2"></a><!-- doxytag: member="lan91.h::LAN91_IAR" ref="ga8ec19dad2788976d10c13b3fad430c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_IAR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - Individual address register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00137">137</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g93bc06322799f97a1ecdb33a1b3bd740"></a><!-- doxytag: member="lan91.h::LAN91_GPR" ref="g93bc06322799f97a1ecdb33a1b3bd740" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_GPR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0A)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - General purpose register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00142">142</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0032bf65874769e9bbbedfeb6b42405a"></a><!-- doxytag: member="lan91.h::LAN91_CTR" ref="g0032bf65874769e9bbbedfeb6b42405a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_CTR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - Control register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00147">147</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gecd295da9ee3a7f4386c87d415896a52"></a><!-- doxytag: member="lan91.h::LAN91_CTR_RCV_BAD" ref="gecd295da9ee3a7f4386c87d415896a52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_CTR_RCV_BAD&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g0032bf65874769e9bbbedfeb6b42405a">LAN91_CTR</a> bit mask. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00149">149</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8382e1cd6aedf51178d7105783c5c2e3"></a><!-- doxytag: member="lan91.h::LAN91_CTR_AUTO_RELEASE" ref="g8382e1cd6aedf51178d7105783c5c2e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_CTR_AUTO_RELEASE&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g0032bf65874769e9bbbedfeb6b42405a">LAN91_CTR</a> bit mask, transmit packets automatically released. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00150">150</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1146a228c52ca0678b977e2646c9246f"></a><!-- doxytag: member="lan91.h::LAN91_MMUCR" ref="g1146a228c52ca0678b977e2646c9246f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMUCR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - MMU command register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00155">155</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb43b9c2aa08a3a7adcdbebcbc07f3f7b"></a><!-- doxytag: member="lan91.h::LAN91_MMUCR_BUSY" ref="gb43b9c2aa08a3a7adcdbebcbc07f3f7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMUCR_BUSY&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00157">157</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g374c9e899b9636ef9f640e8ce1f6d572"></a><!-- doxytag: member="lan91.h::LAN91_MMU_NOP" ref="g374c9e899b9636ef9f640e8ce1f6d572" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMU_NOP&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00159">159</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6b07fa0e130f408449d8468f1d875eca"></a><!-- doxytag: member="lan91.h::LAN91_MMU_ALO" ref="g6b07fa0e130f408449d8468f1d875eca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMU_ALO&nbsp;&nbsp;&nbsp;(1&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00160">160</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g31c24658f68946abca1ad38f6765cf37"></a><!-- doxytag: member="lan91.h::LAN91_MMU_RST" ref="g31c24658f68946abca1ad38f6765cf37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMU_RST&nbsp;&nbsp;&nbsp;(2&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00161">161</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2457d669bd1e4790e9debdb9fc00fe41"></a><!-- doxytag: member="lan91.h::LAN91_MMU_REM" ref="g2457d669bd1e4790e9debdb9fc00fe41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMU_REM&nbsp;&nbsp;&nbsp;(3&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00162">162</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdfe6a1edad9a6f76a89c77cb94109fa9"></a><!-- doxytag: member="lan91.h::LAN91_MMU_TOP" ref="gdfe6a1edad9a6f76a89c77cb94109fa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMU_TOP&nbsp;&nbsp;&nbsp;(4&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00163">163</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7a313157aa560be913f7ab895ff1e596"></a><!-- doxytag: member="lan91.h::LAN91_MMU_PKT" ref="g7a313157aa560be913f7ab895ff1e596" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMU_PKT&nbsp;&nbsp;&nbsp;(5&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00164">164</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0eb3edfcafafc4700e18d8e88b46d14f"></a><!-- doxytag: member="lan91.h::LAN91_MMU_ENQ" ref="g0eb3edfcafafc4700e18d8e88b46d14f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMU_ENQ&nbsp;&nbsp;&nbsp;(6&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00165">165</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga8dbc14d1750398cfd8a82bf5c7b9bec"></a><!-- doxytag: member="lan91.h::LAN91_MMU_RTX" ref="ga8dbc14d1750398cfd8a82bf5c7b9bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MMU_RTX&nbsp;&nbsp;&nbsp;(7&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00166">166</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g89ad9d8bc20edd3cb3aabcf664da6b0b"></a><!-- doxytag: member="lan91.h::LAN91_PNR" ref="g89ad9d8bc20edd3cb3aabcf664da6b0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PNR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Packet number register. 
<p>
This byte register specifies the accessible transmit packet number. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00173">173</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2351e9a8ee6ffca595adc3472b0a7590"></a><!-- doxytag: member="lan91.h::LAN91_ARR" ref="g2351e9a8ee6ffca595adc3472b0a7590" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_ARR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x03)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Allocation result register. 
<p>
This byte register is updated upon a LAN91_MMU_ALO command. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00180">180</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9d67703a70c93c1b7436d5642353829f"></a><!-- doxytag: member="lan91.h::LAN91_ARR_FAILED" ref="g9d67703a70c93c1b7436d5642353829f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_ARR_FAILED&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00182">182</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7d8f4509d5a21f91e63d99610b35899d"></a><!-- doxytag: member="lan91.h::LAN91_FIFO" ref="g7d8f4509d5a21f91e63d99610b35899d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_FIFO&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - FIFO ports register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00187">187</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfe79991f5c429561b63a7379e479e0a0"></a><!-- doxytag: member="lan91.h::LAN91_PTR" ref="gfe79991f5c429561b63a7379e479e0a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PTR&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x06)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Pointer register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00192">192</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd08e4960cc64f770d8f32ca09153f710"></a><!-- doxytag: member="lan91.h::LAN91_PTR_RCV" ref="gd08e4960cc64f770d8f32ca09153f710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PTR_RCV&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00194">194</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb0c6981b9751fc0e5f1a54fd692d14cb"></a><!-- doxytag: member="lan91.h::LAN91_PTR_AUTO_INCR" ref="gb0c6981b9751fc0e5f1a54fd692d14cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PTR_AUTO_INCR&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00195">195</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9f4d9d154fde176f5d93fd632bf9623a"></a><!-- doxytag: member="lan91.h::LAN91_PTR_READ" ref="g9f4d9d154fde176f5d93fd632bf9623a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PTR_READ&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00196">196</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4d77a2b050c1be21b6b23e49a07f7c47"></a><!-- doxytag: member="lan91.h::LAN91_PTR_ETEN" ref="g4d77a2b050c1be21b6b23e49a07f7c47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PTR_ETEN&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00197">197</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2217e662b824cd994c133cc969a60953"></a><!-- doxytag: member="lan91.h::LAN91_PTR_NOT_EMPTY" ref="g2217e662b824cd994c133cc969a60953" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PTR_NOT_EMPTY&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00198">198</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5f79e4b2d2c13e53b93a3efc86712d90"></a><!-- doxytag: member="lan91.h::LAN91_DATA" ref="g5f79e4b2d2c13e53b93a3efc86712d90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_DATA&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Data register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00203">203</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8df466f269757a31696a8d4981392f48"></a><!-- doxytag: member="lan91.h::LAN91_IST" ref="g8df466f269757a31696a8d4981392f48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_IST&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Interrupt status register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00208">208</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g39aae5c7397e445e37a6a7bebcac5747"></a><!-- doxytag: member="lan91.h::LAN91_ACK" ref="g39aae5c7397e445e37a6a7bebcac5747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_ACK&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Interrupt acknowledge register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00213">213</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd0a928ca55717854f97d645bb850f6cc"></a><!-- doxytag: member="lan91.h::LAN91_MSK" ref="gd0a928ca55717854f97d645bb850f6cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MSK&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0D)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Interrupt mask register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00218">218</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

<p>Referenced by <a class="el" href="lan91_8c-source.html#l00753">NicRxLanc()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9e34508fc3ef0524d08308683d8898b4"></a><!-- doxytag: member="lan91.h::LAN91_INT_MD" ref="g9e34508fc3ef0524d08308683d8898b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_INT_MD&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY state change interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00220">220</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbfb9f048a81b84fe47a79b06a2d6ce66"></a><!-- doxytag: member="lan91.h::LAN91_INT_ERCV" ref="gbfb9f048a81b84fe47a79b06a2d6ce66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_INT_ERCV&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Early receive interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00221">221</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd6e0e678d47d974059eedbf043ba88c1"></a><!-- doxytag: member="lan91.h::LAN91_INT_EPH" ref="gd6e0e678d47d974059eedbf043ba88c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_INT_EPH&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Ethernet protocol interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00222">222</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd6578e07609f4421f5d65a88b5efc8c2"></a><!-- doxytag: member="lan91.h::LAN91_INT_RX_OVRN" ref="gd6578e07609f4421f5d65a88b5efc8c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_INT_RX_OVRN&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive overrun interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00223">223</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6a60b7ef7409780798f1d8c0a7a4cecd"></a><!-- doxytag: member="lan91.h::LAN91_INT_ALLOC" ref="g6a60b7ef7409780798f1d8c0a7a4cecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_INT_ALLOC&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit allocation interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00224">224</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9c72527ed7bb6cfbf6d7f9d27d1ae568"></a><!-- doxytag: member="lan91.h::LAN91_INT_TX_EMPTY" ref="g9c72527ed7bb6cfbf6d7f9d27d1ae568" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_INT_TX_EMPTY&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter empty interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00225">225</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5237a49599a011740f14e2e9783f4a47"></a><!-- doxytag: member="lan91.h::LAN91_INT_TX" ref="g5237a49599a011740f14e2e9783f4a47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_INT_TX&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit complete interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00226">226</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf44e59b35841dd563e64d1e796e2c7d6"></a><!-- doxytag: member="lan91.h::LAN91_INT_RCV" ref="gf44e59b35841dd563e64d1e796e2c7d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_INT_RCV&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00227">227</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g26f333f6bc57adc871f9cec830ae4f51"></a><!-- doxytag: member="lan91.h::LAN91_MT" ref="g26f333f6bc57adc871f9cec830ae4f51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MT&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 3 - Multicast table register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00232">232</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9f832408a090f77563f8ba5b18c8b32f"></a><!-- doxytag: member="lan91.h::LAN91_MGMT" ref="g9f832408a090f77563f8ba5b18c8b32f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MGMT&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 3 - Management interface register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00237">237</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1284f0995d6b50cf125969c640da9edc"></a><!-- doxytag: member="lan91.h::LAN91_MGMT_MDOE" ref="g1284f0995d6b50cf125969c640da9edc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MGMT_MDOE&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g9f832408a090f77563f8ba5b18c8b32f">LAN91_MGMT</a> bit mask, enables MDO pin. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00239">239</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g42c0c9d17f340cad22c709d3b584856c"></a><!-- doxytag: member="lan91.h::LAN91_MGMT_MCLK" ref="g42c0c9d17f340cad22c709d3b584856c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MGMT_MCLK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g9f832408a090f77563f8ba5b18c8b32f">LAN91_MGMT</a> bit mask, drives MDCLK pin. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00240">240</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdfc4509f3e61867fa9f04b1bdcfae311"></a><!-- doxytag: member="lan91.h::LAN91_MGMT_MDI" ref="gdfc4509f3e61867fa9f04b1bdcfae311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MGMT_MDI&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g9f832408a090f77563f8ba5b18c8b32f">LAN91_MGMT</a> bit mask, reflects MDI pin status. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00241">241</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g48c4325fcac99b62dd85864e4fa3b4b4"></a><!-- doxytag: member="lan91.h::LAN91_MGMT_MDO" ref="g48c4325fcac99b62dd85864e4fa3b4b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_MGMT_MDO&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g9f832408a090f77563f8ba5b18c8b32f">LAN91_MGMT</a> bit mask, drives MDO pin. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00242">242</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g65d23e72b73a3a2b8af4fe44ac9a4645"></a><!-- doxytag: member="lan91.h::LAN91_REV" ref="g65d23e72b73a3a2b8af4fe44ac9a4645" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_REV&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0A)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 3 - Revision register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00247">247</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g71228df4b41cbd10ea13e81e098c3e74"></a><!-- doxytag: member="lan91.h::LAN91_ERCV" ref="g71228df4b41cbd10ea13e81e098c3e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_ERCV&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 3 - Early RCV register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00252">252</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc257f052e419c16b44b77a07bb482bad"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR" ref="gc257f052e419c16b44b77a07bb482bad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY control register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00257">257</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga92ca5d968eec6a069143971dbac394e"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR_RST" ref="ga92ca5d968eec6a069143971dbac394e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR_RST&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a> bit mask, resets PHY. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00259">259</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd0ba8bb9c2a931e4a047adc985f61880"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR_LPBK" ref="gd0ba8bb9c2a931e4a047adc985f61880" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR_LPBK&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00260">260</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf81e1d704cef400d87f2ae01bdfc8328"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR_SPEED" ref="gf81e1d704cef400d87f2ae01bdfc8328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR_SPEED&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00261">261</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcf121c1ff9dc12e9abcdb1273e77706e"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR_ANEG_EN" ref="gcf121c1ff9dc12e9abcdb1273e77706e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR_ANEG_EN&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00262">262</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb35259aa3153832fb9a0a34d86cffa95"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR_PDN" ref="gb35259aa3153832fb9a0a34d86cffa95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR_PDN&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00263">263</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge568ea43bafff82493c257dd6b0027c2"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR_MII_DIS" ref="ge568ea43bafff82493c257dd6b0027c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR_MII_DIS&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00264">264</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g81cbed64f0f89c3a30c096bedccf3acf"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR_ANEG_RST" ref="g81cbed64f0f89c3a30c096bedccf3acf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR_ANEG_RST&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00265">265</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g11ecf967edaa5265a8c35e7deaa32056"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR_DPLX" ref="g11ecf967edaa5265a8c35e7deaa32056" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR_DPLX&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00266">266</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8035f5a560e473f05c25b351017fb3a7"></a><!-- doxytag: member="lan91.h::LAN91_PHYCR_COLST" ref="g8035f5a560e473f05c25b351017fb3a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCR_COLST&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00267">267</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfe0b1f1fae6fc6028f2349f88b9b2b44"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR" ref="gfe0b1f1fae6fc6028f2349f88b9b2b44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY status register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00273">273</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf23e33cfb333b6d41814089e0933d46c"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_CAP_T4" ref="gf23e33cfb333b6d41814089e0933d46c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_CAP_T4&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, indicates 100BASE-T4 capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00275">275</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gecc820a212debaa34b4d59041beb4c07"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_CAP_TXF" ref="gecc820a212debaa34b4d59041beb4c07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_CAP_TXF&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, indicates 100BASE-TX full duplex capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00276">276</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6c30d22916611666bd1ad912b81e0c61"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_CAP_TXH" ref="g6c30d22916611666bd1ad912b81e0c61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_CAP_TXH&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, indicates 100BASE-TX half duplex capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00277">277</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfafeee4fba1b6ec2d79f38a3d8a4a9f7"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_CAP_TF" ref="gfafeee4fba1b6ec2d79f38a3d8a4a9f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_CAP_TF&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, indicates 10BASE-T full duplex capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00278">278</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1c802241548cced4f1273d813c538774"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_CAP_TH" ref="g1c802241548cced4f1273d813c538774" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_CAP_TH&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, indicates 10BASE-T half duplex capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00279">279</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gde2d10a09ff6346c1db4a2313e8bede4"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_CAP_SUPR" ref="gde2d10a09ff6346c1db4a2313e8bede4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_CAP_SUPR&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, indicates preamble suppression capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00280">280</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1ddfe6e0749e895b51c6bab6b3cd52e1"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_ANEG_ACK" ref="g1ddfe6e0749e895b51c6bab6b3cd52e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_ANEG_ACK&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, auto-negotiation completed. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00281">281</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2d749c68d7dea7d234c96415b5367d16"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_REM_FLT" ref="g2d749c68d7dea7d234c96415b5367d16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_REM_FLT&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, remote fault detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00282">282</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g14833cf5881fd0df15a209341f427a9a"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_CAP_ANEG" ref="g14833cf5881fd0df15a209341f427a9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_CAP_ANEG&nbsp;&nbsp;&nbsp;0x0008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, indicates auto-negotiation capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00283">283</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6ed1992c11e1fda6754d755aeb7eb32d"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_LINK" ref="g6ed1992c11e1fda6754d755aeb7eb32d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_LINK&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, valid link status. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00284">284</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g47ff8714da6e1cae4244fdb9f44730fa"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_JAB" ref="g47ff8714da6e1cae4244fdb9f44730fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_JAB&nbsp;&nbsp;&nbsp;0x0002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, jabber collision detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00285">285</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7ed0358726fae0c5cbfebd544e49e9a7"></a><!-- doxytag: member="lan91.h::LAN91_PHYSR_EXREG" ref="g7ed0358726fae0c5cbfebd544e49e9a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSR_EXREG&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a> bit mask, extended capabilities available. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00286">286</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ged1199f86ee0e6a0df660e972dfc672f"></a><!-- doxytag: member="lan91.h::LAN91_PHYID1" ref="ged1199f86ee0e6a0df660e972dfc672f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYID1&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY identifier register 1. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00292">292</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfcacaac4367067084a9c8b05888ef5c2"></a><!-- doxytag: member="lan91.h::LAN91_PHYID2" ref="gfcacaac4367067084a9c8b05888ef5c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYID2&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY identifier register 1. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00297">297</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g57fb3621b772bbbd1e7fb67c95ca67e9"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD" ref="g57fb3621b772bbbd1e7fb67c95ca67e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY auto-negotiation advertisement register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00302">302</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g954927eef0ac2ffe2692d92f78a93459"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD_NP" ref="g954927eef0ac2ffe2692d92f78a93459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD_NP&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a> bit mask, exchanging next page information. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00304">304</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gafd1009372d1265d1a27d350241f2e76"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD_ACK" ref="gafd1009372d1265d1a27d350241f2e76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD_ACK&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a> bit mask, acknowledged. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00305">305</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga0bdd59e29d5ab013b231677236e062a"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD_RF" ref="ga0bdd59e29d5ab013b231677236e062a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD_RF&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a> bit mask, remote fault. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00306">306</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2e49b6917a51b7741d64c94dc70ab8f7"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD_T4" ref="g2e49b6917a51b7741d64c94dc70ab8f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD_T4&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a> bit mask, indicates 100BASE-T4 capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00307">307</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd5c017cf23fb6212d96d2d00ca25db8e"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD_TX_FDX" ref="gd5c017cf23fb6212d96d2d00ca25db8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD_TX_FDX&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a> bit mask, indicates 100BASE-TX full duplex capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00308">308</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="geb4429b3a9bca3398f2dfe74c8809604"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD_TX_HDX" ref="geb4429b3a9bca3398f2dfe74c8809604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD_TX_HDX&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a> bit mask, indicates 100BASE-TX half duplex capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00309">309</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8b3e52b4006221c1c47622d707c93c43"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD_10FDX" ref="g8b3e52b4006221c1c47622d707c93c43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD_10FDX&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a> bit mask, indicates 10BASE-T full duplex capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00310">310</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaef776ba1072c3e444d9459e7851680d"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD_10_HDX" ref="gaef776ba1072c3e444d9459e7851680d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD_10_HDX&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a> bit mask, indicates 10BASE-T half duplex capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00311">311</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6d57cf2f5ae3031775f6abedf33fb20f"></a><!-- doxytag: member="lan91.h::LAN91_PHYANAD_CSMA" ref="g6d57cf2f5ae3031775f6abedf33fb20f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANAD_CSMA&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a> bit mask, indicates 802.3 CSMA capability. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00312">312</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf58c284838541acc20b8c244f90714f9"></a><!-- doxytag: member="lan91.h::LAN91_PHYANRC" ref="gf58c284838541acc20b8c244f90714f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYANRC&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY auto-negotiation remote end capability register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00317">317</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g065cff85bc6527500d4168e4c2fd7dd1"></a><!-- doxytag: member="lan91.h::LAN91_PHYCFR1" ref="g065cff85bc6527500d4168e4c2fd7dd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCFR1&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY configuration register 1. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00322">322</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8f34080292d67b98b69a0729e54c2a7b"></a><!-- doxytag: member="lan91.h::LAN91_PHYCFR2" ref="g8f34080292d67b98b69a0729e54c2a7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYCFR2&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY configuration register 2. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00327">327</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g067480f98beb0b43c11382dd80e011e5"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR" ref="g067480f98beb0b43c11382dd80e011e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY status output register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00332">332</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1fb03415f34d5b5a3e9e8324ceac4023"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_INT" ref="g1fb03415f34d5b5a3e9e8324ceac4023" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_INT&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, interrupt bits changed. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00334">334</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2a670cc2f6352b2746297b148a29bdb8"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_LNKFAIL" ref="g2a670cc2f6352b2746297b148a29bdb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_LNKFAIL&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, link failure detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00335">335</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g951e5e6e321d2495e64b60fa70069899"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_LOSSSYNC" ref="g951e5e6e321d2495e64b60fa70069899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_LOSSSYNC&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, descrambler sync lost detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00336">336</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2eda3ae26b1d076f4d999460144dc642"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_CWRD" ref="g2eda3ae26b1d076f4d999460144dc642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_CWRD&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, code word error detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00337">337</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga88661164683f7af8e59c48f87e9d361"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_SSD" ref="ga88661164683f7af8e59c48f87e9d361" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_SSD&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, start of stream error detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00338">338</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g818b3bb74dd06606de8f89aafa0f4c63"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_ESD" ref="g818b3bb74dd06606de8f89aafa0f4c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_ESD&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, end of stream error detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00339">339</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf194c2ab94711707cfb026bf16b1401d"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_RPOL" ref="gf194c2ab94711707cfb026bf16b1401d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_RPOL&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, reverse polarity detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00340">340</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1f41d7aa7dcf5e153362ecfc1799d6bc"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_JAB" ref="g1f41d7aa7dcf5e153362ecfc1799d6bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_JAB&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, jabber detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00341">341</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2ff90fc7ec308e0921130ea6ff23e772"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_SPDDET" ref="g2ff90fc7ec308e0921130ea6ff23e772" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_SPDDET&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, 100/10 speed detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00342">342</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc6a3a42d3052ccfed84a50f017da0b80"></a><!-- doxytag: member="lan91.h::LAN91_PHYSOR_DPLXDET" ref="gc6a3a42d3052ccfed84a50f017da0b80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYSOR_DPLXDET&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a> bit mask, duplex detected. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00343">343</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g99690a747c0cbe7e9ac822302a4e2feb"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK" ref="g99690a747c0cbe7e9ac822302a4e2feb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK&nbsp;&nbsp;&nbsp;19          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY mask register. 
<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00348">348</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd11126d9c47e2aa94eecf04f474f9aeb"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MINT" ref="gd11126d9c47e2aa94eecf04f474f9aeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MINT&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#g1fb03415f34d5b5a3e9e8324ceac4023">LAN91_PHYSOR_INT</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00350">350</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g353e9cc91939bddc5724ccc6d872ae49"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MLNKFAIL" ref="g353e9cc91939bddc5724ccc6d872ae49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MLNKFAIL&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#g2a670cc2f6352b2746297b148a29bdb8">LAN91_PHYSOR_LNKFAIL</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00351">351</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcc3576c90136822e4cc8ab763ca7c6cf"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MLOSSSYN" ref="gcc3576c90136822e4cc8ab763ca7c6cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MLOSSSYN&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#g951e5e6e321d2495e64b60fa70069899">LAN91_PHYSOR_LOSSSYNC</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00352">352</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2210ff7b58a259bdae7a8c523a35ac00"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MCWRD" ref="g2210ff7b58a259bdae7a8c523a35ac00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MCWRD&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#g2eda3ae26b1d076f4d999460144dc642">LAN91_PHYSOR_CWRD</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00353">353</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0607bd79b2181aa5f067d2fa886f1e93"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MSSD" ref="g0607bd79b2181aa5f067d2fa886f1e93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MSSD&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#ga88661164683f7af8e59c48f87e9d361">LAN91_PHYSOR_SSD</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00354">354</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g53b35b263d67592bd8b3266b18324c71"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MESD" ref="g53b35b263d67592bd8b3266b18324c71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MESD&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#g818b3bb74dd06606de8f89aafa0f4c63">LAN91_PHYSOR_ESD</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00355">355</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0b4f2e18c4dfcec1cb23006db245dea9"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MRPOL" ref="g0b4f2e18c4dfcec1cb23006db245dea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MRPOL&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#gf194c2ab94711707cfb026bf16b1401d">LAN91_PHYSOR_RPOL</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00356">356</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g292c910c906d5a811495172f609ce9a4"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MJAB" ref="g292c910c906d5a811495172f609ce9a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MJAB&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#g1f41d7aa7dcf5e153362ecfc1799d6bc">LAN91_PHYSOR_JAB</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00357">357</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g85285fec554a0c31394aee4a838ac916"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MSPDDT" ref="g85285fec554a0c31394aee4a838ac916" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MSPDDT&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#g2ff90fc7ec308e0921130ea6ff23e772">LAN91_PHYSOR_SPDDET</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00358">358</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb2c6e9904fa95a4766dd876820b551e1"></a><!-- doxytag: member="lan91.h::LAN91_PHYMSK_MDPLDT" ref="gb2c6e9904fa95a4766dd876820b551e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN91_PHYMSK_MDPLDT&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_nic_lan91.html#gc6a3a42d3052ccfed84a50f017da0b80">LAN91_PHYSOR_DPLXDET</a> interrupt. 
<p>Definition at line <a class="el" href="lan91_8h-source.html#l00359">359</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdd2109a2e3569486b5218ec5762bc733"></a><!-- doxytag: member="lan91.c::nic_outlb" ref="gdd2109a2e3569486b5218ec5762bc733" args="(addr, val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_outlb          </td>
          <td>(</td>
          <td class="paramtype">addr,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">val&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) = (val))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8c-source.html#l00110">110</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g86c9bb36994f7db997ec7e42f8b78486"></a><!-- doxytag: member="lan91.c::nic_outhb" ref="g86c9bb36994f7db997ec7e42f8b78486" args="(addr, val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_outhb          </td>
          <td>(</td>
          <td class="paramtype">addr,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">val&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1) = (val))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8c-source.html#l00111">111</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5dc37af297b808530394316f39861e67"></a><!-- doxytag: member="lan91.c::nic_outwx" ref="g5dc37af297b808530394316f39861e67" args="(addr, val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_outwx          </td>
          <td>(</td>
          <td class="paramtype">addr,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">val&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr) = (val))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8c-source.html#l00112">112</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga9e2892dddc57005835acbf5ffdfe232"></a><!-- doxytag: member="lan91.c::nic_outw" ref="ga9e2892dddc57005835acbf5ffdfe232" args="(addr, val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_outw          </td>
          <td>(</td>
          <td class="paramtype">addr,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">val&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">{ \
    *(<span class="keyword">volatile</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) = (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(val); \
    *((<span class="keyword">volatile</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) + 1) = (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((val) &gt;&gt; 8); \
}
</pre></div>
<p>Definition at line <a class="el" href="lan91_8c-source.html#l00113">113</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7ad23fcbf87e5b251c6c15c3c33feecb"></a><!-- doxytag: member="lan91.c::nic_inlb" ref="g7ad23fcbf87e5b251c6c15c3c33feecb" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_inlb          </td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8c-source.html#l00118">118</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g18ed6304cfef871057f6bbfe72353b27"></a><!-- doxytag: member="lan91.c::nic_inhb" ref="g18ed6304cfef871057f6bbfe72353b27" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_inhb          </td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8c-source.html#l00119">119</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7199e8b834f981e8300a86de51f372d6"></a><!-- doxytag: member="lan91.c::nic_inw" ref="g7199e8b834f981e8300a86de51f372d6" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_inw          </td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8c-source.html#l00120">120</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga31140f42b6cef629a69e8cf19077508"></a><!-- doxytag: member="lan91.c::nic_bs" ref="ga31140f42b6cef629a69e8cf19077508" args="(bank)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_bs          </td>
          <td>(</td>
          <td class="paramtype">bank&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;nic_outlb(LAN91_BSR, bank)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8c-source.html#l00122">122</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

</div>
</div><p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="gc4f8fdd12d77abf5e672f6cb7b7bb0ba"></a><!-- doxytag: member="lan91.c::NicRxLanc" ref="gc4f8fdd12d77abf5e672f6cb7b7bb0ba" args="(void *arg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void NicRxLanc           </td>
          <td>(</td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>arg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8c-source.html#l00753">753</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

<p>References <a class="el" href="if__ether_8h-source.html#l00144">ETHER_IS_UNICAST</a>, <a class="el" href="lan91_8h-source.html#l00218">LAN91_MSK</a>, <a class="el" href="lan91_8c-source.html#l00090">LAN91_RX_POLLTIME</a>, <a class="el" href="lan91_8c-source.html#l00068">LAN91_SIGNAL</a>, <a class="el" href="ax88796_8h-source.html#l00016">NICINFO::ni_rx_packets</a>, <a class="el" href="ax88796_8h-source.html#l00013">NICINFO::ni_rx_rdy</a>, <a class="el" href="lanc111_8c-source.html#l00535">nic_inlb</a>, <a class="el" href="lanc111_8c-source.html#l00527">nic_outlb</a>, <a class="el" href="dev_2irqreg_8h-source.html#l00139">NUT_IRQMODE_RISINGEDGE</a>, <a class="el" href="event_8c-source.html#l00454">NutEventPost()</a>, <a class="el" href="event_8c-source.html#l00271">NutEventWait()</a>, <a class="el" href="ihndlr_8c-source.html#l00121">NutIrqEnable()</a>, <a class="el" href="ihndlr_8c-source.html#l00201">NutIrqSetMode()</a>, <a class="el" href="timer_8c-source.html#l00610">NutSleep()</a>, and <a class="el" href="os_2thread_8c-source.html#l00518">NutThreadSetPriority()</a>.</p>

</div>
</div><p>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="g815e799d28f901911532702c0803ac33"></a><!-- doxytag: member="lan91.c::devLan91" ref="g815e799d28f901911532702c0803ac33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NUTDEVICE <a class="el" href="group__xg_nic_lan91.html#g815e799d28f901911532702c0803ac33">devLan91</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    0,          
    {<span class="charliteral">'e'</span>, <span class="charliteral">'t'</span>, <span class="charliteral">'h'</span>, <span class="charliteral">'0'</span>, 0, 0, 0, 0, 0},        
    <a class="code" href="group__xg_device.html#ga3f88c08759f21a3a876721fd184d0ba" title="Net device.">IFTYP_NET</a>,  
    0,          
    0,          
    &amp;ifn_eth0,  
    &amp;dcb_eth0,  
    Lan91Init,  
    Lan91IOCtl, 
    0,          
    0,          

    0,          

    0,          
    0,          
    0           
}
</pre></div>Device information structure. 
<p>
A pointer to this structure must be passed to <a class="el" href="group__xg_device.html#g0d73e3153bf9f210194bd862d9b91c61" title="Register and initialize a device.">NutRegisterDevice()</a> to bind this Ethernet device driver to the Nut/OS kernel. An application may then call <a class="el" href="group__xg_i_p.html#g3d6e30d2a89522f9166d59cde5c85b94" title="Configure a network interface.">NutNetIfConfig()</a> with the name <em>eth0</em> of this driver to initialize the network interface. 
<p>Definition at line <a class="el" href="lan91_8c-source.html#l00976">976</a> of file <a class="el" href="lan91_8c-source.html">lan91.c</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
