Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Aug  6 14:49:44 2024
| Host         : DESKTOP-AG0E59D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DNN_Subsystem_fil_timing_summary_routed.rpt -pb DNN_Subsystem_fil_timing_summary_routed.pb -rpx DNN_Subsystem_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : DNN_Subsystem_fil
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
PDRC-190   Warning   Suboptimally placed synchronized register chain         2           
SYNTH-13   Warning   combinational multiplier                                25          
TIMING-9   Warning   Unknown CDC Logic                                       1           
TIMING-16  Warning   Large setup violation                                   1           
TIMING-24  Warning   Overridden Max delay datapath only                      6           
TIMING-28  Warning   Auto-derived clock referenced by a timing constraint    1           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -44.599      -44.599                      1                 3008        0.048        0.000                      0                 3008        3.000        0.000                       0                  1388  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         5.537        0.000                      0                  940        0.096        0.000                      0                  940        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      -44.599      -44.599                      1                 2068        0.048        0.000                      0                 2068       18.750        0.000                       0                   876  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              TCK                 TCK                 
(none)              clk_out1_clk_wiz_0  TCK                 
(none)              TCK                 clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_wiz_0                      
(none)                                  TCK                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 1.370ns (15.355%)  route 7.552ns (84.645%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 18.270 - 15.152 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.640     3.516    u_jtag_mac/TCK_BUFG
    SLICE_X12Y87         FDRE                                         r  u_jtag_mac/data_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     4.034 f  u_jtag_mac/data_buffer_reg[11]/Q
                         net (fo=6, routed)           3.264     7.298    u_jtag_mac/pre_chif_fifo_din[3]
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.422 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=3, routed)           0.824     8.246    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_13/O
                         net (fo=4, routed)           0.742     9.112    u_jtag_mac/sm_cnt1_carry_i_13_n_0
    SLICE_X37Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=5, routed)           0.687     9.923    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.076 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=6, routed)           0.851    10.927    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I3_O)        0.327    11.254 r  u_jtag_mac/act_wr_cnt[15]_i_1/O
                         net (fo=15, routed)          1.185    12.438    u_jtag_mac/act_wr_cnt[15]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.507    18.270    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[10]/C
                         clock pessimism              0.265    18.535    
                         clock uncertainty           -0.035    18.499    
    SLICE_X34Y100        FDRE (Setup_fdre_C_R)       -0.524    17.975    u_jtag_mac/act_wr_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.975    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 1.370ns (15.355%)  route 7.552ns (84.645%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 18.270 - 15.152 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.640     3.516    u_jtag_mac/TCK_BUFG
    SLICE_X12Y87         FDRE                                         r  u_jtag_mac/data_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     4.034 f  u_jtag_mac/data_buffer_reg[11]/Q
                         net (fo=6, routed)           3.264     7.298    u_jtag_mac/pre_chif_fifo_din[3]
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.422 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=3, routed)           0.824     8.246    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_13/O
                         net (fo=4, routed)           0.742     9.112    u_jtag_mac/sm_cnt1_carry_i_13_n_0
    SLICE_X37Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=5, routed)           0.687     9.923    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.076 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=6, routed)           0.851    10.927    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I3_O)        0.327    11.254 r  u_jtag_mac/act_wr_cnt[15]_i_1/O
                         net (fo=15, routed)          1.185    12.438    u_jtag_mac/act_wr_cnt[15]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.507    18.270    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[11]/C
                         clock pessimism              0.265    18.535    
                         clock uncertainty           -0.035    18.499    
    SLICE_X34Y100        FDRE (Setup_fdre_C_R)       -0.524    17.975    u_jtag_mac/act_wr_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         17.975    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 1.370ns (15.355%)  route 7.552ns (84.645%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 18.270 - 15.152 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.640     3.516    u_jtag_mac/TCK_BUFG
    SLICE_X12Y87         FDRE                                         r  u_jtag_mac/data_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     4.034 f  u_jtag_mac/data_buffer_reg[11]/Q
                         net (fo=6, routed)           3.264     7.298    u_jtag_mac/pre_chif_fifo_din[3]
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.422 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=3, routed)           0.824     8.246    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_13/O
                         net (fo=4, routed)           0.742     9.112    u_jtag_mac/sm_cnt1_carry_i_13_n_0
    SLICE_X37Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=5, routed)           0.687     9.923    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.076 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=6, routed)           0.851    10.927    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I3_O)        0.327    11.254 r  u_jtag_mac/act_wr_cnt[15]_i_1/O
                         net (fo=15, routed)          1.185    12.438    u_jtag_mac/act_wr_cnt[15]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.507    18.270    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[8]/C
                         clock pessimism              0.265    18.535    
                         clock uncertainty           -0.035    18.499    
    SLICE_X34Y100        FDRE (Setup_fdre_C_R)       -0.524    17.975    u_jtag_mac/act_wr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         17.975    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 1.370ns (15.355%)  route 7.552ns (84.645%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 18.270 - 15.152 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.640     3.516    u_jtag_mac/TCK_BUFG
    SLICE_X12Y87         FDRE                                         r  u_jtag_mac/data_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     4.034 f  u_jtag_mac/data_buffer_reg[11]/Q
                         net (fo=6, routed)           3.264     7.298    u_jtag_mac/pre_chif_fifo_din[3]
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.422 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=3, routed)           0.824     8.246    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_13/O
                         net (fo=4, routed)           0.742     9.112    u_jtag_mac/sm_cnt1_carry_i_13_n_0
    SLICE_X37Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=5, routed)           0.687     9.923    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.076 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=6, routed)           0.851    10.927    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I3_O)        0.327    11.254 r  u_jtag_mac/act_wr_cnt[15]_i_1/O
                         net (fo=15, routed)          1.185    12.438    u_jtag_mac/act_wr_cnt[15]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.507    18.270    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[9]/C
                         clock pessimism              0.265    18.535    
                         clock uncertainty           -0.035    18.499    
    SLICE_X34Y100        FDRE (Setup_fdre_C_R)       -0.524    17.975    u_jtag_mac/act_wr_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         17.975    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 2.519ns (28.200%)  route 6.414ns (71.800%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 18.268 - 15.152 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.419     3.920 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=13, routed)          1.400     5.320    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X34Y105        LUT5 (Prop_lut5_I3_O)        0.296     5.616 f  u_jtag_mac/FSM_onehot_cs[7]_i_8/O
                         net (fo=3, routed)           0.477     6.093    u_jtag_mac/FSM_onehot_cs[7]_i_8_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.124     6.217 f  u_jtag_mac/FSM_onehot_cs[7]_i_2/O
                         net (fo=3, routed)           0.873     7.090    u_jtag_mac/FSM_onehot_cs[7]_i_2_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  u_jtag_mac/FSM_onehot_cs[14]_i_3/O
                         net (fo=3, routed)           1.013     8.226    u_jtag_mac/FSM_onehot_cs[14]_i_3_n_0
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.154     8.380 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=7, routed)           0.842     9.223    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.327     9.550 r  u_jtag_mac/sm_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.550    u_jtag_mac/sm_cnt1_carry_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.951 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.951    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.222 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           1.171    11.393    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X40Y106        LUT5 (Prop_lut5_I0_O)        0.403    11.796 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.638    12.433    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.505    18.268    u_jtag_mac/TCK_BUFG
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
                         clock pessimism              0.385    18.653    
                         clock uncertainty           -0.035    18.618    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.632    17.986    u_jtag_mac/sm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 2.519ns (28.200%)  route 6.414ns (71.800%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 18.268 - 15.152 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.419     3.920 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=13, routed)          1.400     5.320    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X34Y105        LUT5 (Prop_lut5_I3_O)        0.296     5.616 f  u_jtag_mac/FSM_onehot_cs[7]_i_8/O
                         net (fo=3, routed)           0.477     6.093    u_jtag_mac/FSM_onehot_cs[7]_i_8_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.124     6.217 f  u_jtag_mac/FSM_onehot_cs[7]_i_2/O
                         net (fo=3, routed)           0.873     7.090    u_jtag_mac/FSM_onehot_cs[7]_i_2_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  u_jtag_mac/FSM_onehot_cs[14]_i_3/O
                         net (fo=3, routed)           1.013     8.226    u_jtag_mac/FSM_onehot_cs[14]_i_3_n_0
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.154     8.380 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=7, routed)           0.842     9.223    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.327     9.550 r  u_jtag_mac/sm_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.550    u_jtag_mac/sm_cnt1_carry_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.951 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.951    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.222 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           1.171    11.393    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X40Y106        LUT5 (Prop_lut5_I0_O)        0.403    11.796 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.638    12.433    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.505    18.268    u_jtag_mac/TCK_BUFG
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
                         clock pessimism              0.385    18.653    
                         clock uncertainty           -0.035    18.618    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.632    17.986    u_jtag_mac/sm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 2.519ns (28.200%)  route 6.414ns (71.800%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 18.268 - 15.152 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.419     3.920 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=13, routed)          1.400     5.320    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X34Y105        LUT5 (Prop_lut5_I3_O)        0.296     5.616 f  u_jtag_mac/FSM_onehot_cs[7]_i_8/O
                         net (fo=3, routed)           0.477     6.093    u_jtag_mac/FSM_onehot_cs[7]_i_8_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.124     6.217 f  u_jtag_mac/FSM_onehot_cs[7]_i_2/O
                         net (fo=3, routed)           0.873     7.090    u_jtag_mac/FSM_onehot_cs[7]_i_2_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  u_jtag_mac/FSM_onehot_cs[14]_i_3/O
                         net (fo=3, routed)           1.013     8.226    u_jtag_mac/FSM_onehot_cs[14]_i_3_n_0
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.154     8.380 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=7, routed)           0.842     9.223    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.327     9.550 r  u_jtag_mac/sm_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.550    u_jtag_mac/sm_cnt1_carry_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.951 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.951    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.222 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           1.171    11.393    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X40Y106        LUT5 (Prop_lut5_I0_O)        0.403    11.796 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.638    12.433    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.505    18.268    u_jtag_mac/TCK_BUFG
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
                         clock pessimism              0.385    18.653    
                         clock uncertainty           -0.035    18.618    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.632    17.986    u_jtag_mac/sm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 2.519ns (28.200%)  route 6.414ns (71.800%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 18.268 - 15.152 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.419     3.920 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=13, routed)          1.400     5.320    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X34Y105        LUT5 (Prop_lut5_I3_O)        0.296     5.616 f  u_jtag_mac/FSM_onehot_cs[7]_i_8/O
                         net (fo=3, routed)           0.477     6.093    u_jtag_mac/FSM_onehot_cs[7]_i_8_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.124     6.217 f  u_jtag_mac/FSM_onehot_cs[7]_i_2/O
                         net (fo=3, routed)           0.873     7.090    u_jtag_mac/FSM_onehot_cs[7]_i_2_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  u_jtag_mac/FSM_onehot_cs[14]_i_3/O
                         net (fo=3, routed)           1.013     8.226    u_jtag_mac/FSM_onehot_cs[14]_i_3_n_0
    SLICE_X37Y104        LUT3 (Prop_lut3_I0_O)        0.154     8.380 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=7, routed)           0.842     9.223    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.327     9.550 r  u_jtag_mac/sm_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.550    u_jtag_mac/sm_cnt1_carry_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.951 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.951    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.222 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           1.171    11.393    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X40Y106        LUT5 (Prop_lut5_I0_O)        0.403    11.796 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.638    12.433    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.505    18.268    u_jtag_mac/TCK_BUFG
    SLICE_X40Y106        FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
                         clock pessimism              0.385    18.653    
                         clock uncertainty           -0.035    18.618    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.632    17.986    u_jtag_mac/sm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 1.370ns (15.124%)  route 7.688ns (84.876%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 18.281 - 15.152 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.640     3.516    u_jtag_mac/TCK_BUFG
    SLICE_X12Y87         FDRE                                         r  u_jtag_mac/data_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     4.034 f  u_jtag_mac/data_buffer_reg[11]/Q
                         net (fo=6, routed)           3.264     7.298    u_jtag_mac/pre_chif_fifo_din[3]
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.422 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=3, routed)           0.824     8.246    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_13/O
                         net (fo=4, routed)           0.742     9.112    u_jtag_mac/sm_cnt1_carry_i_13_n_0
    SLICE_X37Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=5, routed)           0.687     9.923    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.076 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=6, routed)           1.025    11.101    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I4_O)        0.327    11.428 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          1.147    12.575    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X32Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.518    18.281    u_jtag_mac/TCK_BUFG
    SLICE_X32Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[1]/C
                         clock pessimism              0.345    18.626    
                         clock uncertainty           -0.035    18.591    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    18.162    u_jtag_mac/act_rd_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 1.370ns (15.124%)  route 7.688ns (84.876%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 18.281 - 15.152 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.640     3.516    u_jtag_mac/TCK_BUFG
    SLICE_X12Y87         FDRE                                         r  u_jtag_mac/data_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     4.034 f  u_jtag_mac/data_buffer_reg[11]/Q
                         net (fo=6, routed)           3.264     7.298    u_jtag_mac/pre_chif_fifo_din[3]
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.422 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=3, routed)           0.824     8.246    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.370 r  u_jtag_mac/sm_cnt1_carry_i_13/O
                         net (fo=4, routed)           0.742     9.112    u_jtag_mac/sm_cnt1_carry_i_13_n_0
    SLICE_X37Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=5, routed)           0.687     9.923    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.076 r  u_jtag_mac/act_rd_cnt[15]_i_7/O
                         net (fo=6, routed)           1.025    11.101    u_jtag_mac/act_rd_cnt[15]_i_7_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I4_O)        0.327    11.428 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          1.147    12.575    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X32Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520    16.672    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.763 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.518    18.281    u_jtag_mac/TCK_BUFG
    SLICE_X32Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[2]/C
                         clock pessimism              0.345    18.626    
                         clock uncertainty           -0.035    18.591    
    SLICE_X32Y98         FDRE (Setup_fdre_C_R)       -0.429    18.162    u_jtag_mac/act_rd_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  5.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_wr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.569     1.257    u_jtag_mac/TCK_BUFG
    SLICE_X34Y99         FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.421 r  u_jtag_mac/act_wr_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.547    u_jtag_mac/p_0_in0_in[3]
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.703 r  u_jtag_mac/act_wr_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.704    u_jtag_mac/act_wr_cnt_reg[7]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.757 r  u_jtag_mac/act_wr_cnt_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.757    u_jtag_mac/act_wr_cnt_reg[11]_i_1_n_7
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.838     1.643    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[8]/C
                         clock pessimism             -0.117     1.526    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.660    u_jtag_mac/act_wr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.265ns (54.770%)  route 0.219ns (45.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.566     1.255    u_jtag_mac/TCK_BUFG
    SLICE_X36Y103        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.141     1.396 r  u_jtag_mac/act_rd_cnt_reg[0]/Q
                         net (fo=3, routed)           0.219     1.614    u_jtag_mac/act_rd_cnt_reg_n_0_[0]
    SLICE_X32Y98         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.738 r  u_jtag_mac/act_rd_cnt_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.738    u_jtag_mac/act_rd_cnt_reg[3]_i_1_n_6
    SLICE_X32Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.841     1.646    u_jtag_mac/TCK_BUFG
    SLICE_X32Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[1]/C
                         clock pessimism             -0.117     1.529    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.105     1.634    u_jtag_mac/act_rd_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.246ns (49.583%)  route 0.250ns (50.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.574     1.262    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y99         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.148     1.410 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/Q
                         net (fo=3, routed)           0.250     1.661    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][2]
    SLICE_X10Y100        LUT2 (Prop_lut2_I0_O)        0.098     1.759 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.759    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[2]
    SLICE_X10Y100        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.843     1.648    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y100        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                         clock pessimism             -0.117     1.531    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.121     1.652    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_wr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.569     1.257    u_jtag_mac/TCK_BUFG
    SLICE_X34Y99         FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.421 r  u_jtag_mac/act_wr_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.547    u_jtag_mac/p_0_in0_in[3]
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.703 r  u_jtag_mac/act_wr_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.704    u_jtag_mac/act_wr_cnt_reg[7]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.770 r  u_jtag_mac/act_wr_cnt_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.770    u_jtag_mac/act_wr_cnt_reg[11]_i_1_n_5
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.838     1.643    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[10]/C
                         clock pessimism             -0.117     1.526    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.660    u_jtag_mac/act_wr_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_jtag_mac/post_chif_fifo_rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.582%)  route 0.284ns (60.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.570     1.258    u_jtag_mac/TCK_BUFG
    SLICE_X33Y98         FDRE                                         r  u_jtag_mac/post_chif_fifo_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  u_jtag_mac/post_chif_fifo_rd_en_reg/Q
                         net (fo=4, routed)           0.284     1.683    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/rd_en
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.045     1.728 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.000     1.728    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1_n_0
    SLICE_X31Y105        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.837     1.643    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X31Y105        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.117     1.526    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.092     1.618    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.570     1.258    u_jtag_mac/TCK_BUFG
    SLICE_X32Y99         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.399 r  u_jtag_mac/act_rd_cnt_reg[6]/Q
                         net (fo=2, routed)           0.134     1.533    u_jtag_mac/act_rd_cnt_reg_n_0_[6]
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.693 r  u_jtag_mac/act_rd_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.694    u_jtag_mac/act_rd_cnt_reg[7]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.748 r  u_jtag_mac/act_rd_cnt_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.748    u_jtag_mac/act_rd_cnt_reg[11]_i_1_n_7
    SLICE_X32Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.838     1.644    u_jtag_mac/TCK_BUFG
    SLICE_X32Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[8]/C
                         clock pessimism             -0.117     1.527    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.632    u_jtag_mac/act_rd_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.857%)  route 0.262ns (67.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.572     1.261    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y101        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.128     1.389 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.262     1.650    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[3]
    SLICE_X10Y97         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.845     1.650    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X10Y97         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.117     1.533    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.000     1.533    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.776%)  route 0.244ns (62.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.574     1.262    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y99         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.148     1.410 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.244     1.654    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X12Y101        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.843     1.648    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y101        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism             -0.117     1.531    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.005     1.536    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.572     1.261    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y101         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141     1.402 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.220     1.621    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y40         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.885     1.691    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.372     1.319    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.502    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.567     1.256    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141     1.397 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.452    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X29Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.836     1.642    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.387     1.256    
    SLICE_X29Y107        FDRE (Hold_fdre_C_D)         0.076     1.332    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X0Y21   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X0Y14   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X0Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X37Y104  u_jtag_mac/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X37Y107  u_jtag_mac/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X38Y106  u_jtag_mac/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X35Y106  u_jtag_mac/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X35Y106  u_jtag_mac/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X37Y104  u_jtag_mac/FSM_onehot_cs_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y114  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y114  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X2Y76    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X2Y76    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y96   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y96   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y96   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y96   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X37Y104  u_jtag_mac/FSM_onehot_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X37Y104  u_jtag_mac/FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y114  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X14Y114  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X2Y76    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X2Y76    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y96   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y96   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y96   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y96   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X37Y104  u_jtag_mac/FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X37Y104  u_jtag_mac/FSM_onehot_cs_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack      -44.599ns,  Total Violation      -44.599ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -44.599ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_d1_reg_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        84.189ns  (logic 42.506ns (50.489%)  route 41.683ns (49.511%))
  Logic Levels:           116  (CARRY4=72 DSP48E1=4 LUT1=1 LUT2=5 LUT3=5 LUT4=13 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.641    -0.899    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X36Y50         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_d1_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDSE (Prop_fdse_C_Q)         0.456    -0.443 f  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_d1_reg_rep__0/Q
                         net (fo=111, routed)         0.497     0.054    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_d1_reg_rep__0_n_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124     0.178 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/y0_i_594/O
                         net (fo=83, routed)          0.960     1.138    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_521_1
    SLICE_X33Y49         LUT6 (Prop_lut6_I4_O)        0.124     1.262 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_691/O
                         net (fo=1, routed)           0.676     1.938    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_691_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.334 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_646/CO[3]
                         net (fo=1, routed)           0.001     2.335    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_646_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.658 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_650/O[1]
                         net (fo=2, routed)           0.676     3.334    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_650_n_6
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.306     3.640 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_610/O
                         net (fo=2, routed)           0.951     4.591    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_610_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.124     4.715 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_614/O
                         net (fo=1, routed)           0.000     4.715    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_614_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.113 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_565/CO[3]
                         net (fo=1, routed)           0.000     5.113    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_565_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.447 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/y0_i_578/O[1]
                         net (fo=2, routed)           0.793     6.240    u_mwfil_chiftop_n_80
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     6.926 r  y0_i_543/CO[3]
                         net (fo=1, routed)           0.000     6.926    y0_i_543_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  y0_i_517/CO[3]
                         net (fo=1, routed)           0.000     7.040    y0_i_517_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.353 r  y0_i_486/O[3]
                         net (fo=22, routed)          1.100     8.452    y0_i_486_n_4
    SLICE_X35Y59         LUT4 (Prop_lut4_I2_O)        0.306     8.758 r  y0_i_497/O
                         net (fo=1, routed)           0.000     8.758    y0_i_497_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.159 r  y0_i_474/CO[3]
                         net (fo=1, routed)           0.000     9.159    y0_i_474_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  y0_i_480/CO[3]
                         net (fo=1, routed)           0.000     9.273    y0_i_480_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  y0_i_449__0/CO[3]
                         net (fo=1, routed)           0.000     9.387    y0_i_449__0_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.700 r  y0_i_419__0/O[3]
                         net (fo=22, routed)          0.843    10.543    y0_i_419__0_n_4
    SLICE_X34Y60         LUT4 (Prop_lut4_I2_O)        0.306    10.849 r  y0_i_468/O
                         net (fo=1, routed)           0.000    10.849    y0_i_468_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.382 r  y0_i_423__0/CO[3]
                         net (fo=1, routed)           0.000    11.382    y0_i_423__0_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.499 r  y0_i_407__0/CO[3]
                         net (fo=1, routed)           0.000    11.499    y0_i_407__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.616 r  y0_i_413/CO[3]
                         net (fo=1, routed)           0.000    11.616    y0_i_413_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.733 r  y0_i_373/CO[3]
                         net (fo=1, routed)           0.000    11.733    y0_i_373_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.048 r  y0_i_331__0/O[3]
                         net (fo=22, routed)          0.689    12.737    y0_i_331__0_n_4
    SLICE_X33Y64         LUT4 (Prop_lut4_I2_O)        0.307    13.044 r  y0_i_391__0/O
                         net (fo=1, routed)           0.000    13.044    y0_i_391__0_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.445 r  y0_i_340__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    y0_i_340__0_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  y0_i_312__0/CO[3]
                         net (fo=1, routed)           0.000    13.559    y0_i_312__0_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  y0_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    13.673    y0_i_321__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  y0_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.787    y0_i_278_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.100 r  y0_i_241__0/O[3]
                         net (fo=22, routed)          0.849    14.949    y0_i_241__0_n_4
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.306    15.255 r  y0_i_298__0/O
                         net (fo=1, routed)           0.000    15.255    y0_i_298__0_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.805 r  y0_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.805    y0_i_248_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.919 r  y0_i_222/CO[3]
                         net (fo=1, routed)           0.000    15.919    y0_i_222_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.033 r  y0_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.033    y0_i_231_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.147 r  y0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.147    y0_i_187_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.460 r  y0_i_152/O[3]
                         net (fo=22, routed)          0.820    17.281    y0_i_152_n_4
    SLICE_X29Y67         LUT3 (Prop_lut3_I2_O)        0.306    17.587 r  y0_i_208/O
                         net (fo=1, routed)           0.000    17.587    y0_i_208_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.137 r  y0_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.137    y0_i_157_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.251 r  y0_i_132/CO[3]
                         net (fo=1, routed)           0.000    18.251    y0_i_132_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.365 r  y0_i_141/CO[3]
                         net (fo=1, routed)           0.000    18.365    y0_i_141_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.479 r  y0_i_106/CO[3]
                         net (fo=1, routed)           0.000    18.479    y0_i_106_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.792 r  y0_i_84/O[3]
                         net (fo=22, routed)          0.821    19.612    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_87_0[3]
    SLICE_X31Y74         LUT4 (Prop_lut4_I2_O)        0.306    19.918 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_92/O
                         net (fo=1, routed)           0.000    19.918    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_92_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.450 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_57/CO[3]
                         net (fo=1, routed)           0.009    20.459    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_57_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.573 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.573    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_58_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.687 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.687    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.000 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_39/O[3]
                         net (fo=40, routed)          1.052    22.052    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_39_n_4
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.306    22.358 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_78/O
                         net (fo=1, routed)           0.000    22.358    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_78_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.890 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.890    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_47_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.004 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.004    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_46_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.338 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_45/O[1]
                         net (fo=1, routed)           1.388    24.726    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/add_cast0[9]
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.303    25.029 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_29/O
                         net (fo=1, routed)           0.000    25.029    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/p_1_in[9]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.562 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.562    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_18_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.877 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_17/O[3]
                         net (fo=64, routed)          1.056    26.933    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_26_0[0]
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.307    27.240 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_14/O
                         net (fo=3, routed)           0.797    28.037    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/A[2]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[21])
                                                      3.841    31.878 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0/P[21]
                         net (fo=1, routed)           1.031    32.909    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_n_84
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.124    33.033 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_344/O
                         net (fo=14, routed)          1.056    34.089    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_344_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.124    34.213 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_315__0/O
                         net (fo=34, routed)          0.972    35.185    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_315__0_n_0
    SLICE_X10Y80         LUT4 (Prop_lut4_I3_O)        0.124    35.309 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_322/O
                         net (fo=7, routed)           0.726    36.036    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/ytan_0[10]
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124    36.160 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_251/O
                         net (fo=1, routed)           0.000    36.160    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_251_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.692 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_198/CO[3]
                         net (fo=1, routed)           0.000    36.692    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_198_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.026 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer1/y0_i_227__0/O[1]
                         net (fo=4, routed)           0.717    37.743    u_mwfil_chiftop_n_407
    SLICE_X10Y85         LUT2 (Prop_lut2_I1_O)        0.332    38.075 f  y0_i_185__0/O
                         net (fo=2, routed)           0.679    38.754    y0_i_185__0_n_0
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.331    39.085 r  y0_i_188__0/O
                         net (fo=1, routed)           0.000    39.085    y0_i_188__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.461 r  y0_i_134__0/CO[3]
                         net (fo=1, routed)           0.000    39.461    y0_i_134__0_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.680 r  y0_i_139__0/O[0]
                         net (fo=2, routed)           0.555    40.235    y0_i_139__0_n_7
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.295    40.530 r  y0_i_109__0/O
                         net (fo=1, routed)           0.000    40.530    y0_i_109__0_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.136 r  y0_i_82__0/O[3]
                         net (fo=24, routed)          0.747    41.883    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_89__0_0[3]
    SLICE_X15Y82         LUT4 (Prop_lut4_I1_O)        0.306    42.189 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_122__0/O
                         net (fo=1, routed)           0.000    42.189    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_122__0_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.739 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    42.739    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_89__0_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.853 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.853    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_55_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.967 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_56__0/CO[3]
                         net (fo=1, routed)           0.000    42.967    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_56__0_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.081 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.081    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_54_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.195 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_47__0/CO[3]
                         net (fo=1, routed)           0.000    43.195    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_47__0_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.508 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_39__0/O[3]
                         net (fo=40, routed)          0.717    44.225    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/p_1_in77_in
    SLICE_X14Y86         LUT2 (Prop_lut2_I1_O)        0.306    44.531 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_57__0/O
                         net (fo=1, routed)           0.821    45.352    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_57__0_n_0
    SLICE_X14Y87         LUT6 (Prop_lut6_I1_O)        0.124    45.476 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_41__0/O
                         net (fo=17, routed)          0.425    45.901    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_41__0_n_0
    SLICE_X14Y87         LUT5 (Prop_lut5_I3_O)        0.124    46.025 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_43__0/O
                         net (fo=2, routed)           1.112    47.137    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_43__0_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I5_O)        0.124    47.261 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_24__0/O
                         net (fo=1, routed)           0.000    47.261    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_24__0_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.659 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    47.659    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_17__0_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.881 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_1__0/O[0]
                         net (fo=112, routed)         0.999    48.880    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/O[0]
    SLICE_X12Y88         LUT3 (Prop_lut3_I1_O)        0.299    49.179 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_9__0/O
                         net (fo=3, routed)           0.579    49.758    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_i_9__0_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841    53.599 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0/P[21]
                         net (fo=1, routed)           1.065    54.664    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/y0_n_84
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124    54.788 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/c3_carry_i_6/O
                         net (fo=4, routed)           1.038    55.826    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/c3_carry_i_6_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I2_O)        0.124    55.950 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/c3_carry__0_i_9/O
                         net (fo=26, routed)          0.911    56.861    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/c3_carry__0_i_9_n_0
    SLICE_X35Y90         LUT4 (Prop_lut4_I0_O)        0.124    56.985 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_Hidden_Layer2/c3_carry__0_i_2/O
                         net (fo=1, routed)           0.485    57.470    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__0/i__carry__0_0[1]
    SLICE_X41Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    57.868 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.868    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_carry__0_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    58.202 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_carry__1/O[1]
                         net (fo=2, routed)           0.889    59.090    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_carry__1_n_6
    SLICE_X53Y90         LUT2 (Prop_lut2_I0_O)        0.303    59.393 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    59.393    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/i__carry__1_i_3__0_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.943 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    59.943    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__0/i__carry__1_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    60.057    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__0/i__carry__2_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    60.171    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__0/i__carry__3_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.484 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__0/i__carry__4/O[3]
                         net (fo=26, routed)          0.730    61.214    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__0/i__carry__4_n_4
    SLICE_X52Y92         LUT4 (Prop_lut4_I1_O)        0.306    61.520 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    61.520    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/i__carry_i_4__2_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.052 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    62.052    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.166 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.166    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__0_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.280 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.280    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.394 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.394    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.508 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    62.508    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.622 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.622    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__4_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.844 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_inferred__1/i__carry__5/O[0]
                         net (fo=48, routed)          0.796    63.640    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/p_1_in14_in
    SLICE_X53Y98         LUT3 (Prop_lut3_I0_O)        0.299    63.939 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_i_18/O
                         net (fo=1, routed)           0.662    64.601    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_i_18_n_0
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_C[19]_P[18])
                                                      1.820    66.421 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3/P[18]
                         net (fo=2, routed)           1.181    67.602    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/c3_n_87
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.124    67.726 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry_i_7/O
                         net (fo=1, routed)           0.433    68.159    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry_i_7_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    68.283 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry_i_5/O
                         net (fo=16, routed)          1.103    69.386    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry_i_5_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I0_O)        0.124    69.510 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry__0_i_4/O
                         net (fo=1, routed)           0.000    69.510    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/p_1_in_0[4]
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.023 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    70.023    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry__0_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.140 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.140    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry__1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.257 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry__2/CO[3]
                         net (fo=1, routed)           0.001    70.258    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.477 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/WS3_carry__3/O[0]
                         net (fo=119, routed)         0.830    71.307    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/p_1_in29_in
    SLICE_X54Y99         LUT3 (Prop_lut3_I1_O)        0.295    71.602 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/y0_i_2__1/O
                         net (fo=3, routed)           0.736    72.338    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/y0_i_2__1_n_0
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[13]_P[22])
                                                      3.841    76.179 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/y0__0/P[22]
                         net (fo=12, routed)          1.382    77.561    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/y0__0_n_83
    SLICE_X60Y100        LUT6 (Prop_lut6_I2_O)        0.124    77.685 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/i___4_carry__0_i_12/O
                         net (fo=3, routed)           0.497    78.182    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/i___4_carry__0_i_12_n_0
    SLICE_X59Y100        LUT5 (Prop_lut5_I3_O)        0.124    78.306 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/i___4_carry__0_i_2__3_comp/O
                         net (fo=1, routed)           0.636    78.943    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/i___4_carry__0_i_2__3_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    79.341 f  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/y1_inferred__3/i___4_carry__0/CO[3]
                         net (fo=26, routed)          1.203    80.544    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/y1
    SLICE_X54Y103        LUT6 (Prop_lut6_I4_O)        0.124    80.668 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/yprd0__4_carry__0_i_15_comp/O
                         net (fo=1, routed)           0.710    81.378    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/yprd0__4_carry__0_i_15_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.124    81.502 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_OutputLayer/yprd0__4_carry__0_i_3_comp/O
                         net (fo=1, routed)           0.637    82.139    u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_BinaryPrediction/rd_dout_reg[1][1]
    SLICE_X55Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    82.646 r  u_mwfil_chiftop/u_dut/u_DNN_Subsystem/u_BinaryPrediction/yprd0__4_carry__0/CO[3]
                         net (fo=1, routed)           0.644    83.290    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIA0
    SLICE_X56Y102        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.490    38.469    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X56Y102        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.480    38.950    
                         clock uncertainty           -0.098    38.852    
    SLICE_X56Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    38.691    u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.691    
                         arrival time                         -83.290    
  -------------------------------------------------------------------
                         slack                                -44.599    

Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.502ns (19.943%)  route 10.044ns (80.057%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.725    -0.815    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X5Y99          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/Q
                         net (fo=4, routed)           1.258     0.899    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.124     1.023 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.897     1.920    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I0_O)        0.124     2.044 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.803     2.847    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.971    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.503 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.731    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.065 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.827     4.892    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[13]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.303     5.195 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.952     6.146    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.270 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=39, routed)          2.721     8.992    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.153     9.145 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=172, routed)         2.587    11.731    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.687    38.666    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.487    39.154    
                         clock uncertainty           -0.098    39.056    
    SLICE_X30Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.740    38.316    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.502ns (19.943%)  route 10.044ns (80.057%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.725    -0.815    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X5Y99          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/Q
                         net (fo=4, routed)           1.258     0.899    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.124     1.023 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.897     1.920    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I0_O)        0.124     2.044 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.803     2.847    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.971    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.503 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.731    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.065 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.827     4.892    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[13]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.303     5.195 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.952     6.146    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.270 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=39, routed)          2.721     8.992    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.153     9.145 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=172, routed)         2.587    11.731    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.687    38.666    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.487    39.154    
                         clock uncertainty           -0.098    39.056    
    SLICE_X30Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.740    38.316    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.502ns (19.943%)  route 10.044ns (80.057%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.725    -0.815    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X5Y99          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/Q
                         net (fo=4, routed)           1.258     0.899    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.124     1.023 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.897     1.920    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I0_O)        0.124     2.044 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.803     2.847    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.971    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.503 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.731    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.065 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.827     4.892    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[13]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.303     5.195 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.952     6.146    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.270 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=39, routed)          2.721     8.992    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.153     9.145 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=172, routed)         2.587    11.731    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.687    38.666    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.487    39.154    
                         clock uncertainty           -0.098    39.056    
    SLICE_X30Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.740    38.316    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.502ns (19.943%)  route 10.044ns (80.057%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.725    -0.815    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X5Y99          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/Q
                         net (fo=4, routed)           1.258     0.899    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.124     1.023 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.897     1.920    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I0_O)        0.124     2.044 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.803     2.847    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.971    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.503 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.731    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.065 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.827     4.892    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[13]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.303     5.195 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.952     6.146    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.270 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=39, routed)          2.721     8.992    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.153     9.145 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=172, routed)         2.587    11.731    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.687    38.666    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.487    39.154    
                         clock uncertainty           -0.098    39.056    
    SLICE_X30Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.740    38.316    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.502ns (19.943%)  route 10.044ns (80.057%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.725    -0.815    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X5Y99          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/Q
                         net (fo=4, routed)           1.258     0.899    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.124     1.023 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.897     1.920    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I0_O)        0.124     2.044 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.803     2.847    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.971    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.503 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.731    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.065 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.827     4.892    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[13]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.303     5.195 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.952     6.146    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.270 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=39, routed)          2.721     8.992    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.153     9.145 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=172, routed)         2.587    11.731    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.687    38.666    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.487    39.154    
                         clock uncertainty           -0.098    39.056    
    SLICE_X30Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.740    38.316    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.502ns (19.943%)  route 10.044ns (80.057%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.725    -0.815    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X5Y99          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/Q
                         net (fo=4, routed)           1.258     0.899    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.124     1.023 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.897     1.920    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I0_O)        0.124     2.044 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.803     2.847    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.971    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.503 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.731    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.065 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.827     4.892    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[13]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.303     5.195 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.952     6.146    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.270 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=39, routed)          2.721     8.992    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.153     9.145 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=172, routed)         2.587    11.731    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.687    38.666    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.487    39.154    
                         clock uncertainty           -0.098    39.056    
    SLICE_X30Y49         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.740    38.316    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.502ns (19.943%)  route 10.044ns (80.057%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.725    -0.815    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X5Y99          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/Q
                         net (fo=4, routed)           1.258     0.899    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.124     1.023 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.897     1.920    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I0_O)        0.124     2.044 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.803     2.847    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.971    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.503 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.731    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.065 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.827     4.892    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[13]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.303     5.195 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.952     6.146    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.270 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=39, routed)          2.721     8.992    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.153     9.145 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=172, routed)         2.587    11.731    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X30Y49         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.687    38.666    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y49         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.487    39.154    
                         clock uncertainty           -0.098    39.056    
    SLICE_X30Y49         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.740    38.316    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.585ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.502ns (19.943%)  route 10.044ns (80.057%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.666 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.725    -0.815    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X5Y99          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/Q
                         net (fo=4, routed)           1.258     0.899    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.124     1.023 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.897     1.920    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I0_O)        0.124     2.044 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.803     2.847    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.971    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.503 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.731    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.065 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.827     4.892    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[13]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.303     5.195 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.952     6.146    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.270 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=39, routed)          2.721     8.992    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.153     9.145 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=172, routed)         2.587    11.731    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WE
    SLICE_X30Y49         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.687    38.666    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y49         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.487    39.154    
                         clock uncertainty           -0.098    39.056    
    SLICE_X30Y49         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.740    38.316    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.585    

Slack (MET) :             26.781ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_54_59/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.248ns  (logic 2.502ns (20.428%)  route 9.746ns (79.572%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.725    -0.815    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X5Y99          FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]/Q
                         net (fo=4, routed)           1.258     0.899    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.simrem_reg[13]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.124     1.023 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.897     1.920    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_6_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I0_O)        0.124     2.044 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5/O
                         net (fo=32, routed)          0.803     2.847    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_5_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.971    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_i_4_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.503 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.503    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.617 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.731    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.065 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.827     4.892    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[13]
    SLICE_X6Y98          LUT4 (Prop_lut4_I2_O)        0.303     5.195 f  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5/O
                         net (fo=2, routed)           0.952     6.146    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_5_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.124     6.270 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/rdreq_d1_i_1__0/O
                         net (fo=39, routed)          2.721     8.992    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/wr_addr_reg[3]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.153     9.145 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/mem_reg_0_15_0_5_i_1/O
                         net (fo=172, routed)         2.289    11.433    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_54_59/WE
    SLICE_X38Y64         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_54_59/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.513    38.493    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_54_59/WCLK
    SLICE_X38Y64         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.559    39.052    
                         clock uncertainty           -0.098    38.955    
    SLICE_X38Y64         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.740    38.215    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         38.215    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                 26.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.557    -0.607    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X47Y70         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=176, routed)         0.230    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.826    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/WCLK
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMA/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.284    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMA
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.557    -0.607    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X47Y70         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=176, routed)         0.230    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.826    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/WCLK
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMA_D1/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.284    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.557    -0.607    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X47Y70         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=176, routed)         0.230    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.826    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/WCLK
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMB/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.284    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMB
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.557    -0.607    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X47Y70         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=176, routed)         0.230    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.826    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/WCLK
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMB_D1/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.284    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.557    -0.607    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X47Y70         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=176, routed)         0.230    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.826    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/WCLK
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMC/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.284    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMC
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.557    -0.607    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X47Y70         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=176, routed)         0.230    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.826    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/WCLK
    SLICE_X46Y70         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMC_D1/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.284    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.557    -0.607    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X47Y70         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=176, routed)         0.230    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/ADDRD0
    SLICE_X46Y70         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.826    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/WCLK
    SLICE_X46Y70         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMD/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X46Y70         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.284    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMD
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.557    -0.607    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X47Y70         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=176, routed)         0.230    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/ADDRD0
    SLICE_X46Y70         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.826    -0.847    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/WCLK
    SLICE_X46Y70         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMD_D1/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X46Y70         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.284    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_90_95/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.308%)  route 0.357ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.639    -0.525    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X33Y49         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[3]/Q
                         net (fo=171, routed)         0.357    -0.027    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD3
    SLICE_X34Y55         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.841    -0.832    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X34Y55         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.504    -0.328    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.088    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.308%)  route 0.357ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.639    -0.525    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X33Y49         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/wr_addr_reg[3]/Q
                         net (fo=171, routed)         0.357    -0.027    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD3
    SLICE_X34Y55         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.841    -0.832    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X34Y55         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.504    -0.328    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.088    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y21     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y40     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y73     u_jtag_mac/chif_din_valid_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X7Y98      u_jtag_mac/chif_simcycle_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y98      u_jtag_mac/chif_simcycle_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y98      u_jtag_mac/chif_simcycle_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y99      u_jtag_mac/chif_simcycle_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y49     u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TCK
  To Clock:  TCK

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 0.580ns (9.839%)  route 5.315ns (90.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         4.195     9.396    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y80         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.506     3.117    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y80         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 0.580ns (11.849%)  route 4.315ns (88.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         3.195     8.396    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X29Y93         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.518     3.129    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X29Y93         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.704ns  (logic 0.580ns (15.659%)  route 3.124ns (84.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         2.004     7.205    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X31Y113        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.502     3.113    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X31Y113        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.186ns (13.052%)  route 1.239ns (86.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.564     1.253    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.141     1.394 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          0.381     1.775    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         0.858     2.678    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X31Y113        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.832     1.638    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X31Y113        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.948ns  (logic 0.186ns (9.548%)  route 1.762ns (90.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.564     1.253    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.141     1.394 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          0.381     1.775    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         1.381     3.201    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X29Y93         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.840     1.645    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X29Y93         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.382ns  (logic 0.186ns (7.809%)  route 2.196ns (92.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.564     1.253    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.141     1.394 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          0.381     1.775    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         1.815     3.634    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y80         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.830     1.635    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y80         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  TCK

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.097ns  (logic 0.456ns (21.742%)  route 1.641ns (78.258%))
  Logic Levels:           0  
  Clock Path Skew:        3.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.704    -0.836    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y75          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=29, routed)          1.641     1.262    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X34Y79         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.505     3.116    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X34Y79         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.456ns (33.816%)  route 0.892ns (66.184%))
  Logic Levels:           0  
  Clock Path Skew:        4.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.622    -0.918    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y111        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          0.892     0.430    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X31Y114        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.502     3.113    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X31Y114        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.181%)  route 0.471ns (50.819%))
  Logic Levels:           0  
  Clock Path Skew:        4.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.642    -0.898    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y96         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=13, routed)          0.471     0.029    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X28Y93         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.518     3.129    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X28Y93         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.024ns  (logic 0.608ns (30.043%)  route 1.416ns (69.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.623    -0.917    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X33Y110        FDSE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDSE (Prop_fdse_C_Q)         0.456    -0.461 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/Q
                         net (fo=12, routed)          1.028     0.566    u_jtag_mac/u_post_chif_fifo/almost_full
    SLICE_X33Y103        LUT4 (Prop_lut4_I3_O)        0.152     0.718 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[12]_i_1/O
                         net (fo=1, routed)           0.388     1.107    u_jtag_mac/u_post_chif_fifo_n_10
    SLICE_X32Y103        FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.507     3.118    u_jtag_mac/TCK_BUFG
    SLICE_X32Y103        FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.794ns  (logic 0.478ns (26.646%)  route 1.316ns (73.354%))
  Logic Levels:           0  
  Clock Path Skew:        4.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.136ns
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.647    -0.893    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X8Y99          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.316     0.901    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y97         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.525     3.136    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y97         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/act_rd_len_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.608ns  (logic 0.580ns (36.081%)  route 1.028ns (63.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.623    -0.917    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X33Y110        FDSE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDSE (Prop_fdse_C_Q)         0.456    -0.461 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/Q
                         net (fo=12, routed)          1.028     0.566    u_jtag_mac/u_post_chif_fifo/almost_full
    SLICE_X33Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.690 r  u_jtag_mac/u_post_chif_fifo/act_rd_len[12]_i_2/O
                         net (fo=1, routed)           0.000     0.690    u_jtag_mac/act_rd_len_sft[12]
    SLICE_X33Y103        FDRE                                         r  u_jtag_mac/act_rd_len_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.507     3.118    u_jtag_mac/TCK_BUFG
    SLICE_X33Y103        FDRE                                         r  u_jtag_mac/act_rd_len_reg[12]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.349ns  (logic 0.518ns (38.411%)  route 0.831ns (61.589%))
  Logic Levels:           0  
  Clock Path Skew:        4.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.707    -0.833    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y72          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.831     0.516    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y74          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.583     3.194    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y74          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.322ns  (logic 0.419ns (31.702%)  route 0.903ns (68.298%))
  Logic Levels:           0  
  Clock Path Skew:        4.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.706    -0.834    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y73          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.903     0.488    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X7Y74          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.583     3.194    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y74          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.277ns  (logic 0.456ns (35.707%)  route 0.821ns (64.293%))
  Logic Levels:           0  
  Clock Path Skew:        3.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.706    -0.834    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y73          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.821     0.443    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X8Y73          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.506     3.117    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y73          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.953%)  route 0.778ns (63.047%))
  Logic Levels:           0  
  Clock Path Skew:        4.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.706    -0.834    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y73          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.778     0.400    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X6Y73          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.585     3.196    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y73          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.720ns  (logic 0.337ns (46.805%)  route 0.383ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        5.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.504    -1.517    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.337    -1.180 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.383    -0.797    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X28Y108        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.627     3.503    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y108        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.261%)  route 0.378ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        5.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.525    -1.495    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X9Y99          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.367    -1.128 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.378    -0.750    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X10Y99         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.646     3.522    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y99         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.337ns (43.907%)  route 0.431ns (56.093%))
  Logic Levels:           0  
  Clock Path Skew:        5.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.505ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.504    -1.517    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.337    -1.180 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.431    -0.749    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y102        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.505    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y102        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.838%)  route 0.400ns (52.162%))
  Logic Levels:           0  
  Clock Path Skew:        5.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    -1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.521    -1.499    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y96         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.132 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=13, routed)          0.400    -0.732    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X28Y93         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.640     3.516    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X28Y93         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.797ns  (logic 0.418ns (52.477%)  route 0.379ns (47.523%))
  Logic Levels:           0  
  Clock Path Skew:        5.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.503    -1.518    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X30Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.418    -1.100 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.379    -0.721    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X30Y103        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.627     3.503    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y103        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.367ns (50.065%)  route 0.366ns (49.935%))
  Logic Levels:           0  
  Clock Path Skew:        5.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    -1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.586    -1.434    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y74          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.367    -1.067 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.366    -0.701    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X6Y74          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.702     3.578    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y74          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.337ns (40.890%)  route 0.487ns (59.110%))
  Logic Levels:           0  
  Clock Path Skew:        5.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.504    -1.517    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.337    -1.180 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.487    -0.693    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X29Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.627     3.503    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.747ns  (logic 0.337ns (45.099%)  route 0.410ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        5.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.588    -1.432    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y73          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.337    -1.095 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.410    -0.685    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X5Y72          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.705     3.581    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y72          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.367ns (43.380%)  route 0.479ns (56.620%))
  Logic Levels:           0  
  Clock Path Skew:        5.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.504    -1.517    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.367    -1.150 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.479    -0.671    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X29Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.627     3.503    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.850ns  (logic 0.367ns (43.176%)  route 0.483ns (56.824%))
  Logic Levels:           0  
  Clock Path Skew:        5.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.504    -1.517    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.367    -1.150 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.483    -0.667    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X29Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.627     3.503    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y107        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TCK
  To Clock:  clk_out1_clk_wiz_0

Max Delay           359 Endpoints
Min Delay           359 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.636ns  (logic 0.580ns (8.741%)  route 6.056ns (91.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         4.936    10.136    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X4Y75          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.586    -1.434    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X4Y75          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 0.580ns (10.678%)  route 4.852ns (89.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         3.732     8.933    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X29Y96         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.521    -1.499    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X29Y96         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.420ns  (logic 0.580ns (16.961%)  route 2.840ns (83.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         1.720     6.921    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X34Y111        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.500    -1.521    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X34Y111        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.889ns  (logic 0.518ns (27.419%)  route 1.371ns (72.581%))
  Logic Levels:           0  
  Clock Path Skew:        -4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.627     3.503    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y80         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.518     4.021 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          1.371     5.392    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X5Y76          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.588    -1.432    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X5Y76          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.621%)  route 0.756ns (62.379%))
  Logic Levels:           0  
  Clock Path Skew:        -5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.640     3.516    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y93         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     3.972 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.756     4.728    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X28Y96         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.521    -1.499    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X28Y96         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.790ns  (logic 0.456ns (57.708%)  route 0.334ns (42.292%))
  Logic Levels:           0  
  Clock Path Skew:        -5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.622     3.498    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y113        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456     3.954 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=41, routed)          0.334     4.288    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X31Y112        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.500    -1.521    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X31Y112        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/reg_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.622ns  (logic 0.580ns (6.028%)  route 9.042ns (93.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         7.922    13.123    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/chif_reset
    SLICE_X32Y50         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/reg_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.521    -1.499    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X32Y50         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/reg_out_reg[16]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_d1_reg_rep__1/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.618ns  (logic 0.580ns (6.031%)  route 9.038ns (93.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         7.918    13.119    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/chif_reset
    SLICE_X33Y50         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_d1_reg_rep__1/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.521    -1.499    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X33Y50         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/empty_tmp_d1_reg_rep__1/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/reg_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 0.580ns (6.126%)  route 8.888ns (93.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         7.768    12.969    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/chif_reset
    SLICE_X44Y51         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/reg_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.516    -1.504    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X44Y51         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/reg_out_reg[22]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/sclr_d1_reg_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 0.580ns (6.132%)  route 8.879ns (93.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.780     1.780    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.876 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.625     3.501    u_jtag_mac/TCK_BUFG
    SLICE_X39Y105        FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     3.957 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=14, routed)          1.120     5.077    u_jtag_mac/user_rst_assert
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.201 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=324, routed)         7.759    12.960    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/chif_reset
    SLICE_X37Y50         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/sclr_d1_reg_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         1.520    -1.500    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/clk_out1
    SLICE_X37Y50         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/sclr_d1_reg_rep__4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.442%)  route 0.144ns (50.558%))
  Logic Levels:           0  
  Clock Path Skew:        -2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.563     1.252    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y113        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.393 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=41, routed)          0.144     1.537    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X31Y112        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.832    -0.841    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X31Y112        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.619%)  route 0.172ns (57.381%))
  Logic Levels:           0  
  Clock Path Skew:        -2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.572     1.261    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X9Y100         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.128     1.389 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.172     1.561    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y98          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.847    -0.826    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y98          FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.923%)  route 0.177ns (58.077%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.568     1.257    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X28Y106        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.128     1.385 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.177     1.562    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X28Y109        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.835    -0.838    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y109        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.517%)  route 0.180ns (58.483%))
  Logic Levels:           0  
  Clock Path Skew:        -2.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.567     1.256    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y105        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.128     1.384 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.180     1.564    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X29Y109        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.835    -0.838    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y109        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.586%)  route 0.168ns (54.414%))
  Logic Levels:           0  
  Clock Path Skew:        -2.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.567     1.256    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y105        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.397 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.168     1.565    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y108        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.835    -0.838    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y108        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.429%)  route 0.181ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        -2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.568     1.257    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X28Y106        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.128     1.385 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.181     1.566    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X28Y109        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.835    -0.838    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y109        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.139%)  route 0.169ns (56.861%))
  Logic Levels:           0  
  Clock Path Skew:        -2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.591     1.279    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y72          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.128     1.407 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.169     1.576    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X5Y71          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.862    -0.811    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y71          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.146%)  route 0.165ns (53.854%))
  Logic Levels:           0  
  Clock Path Skew:        -2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.592     1.280    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y70          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.421 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.165     1.586    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X3Y70          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.866    -0.807    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y70          FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.666%)  route 0.203ns (61.334%))
  Logic Levels:           0  
  Clock Path Skew:        -2.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.567     1.256    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y105        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.128     1.384 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.203     1.587    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y108        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.835    -0.838    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X30Y108        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.634%)  route 0.176ns (54.366%))
  Logic Levels:           0  
  Clock Path Skew:        -2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.663     0.663    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.574     1.262    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X10Y97         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.148     1.410 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.176     1.587    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X10Y98         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=874, routed)         0.847    -0.826    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X10Y98         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_BSCANE2/TDI
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.319ns  (logic 0.124ns (9.399%)  route 1.195ns (90.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TDI
                         net (fo=1, routed)           1.195     1.195    u_jtag_mac/TDI
    SLICE_X31Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.319 r  u_jtag_mac/data_buffer[15]_i_1/O
                         net (fo=1, routed)           0.000     1.319    u_jtag_mac/p_1_out[15]
    SLICE_X31Y80         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.520     1.520    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.611 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.506     3.117    u_jtag_mac/TCK_BUFG
    SLICE_X31Y80         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_BSCANE2/SEL
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.045ns (11.619%)  route 0.342ns (88.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/SEL
                         net (fo=1, routed)           0.342     0.342    u_jtag_mac/SEL
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.387 r  u_jtag_mac/data_buffer[15]_i_1/O
                         net (fo=1, routed)           0.000     0.387    u_jtag_mac/p_1_out[15]
    SLICE_X31Y80         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.777     0.777    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.806 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.830     1.635    u_jtag_mac/TCK_BUFG
    SLICE_X31Y80         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C





