$date
	Sat Mar 30 09:34:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_structural_example $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var integer 32 % i [31:0] $end
$scope module ex $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! f $end
$var wire 1 & not_a $end
$var wire 1 ' not_b $end
$var wire 1 ( p1 $end
$var wire 1 ) p2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
1'
1&
b0 %
0$
0#
0"
1!
$end
#1
0!
1)
1$
b1 %
#2
0'
1(
0)
1#
0$
b10 %
#3
1$
b11 %
#4
1!
0&
1'
0(
1"
0#
0$
b100 %
#5
0!
1)
1$
b101 %
#6
1!
0'
0)
1#
0$
b110 %
#7
1$
b111 %
#8
b1000 %
