c_addsub_1.vhd,vhdl,xil_defaultlib,../../../../video_passthrough_kria.gen/sources_1/ip/c_addsub_1_1/sim/c_addsub_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
