
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001e48  00001edc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e48  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000586  00800124  00800124  00001f00  2**0
                  ALLOC
  3 .stab         00000dc8  00000000  00000000  00001f00  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006d  00000000  00000000  00002cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00002d35  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000009f8  00000000  00000000  00002df5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000202b  00000000  00000000  000037ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000879  00000000  00000000  00005818  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001b11  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000005b0  00000000  00000000  00007ba4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000abe  00000000  00000000  00008154  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000aae  00000000  00000000  00008c12  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000120  00000000  00000000  000096c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 f7 08 	jmp	0x11ee	; 0x11ee <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 e8 09 	jmp	0x13d0	; 0x13d0 <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e8 e4       	ldi	r30, 0x48	; 72
      7c:	fe e1       	ldi	r31, 0x1E	; 30
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	aa 3a       	cpi	r26, 0xAA	; 170
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 22 0f 	jmp	0x1e44	; 0x1e44 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:

int main(void) {
    
	//Enable prescaler 2
	//System frequency 4 MHz
	Kernel_Clock_Prescale(1);
      a6:	81 e0       	ldi	r24, 0x01	; 1
      a8:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <Kernel_Clock_Prescale>
	
	Debug_Init(0);
      ac:	80 e0       	ldi	r24, 0x00	; 0
      ae:	90 e0       	ldi	r25, 0x00	; 0
      b0:	0e 94 83 0e 	call	0x1d06	; 0x1d06 <Debug_Init>
	Kernel_Init();
      b4:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <Kernel_Init>
	Kernel_Task_Create(Task_RGB_LED,  0);
      b8:	8c ed       	ldi	r24, 0xDC	; 220
      ba:	90 e0       	ldi	r25, 0x00	; 0
      bc:	60 e0       	ldi	r22, 0x00	; 0
      be:	0e 94 21 0b 	call	0x1642	; 0x1642 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      c2:	81 ed       	ldi	r24, 0xD1	; 209
      c4:	90 e0       	ldi	r25, 0x00	; 0
      c6:	61 e0       	ldi	r22, 0x01	; 1
      c8:	0e 94 21 0b 	call	0x1642	; 0x1642 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      cc:	83 e8       	ldi	r24, 0x83	; 131
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	62 e0       	ldi	r22, 0x02	; 2
      d2:	0e 94 21 0b 	call	0x1642	; 0x1642 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      d6:	88 e7       	ldi	r24, 0x78	; 120
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	63 e0       	ldi	r22, 0x03	; 3
      dc:	0e 94 21 0b 	call	0x1642	; 0x1642 <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Task_Disable_Peripherals);
      e0:	87 e7       	ldi	r24, 0x77	; 119
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      e8:	0e 94 99 0b 	call	0x1732	; 0x1732 <Kernel_Start_Tasks>
      ec:	ff cf       	rjmp	.-2      	; 0xec <SRUDR0+0x26>

000000ee <Task_Disable_Peripherals>:
#include "rgb.h"

void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      ee:	08 95       	ret

000000f0 <Task_Sensor>:
  }
}

void Task_Sensor(void){
  
  Sensors_Init();
      f0:	0e 94 6f 06 	call	0xcde	; 0xcde <Sensors_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
      f4:	82 e0       	ldi	r24, 0x02	; 2
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	0e 94 a9 0c 	call	0x1952	; 0x1952 <Kernel_Task_Sleep>
  
  while(1){

    Sensors_Sample_Temp_RH();
      fc:	0e 94 dc 07 	call	0xfb8	; 0xfb8 <Sensors_Sample_Temp_RH>
    Kernel_Task_Sleep(120000/KER_TICK_TIME);
     100:	88 e7       	ldi	r24, 0x78	; 120
     102:	90 e0       	ldi	r25, 0x00	; 0
     104:	f9 cf       	rjmp	.-14     	; 0xf8 <Task_Sensor+0x8>

00000106 <Task_Radio>:
    Kernel_Task_Sleep(30000/KER_TICK_TIME);
	
  }
}

void Task_Radio(void){
     106:	0f 93       	push	r16
     108:	1f 93       	push	r17
     10a:	df 93       	push	r29
     10c:	cf 93       	push	r28
     10e:	cd b7       	in	r28, 0x3d	; 61
     110:	de b7       	in	r29, 0x3e	; 62
     112:	a0 97       	sbiw	r28, 0x20	; 32
     114:	0f b6       	in	r0, 0x3f	; 63
     116:	f8 94       	cli
     118:	de bf       	out	0x3e, r29	; 62
     11a:	0f be       	out	0x3f, r0	; 63
     11c:	cd bf       	out	0x3d, r28	; 61
  int16_t  DTemp;
  uint16_t DRH;
  uint8_t  buf[32];
  
  //Radio init with deep sleep
  nRF24L01P_Init();
     11e:	0e 94 3c 04 	call	0x878	; 0x878 <nRF24L01P_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     122:	82 e0       	ldi	r24, 0x02	; 2
     124:	90 e0       	ldi	r25, 0x00	; 0
     126:	0e 94 a9 0c 	call	0x1952	; 0x1952 <Kernel_Task_Sleep>
    Debug_Tx_Byte(buf[4]);
    Debug_Tx_Byte(buf[5]);
    Debug_Tx_Byte(buf[6]);

    nRF24L01P_WakeUp();
    nRF24L01P_Transmit_Basic(buf, 7);
     12a:	8e 01       	movw	r16, r28
     12c:	0f 5f       	subi	r16, 0xFF	; 255
     12e:	1f 4f       	sbci	r17, 0xFF	; 255
  Kernel_Task_Sleep(2000/KER_TICK_TIME);

  while(1){
    
    //Process Vin Data
    Vin = Peripherals_Vin_RawADC_Get();
     130:	0e 94 33 06 	call	0xc66	; 0xc66 <Peripherals_Vin_RawADC_Get>
    buf[0] = Vin >> 8;
     134:	99 83       	std	Y+1, r25	; 0x01
    buf[1] = Vin & 0xFF;
     136:	8a 83       	std	Y+2, r24	; 0x02

    //Process Analog Temp Data
    ATemp = Peripherals_Analog_Temp_Get();
     138:	0e 94 38 06 	call	0xc70	; 0xc70 <Peripherals_Analog_Temp_Get>
    buf[2] = ATemp >> 8;
     13c:	29 2f       	mov	r18, r25
     13e:	33 27       	eor	r19, r19
     140:	27 fd       	sbrc	r18, 7
     142:	3a 95       	dec	r19
     144:	2b 83       	std	Y+3, r18	; 0x03
    buf[3] = ATemp & 0xFF;
     146:	8c 83       	std	Y+4, r24	; 0x04
    
    //Process Digital Temp Data
    DTemp = Peripherals_Digital_Temp_Get();
     148:	0e 94 3e 06 	call	0xc7c	; 0xc7c <Peripherals_Digital_Temp_Get>
    buf[4] = DTemp >> 8;
     14c:	29 2f       	mov	r18, r25
     14e:	33 27       	eor	r19, r19
     150:	27 fd       	sbrc	r18, 7
     152:	3a 95       	dec	r19
     154:	2d 83       	std	Y+5, r18	; 0x05
    buf[5] = DTemp & 0xFF;
     156:	8e 83       	std	Y+6, r24	; 0x06

    //Process Digital RH Data
    DRH = Peripherals_Digital_RH_Get();
     158:	0e 94 3b 06 	call	0xc76	; 0xc76 <Peripherals_Digital_RH_Get>
    buf[6] = DRH ;
     15c:	8f 83       	std	Y+7, r24	; 0x07
    
    Debug_Tx_Byte(buf[0]);
     15e:	89 81       	ldd	r24, Y+1	; 0x01
     160:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[1]);
     164:	8a 81       	ldd	r24, Y+2	; 0x02
     166:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[2]);
     16a:	8b 81       	ldd	r24, Y+3	; 0x03
     16c:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[3]);
     170:	8c 81       	ldd	r24, Y+4	; 0x04
     172:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[4]);
     176:	8d 81       	ldd	r24, Y+5	; 0x05
     178:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[5]);
     17c:	8e 81       	ldd	r24, Y+6	; 0x06
     17e:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[6]);
     182:	8f 81       	ldd	r24, Y+7	; 0x07
     184:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Debug_Tx_Byte>

    nRF24L01P_WakeUp();
     188:	0e 94 30 04 	call	0x860	; 0x860 <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(buf, 7);
     18c:	c8 01       	movw	r24, r16
     18e:	67 e0       	ldi	r22, 0x07	; 7
     190:	0e 94 16 05 	call	0xa2c	; 0xa2c <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     194:	0e 94 24 04 	call	0x848	; 0x848 <nRF24L01P_Deep_Sleep>
    Kernel_Task_Sleep(60000/KER_TICK_TIME);
     198:	8c e3       	ldi	r24, 0x3C	; 60
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	0e 94 a9 0c 	call	0x1952	; 0x1952 <Kernel_Task_Sleep>
     1a0:	c7 cf       	rjmp	.-114    	; 0x130 <Task_Radio+0x2a>

000001a2 <Task_Vin_Sense>:
}

void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     1a2:	52 9a       	sbi	0x0a, 2	; 10
  //Disable VinSense
  PORTD &=~(1<<2);
     1a4:	5a 98       	cbi	0x0b, 2	; 11
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     1a6:	82 e0       	ldi	r24, 0x02	; 2
     1a8:	90 e0       	ldi	r25, 0x00	; 0
     1aa:	0e 94 a9 0c 	call	0x1952	; 0x1952 <Kernel_Task_Sleep>

  while(1){

    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     1ae:	0e 94 1e 06 	call	0xc3c	; 0xc3c <Peripherals_Vin_Sense_Sample>
    
    //Delay 5000ms
    Kernel_Task_Sleep(30000/KER_TICK_TIME);
     1b2:	8e e1       	ldi	r24, 0x1E	; 30
     1b4:	90 e0       	ldi	r25, 0x00	; 0
     1b6:	f9 cf       	rjmp	.-14     	; 0x1aa <Task_Vin_Sense+0x8>

000001b8 <Task_RGB_LED>:
void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}

void Task_RGB_LED(void){
     1b8:	1f 93       	push	r17
  
  //Init RGB GPIOs
  RGB_Init();
     1ba:	0e 94 41 06 	call	0xc82	; 0xc82 <RGB_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     1be:	82 e0       	ldi	r24, 0x02	; 2
     1c0:	90 e0       	ldi	r25, 0x00	; 0
     1c2:	0e 94 a9 0c 	call	0x1952	; 0x1952 <Kernel_Task_Sleep>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     1c6:	15 e8       	ldi	r17, 0x85	; 133


  while(1){

    //Red LED on
    RGB_Set_State(1,0,0);
     1c8:	81 e0       	ldi	r24, 0x01	; 1
     1ca:	60 e0       	ldi	r22, 0x00	; 0
     1cc:	40 e0       	ldi	r20, 0x00	; 0
     1ce:	0e 94 48 06 	call	0xc90	; 0xc90 <RGB_Set_State>
     1d2:	81 2f       	mov	r24, r17
     1d4:	8a 95       	dec	r24
     1d6:	f1 f7       	brne	.-4      	; 0x1d4 <Task_RGB_LED+0x1c>

    //Blocking delay
    _delay_us(100);

    //Red LED off
    RGB_Set_State(0,0,0);
     1d8:	80 e0       	ldi	r24, 0x00	; 0
     1da:	60 e0       	ldi	r22, 0x00	; 0
     1dc:	40 e0       	ldi	r20, 0x00	; 0
     1de:	0e 94 48 06 	call	0xc90	; 0xc90 <RGB_Set_State>

    //Delay 5000 ms
    Kernel_Task_Sleep(10000/KER_TICK_TIME);
     1e2:	8a e0       	ldi	r24, 0x0A	; 10
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	0e 94 a9 0c 	call	0x1952	; 0x1952 <Kernel_Task_Sleep>
     1ea:	ee cf       	rjmp	.-36     	; 0x1c8 <Task_RGB_LED+0x10>

000001ec <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     1ec:	87 e8       	ldi	r24, 0x87	; 135
     1ee:	96 e0       	ldi	r25, 0x06	; 6
     1f0:	90 93 9b 06 	sts	0x069B, r25
     1f4:	80 93 9a 06 	sts	0x069A, r24
  nRF24L01P->Mode=0x04;
     1f8:	84 e0       	ldi	r24, 0x04	; 4
     1fa:	80 93 87 06 	sts	0x0687, r24
  nRF24L01P->TempBuf[0]=0x00;
     1fe:	10 92 88 06 	sts	0x0688, r1
  nRF24L01P->TempBuf[1]=0x00;
     202:	10 92 89 06 	sts	0x0689, r1
  nRF24L01P->Address.Own=0x00;
     206:	10 92 8a 06 	sts	0x068A, r1
  nRF24L01P->Address.Dest=0x01;
     20a:	21 e0       	ldi	r18, 0x01	; 1
     20c:	20 93 8b 06 	sts	0x068B, r18
  nRF24L01P->Config.RxTimeout=10;
     210:	8a e0       	ldi	r24, 0x0A	; 10
     212:	90 e0       	ldi	r25, 0x00	; 0
     214:	90 93 8d 06 	sts	0x068D, r25
     218:	80 93 8c 06 	sts	0x068C, r24
  nRF24L01P->Config.RxTicks=0;
     21c:	10 92 8f 06 	sts	0x068F, r1
     220:	10 92 8e 06 	sts	0x068E, r1
  nRF24L01P->Config.MaxDataLength=0;
     224:	10 92 90 06 	sts	0x0690, r1
  nRF24L01P->Config.MaxRetry=0;
     228:	10 92 92 06 	sts	0x0692, r1
     22c:	10 92 91 06 	sts	0x0691, r1
  nRF24L01P->Config.RetryOccured=0;
     230:	10 92 94 06 	sts	0x0694, r1
     234:	10 92 93 06 	sts	0x0693, r1
  nRF24L01P->Packet.PID=0;
     238:	10 92 95 06 	sts	0x0695, r1
  nRF24L01P->Packet.ACKReq=1;
     23c:	20 93 96 06 	sts	0x0696, r18
  nRF24L01P->ErrorTicks=0;
     240:	10 92 98 06 	sts	0x0698, r1
     244:	10 92 97 06 	sts	0x0697, r1
  nRF24L01P->Error=0;
     248:	10 92 99 06 	sts	0x0699, r1
}
     24c:	08 95       	ret

0000024e <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     24e:	2a 9a       	sbi	0x05, 2	; 5
}
     250:	08 95       	ret

00000252 <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     252:	2a 98       	cbi	0x05, 2	; 5
}
     254:	08 95       	ret

00000256 <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     256:	29 9a       	sbi	0x05, 1	; 5
}
     258:	08 95       	ret

0000025a <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     25a:	29 98       	cbi	0x05, 1	; 5
}
     25c:	08 95       	ret

0000025e <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     25e:	84 b1       	in	r24, 0x04	; 4
     260:	8c 62       	ori	r24, 0x2C	; 44
     262:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     264:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     266:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     268:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     26a:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     26c:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     26e:	08 95       	ret

00000270 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     270:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     272:	85 b1       	in	r24, 0x05	; 5
     274:	83 7c       	andi	r24, 0xC3	; 195
     276:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     278:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     27a:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     27c:	08 95       	ret

0000027e <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     27e:	80 e5       	ldi	r24, 0x50	; 80
     280:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     282:	81 e0       	ldi	r24, 0x01	; 1
     284:	8d bd       	out	0x2d, r24	; 45
}
     286:	08 95       	ret

00000288 <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     288:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     28a:	1d bc       	out	0x2d, r1	; 45
}
     28c:	08 95       	ret

0000028e <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     28e:	0e 94 2f 01 	call	0x25e	; 0x25e <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     292:	80 e5       	ldi	r24, 0x50	; 80
     294:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     296:	81 e0       	ldi	r24, 0x01	; 1
     298:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     29a:	08 95       	ret

0000029c <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     29c:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     29e:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     2a0:	0e 94 38 01 	call	0x270	; 0x270 <nRF24L01P_Disable_GPIO>
}
     2a4:	08 95       	ret

000002a6 <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     2a6:	e0 91 9a 06 	lds	r30, 0x069A
     2aa:	f0 91 9b 06 	lds	r31, 0x069B
     2ae:	11 8a       	std	Z+17, r1	; 0x11
     2b0:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     2b2:	12 8a       	std	Z+18, r1	; 0x12
}
     2b4:	08 95       	ret

000002b6 <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     2b6:	e0 91 9a 06 	lds	r30, 0x069A
     2ba:	f0 91 9b 06 	lds	r31, 0x069B
  return nRF24L01P->Error;
}
     2be:	82 89       	ldd	r24, Z+18	; 0x12
     2c0:	08 95       	ret

000002c2 <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     2c2:	90 e0       	ldi	r25, 0x00	; 0
     2c4:	e0 91 9a 06 	lds	r30, 0x069A
     2c8:	f0 91 9b 06 	lds	r31, 0x069B
     2cc:	82 89       	ldd	r24, Z+18	; 0x12
     2ce:	88 23       	and	r24, r24
     2d0:	09 f4       	brne	.+2      	; 0x2d4 <nRF24L01P_No_Error+0x12>
     2d2:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     2d4:	89 2f       	mov	r24, r25
     2d6:	08 95       	ret

000002d8 <nRF24L01P_Error_Timeout>:
     2d8:	81 e0       	ldi	r24, 0x01	; 1
     2da:	8a 95       	dec	r24
     2dc:	f1 f7       	brne	.-4      	; 0x2da <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     2de:	e0 91 9a 06 	lds	r30, 0x069A
     2e2:	f0 91 9b 06 	lds	r31, 0x069B
     2e6:	80 89       	ldd	r24, Z+16	; 0x10
     2e8:	91 89       	ldd	r25, Z+17	; 0x11
     2ea:	01 96       	adiw	r24, 0x01	; 1
     2ec:	91 8b       	std	Z+17, r25	; 0x11
     2ee:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     2f0:	89 5e       	subi	r24, 0xE9	; 233
     2f2:	93 40       	sbci	r25, 0x03	; 3
     2f4:	20 f0       	brcs	.+8      	; 0x2fe <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     2f6:	11 8a       	std	Z+17, r1	; 0x11
     2f8:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     2fa:	80 e1       	ldi	r24, 0x10	; 16
     2fc:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     2fe:	82 89       	ldd	r24, Z+18	; 0x12
     300:	08 95       	ret

00000302 <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     302:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     304:	e0 91 9a 06 	lds	r30, 0x069A
     308:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     30c:	82 89       	ldd	r24, Z+18	; 0x12
     30e:	88 23       	and	r24, r24
     310:	a9 f4       	brne	.+42     	; 0x33c <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     312:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     314:	11 8a       	std	Z+17, r1	; 0x11
     316:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     318:	12 8a       	std	Z+18, r1	; 0x12
     31a:	04 c0       	rjmp	.+8      	; 0x324 <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     31c:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <nRF24L01P_Error_Timeout>
     320:	88 23       	and	r24, r24
     322:	19 f4       	brne	.+6      	; 0x32a <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     324:	0d b4       	in	r0, 0x2d	; 45
     326:	07 fe       	sbrs	r0, 7
     328:	f9 cf       	rjmp	.-14     	; 0x31c <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     32a:	e0 91 9a 06 	lds	r30, 0x069A
     32e:	f0 91 9b 06 	lds	r31, 0x069B
     332:	82 89       	ldd	r24, Z+18	; 0x12
     334:	88 23       	and	r24, r24
     336:	11 f4       	brne	.+4      	; 0x33c <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     338:	8e b5       	in	r24, 0x2e	; 46
     33a:	08 95       	ret
     33c:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     33e:	08 95       	ret

00000340 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     340:	36 2f       	mov	r19, r22
     342:	20 e0       	ldi	r18, 0x00	; 0
     344:	28 27       	eor	r18, r24
     346:	39 27       	eor	r19, r25
     348:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     34a:	61 e2       	ldi	r22, 0x21	; 33
     34c:	70 e1       	ldi	r23, 0x10	; 16
     34e:	c9 01       	movw	r24, r18
     350:	88 0f       	add	r24, r24
     352:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     354:	37 ff       	sbrs	r19, 7
     356:	04 c0       	rjmp	.+8      	; 0x360 <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     358:	9c 01       	movw	r18, r24
     35a:	26 27       	eor	r18, r22
     35c:	37 27       	eor	r19, r23
     35e:	01 c0       	rjmp	.+2      	; 0x362 <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     360:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     362:	4f 5f       	subi	r20, 0xFF	; 255
     364:	48 30       	cpi	r20, 0x08	; 8
     366:	99 f7       	brne	.-26     	; 0x34e <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     368:	c9 01       	movw	r24, r18
     36a:	08 95       	ret

0000036c <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     36c:	0f 93       	push	r16
     36e:	1f 93       	push	r17
     370:	cf 93       	push	r28
     372:	df 93       	push	r29
     374:	06 2f       	mov	r16, r22
     376:	ec 01       	movw	r28, r24
     378:	20 e0       	ldi	r18, 0x00	; 0
     37a:	30 e0       	ldi	r19, 0x00	; 0
     37c:	10 e0       	ldi	r17, 0x00	; 0
     37e:	06 c0       	rjmp	.+12     	; 0x38c <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     380:	c9 01       	movw	r24, r18
     382:	69 91       	ld	r22, Y+
     384:	0e 94 a0 01 	call	0x340	; 0x340 <nRF24L01P_Calcuate_CRC>
     388:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     38a:	1f 5f       	subi	r17, 0xFF	; 255
     38c:	10 17       	cp	r17, r16
     38e:	c0 f3       	brcs	.-16     	; 0x380 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     390:	c9 01       	movw	r24, r18
     392:	df 91       	pop	r29
     394:	cf 91       	pop	r28
     396:	1f 91       	pop	r17
     398:	0f 91       	pop	r16
     39a:	08 95       	ret

0000039c <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     39c:	ff 92       	push	r15
     39e:	0f 93       	push	r16
     3a0:	1f 93       	push	r17
     3a2:	cf 93       	push	r28
     3a4:	df 93       	push	r29
     3a6:	98 2f       	mov	r25, r24
     3a8:	14 2f       	mov	r17, r20
     3aa:	05 2f       	mov	r16, r21
     3ac:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3ae:	e0 91 9a 06 	lds	r30, 0x069A
     3b2:	f0 91 9b 06 	lds	r31, 0x069B
     3b6:	82 89       	ldd	r24, Z+18	; 0x12
     3b8:	88 23       	and	r24, r24
     3ba:	29 f5       	brne	.+74     	; 0x406 <KER_TR+0x1e>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     3bc:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     3be:	66 23       	and	r22, r22
     3c0:	89 f4       	brne	.+34     	; 0x3e4 <nRF24L01P_ReadWrite_Register+0x48>
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
     3c2:	89 2f       	mov	r24, r25
     3c4:	80 62       	ori	r24, 0x20	; 32
     3c6:	0e 94 81 01 	call	0x302	; 0x302 <nRF24L01P_SPI_Transfer>
     3ca:	81 2f       	mov	r24, r17
     3cc:	90 2f       	mov	r25, r16
     3ce:	9c 01       	movw	r18, r24
     3d0:	e9 01       	movw	r28, r18
     3d2:	10 e0       	ldi	r17, 0x00	; 0
     3d4:	04 c0       	rjmp	.+8      	; 0x3de <nRF24L01P_ReadWrite_Register+0x42>
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     3d6:	89 91       	ld	r24, Y+
     3d8:	0e 94 81 01 	call	0x302	; 0x302 <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i=0;i<len;i++){
     3dc:	1f 5f       	subi	r17, 0xFF	; 255
     3de:	1f 15       	cp	r17, r15
     3e0:	d0 f3       	brcs	.-12     	; 0x3d6 <nRF24L01P_ReadWrite_Register+0x3a>
     3e2:	10 c0       	rjmp	.+32     	; 0x404 <KER_TR+0x1c>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     3e4:	89 2f       	mov	r24, r25
     3e6:	0e 94 81 01 	call	0x302	; 0x302 <nRF24L01P_SPI_Transfer>
     3ea:	81 2f       	mov	r24, r17
     3ec:	90 2f       	mov	r25, r16
     3ee:	9c 01       	movw	r18, r24
     3f0:	e9 01       	movw	r28, r18
     3f2:	10 e0       	ldi	r17, 0x00	; 0
     3f4:	05 c0       	rjmp	.+10     	; 0x400 <KER_TR+0x18>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     3f6:	8f ef       	ldi	r24, 0xFF	; 255
     3f8:	0e 94 81 01 	call	0x302	; 0x302 <nRF24L01P_SPI_Transfer>
     3fc:	89 93       	st	Y+, r24
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     3fe:	1f 5f       	subi	r17, 0xFF	; 255
     400:	1f 15       	cp	r17, r15
     402:	c8 f3       	brcs	.-14     	; 0x3f6 <KER_TR+0xe>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     404:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     406:	df 91       	pop	r29
     408:	cf 91       	pop	r28
     40a:	1f 91       	pop	r17
     40c:	0f 91       	pop	r16
     40e:	ff 90       	pop	r15
     410:	08 95       	ret

00000412 <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     412:	e0 91 9a 06 	lds	r30, 0x069A
     416:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     41a:	82 89       	ldd	r24, Z+18	; 0x12
     41c:	88 23       	and	r24, r24
     41e:	39 f4       	brne	.+14     	; 0x42e <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     420:	31 96       	adiw	r30, 0x01	; 1
     422:	81 ee       	ldi	r24, 0xE1	; 225
     424:	60 e0       	ldi	r22, 0x00	; 0
     426:	af 01       	movw	r20, r30
     428:	20 e0       	ldi	r18, 0x00	; 0
     42a:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
     42e:	08 95       	ret

00000430 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     430:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     432:	e0 91 9a 06 	lds	r30, 0x069A
     436:	f0 91 9b 06 	lds	r31, 0x069B
     43a:	82 89       	ldd	r24, Z+18	; 0x12
     43c:	88 23       	and	r24, r24
     43e:	29 f4       	brne	.+10     	; 0x44a <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     440:	80 ea       	ldi	r24, 0xA0	; 160
     442:	60 e0       	ldi	r22, 0x00	; 0
     444:	20 e2       	ldi	r18, 0x20	; 32
     446:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
     44a:	08 95       	ret

0000044c <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     44c:	e0 91 9a 06 	lds	r30, 0x069A
     450:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     454:	82 89       	ldd	r24, Z+18	; 0x12
     456:	88 23       	and	r24, r24
     458:	11 f0       	breq	.+4      	; 0x45e <nRF24L01P_Transmit_Buffer_Empty+0x12>
     45a:	80 e0       	ldi	r24, 0x00	; 0
     45c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     45e:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     460:	31 96       	adiw	r30, 0x01	; 1
     462:	87 e1       	ldi	r24, 0x17	; 23
     464:	61 e0       	ldi	r22, 0x01	; 1
     466:	af 01       	movw	r20, r30
     468:	21 e0       	ldi	r18, 0x01	; 1
     46a:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
     46e:	e0 91 9a 06 	lds	r30, 0x069A
     472:	f0 91 9b 06 	lds	r31, 0x069B
     476:	81 81       	ldd	r24, Z+1	; 0x01
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	64 e0       	ldi	r22, 0x04	; 4
     47c:	96 95       	lsr	r25
     47e:	87 95       	ror	r24
     480:	6a 95       	dec	r22
     482:	e1 f7       	brne	.-8      	; 0x47c <nRF24L01P_Transmit_Buffer_Empty+0x30>
     484:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     486:	08 95       	ret

00000488 <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     488:	1f 93       	push	r17
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     48a:	e0 91 9a 06 	lds	r30, 0x069A
     48e:	f0 91 9b 06 	lds	r31, 0x069B
     492:	82 89       	ldd	r24, Z+18	; 0x12
     494:	88 23       	and	r24, r24
     496:	29 f0       	breq	.+10     	; 0x4a2 <nRF24L01P_Wait_Till_Transmission_Completes+0x1a>
     498:	09 c0       	rjmp	.+18     	; 0x4ac <nRF24L01P_Wait_Till_Transmission_Completes+0x24>
     49a:	81 2f       	mov	r24, r17
     49c:	8a 95       	dec	r24
     49e:	f1 f7       	brne	.-4      	; 0x49c <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
     4a0:	01 c0       	rjmp	.+2      	; 0x4a4 <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     4a2:	15 e8       	ldi	r17, 0x85	; 133
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     4a4:	0e 94 26 02 	call	0x44c	; 0x44c <nRF24L01P_Transmit_Buffer_Empty>
     4a8:	88 23       	and	r24, r24
     4aa:	b9 f3       	breq	.-18     	; 0x49a <nRF24L01P_Wait_Till_Transmission_Completes+0x12>
      _delay_us(100);
    }
  }
}
     4ac:	1f 91       	pop	r17
     4ae:	08 95       	ret

000004b0 <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4b0:	e0 91 9a 06 	lds	r30, 0x069A
     4b4:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4b8:	82 89       	ldd	r24, Z+18	; 0x12
     4ba:	88 23       	and	r24, r24
     4bc:	39 f4       	brne	.+14     	; 0x4cc <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     4be:	31 96       	adiw	r30, 0x01	; 1
     4c0:	82 ee       	ldi	r24, 0xE2	; 226
     4c2:	60 e0       	ldi	r22, 0x00	; 0
     4c4:	af 01       	movw	r20, r30
     4c6:	20 e0       	ldi	r18, 0x00	; 0
     4c8:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
     4cc:	08 95       	ret

000004ce <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     4ce:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4d0:	e0 91 9a 06 	lds	r30, 0x069A
     4d4:	f0 91 9b 06 	lds	r31, 0x069B
     4d8:	82 89       	ldd	r24, Z+18	; 0x12
     4da:	88 23       	and	r24, r24
     4dc:	29 f4       	brne	.+10     	; 0x4e8 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     4de:	81 e6       	ldi	r24, 0x61	; 97
     4e0:	61 e0       	ldi	r22, 0x01	; 1
     4e2:	20 e2       	ldi	r18, 0x20	; 32
     4e4:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
     4e8:	08 95       	ret

000004ea <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4ea:	e0 91 9a 06 	lds	r30, 0x069A
     4ee:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4f2:	82 89       	ldd	r24, Z+18	; 0x12
     4f4:	88 23       	and	r24, r24
     4f6:	11 f0       	breq	.+4      	; 0x4fc <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     4f8:	80 e0       	ldi	r24, 0x00	; 0
     4fa:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     4fc:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     4fe:	31 96       	adiw	r30, 0x01	; 1
     500:	87 e1       	ldi	r24, 0x17	; 23
     502:	61 e0       	ldi	r22, 0x01	; 1
     504:	af 01       	movw	r20, r30
     506:	21 e0       	ldi	r18, 0x01	; 1
     508:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
     50c:	e0 91 9a 06 	lds	r30, 0x069A
     510:	f0 91 9b 06 	lds	r31, 0x069B
     514:	81 81       	ldd	r24, Z+1	; 0x01
     516:	80 95       	com	r24
     518:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     51a:	08 95       	ret

0000051c <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     51c:	e0 91 9a 06 	lds	r30, 0x069A
     520:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     524:	82 89       	ldd	r24, Z+18	; 0x12
     526:	88 23       	and	r24, r24
     528:	11 f0       	breq	.+4      	; 0x52e <nRF24L01P_Get_Mode+0x12>
     52a:	80 e0       	ldi	r24, 0x00	; 0
     52c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     52e:	31 96       	adiw	r30, 0x01	; 1
     530:	80 e0       	ldi	r24, 0x00	; 0
     532:	61 e0       	ldi	r22, 0x01	; 1
     534:	af 01       	movw	r20, r30
     536:	21 e0       	ldi	r18, 0x01	; 1
     538:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     53c:	e0 91 9a 06 	lds	r30, 0x069A
     540:	f0 91 9b 06 	lds	r31, 0x069B
     544:	81 81       	ldd	r24, Z+1	; 0x01
     546:	81 ff       	sbrs	r24, 1
     548:	07 c0       	rjmp	.+14     	; 0x558 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     54a:	80 ff       	sbrs	r24, 0
     54c:	02 c0       	rjmp	.+4      	; 0x552 <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     54e:	81 e0       	ldi	r24, 0x01	; 1
     550:	01 c0       	rjmp	.+2      	; 0x554 <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     552:	82 e0       	ldi	r24, 0x02	; 2
     554:	80 83       	st	Z, r24
     556:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     558:	10 82       	st	Z, r1
     55a:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     55c:	08 95       	ret

0000055e <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     55e:	e0 91 9a 06 	lds	r30, 0x069A
     562:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     566:	82 89       	ldd	r24, Z+18	; 0x12
     568:	88 23       	and	r24, r24
     56a:	61 f4       	brne	.+24     	; 0x584 <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     56c:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     56e:	31 96       	adiw	r30, 0x01	; 1
     570:	60 e0       	ldi	r22, 0x00	; 0
     572:	af 01       	movw	r20, r30
     574:	21 e0       	ldi	r18, 0x01	; 1
     576:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     57a:	e0 91 9a 06 	lds	r30, 0x069A
     57e:	f0 91 9b 06 	lds	r31, 0x069B
     582:	10 82       	st	Z, r1
     584:	08 95       	ret

00000586 <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     586:	e0 91 9a 06 	lds	r30, 0x069A
     58a:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     58e:	82 89       	ldd	r24, Z+18	; 0x12
     590:	88 23       	and	r24, r24
     592:	91 f4       	brne	.+36     	; 0x5b8 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     594:	82 e7       	ldi	r24, 0x72	; 114
     596:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     598:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     59a:	31 96       	adiw	r30, 0x01	; 1
     59c:	80 e0       	ldi	r24, 0x00	; 0
     59e:	60 e0       	ldi	r22, 0x00	; 0
     5a0:	af 01       	movw	r20, r30
     5a2:	21 e0       	ldi	r18, 0x01	; 1
     5a4:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     5a8:	0e 94 09 02 	call	0x412	; 0x412 <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     5ac:	e0 91 9a 06 	lds	r30, 0x069A
     5b0:	f0 91 9b 06 	lds	r31, 0x069B
     5b4:	82 e0       	ldi	r24, 0x02	; 2
     5b6:	80 83       	st	Z, r24
     5b8:	08 95       	ret

000005ba <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5ba:	e0 91 9a 06 	lds	r30, 0x069A
     5be:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5c2:	82 89       	ldd	r24, Z+18	; 0x12
     5c4:	88 23       	and	r24, r24
     5c6:	81 f4       	brne	.+32     	; 0x5e8 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     5c8:	83 e7       	ldi	r24, 0x73	; 115
     5ca:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     5cc:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5ce:	31 96       	adiw	r30, 0x01	; 1
     5d0:	80 e0       	ldi	r24, 0x00	; 0
     5d2:	60 e0       	ldi	r22, 0x00	; 0
     5d4:	af 01       	movw	r20, r30
     5d6:	21 e0       	ldi	r18, 0x01	; 1
     5d8:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     5dc:	e0 91 9a 06 	lds	r30, 0x069A
     5e0:	f0 91 9b 06 	lds	r31, 0x069B
     5e4:	81 e0       	ldi	r24, 0x01	; 1
     5e6:	80 83       	st	Z, r24
     5e8:	08 95       	ret

000005ea <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     5ea:	ff 92       	push	r15
     5ec:	0f 93       	push	r16
     5ee:	1f 93       	push	r17
     5f0:	f8 2e       	mov	r15, r24
     5f2:	16 2f       	mov	r17, r22
     5f4:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5f6:	e0 91 9a 06 	lds	r30, 0x069A
     5fa:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5fe:	82 89       	ldd	r24, Z+18	; 0x12
     600:	88 23       	and	r24, r24
     602:	69 f5       	brne	.+90     	; 0x65e <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     604:	31 96       	adiw	r30, 0x01	; 1
     606:	8f 2d       	mov	r24, r15
     608:	61 e0       	ldi	r22, 0x01	; 1
     60a:	af 01       	movw	r20, r30
     60c:	21 e0       	ldi	r18, 0x01	; 1
     60e:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
     612:	e0 91 9a 06 	lds	r30, 0x069A
     616:	f0 91 9b 06 	lds	r31, 0x069B
    if(bit_val){
     61a:	00 23       	and	r16, r16
     61c:	51 f0       	breq	.+20     	; 0x632 <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	90 e0       	ldi	r25, 0x00	; 0
     622:	02 c0       	rjmp	.+4      	; 0x628 <nRF24L01P_ReadModifyWrite+0x3e>
     624:	88 0f       	add	r24, r24
     626:	99 1f       	adc	r25, r25
     628:	1a 95       	dec	r17
     62a:	e2 f7       	brpl	.-8      	; 0x624 <nRF24L01P_ReadModifyWrite+0x3a>
     62c:	21 81       	ldd	r18, Z+1	; 0x01
     62e:	28 2b       	or	r18, r24
     630:	0a c0       	rjmp	.+20     	; 0x646 <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     632:	81 e0       	ldi	r24, 0x01	; 1
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	02 c0       	rjmp	.+4      	; 0x63c <nRF24L01P_ReadModifyWrite+0x52>
     638:	88 0f       	add	r24, r24
     63a:	99 1f       	adc	r25, r25
     63c:	1a 95       	dec	r17
     63e:	e2 f7       	brpl	.-8      	; 0x638 <nRF24L01P_ReadModifyWrite+0x4e>
     640:	80 95       	com	r24
     642:	21 81       	ldd	r18, Z+1	; 0x01
     644:	28 23       	and	r18, r24
     646:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     648:	40 91 9a 06 	lds	r20, 0x069A
     64c:	50 91 9b 06 	lds	r21, 0x069B
     650:	4f 5f       	subi	r20, 0xFF	; 255
     652:	5f 4f       	sbci	r21, 0xFF	; 255
     654:	8f 2d       	mov	r24, r15
     656:	60 e0       	ldi	r22, 0x00	; 0
     658:	21 e0       	ldi	r18, 0x01	; 1
     65a:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  }
}
     65e:	1f 91       	pop	r17
     660:	0f 91       	pop	r16
     662:	ff 90       	pop	r15
     664:	08 95       	ret

00000666 <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     666:	e0 91 9a 06 	lds	r30, 0x069A
     66a:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     66e:	82 89       	ldd	r24, Z+18	; 0x12
     670:	88 23       	and	r24, r24
     672:	11 f0       	breq	.+4      	; 0x678 <nRF24L01P_Get_Channel+0x12>
     674:	80 e0       	ldi	r24, 0x00	; 0
     676:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     678:	31 96       	adiw	r30, 0x01	; 1
     67a:	85 e0       	ldi	r24, 0x05	; 5
     67c:	61 e0       	ldi	r22, 0x01	; 1
     67e:	af 01       	movw	r20, r30
     680:	21 e0       	ldi	r18, 0x01	; 1
     682:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     686:	e0 91 9a 06 	lds	r30, 0x069A
     68a:	f0 91 9b 06 	lds	r31, 0x069B
     68e:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     690:	08 95       	ret

00000692 <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     692:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     694:	e0 91 9a 06 	lds	r30, 0x069A
     698:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     69c:	82 89       	ldd	r24, Z+18	; 0x12
     69e:	88 23       	and	r24, r24
     6a0:	61 f4       	brne	.+24     	; 0x6ba <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     6a2:	89 2f       	mov	r24, r25
     6a4:	9e 37       	cpi	r25, 0x7E	; 126
     6a6:	08 f0       	brcs	.+2      	; 0x6aa <nRF24L01P_Set_Channel+0x18>
     6a8:	8d e7       	ldi	r24, 0x7D	; 125
     6aa:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     6ac:	31 96       	adiw	r30, 0x01	; 1
     6ae:	85 e0       	ldi	r24, 0x05	; 5
     6b0:	60 e0       	ldi	r22, 0x00	; 0
     6b2:	af 01       	movw	r20, r30
     6b4:	21 e0       	ldi	r18, 0x01	; 1
     6b6:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
     6ba:	08 95       	ret

000006bc <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6bc:	e0 91 9a 06 	lds	r30, 0x069A
     6c0:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6c4:	82 89       	ldd	r24, Z+18	; 0x12
     6c6:	88 23       	and	r24, r24
     6c8:	11 f0       	breq	.+4      	; 0x6ce <nRF24L01P_Get_Speed+0x12>
     6ca:	80 e0       	ldi	r24, 0x00	; 0
     6cc:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     6ce:	31 96       	adiw	r30, 0x01	; 1
     6d0:	86 e0       	ldi	r24, 0x06	; 6
     6d2:	61 e0       	ldi	r22, 0x01	; 1
     6d4:	af 01       	movw	r20, r30
     6d6:	21 e0       	ldi	r18, 0x01	; 1
     6d8:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     6dc:	e0 91 9a 06 	lds	r30, 0x069A
     6e0:	f0 91 9b 06 	lds	r31, 0x069B
     6e4:	91 81       	ldd	r25, Z+1	; 0x01
     6e6:	96 95       	lsr	r25
     6e8:	96 95       	lsr	r25
     6ea:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     6ec:	89 2f       	mov	r24, r25
     6ee:	86 95       	lsr	r24
     6f0:	82 70       	andi	r24, 0x02	; 2
     6f2:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     6f4:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     6f6:	89 2b       	or	r24, r25
     6f8:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     6fa:	82 30       	cpi	r24, 0x02	; 2
     6fc:	11 f4       	brne	.+4      	; 0x702 <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     6fe:	11 82       	std	Z+1, r1	; 0x01
     700:	06 c0       	rjmp	.+12     	; 0x70e <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     702:	81 30       	cpi	r24, 0x01	; 1
     704:	19 f0       	breq	.+6      	; 0x70c <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     706:	88 23       	and	r24, r24
     708:	11 f4       	brne	.+4      	; 0x70e <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     70a:	82 e0       	ldi	r24, 0x02	; 2
     70c:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     70e:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     710:	08 95       	ret

00000712 <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     712:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     714:	e0 91 9a 06 	lds	r30, 0x069A
     718:	f0 91 9b 06 	lds	r31, 0x069B
     71c:	82 89       	ldd	r24, Z+18	; 0x12
     71e:	88 23       	and	r24, r24
     720:	41 f5       	brne	.+80     	; 0x772 <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     722:	99 23       	and	r25, r25
     724:	21 f4       	brne	.+8      	; 0x72e <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     726:	86 e0       	ldi	r24, 0x06	; 6
     728:	65 e0       	ldi	r22, 0x05	; 5
     72a:	41 e0       	ldi	r20, 0x01	; 1
     72c:	05 c0       	rjmp	.+10     	; 0x738 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     72e:	91 30       	cpi	r25, 0x01	; 1
     730:	49 f4       	brne	.+18     	; 0x744 <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     732:	86 e0       	ldi	r24, 0x06	; 6
     734:	65 e0       	ldi	r22, 0x05	; 5
     736:	40 e0       	ldi	r20, 0x00	; 0
     738:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     73c:	86 e0       	ldi	r24, 0x06	; 6
     73e:	63 e0       	ldi	r22, 0x03	; 3
     740:	40 e0       	ldi	r20, 0x00	; 0
     742:	0a c0       	rjmp	.+20     	; 0x758 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     744:	92 30       	cpi	r25, 0x02	; 2
     746:	59 f4       	brne	.+22     	; 0x75e <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     748:	86 e0       	ldi	r24, 0x06	; 6
     74a:	65 e0       	ldi	r22, 0x05	; 5
     74c:	40 e0       	ldi	r20, 0x00	; 0
     74e:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     752:	86 e0       	ldi	r24, 0x06	; 6
     754:	63 e0       	ldi	r22, 0x03	; 3
     756:	41 e0       	ldi	r20, 0x01	; 1
     758:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
     75c:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     75e:	86 e0       	ldi	r24, 0x06	; 6
     760:	65 e0       	ldi	r22, 0x05	; 5
     762:	40 e0       	ldi	r20, 0x00	; 0
     764:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     768:	86 e0       	ldi	r24, 0x06	; 6
     76a:	63 e0       	ldi	r22, 0x03	; 3
     76c:	41 e0       	ldi	r20, 0x01	; 1
     76e:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
     772:	08 95       	ret

00000774 <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     774:	e0 91 9a 06 	lds	r30, 0x069A
     778:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     77c:	82 89       	ldd	r24, Z+18	; 0x12
     77e:	88 23       	and	r24, r24
     780:	11 f0       	breq	.+4      	; 0x786 <nRF24L01P_Get_Tx_Power+0x12>
     782:	80 e0       	ldi	r24, 0x00	; 0
     784:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     786:	31 96       	adiw	r30, 0x01	; 1
     788:	86 e0       	ldi	r24, 0x06	; 6
     78a:	61 e0       	ldi	r22, 0x01	; 1
     78c:	af 01       	movw	r20, r30
     78e:	21 e0       	ldi	r18, 0x01	; 1
     790:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     794:	e0 91 9a 06 	lds	r30, 0x069A
     798:	f0 91 9b 06 	lds	r31, 0x069B
    nRF24L01P->TempBuf[0]&=0x03;
     79c:	81 81       	ldd	r24, Z+1	; 0x01
     79e:	86 95       	lsr	r24
     7a0:	83 70       	andi	r24, 0x03	; 3
     7a2:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     7a4:	08 95       	ret

000007a6 <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     7a6:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7a8:	e0 91 9a 06 	lds	r30, 0x069A
     7ac:	f0 91 9b 06 	lds	r31, 0x069B
     7b0:	82 89       	ldd	r24, Z+18	; 0x12
     7b2:	88 23       	and	r24, r24
     7b4:	71 f5       	brne	.+92     	; 0x812 <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     7b6:	99 23       	and	r25, r25
     7b8:	21 f4       	brne	.+8      	; 0x7c2 <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7ba:	86 e0       	ldi	r24, 0x06	; 6
     7bc:	62 e0       	ldi	r22, 0x02	; 2
     7be:	40 e0       	ldi	r20, 0x00	; 0
     7c0:	0b c0       	rjmp	.+22     	; 0x7d8 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     7c2:	91 30       	cpi	r25, 0x01	; 1
     7c4:	21 f4       	brne	.+8      	; 0x7ce <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7c6:	86 e0       	ldi	r24, 0x06	; 6
     7c8:	62 e0       	ldi	r22, 0x02	; 2
     7ca:	40 e0       	ldi	r20, 0x00	; 0
     7cc:	10 c0       	rjmp	.+32     	; 0x7ee <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     7ce:	92 30       	cpi	r25, 0x02	; 2
     7d0:	49 f4       	brne	.+18     	; 0x7e4 <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7d2:	86 e0       	ldi	r24, 0x06	; 6
     7d4:	62 e0       	ldi	r22, 0x02	; 2
     7d6:	41 e0       	ldi	r20, 0x01	; 1
     7d8:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     7dc:	86 e0       	ldi	r24, 0x06	; 6
     7de:	61 e0       	ldi	r22, 0x01	; 1
     7e0:	40 e0       	ldi	r20, 0x00	; 0
     7e2:	0a c0       	rjmp	.+20     	; 0x7f8 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     7e4:	93 30       	cpi	r25, 0x03	; 3
     7e6:	59 f4       	brne	.+22     	; 0x7fe <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7e8:	86 e0       	ldi	r24, 0x06	; 6
     7ea:	62 e0       	ldi	r22, 0x02	; 2
     7ec:	41 e0       	ldi	r20, 0x01	; 1
     7ee:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     7f2:	86 e0       	ldi	r24, 0x06	; 6
     7f4:	61 e0       	ldi	r22, 0x01	; 1
     7f6:	41 e0       	ldi	r20, 0x01	; 1
     7f8:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
     7fc:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7fe:	86 e0       	ldi	r24, 0x06	; 6
     800:	62 e0       	ldi	r22, 0x02	; 2
     802:	41 e0       	ldi	r20, 0x01	; 1
     804:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     808:	86 e0       	ldi	r24, 0x06	; 6
     80a:	61 e0       	ldi	r22, 0x01	; 1
     80c:	41 e0       	ldi	r20, 0x01	; 1
     80e:	0e 94 f5 02 	call	0x5ea	; 0x5ea <nRF24L01P_ReadModifyWrite>
     812:	08 95       	ret

00000814 <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     814:	e0 91 9a 06 	lds	r30, 0x069A
     818:	f0 91 9b 06 	lds	r31, 0x069B
     81c:	83 83       	std	Z+3, r24	; 0x03
}
     81e:	08 95       	ret

00000820 <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     820:	e0 91 9a 06 	lds	r30, 0x069A
     824:	f0 91 9b 06 	lds	r31, 0x069B
     828:	84 83       	std	Z+4, r24	; 0x04
}
     82a:	08 95       	ret

0000082c <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     82c:	e0 91 9a 06 	lds	r30, 0x069A
     830:	f0 91 9b 06 	lds	r31, 0x069B
     834:	96 83       	std	Z+6, r25	; 0x06
     836:	85 83       	std	Z+5, r24	; 0x05
}
     838:	08 95       	ret

0000083a <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     83a:	e0 91 9a 06 	lds	r30, 0x069A
     83e:	f0 91 9b 06 	lds	r31, 0x069B
     842:	93 87       	std	Z+11, r25	; 0x0b
     844:	82 87       	std	Z+10, r24	; 0x0a
}
     846:	08 95       	ret

00000848 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     848:	e0 91 9a 06 	lds	r30, 0x069A
     84c:	f0 91 9b 06 	lds	r31, 0x069B
     850:	80 81       	ld	r24, Z
     852:	88 23       	and	r24, r24
     854:	21 f0       	breq	.+8      	; 0x85e <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     856:	0e 94 af 02 	call	0x55e	; 0x55e <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     85a:	0e 94 4e 01 	call	0x29c	; 0x29c <nRF24L01P_Disable>
     85e:	08 95       	ret

00000860 <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     860:	e0 91 9a 06 	lds	r30, 0x069A
     864:	f0 91 9b 06 	lds	r31, 0x069B
     868:	80 81       	ld	r24, Z
     86a:	88 23       	and	r24, r24
     86c:	21 f4       	brne	.+8      	; 0x876 <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     86e:	0e 94 47 01 	call	0x28e	; 0x28e <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     872:	0e 94 dd 02 	call	0x5ba	; 0x5ba <nRF24L01P_Set_Mode_Rx>
     876:	08 95       	ret

00000878 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     878:	0f 93       	push	r16
     87a:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     87c:	0e 94 f6 00 	call	0x1ec	; 0x1ec <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     880:	0e 94 47 01 	call	0x28e	; 0x28e <nRF24L01P_Enable>
  //Default config: Channel 2, 250kbps, 0dBm, 32byte max data
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     884:	e0 91 9a 06 	lds	r30, 0x069A
     888:	f0 91 9b 06 	lds	r31, 0x069B
     88c:	11 82       	std	Z+1, r1	; 0x01
     88e:	31 96       	adiw	r30, 0x01	; 1
     890:	80 e0       	ldi	r24, 0x00	; 0
     892:	60 e0       	ldi	r22, 0x00	; 0
     894:	af 01       	movw	r20, r30
     896:	21 e0       	ldi	r18, 0x01	; 1
     898:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     89c:	e0 91 9a 06 	lds	r30, 0x069A
     8a0:	f0 91 9b 06 	lds	r31, 0x069B
     8a4:	11 82       	std	Z+1, r1	; 0x01
     8a6:	31 96       	adiw	r30, 0x01	; 1
     8a8:	81 e0       	ldi	r24, 0x01	; 1
     8aa:	60 e0       	ldi	r22, 0x00	; 0
     8ac:	af 01       	movw	r20, r30
     8ae:	21 e0       	ldi	r18, 0x01	; 1
     8b0:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     8b4:	e0 91 9a 06 	lds	r30, 0x069A
     8b8:	f0 91 9b 06 	lds	r31, 0x069B
     8bc:	83 e0       	ldi	r24, 0x03	; 3
     8be:	81 83       	std	Z+1, r24	; 0x01
     8c0:	31 96       	adiw	r30, 0x01	; 1
     8c2:	82 e0       	ldi	r24, 0x02	; 2
     8c4:	60 e0       	ldi	r22, 0x00	; 0
     8c6:	af 01       	movw	r20, r30
     8c8:	21 e0       	ldi	r18, 0x01	; 1
     8ca:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     8ce:	e0 91 9a 06 	lds	r30, 0x069A
     8d2:	f0 91 9b 06 	lds	r31, 0x069B
     8d6:	81 e0       	ldi	r24, 0x01	; 1
     8d8:	81 83       	std	Z+1, r24	; 0x01
     8da:	31 96       	adiw	r30, 0x01	; 1
     8dc:	83 e0       	ldi	r24, 0x03	; 3
     8de:	60 e0       	ldi	r22, 0x00	; 0
     8e0:	af 01       	movw	r20, r30
     8e2:	21 e0       	ldi	r18, 0x01	; 1
     8e4:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     8e8:	e0 91 9a 06 	lds	r30, 0x069A
     8ec:	f0 91 9b 06 	lds	r31, 0x069B
     8f0:	11 82       	std	Z+1, r1	; 0x01
     8f2:	31 96       	adiw	r30, 0x01	; 1
     8f4:	84 e0       	ldi	r24, 0x04	; 4
     8f6:	60 e0       	ldi	r22, 0x00	; 0
     8f8:	af 01       	movw	r20, r30
     8fa:	21 e0       	ldi	r18, 0x01	; 1
     8fc:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     900:	e0 91 9a 06 	lds	r30, 0x069A
     904:	f0 91 9b 06 	lds	r31, 0x069B
     908:	82 e0       	ldi	r24, 0x02	; 2
     90a:	81 83       	std	Z+1, r24	; 0x01
     90c:	31 96       	adiw	r30, 0x01	; 1
     90e:	85 e0       	ldi	r24, 0x05	; 5
     910:	60 e0       	ldi	r22, 0x00	; 0
     912:	af 01       	movw	r20, r30
     914:	21 e0       	ldi	r18, 0x01	; 1
     916:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     91a:	e0 91 9a 06 	lds	r30, 0x069A
     91e:	f0 91 9b 06 	lds	r31, 0x069B
     922:	86 e2       	ldi	r24, 0x26	; 38
     924:	81 83       	std	Z+1, r24	; 0x01
     926:	31 96       	adiw	r30, 0x01	; 1
     928:	86 e0       	ldi	r24, 0x06	; 6
     92a:	60 e0       	ldi	r22, 0x00	; 0
     92c:	af 01       	movw	r20, r30
     92e:	21 e0       	ldi	r18, 0x01	; 1
     930:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     934:	e0 91 9a 06 	lds	r30, 0x069A
     938:	f0 91 9b 06 	lds	r31, 0x069B
     93c:	80 e7       	ldi	r24, 0x70	; 112
     93e:	81 83       	std	Z+1, r24	; 0x01
     940:	31 96       	adiw	r30, 0x01	; 1
     942:	87 e0       	ldi	r24, 0x07	; 7
     944:	60 e0       	ldi	r22, 0x00	; 0
     946:	af 01       	movw	r20, r30
     948:	21 e0       	ldi	r18, 0x01	; 1
     94a:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     94e:	e0 91 9a 06 	lds	r30, 0x069A
     952:	f0 91 9b 06 	lds	r31, 0x069B
     956:	10 e2       	ldi	r17, 0x20	; 32
     958:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	81 e1       	ldi	r24, 0x11	; 17
     95e:	60 e0       	ldi	r22, 0x00	; 0
     960:	af 01       	movw	r20, r30
     962:	21 e0       	ldi	r18, 0x01	; 1
     964:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     968:	e0 91 9a 06 	lds	r30, 0x069A
     96c:	f0 91 9b 06 	lds	r31, 0x069B
     970:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     972:	31 96       	adiw	r30, 0x01	; 1
     974:	82 e1       	ldi	r24, 0x12	; 18
     976:	60 e0       	ldi	r22, 0x00	; 0
     978:	af 01       	movw	r20, r30
     97a:	21 e0       	ldi	r18, 0x01	; 1
     97c:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     980:	e0 91 9a 06 	lds	r30, 0x069A
     984:	f0 91 9b 06 	lds	r31, 0x069B
     988:	11 82       	std	Z+1, r1	; 0x01
     98a:	31 96       	adiw	r30, 0x01	; 1
     98c:	8c e1       	ldi	r24, 0x1C	; 28
     98e:	60 e0       	ldi	r22, 0x00	; 0
     990:	af 01       	movw	r20, r30
     992:	21 e0       	ldi	r18, 0x01	; 1
     994:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     998:	e0 91 9a 06 	lds	r30, 0x069A
     99c:	f0 91 9b 06 	lds	r31, 0x069B
     9a0:	11 82       	std	Z+1, r1	; 0x01
     9a2:	31 96       	adiw	r30, 0x01	; 1
     9a4:	8d e1       	ldi	r24, 0x1D	; 29
     9a6:	60 e0       	ldi	r22, 0x00	; 0
     9a8:	af 01       	movw	r20, r30
     9aa:	21 e0       	ldi	r18, 0x01	; 1
     9ac:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     9b0:	00 e0       	ldi	r16, 0x00	; 0
     9b2:	11 e0       	ldi	r17, 0x01	; 1
     9b4:	80 e1       	ldi	r24, 0x10	; 16
     9b6:	60 e0       	ldi	r22, 0x00	; 0
     9b8:	a8 01       	movw	r20, r16
     9ba:	25 e0       	ldi	r18, 0x05	; 5
     9bc:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     9c0:	8a e0       	ldi	r24, 0x0A	; 10
     9c2:	60 e0       	ldi	r22, 0x00	; 0
     9c4:	a8 01       	movw	r20, r16
     9c6:	25 e0       	ldi	r18, 0x05	; 5
     9c8:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     9cc:	8b e0       	ldi	r24, 0x0B	; 11
     9ce:	60 e0       	ldi	r22, 0x00	; 0
     9d0:	46 e0       	ldi	r20, 0x06	; 6
     9d2:	51 e0       	ldi	r21, 0x01	; 1
     9d4:	25 e0       	ldi	r18, 0x05	; 5
     9d6:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     9da:	8c e0       	ldi	r24, 0x0C	; 12
     9dc:	60 e0       	ldi	r22, 0x00	; 0
     9de:	4c e0       	ldi	r20, 0x0C	; 12
     9e0:	51 e0       	ldi	r21, 0x01	; 1
     9e2:	25 e0       	ldi	r18, 0x05	; 5
     9e4:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     9e8:	8d e0       	ldi	r24, 0x0D	; 13
     9ea:	60 e0       	ldi	r22, 0x00	; 0
     9ec:	42 e1       	ldi	r20, 0x12	; 18
     9ee:	51 e0       	ldi	r21, 0x01	; 1
     9f0:	25 e0       	ldi	r18, 0x05	; 5
     9f2:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     9f6:	8e e0       	ldi	r24, 0x0E	; 14
     9f8:	60 e0       	ldi	r22, 0x00	; 0
     9fa:	48 e1       	ldi	r20, 0x18	; 24
     9fc:	51 e0       	ldi	r21, 0x01	; 1
     9fe:	25 e0       	ldi	r18, 0x05	; 5
     a00:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     a04:	8f e0       	ldi	r24, 0x0F	; 15
     a06:	60 e0       	ldi	r22, 0x00	; 0
     a08:	4e e1       	ldi	r20, 0x1E	; 30
     a0a:	51 e0       	ldi	r21, 0x01	; 1
     a0c:	25 e0       	ldi	r18, 0x05	; 5
     a0e:	0e 94 ce 01 	call	0x39c	; 0x39c <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     a12:	e0 91 9a 06 	lds	r30, 0x069A
     a16:	f0 91 9b 06 	lds	r31, 0x069B
     a1a:	80 e2       	ldi	r24, 0x20	; 32
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	96 83       	std	Z+6, r25	; 0x06
     a20:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     a22:	0e 94 24 04 	call	0x848	; 0x848 <nRF24L01P_Deep_Sleep>
}
     a26:	1f 91       	pop	r17
     a28:	0f 91       	pop	r16
     a2a:	08 95       	ret

00000a2c <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     a2c:	ff 92       	push	r15
     a2e:	0f 93       	push	r16
     a30:	1f 93       	push	r17
     a32:	8c 01       	movw	r16, r24
     a34:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a36:	e0 91 9a 06 	lds	r30, 0x069A
     a3a:	f0 91 9b 06 	lds	r31, 0x069B
     a3e:	11 8a       	std	Z+17, r1	; 0x11
     a40:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     a42:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     a44:	0e 94 c3 02 	call	0x586	; 0x586 <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_PACKET_LEN-5]=nRF24L01P->Address.Own;
     a48:	e0 91 9a 06 	lds	r30, 0x069A
     a4c:	f0 91 9b 06 	lds	r31, 0x069B
     a50:	83 81       	ldd	r24, Z+3	; 0x03
     a52:	f8 01       	movw	r30, r16
     a54:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_PACKET_LEN-4]=nRF24L01P->Address.Dest;
     a56:	e0 91 9a 06 	lds	r30, 0x069A
     a5a:	f0 91 9b 06 	lds	r31, 0x069B
     a5e:	84 81       	ldd	r24, Z+4	; 0x04
     a60:	f8 01       	movw	r30, r16
     a62:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_PACKET_LEN-3]=len;
     a64:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     a66:	c8 01       	movw	r24, r16
     a68:	6e e1       	ldi	r22, 0x1E	; 30
     a6a:	0e 94 b6 01 	call	0x36c	; 0x36c <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_PACKET_LEN-2]=(temp >> 8);
     a6e:	f8 01       	movw	r30, r16
     a70:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0xFF);
     a72:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     a74:	c8 01       	movw	r24, r16
     a76:	0e 94 18 02 	call	0x430	; 0x430 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     a7a:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_PACKET_LEN-2]=(temp >> 8);
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     a7c:	0e 94 44 02 	call	0x488	; 0x488 <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     a80:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     a82:	1f 91       	pop	r17
     a84:	0f 91       	pop	r16
     a86:	ff 90       	pop	r15
     a88:	08 95       	ret

00000a8a <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     a8a:	df 92       	push	r13
     a8c:	ef 92       	push	r14
     a8e:	ff 92       	push	r15
     a90:	0f 93       	push	r16
     a92:	1f 93       	push	r17
     a94:	cf 93       	push	r28
     a96:	df 93       	push	r29
     a98:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a9a:	e0 91 9a 06 	lds	r30, 0x069A
     a9e:	f0 91 9b 06 	lds	r31, 0x069B
     aa2:	11 8a       	std	Z+17, r1	; 0x11
     aa4:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     aa6:	12 8a       	std	Z+18, r1	; 0x12


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     aa8:	10 86       	std	Z+8, r1	; 0x08
     aaa:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     aac:	0e 94 dd 02 	call	0x5ba	; 0x5ba <nRF24L01P_Set_Mode_Rx>
     ab0:	75 e8       	ldi	r23, 0x85	; 133
     ab2:	d7 2e       	mov	r13, r23
     ab4:	23 c0       	rjmp	.+70     	; 0xafc <nRF24L01P_Recieve_Basic+0x72>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     ab6:	0e 94 75 02 	call	0x4ea	; 0x4ea <nRF24L01P_Receive_Buffer_Not_Empty>
     aba:	88 23       	and	r24, r24
     abc:	99 f0       	breq	.+38     	; 0xae4 <nRF24L01P_Recieve_Basic+0x5a>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     abe:	c7 01       	movw	r24, r14
     ac0:	0e 94 67 02 	call	0x4ce	; 0x4ce <nRF24L01P_Read_Data_From_Receive_Buffer>
	  uint16_t rec_crc=buf[nRF24L01P_PACKET_LEN-2];
	  rec_crc<<=8;
     ac4:	f7 01       	movw	r30, r14
     ac6:	d6 8d       	ldd	r29, Z+30	; 0x1e
     ac8:	c0 e0       	ldi	r28, 0x00	; 0
	  rec_crc|=buf[nRF24L01P_PACKET_LEN-1];
     aca:	07 8d       	ldd	r16, Z+31	; 0x1f
     acc:	10 e0       	ldi	r17, 0x00	; 0
     ace:	0c 2b       	or	r16, r28
     ad0:	1d 2b       	or	r17, r29
      uint16_t calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_PACKET_LEN-2);
     ad2:	c7 01       	movw	r24, r14
     ad4:	6e e1       	ldi	r22, 0x1E	; 30
     ad6:	0e 94 b6 01 	call	0x36c	; 0x36c <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     ada:	08 17       	cp	r16, r24
     adc:	19 07       	cpc	r17, r25
     ade:	11 f4       	brne	.+4      	; 0xae4 <nRF24L01P_Recieve_Basic+0x5a>
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	18 c0       	rjmp	.+48     	; 0xb14 <nRF24L01P_Recieve_Basic+0x8a>
     ae4:	8d 2d       	mov	r24, r13
     ae6:	8a 95       	dec	r24
     ae8:	f1 f7       	brne	.-4      	; 0xae6 <nRF24L01P_Recieve_Basic+0x5c>
		sts=1;
		break;
	  }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     aea:	e0 91 9a 06 	lds	r30, 0x069A
     aee:	f0 91 9b 06 	lds	r31, 0x069B
     af2:	87 81       	ldd	r24, Z+7	; 0x07
     af4:	90 85       	ldd	r25, Z+8	; 0x08
     af6:	01 96       	adiw	r24, 0x01	; 1
     af8:	90 87       	std	Z+8, r25	; 0x08
     afa:	87 83       	std	Z+7, r24	; 0x07
uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     afc:	e0 91 9a 06 	lds	r30, 0x069A
     b00:	f0 91 9b 06 	lds	r31, 0x069B
     b04:	27 81       	ldd	r18, Z+7	; 0x07
     b06:	30 85       	ldd	r19, Z+8	; 0x08
     b08:	85 81       	ldd	r24, Z+5	; 0x05
     b0a:	96 81       	ldd	r25, Z+6	; 0x06
     b0c:	28 17       	cp	r18, r24
     b0e:	39 07       	cpc	r19, r25
     b10:	90 f2       	brcs	.-92     	; 0xab6 <nRF24L01P_Recieve_Basic+0x2c>
     b12:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     b14:	df 91       	pop	r29
     b16:	cf 91       	pop	r28
     b18:	1f 91       	pop	r17
     b1a:	0f 91       	pop	r16
     b1c:	ff 90       	pop	r15
     b1e:	ef 90       	pop	r14
     b20:	df 90       	pop	r13
     b22:	08 95       	ret

00000b24 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     b24:	cf 93       	push	r28
     b26:	df 93       	push	r29
     b28:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     b2a:	e0 91 9a 06 	lds	r30, 0x069A
     b2e:	f0 91 9b 06 	lds	r31, 0x069B
     b32:	87 85       	ldd	r24, Z+15	; 0x0f
     b34:	88 23       	and	r24, r24
     b36:	19 f0       	breq	.+6      	; 0xb3e <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     b38:	81 e0       	ldi	r24, 0x01	; 1
     b3a:	8a 8f       	std	Y+26, r24	; 0x1a
     b3c:	01 c0       	rjmp	.+2      	; 0xb40 <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     b3e:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     b40:	ce 01       	movw	r24, r28
     b42:	0e 94 16 05 	call	0xa2c	; 0xa2c <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     b46:	ce 01       	movw	r24, r28
     b48:	0e 94 45 05 	call	0xa8a	; 0xa8a <nRF24L01P_Recieve_Basic>
     b4c:	81 11       	cpse	r24, r1
     b4e:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     b50:	df 91       	pop	r29
     b52:	cf 91       	pop	r28
     b54:	08 95       	ret

00000b56 <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     b56:	cf 93       	push	r28
     b58:	df 93       	push	r29
     b5a:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     b5c:	0e 94 45 05 	call	0xa8a	; 0xa8a <nRF24L01P_Recieve_Basic>
     b60:	88 23       	and	r24, r24
     b62:	b9 f0       	breq	.+46     	; 0xb92 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     b64:	8a 8d       	ldd	r24, Y+26	; 0x1a
     b66:	81 30       	cpi	r24, 0x01	; 1
     b68:	a1 f4       	brne	.+40     	; 0xb92 <nRF24L01P_Recieve_With_ACK+0x3c>
     b6a:	e0 91 9a 06 	lds	r30, 0x069A
     b6e:	f0 91 9b 06 	lds	r31, 0x069B
     b72:	93 81       	ldd	r25, Z+3	; 0x03
     b74:	8c 8d       	ldd	r24, Y+28	; 0x1c
     b76:	98 17       	cp	r25, r24
     b78:	61 f4       	brne	.+24     	; 0xb92 <nRF24L01P_Recieve_With_ACK+0x3c>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     b7a:	84 ef       	ldi	r24, 0xF4	; 244
     b7c:	91 e0       	ldi	r25, 0x01	; 1
     b7e:	01 97       	sbiw	r24, 0x01	; 1
     b80:	f1 f7       	brne	.-4      	; 0xb7e <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     b82:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b84:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     b86:	ce 01       	movw	r24, r28
     b88:	62 e0       	ldi	r22, 0x02	; 2
     b8a:	0e 94 16 05 	call	0xa2c	; 0xa2c <nRF24L01P_Transmit_Basic>
     b8e:	81 e0       	ldi	r24, 0x01	; 1
     b90:	01 c0       	rjmp	.+2      	; 0xb94 <nRF24L01P_Recieve_With_ACK+0x3e>
     b92:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     b94:	df 91       	pop	r29
     b96:	cf 91       	pop	r28
     b98:	08 95       	ret

00000b9a <Peripherals_ADC_Init>:
  .V3V3Sense  = 0
};


void Peripherals_ADC_Init(void){
  if( !(ADCSRA & (1<<ADEN)) ){
     b9a:	80 91 7a 00 	lds	r24, 0x007A
     b9e:	87 fd       	sbrc	r24, 7
     ba0:	0f c0       	rjmp	.+30     	; 0xbc0 <Peripherals_ADC_Init+0x26>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     ba2:	8f ec       	ldi	r24, 0xCF	; 207
     ba4:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     ba8:	86 e0       	ldi	r24, 0x06	; 6
     baa:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     bae:	80 91 7a 00 	lds	r24, 0x007A
     bb2:	80 6c       	ori	r24, 0xC0	; 192
     bb4:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     bb8:	80 91 7a 00 	lds	r24, 0x007A
     bbc:	84 ff       	sbrs	r24, 4
     bbe:	fc cf       	rjmp	.-8      	; 0xbb8 <Peripherals_ADC_Init+0x1e>
     bc0:	08 95       	ret

00000bc2 <Peripherals_ADC_Sample>:
      //add timeout management
    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     bc2:	df 92       	push	r13
     bc4:	ef 92       	push	r14
     bc6:	ff 92       	push	r15
     bc8:	0f 93       	push	r16
     bca:	1f 93       	push	r17
     bcc:	18 2f       	mov	r17, r24
     bce:	d6 2e       	mov	r13, r22
  uint8_t  temp;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     bd0:	0e 94 cd 05 	call	0xb9a	; 0xb9a <Peripherals_ADC_Init>
  temp  = ADMUX;
     bd4:	80 91 7c 00 	lds	r24, 0x007C
  temp &= 0xF0;
     bd8:	80 7f       	andi	r24, 0xF0	; 240
  temp |= channel;
     bda:	81 2b       	or	r24, r17
  ADMUX = temp;
     bdc:	80 93 7c 00 	sts	0x007C, r24
     be0:	84 ef       	ldi	r24, 0xF4	; 244
     be2:	91 e0       	ldi	r25, 0x01	; 1
     be4:	01 97       	sbiw	r24, 0x01	; 1
     be6:	f1 f7       	brne	.-4      	; 0xbe4 <Peripherals_ADC_Sample+0x22>
     be8:	ee 24       	eor	r14, r14
     bea:	ff 24       	eor	r15, r15
     bec:	87 01       	movw	r16, r14
     bee:	20 e0       	ldi	r18, 0x00	; 0
     bf0:	14 c0       	rjmp	.+40     	; 0xc1a <Peripherals_ADC_Sample+0x58>
  _delay_us(500);
  for(uint8_t i=0; i<nsamples; i++){
    ADCSRA |= (1<<ADSC);
     bf2:	80 91 7a 00 	lds	r24, 0x007A
     bf6:	80 64       	ori	r24, 0x40	; 64
     bf8:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     bfc:	80 91 7a 00 	lds	r24, 0x007A
     c00:	84 ff       	sbrs	r24, 4
     c02:	fc cf       	rjmp	.-8      	; 0xbfc <Peripherals_ADC_Sample+0x3a>
      //add timeout management
    }
    val += ADCW;
     c04:	80 91 78 00 	lds	r24, 0x0078
     c08:	90 91 79 00 	lds	r25, 0x0079
     c0c:	a0 e0       	ldi	r26, 0x00	; 0
     c0e:	b0 e0       	ldi	r27, 0x00	; 0
     c10:	e8 0e       	add	r14, r24
     c12:	f9 1e       	adc	r15, r25
     c14:	0a 1f       	adc	r16, r26
     c16:	1b 1f       	adc	r17, r27
  temp  = ADMUX;
  temp &= 0xF0;
  temp |= channel;
  ADMUX = temp;
  _delay_us(500);
  for(uint8_t i=0; i<nsamples; i++){
     c18:	2f 5f       	subi	r18, 0xFF	; 255
     c1a:	2d 15       	cp	r18, r13
     c1c:	50 f3       	brcs	.-44     	; 0xbf2 <Peripherals_ADC_Sample+0x30>
     c1e:	2d 2d       	mov	r18, r13
     c20:	30 e0       	ldi	r19, 0x00	; 0
     c22:	40 e0       	ldi	r20, 0x00	; 0
     c24:	50 e0       	ldi	r21, 0x00	; 0
     c26:	c8 01       	movw	r24, r16
     c28:	b7 01       	movw	r22, r14
     c2a:	0e 94 00 0f 	call	0x1e00	; 0x1e00 <__udivmodsi4>
     c2e:	c9 01       	movw	r24, r18
    }
    val += ADCW;
  }
  val /= nsamples;
  return (uint16_t)val;
}
     c30:	1f 91       	pop	r17
     c32:	0f 91       	pop	r16
     c34:	ff 90       	pop	r15
     c36:	ef 90       	pop	r14
     c38:	df 90       	pop	r13
     c3a:	08 95       	ret

00000c3c <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense is active
  Peripherals.Status |= (1<<0);
     c3c:	80 91 24 01 	lds	r24, 0x0124
     c40:	81 60       	ori	r24, 0x01	; 1
     c42:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     c46:	5a 9a       	sbi	0x0b, 2	; 11
  //Sample ADC
  Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     c48:	86 e0       	ldi	r24, 0x06	; 6
     c4a:	64 e0       	ldi	r22, 0x04	; 4
     c4c:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <Peripherals_ADC_Sample>
     c50:	90 93 26 01 	sts	0x0126, r25
     c54:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     c58:	5a 98       	cbi	0x0b, 2	; 11
  Peripherals.Status &=~(1<<0);
     c5a:	80 91 24 01 	lds	r24, 0x0124
     c5e:	8e 7f       	andi	r24, 0xFE	; 254
     c60:	80 93 24 01 	sts	0x0124, r24
}
     c64:	08 95       	ret

00000c66 <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     c66:	80 91 25 01 	lds	r24, 0x0125
     c6a:	90 91 26 01 	lds	r25, 0x0126
     c6e:	08 95       	ret

00000c70 <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     c70:	80 e0       	ldi	r24, 0x00	; 0
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	08 95       	ret

00000c76 <Peripherals_Digital_RH_Get>:
int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
}

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     c76:	0e 94 f2 08 	call	0x11e4	; 0x11e4 <Sensors_HDC1080_RH_Get>
     c7a:	08 95       	ret

00000c7c <Peripherals_Digital_Temp_Get>:
int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}

int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
     c7c:	0e 94 ed 08 	call	0x11da	; 0x11da <Sensors_HDC1080_Temp_Get>
}
     c80:	08 95       	ret

00000c82 <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     c82:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c84:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c86:	56 9a       	sbi	0x0a, 6	; 10
    
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     c88:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     c8a:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     c8c:	5f 9a       	sbi	0x0b, 7	; 11
}
     c8e:	08 95       	ret

00000c90 <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     c90:	81 30       	cpi	r24, 0x01	; 1
     c92:	11 f4       	brne	.+4      	; 0xc98 <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     c94:	5d 98       	cbi	0x0b, 5	; 11
     c96:	01 c0       	rjmp	.+2      	; 0xc9a <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     c98:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     c9a:	61 30       	cpi	r22, 0x01	; 1
     c9c:	11 f4       	brne	.+4      	; 0xca2 <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     c9e:	5e 98       	cbi	0x0b, 6	; 11
     ca0:	01 c0       	rjmp	.+2      	; 0xca4 <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     ca2:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     ca4:	41 30       	cpi	r20, 0x01	; 1
     ca6:	11 f4       	brne	.+4      	; 0xcac <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     ca8:	5f 98       	cbi	0x0b, 7	; 11
     caa:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     cac:	5f 9a       	sbi	0x0b, 7	; 11
     cae:	08 95       	ret

00000cb0 <Sensors_HDC1080_Struct_Init>:
}hdc1080_t;

hdc1080_t HDC1080;

void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     cb0:	10 92 9c 06 	sts	0x069C, r1
    HDC1080.Address = 0;
     cb4:	10 92 a0 06 	sts	0x06A0, r1
    HDC1080.LoopCnt = 0;
     cb8:	10 92 a2 06 	sts	0x06A2, r1
     cbc:	10 92 a1 06 	sts	0x06A1, r1
    HDC1080.Temp = 0;
     cc0:	10 92 a4 06 	sts	0x06A4, r1
     cc4:	10 92 a3 06 	sts	0x06A3, r1
    HDC1080.RH = 0;
     cc8:	10 92 a6 06 	sts	0x06A6, r1
     ccc:	10 92 a5 06 	sts	0x06A5, r1
    HDC1080.TimeoutError = 0;
     cd0:	10 92 a7 06 	sts	0x06A7, r1
    HDC1080.Error = 0;
     cd4:	10 92 a8 06 	sts	0x06A8, r1
    HDC1080.StickyError = 0;
     cd8:	10 92 a9 06 	sts	0x06A9, r1
}
     cdc:	08 95       	ret

00000cde <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     cde:	0e 94 58 06 	call	0xcb0	; 0xcb0 <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS
    //Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_BP);
     ce2:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_BP);
     ce4:	53 9a       	sbi	0x0a, 3	; 10
    
    //SCL as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_BP);
     ce6:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     ce8:	3d 98       	cbi	0x07, 5	; 7

    //SDA as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_BP);
     cea:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     cec:	3c 98       	cbi	0x07, 4	; 7
}
     cee:	08 95       	ret

00000cf0 <Sensors_I2C_SCL_State_Set>:

void Sensors_I2C_SCL_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     cf0:	81 30       	cpi	r24, 0x01	; 1
     cf2:	21 f4       	brne	.+8      	; 0xcfc <Sensors_I2C_SCL_State_Set+0xc>
        SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     cf4:	3d 98       	cbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_HIGH;
     cf6:	80 93 9e 06 	sts	0x069E, r24
     cfa:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     cfc:	88 23       	and	r24, r24
     cfe:	19 f4       	brne	.+6      	; 0xd06 <Sensors_I2C_SCL_State_Set+0x16>
        SENSORS_HDC1080_SCL_DDR  |=  (1<<SENSORS_HDC1080_SCL_BP);
     d00:	3d 9a       	sbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_LOW;
     d02:	10 92 9e 06 	sts	0x069E, r1
     d06:	08 95       	ret

00000d08 <Sensors_I2C_SDA_State_Set>:
    }
}

void Sensors_I2C_SDA_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     d08:	81 30       	cpi	r24, 0x01	; 1
     d0a:	21 f4       	brne	.+8      	; 0xd14 <Sensors_I2C_SDA_State_Set+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     d0c:	3c 98       	cbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_HIGH;
     d0e:	80 93 9f 06 	sts	0x069F, r24
     d12:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     d14:	88 23       	and	r24, r24
     d16:	19 f4       	brne	.+6      	; 0xd1e <Sensors_I2C_SDA_State_Set+0x16>
        SENSORS_HDC1080_SDA_DDR  |=  (1<<SENSORS_HDC1080_SDA_BP);
     d18:	3c 9a       	sbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_LOW;
     d1a:	10 92 9f 06 	sts	0x069F, r1
     d1e:	08 95       	ret

00000d20 <Sensors_I2C_SDA_State_Get>:
    }
}

uint8_t Sensors_I2C_SDA_State_Get(void){
    if(SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)){
     d20:	3c 9b       	sbis	0x07, 4	; 7
     d22:	04 c0       	rjmp	.+8      	; 0xd2c <Sensors_I2C_SDA_State_Get+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     d24:	3c 98       	cbi	0x07, 4	; 7
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     d26:	86 e0       	ldi	r24, 0x06	; 6
     d28:	8a 95       	dec	r24
     d2a:	f1 f7       	brne	.-4      	; 0xd28 <Sensors_I2C_SDA_State_Get+0x8>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
    if(SENSORS_HDC1080_SDA_PIN & (1<<SENSORS_HDC1080_SDA_BP)){
     d2c:	86 b1       	in	r24, 0x06	; 6
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	24 e0       	ldi	r18, 0x04	; 4
     d32:	96 95       	lsr	r25
     d34:	87 95       	ror	r24
     d36:	2a 95       	dec	r18
     d38:	e1 f7       	brne	.-8      	; 0xd32 <Sensors_I2C_SDA_State_Get+0x12>
        return LOGIC_HIGH;
    }
    else{
        return LOGIC_LOW;
    }
}
     d3a:	81 70       	andi	r24, 0x01	; 1
     d3c:	08 95       	ret

00000d3e <Sensors_I2C_Bus_Idle>:

uint8_t Sensors_I2C_Bus_Idle(void){
    if( ((SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) && (SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP))) ){
     d3e:	3d 99       	sbic	0x07, 5	; 7
     d40:	02 c0       	rjmp	.+4      	; 0xd46 <Sensors_I2C_Bus_Idle+0x8>
     d42:	80 e0       	ldi	r24, 0x00	; 0
     d44:	08 95       	ret
     d46:	87 b1       	in	r24, 0x07	; 7
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	34 e0       	ldi	r19, 0x04	; 4
     d4c:	96 95       	lsr	r25
     d4e:	87 95       	ror	r24
     d50:	3a 95       	dec	r19
     d52:	e1 f7       	brne	.-8      	; 0xd4c <Sensors_I2C_Bus_Idle+0xe>
     d54:	81 70       	andi	r24, 0x01	; 1
        return TRUE;
    }
    return FALSE;
}
     d56:	08 95       	ret

00000d58 <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
     d58:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     d5a:	80 91 a8 06 	lds	r24, 0x06A8
     d5e:	88 23       	and	r24, r24
     d60:	c1 f4       	brne	.+48     	; 0xd92 <Sensors_HDC1080_I2C_Start+0x3a>
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     d62:	81 e0       	ldi	r24, 0x01	; 1
     d64:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     d68:	16 e0       	ldi	r17, 0x06	; 6
     d6a:	81 2f       	mov	r24, r17
     d6c:	8a 95       	dec	r24
     d6e:	f1 f7       	brne	.-4      	; 0xd6c <Sensors_HDC1080_I2C_Start+0x14>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     d70:	81 e0       	ldi	r24, 0x01	; 1
     d72:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     d76:	81 2f       	mov	r24, r17
     d78:	8a 95       	dec	r24
     d7a:	f1 f7       	brne	.-4      	; 0xd78 <Sensors_HDC1080_I2C_Start+0x20>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     d7c:	80 e0       	ldi	r24, 0x00	; 0
     d7e:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     d82:	81 2f       	mov	r24, r17
     d84:	8a 95       	dec	r24
     d86:	f1 f7       	brne	.-4      	; 0xd84 <Sensors_HDC1080_I2C_Start+0x2c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     d88:	80 e0       	ldi	r24, 0x00	; 0
     d8a:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     d8e:	1a 95       	dec	r17
     d90:	f1 f7       	brne	.-4      	; 0xd8e <Sensors_HDC1080_I2C_Start+0x36>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     d92:	1f 91       	pop	r17
     d94:	08 95       	ret

00000d96 <Sensors_HDC1080_I2C_Stop>:

void Sensors_HDC1080_I2C_Stop(void){
     d96:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     d98:	80 91 a8 06 	lds	r24, 0x06A8
     d9c:	88 23       	and	r24, r24
     d9e:	d9 f4       	brne	.+54     	; 0xdd6 <Sensors_HDC1080_I2C_Stop+0x40>
        //if SCL logic high
        if( !(SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) ){
     da0:	3d 99       	sbic	0x07, 5	; 7
     da2:	05 c0       	rjmp	.+10     	; 0xdae <Sensors_HDC1080_I2C_Stop+0x18>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     da4:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     da8:	86 e0       	ldi	r24, 0x06	; 6
     daa:	8a 95       	dec	r24
     dac:	f1 f7       	brne	.-4      	; 0xdaa <Sensors_HDC1080_I2C_Stop+0x14>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
        //if SDA logic high
        if( !(SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) ){
     dae:	3c 99       	sbic	0x07, 4	; 7
     db0:	06 c0       	rjmp	.+12     	; 0xdbe <Sensors_HDC1080_I2C_Stop+0x28>
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     db2:	80 e0       	ldi	r24, 0x00	; 0
     db4:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     db8:	86 e0       	ldi	r24, 0x06	; 6
     dba:	8a 95       	dec	r24
     dbc:	f1 f7       	brne	.-4      	; 0xdba <Sensors_HDC1080_I2C_Stop+0x24>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     dc4:	16 e0       	ldi	r17, 0x06	; 6
     dc6:	81 2f       	mov	r24, r17
     dc8:	8a 95       	dec	r24
     dca:	f1 f7       	brne	.-4      	; 0xdc8 <Sensors_HDC1080_I2C_Stop+0x32>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     dcc:	81 e0       	ldi	r24, 0x01	; 1
     dce:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     dd2:	1a 95       	dec	r17
     dd4:	f1 f7       	brne	.-4      	; 0xdd2 <Sensors_HDC1080_I2C_Stop+0x3c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     dd6:	1f 91       	pop	r17
     dd8:	08 95       	ret

00000dda <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error>:

void Sensors_HDC1080_I2C_Forced_Stop_Clear_Error(void){
     dda:	1f 93       	push	r17
    if(HDC1080.Error != 0){
     ddc:	80 91 a8 06 	lds	r24, 0x06A8
     de0:	88 23       	and	r24, r24
     de2:	09 f1       	breq	.+66     	; 0xe26 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x4c>
        if ( Sensors_I2C_Bus_Idle() == FALSE ){
     de4:	0e 94 9f 06 	call	0xd3e	; 0xd3e <Sensors_I2C_Bus_Idle>
     de8:	88 23       	and	r24, r24
     dea:	b9 f4       	brne	.+46     	; 0xe1a <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x40>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     dec:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     df0:	16 e0       	ldi	r17, 0x06	; 6
     df2:	81 2f       	mov	r24, r17
     df4:	8a 95       	dec	r24
     df6:	f1 f7       	brne	.-4      	; 0xdf4 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x1a>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     df8:	80 e0       	ldi	r24, 0x00	; 0
     dfa:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     dfe:	81 2f       	mov	r24, r17
     e00:	8a 95       	dec	r24
     e02:	f1 f7       	brne	.-4      	; 0xe00 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x26>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     e04:	81 e0       	ldi	r24, 0x01	; 1
     e06:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     e0a:	81 2f       	mov	r24, r17
     e0c:	8a 95       	dec	r24
     e0e:	f1 f7       	brne	.-4      	; 0xe0c <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     e16:	1a 95       	dec	r17
     e18:	f1 f7       	brne	.-4      	; 0xe16 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x3c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
        HDC1080.StickyError = HDC1080.Error;
     e1a:	80 91 a8 06 	lds	r24, 0x06A8
     e1e:	80 93 a9 06 	sts	0x06A9, r24
        HDC1080.Error = 0;
     e22:	10 92 a8 06 	sts	0x06A8, r1
    }
}
     e26:	1f 91       	pop	r17
     e28:	08 95       	ret

00000e2a <Sensors_HDC1080_I2C_Send>:

void Sensors_HDC1080_I2C_Send(uint8_t addr){
     e2a:	ff 92       	push	r15
     e2c:	0f 93       	push	r16
     e2e:	1f 93       	push	r17
     e30:	08 2f       	mov	r16, r24
    if(HDC1080.Error == 0){
     e32:	80 91 a8 06 	lds	r24, 0x06A8
     e36:	88 23       	and	r24, r24
     e38:	f1 f4       	brne	.+60     	; 0xe76 <Sensors_HDC1080_I2C_Send+0x4c>
     e3a:	10 e0       	ldi	r17, 0x00	; 0
     e3c:	46 e0       	ldi	r20, 0x06	; 6
     e3e:	f4 2e       	mov	r15, r20
        for(uint8_t i=0;i<8;i++){
            if(addr & 0x80){
     e40:	07 ff       	sbrs	r16, 7
     e42:	02 c0       	rjmp	.+4      	; 0xe48 <Sensors_HDC1080_I2C_Send+0x1e>
                Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     e44:	81 e0       	ldi	r24, 0x01	; 1
     e46:	01 c0       	rjmp	.+2      	; 0xe4a <Sensors_HDC1080_I2C_Send+0x20>
            }
            else{
                Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     e4e:	8f 2d       	mov	r24, r15
     e50:	8a 95       	dec	r24
     e52:	f1 f7       	brne	.-4      	; 0xe50 <Sensors_HDC1080_I2C_Send+0x26>
            }
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     e54:	81 e0       	ldi	r24, 0x01	; 1
     e56:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     e5a:	8f 2d       	mov	r24, r15
     e5c:	8a 95       	dec	r24
     e5e:	f1 f7       	brne	.-4      	; 0xe5c <Sensors_HDC1080_I2C_Send+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     e60:	80 e0       	ldi	r24, 0x00	; 0
     e62:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     e66:	8f 2d       	mov	r24, r15
     e68:	8a 95       	dec	r24
     e6a:	f1 f7       	brne	.-4      	; 0xe68 <Sensors_HDC1080_I2C_Send+0x3e>
    }
}

void Sensors_HDC1080_I2C_Send(uint8_t addr){
    if(HDC1080.Error == 0){
        for(uint8_t i=0;i<8;i++){
     e6c:	1f 5f       	subi	r17, 0xFF	; 255
     e6e:	18 30       	cpi	r17, 0x08	; 8
     e70:	11 f0       	breq	.+4      	; 0xe76 <Sensors_HDC1080_I2C_Send+0x4c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            addr <<= 1;
     e72:	00 0f       	add	r16, r16
     e74:	e5 cf       	rjmp	.-54     	; 0xe40 <Sensors_HDC1080_I2C_Send+0x16>
        }
    }
}
     e76:	1f 91       	pop	r17
     e78:	0f 91       	pop	r16
     e7a:	ff 90       	pop	r15
     e7c:	08 95       	ret

00000e7e <Sensors_HDC1080_I2C_Receive>:

uint8_t Sensors_HDC1080_I2C_Receive(void){
     e7e:	ff 92       	push	r15
     e80:	0f 93       	push	r16
     e82:	1f 93       	push	r17
    uint8_t val = 0;
    if(HDC1080.Error == 0){
     e84:	80 91 a8 06 	lds	r24, 0x06A8
     e88:	88 23       	and	r24, r24
     e8a:	11 f0       	breq	.+4      	; 0xe90 <Sensors_HDC1080_I2C_Receive+0x12>
     e8c:	10 e0       	ldi	r17, 0x00	; 0
     e8e:	1f c0       	rjmp	.+62     	; 0xece <Sensors_HDC1080_I2C_Receive+0x50>
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     e96:	86 e0       	ldi	r24, 0x06	; 6
     e98:	8a 95       	dec	r24
     e9a:	f1 f7       	brne	.-4      	; 0xe98 <Sensors_HDC1080_I2C_Receive+0x1a>
     e9c:	10 e0       	ldi	r17, 0x00	; 0
     e9e:	00 e0       	ldi	r16, 0x00	; 0
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i=0;i<8;i++){
            val <<= 1;
     ea0:	56 e0       	ldi	r21, 0x06	; 6
     ea2:	f5 2e       	mov	r15, r21
     ea4:	11 0f       	add	r17, r17
            if(Sensors_I2C_SDA_State_Get() == LOGIC_HIGH){
     ea6:	0e 94 90 06 	call	0xd20	; 0xd20 <Sensors_I2C_SDA_State_Get>
     eaa:	81 30       	cpi	r24, 0x01	; 1
     eac:	09 f4       	brne	.+2      	; 0xeb0 <Sensors_HDC1080_I2C_Receive+0x32>
                val |= 1;
     eae:	11 60       	ori	r17, 0x01	; 1
            }
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     eb0:	81 e0       	ldi	r24, 0x01	; 1
     eb2:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     eb6:	8f 2d       	mov	r24, r15
     eb8:	8a 95       	dec	r24
     eba:	f1 f7       	brne	.-4      	; 0xeb8 <Sensors_HDC1080_I2C_Receive+0x3a>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     ebc:	80 e0       	ldi	r24, 0x00	; 0
     ebe:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     ec2:	8f 2d       	mov	r24, r15
     ec4:	8a 95       	dec	r24
     ec6:	f1 f7       	brne	.-4      	; 0xec4 <Sensors_HDC1080_I2C_Receive+0x46>
    uint8_t val = 0;
    if(HDC1080.Error == 0){
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i=0;i<8;i++){
     ec8:	0f 5f       	subi	r16, 0xFF	; 255
     eca:	08 30       	cpi	r16, 0x08	; 8
     ecc:	59 f7       	brne	.-42     	; 0xea4 <Sensors_HDC1080_I2C_Receive+0x26>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
    return val;
}
     ece:	81 2f       	mov	r24, r17
     ed0:	1f 91       	pop	r17
     ed2:	0f 91       	pop	r16
     ed4:	ff 90       	pop	r15
     ed6:	08 95       	ret

00000ed8 <Sensors_HDC1080_I2C_Check_Ack>:

void Sensors_HDC1080_I2C_Check_Ack(void){
     ed8:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     eda:	80 91 a8 06 	lds	r24, 0x06A8
     ede:	88 23       	and	r24, r24
     ee0:	f9 f4       	brne	.+62     	; 0xf20 <Sensors_HDC1080_I2C_Check_Ack+0x48>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     ee2:	81 e0       	ldi	r24, 0x01	; 1
     ee4:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     ee8:	12 e0       	ldi	r17, 0x02	; 2
     eea:	81 2f       	mov	r24, r17
     eec:	8a 95       	dec	r24
     eee:	f1 f7       	brne	.-4      	; 0xeec <Sensors_HDC1080_I2C_Check_Ack+0x14>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     ef0:	81 e0       	ldi	r24, 0x01	; 1
     ef2:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     ef6:	1a 95       	dec	r17
     ef8:	f1 f7       	brne	.-4      	; 0xef6 <Sensors_HDC1080_I2C_Check_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        if(Sensors_I2C_SDA_State_Get() == LOGIC_LOW){
     efa:	0e 94 90 06 	call	0xd20	; 0xd20 <Sensors_I2C_SDA_State_Get>
     efe:	88 23       	and	r24, r24
     f00:	21 f4       	brne	.+8      	; 0xf0a <Sensors_HDC1080_I2C_Check_Ack+0x32>
            HDC1080.AckStatus = TRUE;
     f02:	81 e0       	ldi	r24, 0x01	; 1
     f04:	80 93 9d 06 	sts	0x069D, r24
     f08:	02 c0       	rjmp	.+4      	; 0xf0e <Sensors_HDC1080_I2C_Check_Ack+0x36>
        }
        else{
            HDC1080.AckStatus = FALSE;
     f0a:	10 92 9d 06 	sts	0x069D, r1
     f0e:	12 e0       	ldi	r17, 0x02	; 2
     f10:	81 2f       	mov	r24, r17
     f12:	8a 95       	dec	r24
     f14:	f1 f7       	brne	.-4      	; 0xf12 <Sensors_HDC1080_I2C_Check_Ack+0x3a>
        }
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f16:	80 e0       	ldi	r24, 0x00	; 0
     f18:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     f1c:	1a 95       	dec	r17
     f1e:	f1 f7       	brne	.-4      	; 0xf1c <Sensors_HDC1080_I2C_Check_Ack+0x44>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
     f20:	1f 91       	pop	r17
     f22:	08 95       	ret

00000f24 <Sensors_HDC1080_I2C_Send_Ack>:

void Sensors_HDC1080_I2C_Send_Ack(void){
     f24:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     f26:	80 91 a8 06 	lds	r24, 0x06A8
     f2a:	88 23       	and	r24, r24
     f2c:	a1 f4       	brne	.+40     	; 0xf56 <Sensors_HDC1080_I2C_Send_Ack+0x32>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f2e:	0e 94 84 06 	call	0xd08	; 0xd08 <Sensors_I2C_SDA_State_Set>
     f32:	12 e0       	ldi	r17, 0x02	; 2
     f34:	81 2f       	mov	r24, r17
     f36:	8a 95       	dec	r24
     f38:	f1 f7       	brne	.-4      	; 0xf36 <Sensors_HDC1080_I2C_Send_Ack+0x12>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     f40:	81 2f       	mov	r24, r17
     f42:	8a 95       	dec	r24
     f44:	f1 f7       	brne	.-4      	; 0xf42 <Sensors_HDC1080_I2C_Send_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f46:	81 2f       	mov	r24, r17
     f48:	8a 95       	dec	r24
     f4a:	f1 f7       	brne	.-4      	; 0xf48 <Sensors_HDC1080_I2C_Send_Ack+0x24>
     f4c:	80 e0       	ldi	r24, 0x00	; 0
     f4e:	0e 94 78 06 	call	0xcf0	; 0xcf0 <Sensors_I2C_SCL_State_Set>
     f52:	1a 95       	dec	r17
     f54:	f1 f7       	brne	.-4      	; 0xf52 <Sensors_HDC1080_I2C_Send_Ack+0x2e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
     f56:	1f 91       	pop	r17
     f58:	08 95       	ret

00000f5a <Sensors_HDC1080_Config>:

void Sensors_HDC1080_Config(uint8_t type){
     f5a:	ff 92       	push	r15
     f5c:	0f 93       	push	r16
     f5e:	1f 93       	push	r17
     f60:	08 2f       	mov	r16, r24
     f62:	10 e0       	ldi	r17, 0x00	; 0
        if(HDC1080.AckStatus == FALSE){
            Sensors_HDC1080_I2C_Stop();
            cnt++;
            if(cnt > 30){
                //Set error flag to stop next communications
                HDC1080.Error = SENSOR_ERROR_I2C_ADDR_W_NACK;
     f64:	ff 24       	eor	r15, r15
     f66:	f3 94       	inc	r15

void Sensors_HDC1080_Config(uint8_t type){
    //Config sensor
    uint8_t cnt = 0;
    for(;;){
        Sensors_HDC1080_I2C_Start();
     f68:	0e 94 ac 06 	call	0xd58	; 0xd58 <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( SENSORS_HDC1080_ADDR << 1 );
     f6c:	80 e8       	ldi	r24, 0x80	; 128
     f6e:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
     f72:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
     f76:	80 91 9d 06 	lds	r24, 0x069D
     f7a:	88 23       	and	r24, r24
     f7c:	41 f4       	brne	.+16     	; 0xf8e <Sensors_HDC1080_Config+0x34>
            Sensors_HDC1080_I2C_Stop();
     f7e:	0e 94 cb 06 	call	0xd96	; 0xd96 <Sensors_HDC1080_I2C_Stop>
            cnt++;
     f82:	1f 5f       	subi	r17, 0xFF	; 255
            if(cnt > 30){
     f84:	1f 31       	cpi	r17, 0x1F	; 31
     f86:	80 f3       	brcs	.-32     	; 0xf68 <Sensors_HDC1080_Config+0xe>
                //Set error flag to stop next communications
                HDC1080.Error = SENSOR_ERROR_I2C_ADDR_W_NACK;
     f88:	f0 92 a8 06 	sts	0x06A8, r15
     f8c:	ed cf       	rjmp	.-38     	; 0xf68 <Sensors_HDC1080_Config+0xe>
        }
        else{
            break;
        }
    }
    Sensors_HDC1080_I2C_Send(0x02);
     f8e:	82 e0       	ldi	r24, 0x02	; 2
     f90:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     f94:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Send(type);
     f98:	80 2f       	mov	r24, r16
     f9a:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     f9e:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Send(0x00);
     fa2:	80 e0       	ldi	r24, 0x00	; 0
     fa4:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     fa8:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
     fac:	0e 94 cb 06 	call	0xd96	; 0xd96 <Sensors_HDC1080_I2C_Stop>
}
     fb0:	1f 91       	pop	r17
     fb2:	0f 91       	pop	r16
     fb4:	ff 90       	pop	r15
     fb6:	08 95       	ret

00000fb8 <Sensors_Sample_Temp_RH>:

void Sensors_Sample_Temp_RH(void){
     fb8:	ef 92       	push	r14
     fba:	ff 92       	push	r15
     fbc:	0f 93       	push	r16
     fbe:	1f 93       	push	r17
    uint32_t  temp_val = 0, rh_val = 0;
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_BP);
     fc0:	5b 98       	cbi	0x0b, 3	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     fc2:	80 e2       	ldi	r24, 0x20	; 32
     fc4:	9e e4       	ldi	r25, 0x4E	; 78
     fc6:	01 97       	sbiw	r24, 0x01	; 1
     fc8:	f1 f7       	brne	.-4      	; 0xfc6 <Sensors_Sample_Temp_RH+0xe>
    //Wait until sensor is ready
    _delay_ms(SENSORS_HDC1080_POWER_UP_DELAY);
    
    //Clear all errors
    HDC1080.Error = 0;
     fca:	10 92 a8 06 	sts	0x06A8, r1
    //Config HDC1080, 1->Temp_RH, 0->RH
    Sensors_HDC1080_Config(1);
     fce:	81 e0       	ldi	r24, 0x01	; 1
     fd0:	0e 94 ad 07 	call	0xf5a	; 0xf5a <Sensors_HDC1080_Config>
    
    //Trigger Temp & RH measurement
    Sensors_HDC1080_I2C_Start();
     fd4:	0e 94 ac 06 	call	0xd58	; 0xd58 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
     fd8:	80 e8       	ldi	r24, 0x80	; 128
     fda:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     fde:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Send(0x00);
     fe2:	80 e0       	ldi	r24, 0x00	; 0
     fe4:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
     fe8:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
     fec:	0e 94 cb 06 	call	0xd96	; 0xd96 <Sensors_HDC1080_I2C_Stop>
     ff0:	80 e7       	ldi	r24, 0x70	; 112
     ff2:	97 e1       	ldi	r25, 0x17	; 23
     ff4:	01 97       	sbiw	r24, 0x01	; 1
     ff6:	f1 f7       	brne	.-4      	; 0xff4 <Sensors_Sample_Temp_RH+0x3c>
     ff8:	10 e0       	ldi	r17, 0x00	; 0
    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    for(uint8_t i = 0; i<50; i++){
        Sensors_HDC1080_I2C_Start();
     ffa:	0e 94 ac 06 	call	0xd58	; 0xd58 <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
     ffe:	81 e8       	ldi	r24, 0x81	; 129
    1000:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
    1004:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
    1008:	80 91 9d 06 	lds	r24, 0x069D
    100c:	88 23       	and	r24, r24
    100e:	29 f4       	brne	.+10     	; 0x101a <Sensors_Sample_Temp_RH+0x62>
            Sensors_HDC1080_I2C_Stop();
    1010:	0e 94 cb 06 	call	0xd96	; 0xd96 <Sensors_HDC1080_I2C_Stop>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    for(uint8_t i = 0; i<50; i++){
    1014:	1f 5f       	subi	r17, 0xFF	; 255
    1016:	12 33       	cpi	r17, 0x32	; 50
    1018:	81 f7       	brne	.-32     	; 0xffa <Sensors_Sample_Temp_RH+0x42>
        else{
            break;
        }
    }
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    101a:	0e 94 3f 07 	call	0xe7e	; 0xe7e <Sensors_HDC1080_I2C_Receive>
    101e:	08 2f       	mov	r16, r24
    Sensors_HDC1080_I2C_Send_Ack();
    1020:	0e 94 92 07 	call	0xf24	; 0xf24 <Sensors_HDC1080_I2C_Send_Ack>
    temp_val <<= 8;
    temp_val |= Sensors_HDC1080_I2C_Receive();
    1024:	0e 94 3f 07 	call	0xe7e	; 0xe7e <Sensors_HDC1080_I2C_Receive>
    1028:	18 2f       	mov	r17, r24
    Sensors_HDC1080_I2C_Send_Ack();
    102a:	0e 94 92 07 	call	0xf24	; 0xf24 <Sensors_HDC1080_I2C_Send_Ack>

    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    102e:	0e 94 3f 07 	call	0xe7e	; 0xe7e <Sensors_HDC1080_I2C_Receive>
    1032:	e8 2e       	mov	r14, r24
    Sensors_HDC1080_I2C_Send_Ack();
    1034:	0e 94 92 07 	call	0xf24	; 0xf24 <Sensors_HDC1080_I2C_Send_Ack>
    rh_val <<= 8;
    rh_val |= Sensors_HDC1080_I2C_Receive();
    1038:	0e 94 3f 07 	call	0xe7e	; 0xe7e <Sensors_HDC1080_I2C_Receive>
    103c:	f8 2e       	mov	r15, r24
    Sensors_HDC1080_I2C_Check_Ack();
    103e:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    1042:	0e 94 cb 06 	call	0xd96	; 0xd96 <Sensors_HDC1080_I2C_Stop>


    //Clear errors, send forced stop if necessary
    Sensors_HDC1080_I2C_Forced_Stop_Clear_Error();
    1046:	0e 94 ed 06 	call	0xdda	; 0xdda <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error>
    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);
    104a:	5b 9a       	sbi	0x0b, 3	; 11

    //Check errors and calculate
    if(HDC1080.Error == 0){
    104c:	80 91 a8 06 	lds	r24, 0x06A8
    1050:	88 23       	and	r24, r24
    1052:	09 f0       	breq	.+2      	; 0x1056 <Sensors_Sample_Temp_RH+0x9e>
    1054:	43 c0       	rjmp	.+134    	; 0x10dc <Sensors_Sample_Temp_RH+0x124>
        else{
            break;
        }
    }
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    1056:	60 2f       	mov	r22, r16
    1058:	70 e0       	ldi	r23, 0x00	; 0
    105a:	80 e0       	ldi	r24, 0x00	; 0
    105c:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    temp_val <<= 8;
    105e:	98 2f       	mov	r25, r24
    1060:	87 2f       	mov	r24, r23
    1062:	76 2f       	mov	r23, r22
    1064:	66 27       	eor	r22, r22
    temp_val |= Sensors_HDC1080_I2C_Receive();
    1066:	21 2f       	mov	r18, r17
    1068:	30 e0       	ldi	r19, 0x00	; 0
    106a:	40 e0       	ldi	r20, 0x00	; 0
    106c:	50 e0       	ldi	r21, 0x00	; 0
    106e:	62 2b       	or	r22, r18
    1070:	73 2b       	or	r23, r19
    1072:	84 2b       	or	r24, r20
    1074:	95 2b       	or	r25, r21
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);

    //Check errors and calculate
    if(HDC1080.Error == 0){
        //Temp result is x10
        temp_val *= 1650;
    1076:	22 e7       	ldi	r18, 0x72	; 114
    1078:	36 e0       	ldi	r19, 0x06	; 6
    107a:	40 e0       	ldi	r20, 0x00	; 0
    107c:	50 e0       	ldi	r21, 0x00	; 0
    107e:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <__mulsi3>
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;
    1082:	2f ef       	ldi	r18, 0xFF	; 255
    1084:	3f ef       	ldi	r19, 0xFF	; 255
    1086:	40 e0       	ldi	r20, 0x00	; 0
    1088:	50 e0       	ldi	r21, 0x00	; 0
    108a:	0e 94 00 0f 	call	0x1e00	; 0x1e00 <__udivmodsi4>
    108e:	20 59       	subi	r18, 0x90	; 144
    1090:	31 40       	sbci	r19, 0x01	; 1
    1092:	30 93 a4 06 	sts	0x06A4, r19
    1096:	20 93 a3 06 	sts	0x06A3, r18
    temp_val <<= 8;
    temp_val |= Sensors_HDC1080_I2C_Receive();
    Sensors_HDC1080_I2C_Send_Ack();

    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    109a:	6e 2d       	mov	r22, r14
    109c:	70 e0       	ldi	r23, 0x00	; 0
    109e:	80 e0       	ldi	r24, 0x00	; 0
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    rh_val <<= 8;
    10a2:	98 2f       	mov	r25, r24
    10a4:	87 2f       	mov	r24, r23
    10a6:	76 2f       	mov	r23, r22
    10a8:	66 27       	eor	r22, r22
    rh_val |= Sensors_HDC1080_I2C_Receive();
    10aa:	2f 2d       	mov	r18, r15
    10ac:	30 e0       	ldi	r19, 0x00	; 0
    10ae:	40 e0       	ldi	r20, 0x00	; 0
    10b0:	50 e0       	ldi	r21, 0x00	; 0
    10b2:	62 2b       	or	r22, r18
    10b4:	73 2b       	or	r23, r19
    10b6:	84 2b       	or	r24, r20
    10b8:	95 2b       	or	r25, r21
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;

        //RH value in %
        rh_val *= 100;
    10ba:	24 e6       	ldi	r18, 0x64	; 100
    10bc:	30 e0       	ldi	r19, 0x00	; 0
    10be:	40 e0       	ldi	r20, 0x00	; 0
    10c0:	50 e0       	ldi	r21, 0x00	; 0
    10c2:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <__mulsi3>
        rh_val /= 65535;
        HDC1080.RH = (uint16_t)rh_val;
    10c6:	2f ef       	ldi	r18, 0xFF	; 255
    10c8:	3f ef       	ldi	r19, 0xFF	; 255
    10ca:	40 e0       	ldi	r20, 0x00	; 0
    10cc:	50 e0       	ldi	r21, 0x00	; 0
    10ce:	0e 94 00 0f 	call	0x1e00	; 0x1e00 <__udivmodsi4>
    10d2:	30 93 a6 06 	sts	0x06A6, r19
    10d6:	20 93 a5 06 	sts	0x06A5, r18
    10da:	04 c0       	rjmp	.+8      	; 0x10e4 <Sensors_Sample_Temp_RH+0x12c>
    }
    else{
        HDC1080.RH = 0;
    10dc:	10 92 a6 06 	sts	0x06A6, r1
    10e0:	10 92 a5 06 	sts	0x06A5, r1
    }
}
    10e4:	1f 91       	pop	r17
    10e6:	0f 91       	pop	r16
    10e8:	ff 90       	pop	r15
    10ea:	ef 90       	pop	r14
    10ec:	08 95       	ret

000010ee <Sensors_Sample_RH>:

void Sensors_Sample_RH(void){
    10ee:	0f 93       	push	r16
    10f0:	1f 93       	push	r17
    uint32_t rh_val = 0;
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_BP);
    10f2:	5b 98       	cbi	0x0b, 3	; 11
    10f4:	80 e2       	ldi	r24, 0x20	; 32
    10f6:	9e e4       	ldi	r25, 0x4E	; 78
    10f8:	01 97       	sbiw	r24, 0x01	; 1
    10fa:	f1 f7       	brne	.-4      	; 0x10f8 <Sensors_Sample_RH+0xa>
    //Wait until sensor is ready
    _delay_ms(SENSORS_HDC1080_POWER_UP_DELAY);
    
    //Clear all errors
    HDC1080.Error = 0;
    10fc:	10 92 a8 06 	sts	0x06A8, r1
    //Config HDC1080, 1->Temp_RH, 0->RH
    Sensors_HDC1080_Config(0);
    1100:	80 e0       	ldi	r24, 0x00	; 0
    1102:	0e 94 ad 07 	call	0xf5a	; 0xf5a <Sensors_HDC1080_Config>
    
    //Trigger RH measurement
    Sensors_HDC1080_I2C_Start();
    1106:	0e 94 ac 06 	call	0xd58	; 0xd58 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    110a:	80 e8       	ldi	r24, 0x80	; 128
    110c:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1110:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Send(0x01);
    1114:	81 e0       	ldi	r24, 0x01	; 1
    1116:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    111a:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    111e:	0e 94 cb 06 	call	0xd96	; 0xd96 <Sensors_HDC1080_I2C_Stop>
    1122:	80 e7       	ldi	r24, 0x70	; 112
    1124:	97 e1       	ldi	r25, 0x17	; 23
    1126:	01 97       	sbiw	r24, 0x01	; 1
    1128:	f1 f7       	brne	.-4      	; 0x1126 <Sensors_Sample_RH+0x38>
    112a:	10 e0       	ldi	r17, 0x00	; 0
    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    for(uint8_t i = 0; i<50; i++){
        Sensors_HDC1080_I2C_Start();
    112c:	0e 94 ac 06 	call	0xd58	; 0xd58 <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    1130:	81 e8       	ldi	r24, 0x81	; 129
    1132:	0e 94 15 07 	call	0xe2a	; 0xe2a <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
    1136:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
    113a:	80 91 9d 06 	lds	r24, 0x069D
    113e:	88 23       	and	r24, r24
    1140:	29 f4       	brne	.+10     	; 0x114c <Sensors_Sample_RH+0x5e>
            Sensors_HDC1080_I2C_Stop();
    1142:	0e 94 cb 06 	call	0xd96	; 0xd96 <Sensors_HDC1080_I2C_Stop>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    for(uint8_t i = 0; i<50; i++){
    1146:	1f 5f       	subi	r17, 0xFF	; 255
    1148:	12 33       	cpi	r17, 0x32	; 50
    114a:	81 f7       	brne	.-32     	; 0x112c <Sensors_Sample_RH+0x3e>
        }
        else{
            break;
        }
    }
    rh_val = Sensors_HDC1080_I2C_Receive();
    114c:	0e 94 3f 07 	call	0xe7e	; 0xe7e <Sensors_HDC1080_I2C_Receive>
    1150:	08 2f       	mov	r16, r24
    Sensors_HDC1080_I2C_Send_Ack();
    1152:	0e 94 92 07 	call	0xf24	; 0xf24 <Sensors_HDC1080_I2C_Send_Ack>
    rh_val <<= 8;
    rh_val |= Sensors_HDC1080_I2C_Receive();
    1156:	0e 94 3f 07 	call	0xe7e	; 0xe7e <Sensors_HDC1080_I2C_Receive>
    115a:	18 2f       	mov	r17, r24
    Sensors_HDC1080_I2C_Check_Ack();
    115c:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    1160:	0e 94 cb 06 	call	0xd96	; 0xd96 <Sensors_HDC1080_I2C_Stop>


    //Clear errors, send forced stop if necessary
    Sensors_HDC1080_I2C_Forced_Stop_Clear_Error();
    1164:	0e 94 ed 06 	call	0xdda	; 0xdda <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error>
    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);
    1168:	5b 9a       	sbi	0x0b, 3	; 11

    //Check errors and calculate
    if(HDC1080.Error == 0){
    116a:	80 91 a8 06 	lds	r24, 0x06A8
    116e:	88 23       	and	r24, r24
    1170:	09 f5       	brne	.+66     	; 0x11b4 <Sensors_Sample_RH+0xc6>
        }
        else{
            break;
        }
    }
    rh_val = Sensors_HDC1080_I2C_Receive();
    1172:	60 2f       	mov	r22, r16
    1174:	70 e0       	ldi	r23, 0x00	; 0
    1176:	80 e0       	ldi	r24, 0x00	; 0
    1178:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    rh_val <<= 8;
    117a:	98 2f       	mov	r25, r24
    117c:	87 2f       	mov	r24, r23
    117e:	76 2f       	mov	r23, r22
    1180:	66 27       	eor	r22, r22
    rh_val |= Sensors_HDC1080_I2C_Receive();
    1182:	21 2f       	mov	r18, r17
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	40 e0       	ldi	r20, 0x00	; 0
    1188:	50 e0       	ldi	r21, 0x00	; 0
    118a:	62 2b       	or	r22, r18
    118c:	73 2b       	or	r23, r19
    118e:	84 2b       	or	r24, r20
    1190:	95 2b       	or	r25, r21
    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);

    //Check errors and calculate
    if(HDC1080.Error == 0){
        rh_val*=100;
    1192:	24 e6       	ldi	r18, 0x64	; 100
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	40 e0       	ldi	r20, 0x00	; 0
    1198:	50 e0       	ldi	r21, 0x00	; 0
    119a:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <__mulsi3>
        rh_val/=65535;
        HDC1080.RH = (uint16_t)rh_val;
    119e:	2f ef       	ldi	r18, 0xFF	; 255
    11a0:	3f ef       	ldi	r19, 0xFF	; 255
    11a2:	40 e0       	ldi	r20, 0x00	; 0
    11a4:	50 e0       	ldi	r21, 0x00	; 0
    11a6:	0e 94 00 0f 	call	0x1e00	; 0x1e00 <__udivmodsi4>
    11aa:	30 93 a6 06 	sts	0x06A6, r19
    11ae:	20 93 a5 06 	sts	0x06A5, r18
    11b2:	04 c0       	rjmp	.+8      	; 0x11bc <Sensors_Sample_RH+0xce>
    }
    else{
        HDC1080.RH = 0;
    11b4:	10 92 a6 06 	sts	0x06A6, r1
    11b8:	10 92 a5 06 	sts	0x06A5, r1
    }
}
    11bc:	1f 91       	pop	r17
    11be:	0f 91       	pop	r16
    11c0:	08 95       	ret

000011c2 <Sensors_HDC1080_Address_Get>:



uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    11c2:	80 91 a0 06 	lds	r24, 0x06A0
    11c6:	08 95       	ret

000011c8 <Sensors_HDC1080_Status_Get>:

uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    11c8:	80 91 9c 06 	lds	r24, 0x069C
    11cc:	08 95       	ret

000011ce <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.Error;
}
    11ce:	80 91 a8 06 	lds	r24, 0x06A8
    11d2:	08 95       	ret

000011d4 <Sensors_HDC1080_Sticky_Error_Get>:

uint8_t Sensors_HDC1080_Sticky_Error_Get(void){
  return HDC1080.StickyError;
}
    11d4:	80 91 a9 06 	lds	r24, 0x06A9
    11d8:	08 95       	ret

000011da <Sensors_HDC1080_Temp_Get>:

int16_t Sensors_HDC1080_Temp_Get(void){
    return HDC1080.Temp;
}
    11da:	80 91 a3 06 	lds	r24, 0x06A3
    11de:	90 91 a4 06 	lds	r25, 0x06A4
    11e2:	08 95       	ret

000011e4 <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
    11e4:	80 91 a5 06 	lds	r24, 0x06A5
    11e8:	90 91 a6 06 	lds	r25, 0x06A6
    11ec:	08 95       	ret

000011ee <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    11ee:	20 91 53 00 	lds	r18, 0x0053
    11f2:	2e 7f       	andi	r18, 0xFE	; 254
    11f4:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    11f8:	0f 92       	push	r0
    11fa:	0f b6       	in	r0, 0x3f	; 63
    11fc:	0f 92       	push	r0
    11fe:	1f 92       	push	r1
    1200:	11 24       	eor	r1, r1
    1202:	2f 92       	push	r2
    1204:	3f 92       	push	r3
    1206:	4f 92       	push	r4
    1208:	5f 92       	push	r5
    120a:	6f 92       	push	r6
    120c:	7f 92       	push	r7
    120e:	8f 92       	push	r8
    1210:	9f 92       	push	r9
    1212:	af 92       	push	r10
    1214:	bf 92       	push	r11
    1216:	cf 92       	push	r12
    1218:	df 92       	push	r13
    121a:	ef 92       	push	r14
    121c:	ff 92       	push	r15
    121e:	0f 93       	push	r16
    1220:	1f 93       	push	r17
    1222:	2f 93       	push	r18
    1224:	3f 93       	push	r19
    1226:	4f 93       	push	r20
    1228:	5f 93       	push	r21
    122a:	6f 93       	push	r22
    122c:	7f 93       	push	r23
    122e:	8f 93       	push	r24
    1230:	9f 93       	push	r25
    1232:	af 93       	push	r26
    1234:	bf 93       	push	r27
    1236:	cf 93       	push	r28
    1238:	df 93       	push	r29
    123a:	ef 93       	push	r30
    123c:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    123e:	ed e3       	ldi	r30, 0x3D	; 61
    1240:	f1 e0       	ldi	r31, 0x01	; 1
    1242:	20 91 34 01 	lds	r18, 0x0134
    1246:	22 0f       	add	r18, r18
    1248:	e2 0f       	add	r30, r18
    124a:	20 e0       	ldi	r18, 0x00	; 0
    124c:	f2 1f       	adc	r31, r18
    124e:	2d b7       	in	r18, 0x3d	; 61
    1250:	3e b7       	in	r19, 0x3e	; 62
    1252:	20 83       	st	Z, r18
    1254:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    1256:	20 91 33 01 	lds	r18, 0x0133
    125a:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    125e:	20 91 2d 01 	lds	r18, 0x012D
    1262:	23 95       	inc	r18
    1264:	20 93 2d 01 	sts	0x012D, r18
    1268:	30 e0       	ldi	r19, 0x00	; 0
    126a:	20 91 2e 01 	lds	r18, 0x012E
    126e:	23 1f       	adc	r18, r19
    1270:	20 93 2e 01 	sts	0x012E, r18
    1274:	20 91 2f 01 	lds	r18, 0x012F
    1278:	23 1f       	adc	r18, r19
    127a:	20 93 2f 01 	sts	0x012F, r18
    127e:	20 91 30 01 	lds	r18, 0x0130
    1282:	23 1f       	adc	r18, r19
    1284:	20 93 30 01 	sts	0x0130, r18
    1288:	20 91 31 01 	lds	r18, 0x0131
    128c:	23 1f       	adc	r18, r19
    128e:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    1292:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1294:	2f ef       	ldi	r18, 0xFF	; 255
    1296:	20 93 36 01 	sts	0x0136, r18
    129a:	20 e0       	ldi	r18, 0x00	; 0
    129c:	20 93 37 01 	sts	0x0137, r18
    12a0:	58 2f       	mov	r21, r24

000012a2 <_KER_SCH_LOOP9>:
    12a2:	20 93 34 01 	sts	0x0134, r18
    12a6:	85 2f       	mov	r24, r21
    12a8:	e3 e7       	ldi	r30, 0x73	; 115
    12aa:	f1 e0       	ldi	r31, 0x01	; 1
    12ac:	20 91 34 01 	lds	r18, 0x0134
    12b0:	22 0f       	add	r18, r18
    12b2:	e2 0f       	add	r30, r18
    12b4:	20 e0       	ldi	r18, 0x00	; 0
    12b6:	f2 1f       	adc	r31, r18
    12b8:	20 81       	ld	r18, Z
    12ba:	31 81       	ldd	r19, Z+1	; 0x01
    12bc:	42 2f       	mov	r20, r18
    12be:	43 2b       	or	r20, r19
    12c0:	59 f0       	breq	.+22     	; 0x12d8 <_VAL_NULL10>
    12c2:	81 30       	cpi	r24, 0x01	; 1
    12c4:	99 f0       	breq	.+38     	; 0x12ec <_VAL_NOT_NULL10>
    12c6:	41 e0       	ldi	r20, 0x01	; 1
    12c8:	24 1b       	sub	r18, r20
    12ca:	40 e0       	ldi	r20, 0x00	; 0
    12cc:	34 0b       	sbc	r19, r20
    12ce:	20 83       	st	Z, r18
    12d0:	31 83       	std	Z+1, r19	; 0x01
    12d2:	42 2f       	mov	r20, r18
    12d4:	43 2b       	or	r20, r19
    12d6:	51 f4       	brne	.+20     	; 0x12ec <_VAL_NOT_NULL10>

000012d8 <_VAL_NULL10>:
    12d8:	ef e5       	ldi	r30, 0x5F	; 95
    12da:	f1 e0       	ldi	r31, 0x01	; 1
    12dc:	20 91 34 01 	lds	r18, 0x0134
    12e0:	e2 0f       	add	r30, r18
    12e2:	20 e0       	ldi	r18, 0x00	; 0
    12e4:	f2 1f       	adc	r31, r18
    12e6:	81 e0       	ldi	r24, 0x01	; 1
    12e8:	80 83       	st	Z, r24
    12ea:	08 c0       	rjmp	.+16     	; 0x12fc <_EXIT_SLP_TIME10>

000012ec <_VAL_NOT_NULL10>:
    12ec:	ef e5       	ldi	r30, 0x5F	; 95
    12ee:	f1 e0       	ldi	r31, 0x01	; 1
    12f0:	20 91 34 01 	lds	r18, 0x0134
    12f4:	e2 0f       	add	r30, r18
    12f6:	20 e0       	ldi	r18, 0x00	; 0
    12f8:	f2 1f       	adc	r31, r18
    12fa:	80 81       	ld	r24, Z

000012fc <_EXIT_SLP_TIME10>:
    12fc:	81 30       	cpi	r24, 0x01	; 1
    12fe:	19 f0       	breq	.+6      	; 0x1306 <_KER_CALC_PRIO9>
    1300:	84 30       	cpi	r24, 0x04	; 4
    1302:	09 f0       	breq	.+2      	; 0x1306 <_KER_CALC_PRIO9>
    1304:	12 c0       	rjmp	.+36     	; 0x132a <_KER_SCH_NEXT9>

00001306 <_KER_CALC_PRIO9>:
    1306:	e9 e6       	ldi	r30, 0x69	; 105
    1308:	f1 e0       	ldi	r31, 0x01	; 1
    130a:	20 e0       	ldi	r18, 0x00	; 0
    130c:	80 91 34 01 	lds	r24, 0x0134
    1310:	e8 0f       	add	r30, r24
    1312:	f2 1f       	adc	r31, r18
    1314:	80 81       	ld	r24, Z
    1316:	20 91 36 01 	lds	r18, 0x0136
    131a:	82 17       	cp	r24, r18
    131c:	30 f4       	brcc	.+12     	; 0x132a <_KER_SCH_NEXT9>
    131e:	80 93 36 01 	sts	0x0136, r24
    1322:	20 91 34 01 	lds	r18, 0x0134
    1326:	20 93 37 01 	sts	0x0137, r18

0000132a <_KER_SCH_NEXT9>:
    132a:	20 91 34 01 	lds	r18, 0x0134
    132e:	23 95       	inc	r18
    1330:	30 91 35 01 	lds	r19, 0x0135
    1334:	23 17       	cp	r18, r19
    1336:	08 f4       	brcc	.+2      	; 0x133a <_KER_SCH_EXIT9>
    1338:	b4 cf       	rjmp	.-152    	; 0x12a2 <_KER_SCH_LOOP9>

0000133a <_KER_SCH_EXIT9>:
    133a:	20 91 37 01 	lds	r18, 0x0137
    133e:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    1342:	20 91 34 01 	lds	r18, 0x0134
    1346:	22 23       	and	r18, r18
    1348:	29 f0       	breq	.+10     	; 0x1354 <_KER_USG_TICK15>
    134a:	20 91 39 01 	lds	r18, 0x0139
    134e:	23 95       	inc	r18
    1350:	20 93 39 01 	sts	0x0139, r18

00001354 <_KER_USG_TICK15>:
    1354:	20 91 38 01 	lds	r18, 0x0138
    1358:	23 95       	inc	r18
    135a:	24 36       	cpi	r18, 0x64	; 100
    135c:	40 f0       	brcs	.+16     	; 0x136e <_KER_USG_UTC_SV15>
    135e:	20 e0       	ldi	r18, 0x00	; 0
    1360:	30 91 39 01 	lds	r19, 0x0139
    1364:	30 93 3a 01 	sts	0x013A, r19
    1368:	30 e0       	ldi	r19, 0x00	; 0
    136a:	30 93 39 01 	sts	0x0139, r19

0000136e <_KER_USG_UTC_SV15>:
    136e:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1372:	ed e3       	ldi	r30, 0x3D	; 61
    1374:	f1 e0       	ldi	r31, 0x01	; 1
    1376:	20 91 34 01 	lds	r18, 0x0134
    137a:	22 0f       	add	r18, r18
    137c:	e2 0f       	add	r30, r18
    137e:	20 e0       	ldi	r18, 0x00	; 0
    1380:	f2 1f       	adc	r31, r18
    1382:	20 81       	ld	r18, Z
    1384:	31 81       	ldd	r19, Z+1	; 0x01
    1386:	2d bf       	out	0x3d, r18	; 61
    1388:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    138a:	ff 91       	pop	r31
    138c:	ef 91       	pop	r30
    138e:	df 91       	pop	r29
    1390:	cf 91       	pop	r28
    1392:	bf 91       	pop	r27
    1394:	af 91       	pop	r26
    1396:	9f 91       	pop	r25
    1398:	8f 91       	pop	r24
    139a:	7f 91       	pop	r23
    139c:	6f 91       	pop	r22
    139e:	5f 91       	pop	r21
    13a0:	4f 91       	pop	r20
    13a2:	3f 91       	pop	r19
    13a4:	2f 91       	pop	r18
    13a6:	1f 91       	pop	r17
    13a8:	0f 91       	pop	r16
    13aa:	ff 90       	pop	r15
    13ac:	ef 90       	pop	r14
    13ae:	df 90       	pop	r13
    13b0:	cf 90       	pop	r12
    13b2:	bf 90       	pop	r11
    13b4:	af 90       	pop	r10
    13b6:	9f 90       	pop	r9
    13b8:	8f 90       	pop	r8
    13ba:	7f 90       	pop	r7
    13bc:	6f 90       	pop	r6
    13be:	5f 90       	pop	r5
    13c0:	4f 90       	pop	r4
    13c2:	3f 90       	pop	r3
    13c4:	2f 90       	pop	r2
    13c6:	1f 90       	pop	r1
    13c8:	0f 90       	pop	r0
    13ca:	0f be       	out	0x3f, r0	; 63
    13cc:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    13ce:	18 95       	reti

000013d0 <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    13d0:	20 91 53 00 	lds	r18, 0x0053
    13d4:	2e 7f       	andi	r18, 0xFE	; 254
    13d6:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    13da:	0f 92       	push	r0
    13dc:	0f b6       	in	r0, 0x3f	; 63
    13de:	0f 92       	push	r0
    13e0:	1f 92       	push	r1
    13e2:	11 24       	eor	r1, r1
    13e4:	2f 92       	push	r2
    13e6:	3f 92       	push	r3
    13e8:	4f 92       	push	r4
    13ea:	5f 92       	push	r5
    13ec:	6f 92       	push	r6
    13ee:	7f 92       	push	r7
    13f0:	8f 92       	push	r8
    13f2:	9f 92       	push	r9
    13f4:	af 92       	push	r10
    13f6:	bf 92       	push	r11
    13f8:	cf 92       	push	r12
    13fa:	df 92       	push	r13
    13fc:	ef 92       	push	r14
    13fe:	ff 92       	push	r15
    1400:	0f 93       	push	r16
    1402:	1f 93       	push	r17
    1404:	2f 93       	push	r18
    1406:	3f 93       	push	r19
    1408:	4f 93       	push	r20
    140a:	5f 93       	push	r21
    140c:	6f 93       	push	r22
    140e:	7f 93       	push	r23
    1410:	8f 93       	push	r24
    1412:	9f 93       	push	r25
    1414:	af 93       	push	r26
    1416:	bf 93       	push	r27
    1418:	cf 93       	push	r28
    141a:	df 93       	push	r29
    141c:	ef 93       	push	r30
    141e:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1420:	ed e3       	ldi	r30, 0x3D	; 61
    1422:	f1 e0       	ldi	r31, 0x01	; 1
    1424:	20 91 34 01 	lds	r18, 0x0134
    1428:	22 0f       	add	r18, r18
    142a:	e2 0f       	add	r30, r18
    142c:	20 e0       	ldi	r18, 0x00	; 0
    142e:	f2 1f       	adc	r31, r18
    1430:	2d b7       	in	r18, 0x3d	; 61
    1432:	3e b7       	in	r19, 0x3e	; 62
    1434:	20 83       	st	Z, r18
    1436:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    1438:	20 91 33 01 	lds	r18, 0x0133
    143c:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    1440:	20 91 2d 01 	lds	r18, 0x012D
    1444:	23 95       	inc	r18
    1446:	20 93 2d 01 	sts	0x012D, r18
    144a:	30 e0       	ldi	r19, 0x00	; 0
    144c:	20 91 2e 01 	lds	r18, 0x012E
    1450:	23 1f       	adc	r18, r19
    1452:	20 93 2e 01 	sts	0x012E, r18
    1456:	20 91 2f 01 	lds	r18, 0x012F
    145a:	23 1f       	adc	r18, r19
    145c:	20 93 2f 01 	sts	0x012F, r18
    1460:	20 91 30 01 	lds	r18, 0x0130
    1464:	23 1f       	adc	r18, r19
    1466:	20 93 30 01 	sts	0x0130, r18
    146a:	20 91 31 01 	lds	r18, 0x0131
    146e:	23 1f       	adc	r18, r19
    1470:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    1474:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1476:	2f ef       	ldi	r18, 0xFF	; 255
    1478:	20 93 36 01 	sts	0x0136, r18
    147c:	20 e0       	ldi	r18, 0x00	; 0
    147e:	20 93 37 01 	sts	0x0137, r18
    1482:	58 2f       	mov	r21, r24

00001484 <_KER_SCH_LOOP31>:
    1484:	20 93 34 01 	sts	0x0134, r18
    1488:	85 2f       	mov	r24, r21
    148a:	e3 e7       	ldi	r30, 0x73	; 115
    148c:	f1 e0       	ldi	r31, 0x01	; 1
    148e:	20 91 34 01 	lds	r18, 0x0134
    1492:	22 0f       	add	r18, r18
    1494:	e2 0f       	add	r30, r18
    1496:	20 e0       	ldi	r18, 0x00	; 0
    1498:	f2 1f       	adc	r31, r18
    149a:	20 81       	ld	r18, Z
    149c:	31 81       	ldd	r19, Z+1	; 0x01
    149e:	42 2f       	mov	r20, r18
    14a0:	43 2b       	or	r20, r19
    14a2:	59 f0       	breq	.+22     	; 0x14ba <_VAL_NULL32>
    14a4:	81 30       	cpi	r24, 0x01	; 1
    14a6:	99 f0       	breq	.+38     	; 0x14ce <_VAL_NOT_NULL32>
    14a8:	41 e0       	ldi	r20, 0x01	; 1
    14aa:	24 1b       	sub	r18, r20
    14ac:	40 e0       	ldi	r20, 0x00	; 0
    14ae:	34 0b       	sbc	r19, r20
    14b0:	20 83       	st	Z, r18
    14b2:	31 83       	std	Z+1, r19	; 0x01
    14b4:	42 2f       	mov	r20, r18
    14b6:	43 2b       	or	r20, r19
    14b8:	51 f4       	brne	.+20     	; 0x14ce <_VAL_NOT_NULL32>

000014ba <_VAL_NULL32>:
    14ba:	ef e5       	ldi	r30, 0x5F	; 95
    14bc:	f1 e0       	ldi	r31, 0x01	; 1
    14be:	20 91 34 01 	lds	r18, 0x0134
    14c2:	e2 0f       	add	r30, r18
    14c4:	20 e0       	ldi	r18, 0x00	; 0
    14c6:	f2 1f       	adc	r31, r18
    14c8:	81 e0       	ldi	r24, 0x01	; 1
    14ca:	80 83       	st	Z, r24
    14cc:	08 c0       	rjmp	.+16     	; 0x14de <_EXIT_SLP_TIME32>

000014ce <_VAL_NOT_NULL32>:
    14ce:	ef e5       	ldi	r30, 0x5F	; 95
    14d0:	f1 e0       	ldi	r31, 0x01	; 1
    14d2:	20 91 34 01 	lds	r18, 0x0134
    14d6:	e2 0f       	add	r30, r18
    14d8:	20 e0       	ldi	r18, 0x00	; 0
    14da:	f2 1f       	adc	r31, r18
    14dc:	80 81       	ld	r24, Z

000014de <_EXIT_SLP_TIME32>:
    14de:	81 30       	cpi	r24, 0x01	; 1
    14e0:	19 f0       	breq	.+6      	; 0x14e8 <_KER_CALC_PRIO31>
    14e2:	84 30       	cpi	r24, 0x04	; 4
    14e4:	09 f0       	breq	.+2      	; 0x14e8 <_KER_CALC_PRIO31>
    14e6:	12 c0       	rjmp	.+36     	; 0x150c <_KER_SCH_NEXT31>

000014e8 <_KER_CALC_PRIO31>:
    14e8:	e9 e6       	ldi	r30, 0x69	; 105
    14ea:	f1 e0       	ldi	r31, 0x01	; 1
    14ec:	20 e0       	ldi	r18, 0x00	; 0
    14ee:	80 91 34 01 	lds	r24, 0x0134
    14f2:	e8 0f       	add	r30, r24
    14f4:	f2 1f       	adc	r31, r18
    14f6:	80 81       	ld	r24, Z
    14f8:	20 91 36 01 	lds	r18, 0x0136
    14fc:	82 17       	cp	r24, r18
    14fe:	30 f4       	brcc	.+12     	; 0x150c <_KER_SCH_NEXT31>
    1500:	80 93 36 01 	sts	0x0136, r24
    1504:	20 91 34 01 	lds	r18, 0x0134
    1508:	20 93 37 01 	sts	0x0137, r18

0000150c <_KER_SCH_NEXT31>:
    150c:	20 91 34 01 	lds	r18, 0x0134
    1510:	23 95       	inc	r18
    1512:	30 91 35 01 	lds	r19, 0x0135
    1516:	23 17       	cp	r18, r19
    1518:	08 f4       	brcc	.+2      	; 0x151c <_KER_SCH_EXIT31>
    151a:	b4 cf       	rjmp	.-152    	; 0x1484 <_KER_SCH_LOOP31>

0000151c <_KER_SCH_EXIT31>:
    151c:	20 91 37 01 	lds	r18, 0x0137
    1520:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    1524:	20 91 34 01 	lds	r18, 0x0134
    1528:	22 23       	and	r18, r18
    152a:	29 f0       	breq	.+10     	; 0x1536 <_KER_USG_TICK37>
    152c:	20 91 39 01 	lds	r18, 0x0139
    1530:	23 95       	inc	r18
    1532:	20 93 39 01 	sts	0x0139, r18

00001536 <_KER_USG_TICK37>:
    1536:	20 91 38 01 	lds	r18, 0x0138
    153a:	23 95       	inc	r18
    153c:	24 36       	cpi	r18, 0x64	; 100
    153e:	40 f0       	brcs	.+16     	; 0x1550 <_KER_USG_UTC_SV37>
    1540:	20 e0       	ldi	r18, 0x00	; 0
    1542:	30 91 39 01 	lds	r19, 0x0139
    1546:	30 93 3a 01 	sts	0x013A, r19
    154a:	30 e0       	ldi	r19, 0x00	; 0
    154c:	30 93 39 01 	sts	0x0139, r19

00001550 <_KER_USG_UTC_SV37>:
    1550:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1554:	ed e3       	ldi	r30, 0x3D	; 61
    1556:	f1 e0       	ldi	r31, 0x01	; 1
    1558:	20 91 34 01 	lds	r18, 0x0134
    155c:	22 0f       	add	r18, r18
    155e:	e2 0f       	add	r30, r18
    1560:	20 e0       	ldi	r18, 0x00	; 0
    1562:	f2 1f       	adc	r31, r18
    1564:	20 81       	ld	r18, Z
    1566:	31 81       	ldd	r19, Z+1	; 0x01
    1568:	2d bf       	out	0x3d, r18	; 61
    156a:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    156c:	ff 91       	pop	r31
    156e:	ef 91       	pop	r30
    1570:	df 91       	pop	r29
    1572:	cf 91       	pop	r28
    1574:	bf 91       	pop	r27
    1576:	af 91       	pop	r26
    1578:	9f 91       	pop	r25
    157a:	8f 91       	pop	r24
    157c:	7f 91       	pop	r23
    157e:	6f 91       	pop	r22
    1580:	5f 91       	pop	r21
    1582:	4f 91       	pop	r20
    1584:	3f 91       	pop	r19
    1586:	2f 91       	pop	r18
    1588:	1f 91       	pop	r17
    158a:	0f 91       	pop	r16
    158c:	ff 90       	pop	r15
    158e:	ef 90       	pop	r14
    1590:	df 90       	pop	r13
    1592:	cf 90       	pop	r12
    1594:	bf 90       	pop	r11
    1596:	af 90       	pop	r10
    1598:	9f 90       	pop	r9
    159a:	8f 90       	pop	r8
    159c:	7f 90       	pop	r7
    159e:	6f 90       	pop	r6
    15a0:	5f 90       	pop	r5
    15a2:	4f 90       	pop	r4
    15a4:	3f 90       	pop	r3
    15a6:	2f 90       	pop	r2
    15a8:	1f 90       	pop	r1
    15aa:	0f 90       	pop	r0
    15ac:	0f be       	out	0x3f, r0	; 63
    15ae:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    15b0:	18 95       	reti

000015b2 <Kernel_SysTick_Reg_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    15b2:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    15b4:	a0 91 51 01 	lds	r26, 0x0151
    15b8:	b0 91 52 01 	lds	r27, 0x0152
    15bc:	2d b7       	in	r18, 0x3d	; 61
    15be:	3e b7       	in	r19, 0x3e	; 62
    15c0:	2d 93       	st	X+, r18
    15c2:	3d 93       	st	X+, r19
    15c4:	ed 93       	st	X+, r30
    15c6:	fd 93       	st	X+, r31
    15c8:	a0 93 51 01 	sts	0x0151, r26
    15cc:	b0 93 52 01 	sts	0x0152, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    15d0:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    15d2:	20 93 2d 01 	sts	0x012D, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    15d6:	20 93 2e 01 	sts	0x012E, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    15da:	20 93 2f 01 	sts	0x012F, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    15de:	20 93 30 01 	sts	0x0130, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    15e2:	20 93 31 01 	sts	0x0131, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    15e6:	20 93 32 01 	sts	0x0132, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    15ea:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    15ee:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    15f2:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    15f6:	20 93 36 01 	sts	0x0136, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    15fa:	20 93 37 01 	sts	0x0137, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    15fe:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    1602:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    1606:	20 93 3a 01 	sts	0x013A, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    160a:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    160c:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1610:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    1612:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    1616:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    1618:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    161c:	80 93 32 01 	sts	0x0132, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    1620:	60 93 33 01 	sts	0x0133, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1624:	a0 91 51 01 	lds	r26, 0x0151
    1628:	b0 91 52 01 	lds	r27, 0x0152
    162c:	fe 91       	ld	r31, -X
    162e:	ee 91       	ld	r30, -X
    1630:	3e 91       	ld	r19, -X
    1632:	2e 91       	ld	r18, -X
    1634:	2d bf       	out	0x3d, r18	; 61
    1636:	3e bf       	out	0x3e, r19	; 62
    1638:	a0 93 51 01 	sts	0x0151, r26
    163c:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1640:	08 95       	ret

00001642 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1642:	a0 91 51 01 	lds	r26, 0x0151
    1646:	b0 91 52 01 	lds	r27, 0x0152
    164a:	2d b7       	in	r18, 0x3d	; 61
    164c:	3e b7       	in	r19, 0x3e	; 62
    164e:	2d 93       	st	X+, r18
    1650:	3d 93       	st	X+, r19
    1652:	ed 93       	st	X+, r30
    1654:	fd 93       	st	X+, r31
    1656:	a0 93 51 01 	sts	0x0151, r26
    165a:	b0 93 52 01 	sts	0x0152, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    165e:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1660:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1662:	20 91 34 01 	lds	r18, 0x0134
    1666:	e2 0f       	add	r30, r18
    1668:	20 e0       	ldi	r18, 0x00	; 0
    166a:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    166c:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    166e:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1670:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1672:	20 91 34 01 	lds	r18, 0x0134
    1676:	e2 0f       	add	r30, r18
    1678:	20 e0       	ldi	r18, 0x00	; 0
    167a:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    167c:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    167e:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1680:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1684:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    1686:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    1688:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    168a:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    168c:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    168e:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    1690:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    1692:	27 e8       	ldi	r18, 0x87	; 135
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    1694:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1696:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    1698:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    169a:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    169c:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    169e:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    16a0:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    16a2:	0f 92       	push	r0
    16a4:	0f b6       	in	r0, 0x3f	; 63
    16a6:	0f 92       	push	r0
    16a8:	1f 92       	push	r1
    16aa:	11 24       	eor	r1, r1
    16ac:	2f 92       	push	r2
    16ae:	3f 92       	push	r3
    16b0:	4f 92       	push	r4
    16b2:	5f 92       	push	r5
    16b4:	6f 92       	push	r6
    16b6:	7f 92       	push	r7
    16b8:	8f 92       	push	r8
    16ba:	9f 92       	push	r9
    16bc:	af 92       	push	r10
    16be:	bf 92       	push	r11
    16c0:	cf 92       	push	r12
    16c2:	df 92       	push	r13
    16c4:	ef 92       	push	r14
    16c6:	ff 92       	push	r15
    16c8:	0f 93       	push	r16
    16ca:	1f 93       	push	r17
    16cc:	2f 93       	push	r18
    16ce:	3f 93       	push	r19
    16d0:	4f 93       	push	r20
    16d2:	5f 93       	push	r21
    16d4:	6f 93       	push	r22
    16d6:	7f 93       	push	r23
    16d8:	8f 93       	push	r24
    16da:	9f 93       	push	r25
    16dc:	af 93       	push	r26
    16de:	bf 93       	push	r27
    16e0:	cf 93       	push	r28
    16e2:	df 93       	push	r29
    16e4:	ef 93       	push	r30
    16e6:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    16e8:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    16ea:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    16ec:	40 91 34 01 	lds	r20, 0x0134
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    16f0:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    16f2:	ed e3       	ldi	r30, 0x3D	; 61
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    16f4:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    16f6:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    16f8:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    16fa:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    16fc:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    16fe:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1700:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1704:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    1706:	20 93 34 01 	sts	0x0134, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    170a:	20 91 35 01 	lds	r18, 0x0135
		INC   R18                                         ;increment ntask        (  1 clock ) 
    170e:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    1710:	20 93 35 01 	sts	0x0135, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1714:	a0 91 51 01 	lds	r26, 0x0151
    1718:	b0 91 52 01 	lds	r27, 0x0152
    171c:	fe 91       	ld	r31, -X
    171e:	ee 91       	ld	r30, -X
    1720:	3e 91       	ld	r19, -X
    1722:	2e 91       	ld	r18, -X
    1724:	2d bf       	out	0x3d, r18	; 61
    1726:	3e bf       	out	0x3e, r19	; 62
    1728:	a0 93 51 01 	sts	0x0151, r26
    172c:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1730:	08 95       	ret

00001732 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1732:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1734:	2f ef       	ldi	r18, 0xFF	; 255
    1736:	20 93 36 01 	sts	0x0136, r18
    173a:	20 e0       	ldi	r18, 0x00	; 0
    173c:	20 93 37 01 	sts	0x0137, r18
    1740:	58 2f       	mov	r21, r24

00001742 <_KER_SCH_LOOP54>:
    1742:	20 93 34 01 	sts	0x0134, r18
    1746:	85 2f       	mov	r24, r21
    1748:	e3 e7       	ldi	r30, 0x73	; 115
    174a:	f1 e0       	ldi	r31, 0x01	; 1
    174c:	20 91 34 01 	lds	r18, 0x0134
    1750:	22 0f       	add	r18, r18
    1752:	e2 0f       	add	r30, r18
    1754:	20 e0       	ldi	r18, 0x00	; 0
    1756:	f2 1f       	adc	r31, r18
    1758:	20 81       	ld	r18, Z
    175a:	31 81       	ldd	r19, Z+1	; 0x01
    175c:	42 2f       	mov	r20, r18
    175e:	43 2b       	or	r20, r19
    1760:	59 f0       	breq	.+22     	; 0x1778 <_VAL_NULL55>
    1762:	81 30       	cpi	r24, 0x01	; 1
    1764:	99 f0       	breq	.+38     	; 0x178c <_VAL_NOT_NULL55>
    1766:	41 e0       	ldi	r20, 0x01	; 1
    1768:	24 1b       	sub	r18, r20
    176a:	40 e0       	ldi	r20, 0x00	; 0
    176c:	34 0b       	sbc	r19, r20
    176e:	20 83       	st	Z, r18
    1770:	31 83       	std	Z+1, r19	; 0x01
    1772:	42 2f       	mov	r20, r18
    1774:	43 2b       	or	r20, r19
    1776:	51 f4       	brne	.+20     	; 0x178c <_VAL_NOT_NULL55>

00001778 <_VAL_NULL55>:
    1778:	ef e5       	ldi	r30, 0x5F	; 95
    177a:	f1 e0       	ldi	r31, 0x01	; 1
    177c:	20 91 34 01 	lds	r18, 0x0134
    1780:	e2 0f       	add	r30, r18
    1782:	20 e0       	ldi	r18, 0x00	; 0
    1784:	f2 1f       	adc	r31, r18
    1786:	81 e0       	ldi	r24, 0x01	; 1
    1788:	80 83       	st	Z, r24
    178a:	08 c0       	rjmp	.+16     	; 0x179c <_EXIT_SLP_TIME55>

0000178c <_VAL_NOT_NULL55>:
    178c:	ef e5       	ldi	r30, 0x5F	; 95
    178e:	f1 e0       	ldi	r31, 0x01	; 1
    1790:	20 91 34 01 	lds	r18, 0x0134
    1794:	e2 0f       	add	r30, r18
    1796:	20 e0       	ldi	r18, 0x00	; 0
    1798:	f2 1f       	adc	r31, r18
    179a:	80 81       	ld	r24, Z

0000179c <_EXIT_SLP_TIME55>:
    179c:	81 30       	cpi	r24, 0x01	; 1
    179e:	19 f0       	breq	.+6      	; 0x17a6 <_KER_CALC_PRIO54>
    17a0:	84 30       	cpi	r24, 0x04	; 4
    17a2:	09 f0       	breq	.+2      	; 0x17a6 <_KER_CALC_PRIO54>
    17a4:	12 c0       	rjmp	.+36     	; 0x17ca <_KER_SCH_NEXT54>

000017a6 <_KER_CALC_PRIO54>:
    17a6:	e9 e6       	ldi	r30, 0x69	; 105
    17a8:	f1 e0       	ldi	r31, 0x01	; 1
    17aa:	20 e0       	ldi	r18, 0x00	; 0
    17ac:	80 91 34 01 	lds	r24, 0x0134
    17b0:	e8 0f       	add	r30, r24
    17b2:	f2 1f       	adc	r31, r18
    17b4:	80 81       	ld	r24, Z
    17b6:	20 91 36 01 	lds	r18, 0x0136
    17ba:	82 17       	cp	r24, r18
    17bc:	30 f4       	brcc	.+12     	; 0x17ca <_KER_SCH_NEXT54>
    17be:	80 93 36 01 	sts	0x0136, r24
    17c2:	20 91 34 01 	lds	r18, 0x0134
    17c6:	20 93 37 01 	sts	0x0137, r18

000017ca <_KER_SCH_NEXT54>:
    17ca:	20 91 34 01 	lds	r18, 0x0134
    17ce:	23 95       	inc	r18
    17d0:	30 91 35 01 	lds	r19, 0x0135
    17d4:	23 17       	cp	r18, r19
    17d6:	08 f4       	brcc	.+2      	; 0x17da <_KER_SCH_EXIT54>
    17d8:	b4 cf       	rjmp	.-152    	; 0x1742 <_KER_SCH_LOOP54>

000017da <_KER_SCH_EXIT54>:
    17da:	20 91 37 01 	lds	r18, 0x0137
    17de:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    17e2:	ed e3       	ldi	r30, 0x3D	; 61
    17e4:	f1 e0       	ldi	r31, 0x01	; 1
    17e6:	20 91 34 01 	lds	r18, 0x0134
    17ea:	22 0f       	add	r18, r18
    17ec:	e2 0f       	add	r30, r18
    17ee:	20 e0       	ldi	r18, 0x00	; 0
    17f0:	f2 1f       	adc	r31, r18
    17f2:	20 81       	ld	r18, Z
    17f4:	31 81       	ldd	r19, Z+1	; 0x01
    17f6:	2d bf       	out	0x3d, r18	; 61
    17f8:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    17fa:	ff 91       	pop	r31
    17fc:	ef 91       	pop	r30
    17fe:	df 91       	pop	r29
    1800:	cf 91       	pop	r28
    1802:	bf 91       	pop	r27
    1804:	af 91       	pop	r26
    1806:	9f 91       	pop	r25
    1808:	8f 91       	pop	r24
    180a:	7f 91       	pop	r23
    180c:	6f 91       	pop	r22
    180e:	5f 91       	pop	r21
    1810:	4f 91       	pop	r20
    1812:	3f 91       	pop	r19
    1814:	2f 91       	pop	r18
    1816:	1f 91       	pop	r17
    1818:	0f 91       	pop	r16
    181a:	ff 90       	pop	r15
    181c:	ef 90       	pop	r14
    181e:	df 90       	pop	r13
    1820:	cf 90       	pop	r12
    1822:	bf 90       	pop	r11
    1824:	af 90       	pop	r10
    1826:	9f 90       	pop	r9
    1828:	8f 90       	pop	r8
    182a:	7f 90       	pop	r7
    182c:	6f 90       	pop	r6
    182e:	5f 90       	pop	r5
    1830:	4f 90       	pop	r4
    1832:	3f 90       	pop	r3
    1834:	2f 90       	pop	r2
    1836:	1f 90       	pop	r1
    1838:	0f 90       	pop	r0
    183a:	0f be       	out	0x3f, r0	; 63
    183c:	0f 90       	pop	r0
    183e:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    1840:	20 e0       	ldi	r18, 0x00	; 0
    1842:	20 93 70 00 	sts	0x0070, r18
    1846:	20 e2       	ldi	r18, 0x20	; 32
    1848:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    184c:	20 e8       	ldi	r18, 0x80	; 128
    184e:	20 93 b3 00 	sts	0x00B3, r18
    1852:	20 e0       	ldi	r18, 0x00	; 0
    1854:	20 93 b4 00 	sts	0x00B4, r18
    1858:	22 e0       	ldi	r18, 0x02	; 2
    185a:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    185e:	26 e0       	ldi	r18, 0x06	; 6
    1860:	20 93 b1 00 	sts	0x00B1, r18
    1864:	20 e0       	ldi	r18, 0x00	; 0
    1866:	20 93 b2 00 	sts	0x00B2, r18

0000186a <_KER_TC2_AUB65>:
    186a:	20 91 b6 00 	lds	r18, 0x00B6
    186e:	22 70       	andi	r18, 0x02	; 2
    1870:	e1 f7       	brne	.-8      	; 0x186a <_KER_TC2_AUB65>

00001872 <_KER_TC2_BUB65>:
    1872:	20 91 b6 00 	lds	r18, 0x00B6
    1876:	21 70       	andi	r18, 0x01	; 1
    1878:	e1 f7       	brne	.-8      	; 0x1872 <_KER_TC2_BUB65>

0000187a <_KER_OC2_AUB65>:
    187a:	20 91 b6 00 	lds	r18, 0x00B6
    187e:	28 70       	andi	r18, 0x08	; 8
    1880:	e1 f7       	brne	.-8      	; 0x187a <_KER_OC2_AUB65>

00001882 <_KER_OC2_BUB65>:
    1882:	20 91 b6 00 	lds	r18, 0x00B6
    1886:	24 70       	andi	r18, 0x04	; 4
    1888:	e1 f7       	brne	.-8      	; 0x1882 <_KER_OC2_BUB65>

0000188a <_KER_TC2_UB65>:
    188a:	20 91 b6 00 	lds	r18, 0x00B6
    188e:	20 71       	andi	r18, 0x10	; 16
    1890:	e1 f7       	brne	.-8      	; 0x188a <_KER_TC2_UB65>

00001892 <_KER_TC2_TOV265>:
    1892:	20 91 37 00 	lds	r18, 0x0037
    1896:	21 70       	andi	r18, 0x01	; 1
    1898:	19 f0       	breq	.+6      	; 0x18a0 <_KER_TC2_OCF2A65>
    189a:	21 e0       	ldi	r18, 0x01	; 1
    189c:	20 93 37 00 	sts	0x0037, r18

000018a0 <_KER_TC2_OCF2A65>:
    18a0:	20 91 37 00 	lds	r18, 0x0037
    18a4:	22 70       	andi	r18, 0x02	; 2
    18a6:	19 f0       	breq	.+6      	; 0x18ae <_KER_TC2_OCF2B65>
    18a8:	22 e0       	ldi	r18, 0x02	; 2
    18aa:	20 93 37 00 	sts	0x0037, r18

000018ae <_KER_TC2_OCF2B65>:
    18ae:	20 91 37 00 	lds	r18, 0x0037
    18b2:	24 70       	andi	r18, 0x04	; 4
    18b4:	19 f0       	breq	.+6      	; 0x18bc <_KER_TC2_INTEN65>
    18b6:	24 e0       	ldi	r18, 0x04	; 4
    18b8:	20 93 37 00 	sts	0x0037, r18

000018bc <_KER_TC2_INTEN65>:
    18bc:	22 e0       	ldi	r18, 0x02	; 2
    18be:	20 93 70 00 	sts	0x0070, r18
    18c2:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    18c4:	08 95       	ret

000018c6 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    18c6:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    18c8:	23 e5       	ldi	r18, 0x53	; 83
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    18ca:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    18cc:	20 93 51 01 	sts	0x0151, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    18d0:	30 93 52 01 	sts	0x0152, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    18d4:	a0 91 51 01 	lds	r26, 0x0151
    18d8:	b0 91 52 01 	lds	r27, 0x0152
    18dc:	2d b7       	in	r18, 0x3d	; 61
    18de:	3e b7       	in	r19, 0x3e	; 62
    18e0:	2d 93       	st	X+, r18
    18e2:	3d 93       	st	X+, r19
    18e4:	ed 93       	st	X+, r30
    18e6:	fd 93       	st	X+, r31
    18e8:	a0 93 51 01 	sts	0x0151, r26
    18ec:	b0 93 52 01 	sts	0x0152, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    18f0:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    18f2:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
    18f4:	0e 94 d9 0a 	call	0x15b2	; 0x15b2 <Kernel_SysTick_Reg_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    18f8:	84 e2       	ldi	r24, 0x24	; 36
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    18fa:	99 e1       	ldi	r25, 0x19	; 25
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    18fc:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    18fe:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    1900:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    1902:	0e 94 21 0b 	call	0x1642	; 0x1642 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1906:	a0 91 51 01 	lds	r26, 0x0151
    190a:	b0 91 52 01 	lds	r27, 0x0152
    190e:	fe 91       	ld	r31, -X
    1910:	ee 91       	ld	r30, -X
    1912:	3e 91       	ld	r19, -X
    1914:	2e 91       	ld	r18, -X
    1916:	2d bf       	out	0x3d, r18	; 61
    1918:	3e bf       	out	0x3e, r19	; 62
    191a:	a0 93 51 01 	sts	0x0151, r26
    191e:	b0 93 52 01 	sts	0x0152, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    1922:	08 95       	ret

00001924 <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    1924:	26 e0       	ldi	r18, 0x06	; 6
    1926:	20 93 53 00 	sts	0x0053, r18
    192a:	20 93 3b 01 	sts	0x013B, r18

0000192e <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    192e:	20 91 7a 00 	lds	r18, 0x007A
    1932:	2f 77       	andi	r18, 0x7F	; 127
    1934:	20 93 7a 00 	sts	0x007A, r18
    1938:	20 91 50 00 	lds	r18, 0x0050
    193c:	20 68       	ori	r18, 0x80	; 128
    193e:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    1942:	20 91 53 00 	lds	r18, 0x0053
    1946:	21 60       	ori	r18, 0x01	; 1
    1948:	20 93 53 00 	sts	0x0053, r18
    194c:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    194e:	0c 94 97 0c 	jmp	0x192e	; 0x192e <_IDLE_LOOP>

00001952 <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1952:	0f 92       	push	r0
    1954:	0f b6       	in	r0, 0x3f	; 63
    1956:	f8 94       	cli
    1958:	0f 92       	push	r0
    195a:	1f 92       	push	r1
    195c:	11 24       	eor	r1, r1
    195e:	2f 92       	push	r2
    1960:	3f 92       	push	r3
    1962:	4f 92       	push	r4
    1964:	5f 92       	push	r5
    1966:	6f 92       	push	r6
    1968:	7f 92       	push	r7
    196a:	8f 92       	push	r8
    196c:	9f 92       	push	r9
    196e:	af 92       	push	r10
    1970:	bf 92       	push	r11
    1972:	cf 92       	push	r12
    1974:	df 92       	push	r13
    1976:	ef 92       	push	r14
    1978:	ff 92       	push	r15
    197a:	0f 93       	push	r16
    197c:	1f 93       	push	r17
    197e:	2f 93       	push	r18
    1980:	3f 93       	push	r19
    1982:	4f 93       	push	r20
    1984:	5f 93       	push	r21
    1986:	6f 93       	push	r22
    1988:	7f 93       	push	r23
    198a:	8f 93       	push	r24
    198c:	9f 93       	push	r25
    198e:	af 93       	push	r26
    1990:	bf 93       	push	r27
    1992:	cf 93       	push	r28
    1994:	df 93       	push	r29
    1996:	ef 93       	push	r30
    1998:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    199a:	ed e3       	ldi	r30, 0x3D	; 61
    199c:	f1 e0       	ldi	r31, 0x01	; 1
    199e:	20 91 34 01 	lds	r18, 0x0134
    19a2:	22 0f       	add	r18, r18
    19a4:	e2 0f       	add	r30, r18
    19a6:	20 e0       	ldi	r18, 0x00	; 0
    19a8:	f2 1f       	adc	r31, r18
    19aa:	2d b7       	in	r18, 0x3d	; 61
    19ac:	3e b7       	in	r19, 0x3e	; 62
    19ae:	20 83       	st	Z, r18
    19b0:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    19b2:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    19b4:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    19b6:	20 91 34 01 	lds	r18, 0x0134
    19ba:	22 0f       	add	r18, r18
    19bc:	e2 0f       	add	r30, r18
    19be:	20 e0       	ldi	r18, 0x00	; 0
    19c0:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    19c2:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    19c4:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    19c6:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    19c8:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    19ca:	20 91 34 01 	lds	r18, 0x0134
    19ce:	e2 0f       	add	r30, r18
    19d0:	20 e0       	ldi	r18, 0x00	; 0
    19d2:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    19d4:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    19d6:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    19d8:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    19da:	2f ef       	ldi	r18, 0xFF	; 255
    19dc:	20 93 36 01 	sts	0x0136, r18
    19e0:	20 e0       	ldi	r18, 0x00	; 0
    19e2:	20 93 37 01 	sts	0x0137, r18
    19e6:	58 2f       	mov	r21, r24

000019e8 <_KER_SCH_LOOP78>:
    19e8:	20 93 34 01 	sts	0x0134, r18
    19ec:	85 2f       	mov	r24, r21
    19ee:	e3 e7       	ldi	r30, 0x73	; 115
    19f0:	f1 e0       	ldi	r31, 0x01	; 1
    19f2:	20 91 34 01 	lds	r18, 0x0134
    19f6:	22 0f       	add	r18, r18
    19f8:	e2 0f       	add	r30, r18
    19fa:	20 e0       	ldi	r18, 0x00	; 0
    19fc:	f2 1f       	adc	r31, r18
    19fe:	20 81       	ld	r18, Z
    1a00:	31 81       	ldd	r19, Z+1	; 0x01
    1a02:	42 2f       	mov	r20, r18
    1a04:	43 2b       	or	r20, r19
    1a06:	59 f0       	breq	.+22     	; 0x1a1e <_VAL_NULL79>
    1a08:	81 30       	cpi	r24, 0x01	; 1
    1a0a:	99 f0       	breq	.+38     	; 0x1a32 <_VAL_NOT_NULL79>
    1a0c:	41 e0       	ldi	r20, 0x01	; 1
    1a0e:	24 1b       	sub	r18, r20
    1a10:	40 e0       	ldi	r20, 0x00	; 0
    1a12:	34 0b       	sbc	r19, r20
    1a14:	20 83       	st	Z, r18
    1a16:	31 83       	std	Z+1, r19	; 0x01
    1a18:	42 2f       	mov	r20, r18
    1a1a:	43 2b       	or	r20, r19
    1a1c:	51 f4       	brne	.+20     	; 0x1a32 <_VAL_NOT_NULL79>

00001a1e <_VAL_NULL79>:
    1a1e:	ef e5       	ldi	r30, 0x5F	; 95
    1a20:	f1 e0       	ldi	r31, 0x01	; 1
    1a22:	20 91 34 01 	lds	r18, 0x0134
    1a26:	e2 0f       	add	r30, r18
    1a28:	20 e0       	ldi	r18, 0x00	; 0
    1a2a:	f2 1f       	adc	r31, r18
    1a2c:	81 e0       	ldi	r24, 0x01	; 1
    1a2e:	80 83       	st	Z, r24
    1a30:	08 c0       	rjmp	.+16     	; 0x1a42 <_EXIT_SLP_TIME79>

00001a32 <_VAL_NOT_NULL79>:
    1a32:	ef e5       	ldi	r30, 0x5F	; 95
    1a34:	f1 e0       	ldi	r31, 0x01	; 1
    1a36:	20 91 34 01 	lds	r18, 0x0134
    1a3a:	e2 0f       	add	r30, r18
    1a3c:	20 e0       	ldi	r18, 0x00	; 0
    1a3e:	f2 1f       	adc	r31, r18
    1a40:	80 81       	ld	r24, Z

00001a42 <_EXIT_SLP_TIME79>:
    1a42:	81 30       	cpi	r24, 0x01	; 1
    1a44:	19 f0       	breq	.+6      	; 0x1a4c <_KER_CALC_PRIO78>
    1a46:	84 30       	cpi	r24, 0x04	; 4
    1a48:	09 f0       	breq	.+2      	; 0x1a4c <_KER_CALC_PRIO78>
    1a4a:	12 c0       	rjmp	.+36     	; 0x1a70 <_KER_SCH_NEXT78>

00001a4c <_KER_CALC_PRIO78>:
    1a4c:	e9 e6       	ldi	r30, 0x69	; 105
    1a4e:	f1 e0       	ldi	r31, 0x01	; 1
    1a50:	20 e0       	ldi	r18, 0x00	; 0
    1a52:	80 91 34 01 	lds	r24, 0x0134
    1a56:	e8 0f       	add	r30, r24
    1a58:	f2 1f       	adc	r31, r18
    1a5a:	80 81       	ld	r24, Z
    1a5c:	20 91 36 01 	lds	r18, 0x0136
    1a60:	82 17       	cp	r24, r18
    1a62:	30 f4       	brcc	.+12     	; 0x1a70 <_KER_SCH_NEXT78>
    1a64:	80 93 36 01 	sts	0x0136, r24
    1a68:	20 91 34 01 	lds	r18, 0x0134
    1a6c:	20 93 37 01 	sts	0x0137, r18

00001a70 <_KER_SCH_NEXT78>:
    1a70:	20 91 34 01 	lds	r18, 0x0134
    1a74:	23 95       	inc	r18
    1a76:	30 91 35 01 	lds	r19, 0x0135
    1a7a:	23 17       	cp	r18, r19
    1a7c:	08 f4       	brcc	.+2      	; 0x1a80 <_KER_SCH_EXIT78>
    1a7e:	b4 cf       	rjmp	.-152    	; 0x19e8 <_KER_SCH_LOOP78>

00001a80 <_KER_SCH_EXIT78>:
    1a80:	20 91 37 01 	lds	r18, 0x0137
    1a84:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1a88:	ed e3       	ldi	r30, 0x3D	; 61
    1a8a:	f1 e0       	ldi	r31, 0x01	; 1
    1a8c:	20 91 34 01 	lds	r18, 0x0134
    1a90:	22 0f       	add	r18, r18
    1a92:	e2 0f       	add	r30, r18
    1a94:	20 e0       	ldi	r18, 0x00	; 0
    1a96:	f2 1f       	adc	r31, r18
    1a98:	20 81       	ld	r18, Z
    1a9a:	31 81       	ldd	r19, Z+1	; 0x01
    1a9c:	2d bf       	out	0x3d, r18	; 61
    1a9e:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1aa0:	ff 91       	pop	r31
    1aa2:	ef 91       	pop	r30
    1aa4:	df 91       	pop	r29
    1aa6:	cf 91       	pop	r28
    1aa8:	bf 91       	pop	r27
    1aaa:	af 91       	pop	r26
    1aac:	9f 91       	pop	r25
    1aae:	8f 91       	pop	r24
    1ab0:	7f 91       	pop	r23
    1ab2:	6f 91       	pop	r22
    1ab4:	5f 91       	pop	r21
    1ab6:	4f 91       	pop	r20
    1ab8:	3f 91       	pop	r19
    1aba:	2f 91       	pop	r18
    1abc:	1f 91       	pop	r17
    1abe:	0f 91       	pop	r16
    1ac0:	ff 90       	pop	r15
    1ac2:	ef 90       	pop	r14
    1ac4:	df 90       	pop	r13
    1ac6:	cf 90       	pop	r12
    1ac8:	bf 90       	pop	r11
    1aca:	af 90       	pop	r10
    1acc:	9f 90       	pop	r9
    1ace:	8f 90       	pop	r8
    1ad0:	7f 90       	pop	r7
    1ad2:	6f 90       	pop	r6
    1ad4:	5f 90       	pop	r5
    1ad6:	4f 90       	pop	r4
    1ad8:	3f 90       	pop	r3
    1ada:	2f 90       	pop	r2
    1adc:	1f 90       	pop	r1
    1ade:	0f 90       	pop	r0
    1ae0:	0f be       	out	0x3f, r0	; 63
    1ae2:	0f 90       	pop	r0
    1ae4:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1ae6:	08 95       	ret

00001ae8 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1ae8:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1aea:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1aec:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1aee:	20 91 34 01 	lds	r18, 0x0134
    1af2:	22 0f       	add	r18, r18
    1af4:	e2 0f       	add	r30, r18
    1af6:	20 e0       	ldi	r18, 0x00	; 0
    1af8:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1afa:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1afc:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1afe:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1b00:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1b02:	20 91 34 01 	lds	r18, 0x0134
    1b06:	e2 0f       	add	r30, r18
    1b08:	20 e0       	ldi	r18, 0x00	; 0
    1b0a:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1b0c:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1b0e:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1b10:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1b12:	08 95       	ret

00001b14 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1b14:	0f 92       	push	r0
    1b16:	0f b6       	in	r0, 0x3f	; 63
    1b18:	f8 94       	cli
    1b1a:	0f 92       	push	r0
    1b1c:	1f 92       	push	r1
    1b1e:	11 24       	eor	r1, r1
    1b20:	2f 92       	push	r2
    1b22:	3f 92       	push	r3
    1b24:	4f 92       	push	r4
    1b26:	5f 92       	push	r5
    1b28:	6f 92       	push	r6
    1b2a:	7f 92       	push	r7
    1b2c:	8f 92       	push	r8
    1b2e:	9f 92       	push	r9
    1b30:	af 92       	push	r10
    1b32:	bf 92       	push	r11
    1b34:	cf 92       	push	r12
    1b36:	df 92       	push	r13
    1b38:	ef 92       	push	r14
    1b3a:	ff 92       	push	r15
    1b3c:	0f 93       	push	r16
    1b3e:	1f 93       	push	r17
    1b40:	2f 93       	push	r18
    1b42:	3f 93       	push	r19
    1b44:	4f 93       	push	r20
    1b46:	5f 93       	push	r21
    1b48:	6f 93       	push	r22
    1b4a:	7f 93       	push	r23
    1b4c:	8f 93       	push	r24
    1b4e:	9f 93       	push	r25
    1b50:	af 93       	push	r26
    1b52:	bf 93       	push	r27
    1b54:	cf 93       	push	r28
    1b56:	df 93       	push	r29
    1b58:	ef 93       	push	r30
    1b5a:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1b5c:	ed e3       	ldi	r30, 0x3D	; 61
    1b5e:	f1 e0       	ldi	r31, 0x01	; 1
    1b60:	20 91 34 01 	lds	r18, 0x0134
    1b64:	22 0f       	add	r18, r18
    1b66:	e2 0f       	add	r30, r18
    1b68:	20 e0       	ldi	r18, 0x00	; 0
    1b6a:	f2 1f       	adc	r31, r18
    1b6c:	2d b7       	in	r18, 0x3d	; 61
    1b6e:	3e b7       	in	r19, 0x3e	; 62
    1b70:	20 83       	st	Z, r18
    1b72:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1b74:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1b76:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1b78:	20 91 34 01 	lds	r18, 0x0134
    1b7c:	e2 0f       	add	r30, r18
    1b7e:	20 e0       	ldi	r18, 0x00	; 0
    1b80:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1b82:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1b84:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1b86:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1b88:	2f ef       	ldi	r18, 0xFF	; 255
    1b8a:	20 93 36 01 	sts	0x0136, r18
    1b8e:	20 e0       	ldi	r18, 0x00	; 0
    1b90:	20 93 37 01 	sts	0x0137, r18
    1b94:	58 2f       	mov	r21, r24

00001b96 <_KER_SCH_LOOP97>:
    1b96:	20 93 34 01 	sts	0x0134, r18
    1b9a:	85 2f       	mov	r24, r21
    1b9c:	e3 e7       	ldi	r30, 0x73	; 115
    1b9e:	f1 e0       	ldi	r31, 0x01	; 1
    1ba0:	20 91 34 01 	lds	r18, 0x0134
    1ba4:	22 0f       	add	r18, r18
    1ba6:	e2 0f       	add	r30, r18
    1ba8:	20 e0       	ldi	r18, 0x00	; 0
    1baa:	f2 1f       	adc	r31, r18
    1bac:	20 81       	ld	r18, Z
    1bae:	31 81       	ldd	r19, Z+1	; 0x01
    1bb0:	42 2f       	mov	r20, r18
    1bb2:	43 2b       	or	r20, r19
    1bb4:	59 f0       	breq	.+22     	; 0x1bcc <_VAL_NULL98>
    1bb6:	81 30       	cpi	r24, 0x01	; 1
    1bb8:	99 f0       	breq	.+38     	; 0x1be0 <_VAL_NOT_NULL98>
    1bba:	41 e0       	ldi	r20, 0x01	; 1
    1bbc:	24 1b       	sub	r18, r20
    1bbe:	40 e0       	ldi	r20, 0x00	; 0
    1bc0:	34 0b       	sbc	r19, r20
    1bc2:	20 83       	st	Z, r18
    1bc4:	31 83       	std	Z+1, r19	; 0x01
    1bc6:	42 2f       	mov	r20, r18
    1bc8:	43 2b       	or	r20, r19
    1bca:	51 f4       	brne	.+20     	; 0x1be0 <_VAL_NOT_NULL98>

00001bcc <_VAL_NULL98>:
    1bcc:	ef e5       	ldi	r30, 0x5F	; 95
    1bce:	f1 e0       	ldi	r31, 0x01	; 1
    1bd0:	20 91 34 01 	lds	r18, 0x0134
    1bd4:	e2 0f       	add	r30, r18
    1bd6:	20 e0       	ldi	r18, 0x00	; 0
    1bd8:	f2 1f       	adc	r31, r18
    1bda:	81 e0       	ldi	r24, 0x01	; 1
    1bdc:	80 83       	st	Z, r24
    1bde:	08 c0       	rjmp	.+16     	; 0x1bf0 <_EXIT_SLP_TIME98>

00001be0 <_VAL_NOT_NULL98>:
    1be0:	ef e5       	ldi	r30, 0x5F	; 95
    1be2:	f1 e0       	ldi	r31, 0x01	; 1
    1be4:	20 91 34 01 	lds	r18, 0x0134
    1be8:	e2 0f       	add	r30, r18
    1bea:	20 e0       	ldi	r18, 0x00	; 0
    1bec:	f2 1f       	adc	r31, r18
    1bee:	80 81       	ld	r24, Z

00001bf0 <_EXIT_SLP_TIME98>:
    1bf0:	81 30       	cpi	r24, 0x01	; 1
    1bf2:	19 f0       	breq	.+6      	; 0x1bfa <_KER_CALC_PRIO97>
    1bf4:	84 30       	cpi	r24, 0x04	; 4
    1bf6:	09 f0       	breq	.+2      	; 0x1bfa <_KER_CALC_PRIO97>
    1bf8:	12 c0       	rjmp	.+36     	; 0x1c1e <_KER_SCH_NEXT97>

00001bfa <_KER_CALC_PRIO97>:
    1bfa:	e9 e6       	ldi	r30, 0x69	; 105
    1bfc:	f1 e0       	ldi	r31, 0x01	; 1
    1bfe:	20 e0       	ldi	r18, 0x00	; 0
    1c00:	80 91 34 01 	lds	r24, 0x0134
    1c04:	e8 0f       	add	r30, r24
    1c06:	f2 1f       	adc	r31, r18
    1c08:	80 81       	ld	r24, Z
    1c0a:	20 91 36 01 	lds	r18, 0x0136
    1c0e:	82 17       	cp	r24, r18
    1c10:	30 f4       	brcc	.+12     	; 0x1c1e <_KER_SCH_NEXT97>
    1c12:	80 93 36 01 	sts	0x0136, r24
    1c16:	20 91 34 01 	lds	r18, 0x0134
    1c1a:	20 93 37 01 	sts	0x0137, r18

00001c1e <_KER_SCH_NEXT97>:
    1c1e:	20 91 34 01 	lds	r18, 0x0134
    1c22:	23 95       	inc	r18
    1c24:	30 91 35 01 	lds	r19, 0x0135
    1c28:	23 17       	cp	r18, r19
    1c2a:	08 f4       	brcc	.+2      	; 0x1c2e <_KER_SCH_EXIT97>
    1c2c:	b4 cf       	rjmp	.-152    	; 0x1b96 <_KER_SCH_LOOP97>

00001c2e <_KER_SCH_EXIT97>:
    1c2e:	20 91 37 01 	lds	r18, 0x0137
    1c32:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1c36:	ed e3       	ldi	r30, 0x3D	; 61
    1c38:	f1 e0       	ldi	r31, 0x01	; 1
    1c3a:	20 91 34 01 	lds	r18, 0x0134
    1c3e:	22 0f       	add	r18, r18
    1c40:	e2 0f       	add	r30, r18
    1c42:	20 e0       	ldi	r18, 0x00	; 0
    1c44:	f2 1f       	adc	r31, r18
    1c46:	20 81       	ld	r18, Z
    1c48:	31 81       	ldd	r19, Z+1	; 0x01
    1c4a:	2d bf       	out	0x3d, r18	; 61
    1c4c:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1c4e:	ff 91       	pop	r31
    1c50:	ef 91       	pop	r30
    1c52:	df 91       	pop	r29
    1c54:	cf 91       	pop	r28
    1c56:	bf 91       	pop	r27
    1c58:	af 91       	pop	r26
    1c5a:	9f 91       	pop	r25
    1c5c:	8f 91       	pop	r24
    1c5e:	7f 91       	pop	r23
    1c60:	6f 91       	pop	r22
    1c62:	5f 91       	pop	r21
    1c64:	4f 91       	pop	r20
    1c66:	3f 91       	pop	r19
    1c68:	2f 91       	pop	r18
    1c6a:	1f 91       	pop	r17
    1c6c:	0f 91       	pop	r16
    1c6e:	ff 90       	pop	r15
    1c70:	ef 90       	pop	r14
    1c72:	df 90       	pop	r13
    1c74:	cf 90       	pop	r12
    1c76:	bf 90       	pop	r11
    1c78:	af 90       	pop	r10
    1c7a:	9f 90       	pop	r9
    1c7c:	8f 90       	pop	r8
    1c7e:	7f 90       	pop	r7
    1c80:	6f 90       	pop	r6
    1c82:	5f 90       	pop	r5
    1c84:	4f 90       	pop	r4
    1c86:	3f 90       	pop	r3
    1c88:	2f 90       	pop	r2
    1c8a:	1f 90       	pop	r1
    1c8c:	0f 90       	pop	r0
    1c8e:	0f be       	out	0x3f, r0	; 63
    1c90:	0f 90       	pop	r0
    1c92:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1c94:	08 95       	ret

00001c96 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1c96:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1c98:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1c9a:	08 95       	ret

00001c9c <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
    1c9c:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
    1ca0:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
    1ca2:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
    1ca4:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
    1ca8:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
    1cac:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
    1cb0:	08 95       	ret

00001cb2 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1cb2:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1cb4:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1cb6:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1cb8:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1cba:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1cbc:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1cbe:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1cc0:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1cc2:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1cc4:	08 95       	ret

00001cc6 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1cc6:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1cc8:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1cca:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1ccc:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1cce:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1cd0:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1cd2:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1cd4:	08 95       	ret

00001cd6 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1cd6:	80 91 35 01 	lds	r24, 0x0135
		RET                                               ;return from subroutine (  4 clocks) 
    1cda:	08 95       	ret

00001cdc <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1cdc:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1cde:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1ce0:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1ce2:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1ce4:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1ce6:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1ce8:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1cea:	08 95       	ret

00001cec <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1cec:	80 91 36 01 	lds	r24, 0x0136
		RET                                               ;return from subroutine (  4 clocks) 
    1cf0:	08 95       	ret

00001cf2 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1cf2:	80 91 37 01 	lds	r24, 0x0137
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1cf6:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1cf8:	08 95       	ret

00001cfa <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1cfa:	80 91 37 01 	lds	r24, 0x0137
		RET                                               ;return from subroutine (  4 clocks) 
    1cfe:	08 95       	ret

00001d00 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1d00:	80 91 3a 01 	lds	r24, 0x013A
		RET                                               ;return from subroutine (  4 clocks) 
    1d04:	08 95       	ret

00001d06 <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1d06:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1d08:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1d0c:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1d0e:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1d12:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1d14:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1d18:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1d1a:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1d1e:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1d20:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1d24:	08 95       	ret

00001d26 <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1d26:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1d28:	80 93 c6 00 	sts	0x00C6, r24

00001d2c <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1d2c:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1d30:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1d32:	fc cf       	rjmp	.-8      	; 0x1d2c <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1d34:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1d36:	08 95       	ret

00001d38 <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1d38:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1d3a:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1d3c:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1d40:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1d42:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1d46:	08 95       	ret

00001d48 <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1d48:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1d4a:	80 93 c6 00 	sts	0x00C6, r24

00001d4e <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1d4e:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1d52:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1d54:	fc cf       	rjmp	.-8      	; 0x1d4e <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1d56:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1d5a:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1d5c:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1d60:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1d62:	08 95       	ret

00001d64 <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d64:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1d68:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1d6a:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d6c:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1d70:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1d72:	08 95       	ret

00001d74 <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1d74:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1d78:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d7a:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1d7e:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d80:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1d84:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d88:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1d8c:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1d90:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d92:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1d96:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1d9a:	08 95       	ret

00001d9c <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1d9c:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1d9e:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1da0:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1da2:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1da4:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1da6:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1da8:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1dac:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1dae:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1db0:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1db2:	08 95       	ret

00001db4 <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1db4:	0e 94 ce 0e 	call	0x1d9c	; 0x1d9c <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1db8:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1dba:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1dbc:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1dbe:	d1 f7       	brne	.-12     	; 0x1db4 <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1dc0:	08 95       	ret

00001dc2 <__mulsi3>:
    1dc2:	62 9f       	mul	r22, r18
    1dc4:	d0 01       	movw	r26, r0
    1dc6:	73 9f       	mul	r23, r19
    1dc8:	f0 01       	movw	r30, r0
    1dca:	82 9f       	mul	r24, r18
    1dcc:	e0 0d       	add	r30, r0
    1dce:	f1 1d       	adc	r31, r1
    1dd0:	64 9f       	mul	r22, r20
    1dd2:	e0 0d       	add	r30, r0
    1dd4:	f1 1d       	adc	r31, r1
    1dd6:	92 9f       	mul	r25, r18
    1dd8:	f0 0d       	add	r31, r0
    1dda:	83 9f       	mul	r24, r19
    1ddc:	f0 0d       	add	r31, r0
    1dde:	74 9f       	mul	r23, r20
    1de0:	f0 0d       	add	r31, r0
    1de2:	65 9f       	mul	r22, r21
    1de4:	f0 0d       	add	r31, r0
    1de6:	99 27       	eor	r25, r25
    1de8:	72 9f       	mul	r23, r18
    1dea:	b0 0d       	add	r27, r0
    1dec:	e1 1d       	adc	r30, r1
    1dee:	f9 1f       	adc	r31, r25
    1df0:	63 9f       	mul	r22, r19
    1df2:	b0 0d       	add	r27, r0
    1df4:	e1 1d       	adc	r30, r1
    1df6:	f9 1f       	adc	r31, r25
    1df8:	bd 01       	movw	r22, r26
    1dfa:	cf 01       	movw	r24, r30
    1dfc:	11 24       	eor	r1, r1
    1dfe:	08 95       	ret

00001e00 <__udivmodsi4>:
    1e00:	a1 e2       	ldi	r26, 0x21	; 33
    1e02:	1a 2e       	mov	r1, r26
    1e04:	aa 1b       	sub	r26, r26
    1e06:	bb 1b       	sub	r27, r27
    1e08:	fd 01       	movw	r30, r26
    1e0a:	0d c0       	rjmp	.+26     	; 0x1e26 <__udivmodsi4_ep>

00001e0c <__udivmodsi4_loop>:
    1e0c:	aa 1f       	adc	r26, r26
    1e0e:	bb 1f       	adc	r27, r27
    1e10:	ee 1f       	adc	r30, r30
    1e12:	ff 1f       	adc	r31, r31
    1e14:	a2 17       	cp	r26, r18
    1e16:	b3 07       	cpc	r27, r19
    1e18:	e4 07       	cpc	r30, r20
    1e1a:	f5 07       	cpc	r31, r21
    1e1c:	20 f0       	brcs	.+8      	; 0x1e26 <__udivmodsi4_ep>
    1e1e:	a2 1b       	sub	r26, r18
    1e20:	b3 0b       	sbc	r27, r19
    1e22:	e4 0b       	sbc	r30, r20
    1e24:	f5 0b       	sbc	r31, r21

00001e26 <__udivmodsi4_ep>:
    1e26:	66 1f       	adc	r22, r22
    1e28:	77 1f       	adc	r23, r23
    1e2a:	88 1f       	adc	r24, r24
    1e2c:	99 1f       	adc	r25, r25
    1e2e:	1a 94       	dec	r1
    1e30:	69 f7       	brne	.-38     	; 0x1e0c <__udivmodsi4_loop>
    1e32:	60 95       	com	r22
    1e34:	70 95       	com	r23
    1e36:	80 95       	com	r24
    1e38:	90 95       	com	r25
    1e3a:	9b 01       	movw	r18, r22
    1e3c:	ac 01       	movw	r20, r24
    1e3e:	bd 01       	movw	r22, r26
    1e40:	cf 01       	movw	r24, r30
    1e42:	08 95       	ret

00001e44 <_exit>:
    1e44:	f8 94       	cli

00001e46 <__stop_program>:
    1e46:	ff cf       	rjmp	.-2      	; 0x1e46 <__stop_program>
