#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 10 21:50:35 2022
# Process ID: 4724
# Current directory: C:/Users/Ravindu Nagasinghe/Desktop/project_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18340 C:\Users\Ravindu Nagasinghe\Desktop\project_new\project_new.xpr
# Log file: C:/Users/Ravindu Nagasinghe/Desktop/project_new/vivado.log
# Journal file: C:/Users/Ravindu Nagasinghe/Desktop/project_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 768.230 ; gain = 78.945
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 786.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 800.688 ; gain = 14.012
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 800.688 ; gain = 14.012
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
$finish called at time : 380800 ns : File "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" Line 66
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 841.465 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 841.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
$finish called at time : 380800 ns : File "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" Line 83
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 841.844 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
$finish called at time : 380800 ns : File "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 842.406 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 842.406 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
$finish called at time : 380920 ns : File "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 850.453 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
$finish called at time : 381570 ns : File "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 857.906 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 857.906 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 857.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 857.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 857.906 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 857.906 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
$finish called at time : 381570 ns : File "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 859.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 859.254 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
$finish called at time : 408450 ns : File "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/imports/Desktop/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e135961e7f846198542f90cc45a7b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/project_1/Processor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Ravindu Nagasinghe/Desktop/project_with16x16image/DownSampleMe-main/Project20220710/Processor_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sim_1/imports/Vivado project Errors Fixed/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 862.887 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
$finish called at time : 407680 ns : File "C:/Users/Ravindu Nagasinghe/Desktop/project_new/project_new.srcs/sources_1/new/Ram.v" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 10 23:53:12 2022...
