---
layout: default
---

## Nifty Chips

#### A 18-Gb/s Variation-Tolerant Transmitter
![chip15](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/16_18gtx.png)  
Process: 28nm CMOS  
Tapeout Year: 2022

#### A 28-Gb/s Single-Ended PAM-4 Transmitter
![chip15](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/15_28grx.png)  
Process: 40nm CMOS  
Tapeout Year: 2022

#### A 100-Gb/s PAM-8 Transmitter
![chip14](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/14_pam8.png)  
Process: 40nm CMOS  
Tapeout Year: 2021

#### An Asynchronous Sampling Duty-Cycle Corrector
![chip12](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/12_dcc.png)  
Process: 40nm CMOS  
Tapeout Year: 2021

#### A Transition-Limited Pulse-Amplitude Modulation Transmitter Prototype
![chip11](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/11_tlpam.png)  
Process: FPGA+DAC board    
Year of Implementation: 2022

#### A 8-channel SDCSL Transceiver Array for Short-Reach Interconnects
![chip10](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/10_sdcsl.png)  
Process: 28nm CMOS  
Tapeout Year: 2021

#### A 12Gb/s Baud-rate CDR with Integration-Hold-Reset Frontend
![chip9](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/9_brcdr.png)  
Process: 28nm CMOS  
Tapeout Year: 2021

#### Protective PRAM Sensors Prototype 
![chip8](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/8_pram.jpg)  
Process: 180nm CMOS  
Tapeout Year: 2021

#### A Loop-Unrolled 1.5GS/s SAR ADC 
![chip7](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/7_adc.jpg)  
Process: 28nm CMOS  
Tapeout Year: 2021

#### A PAM4 Driver Prototype
![chip6](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/6_tx.jpg)  
Process: 40nm CMOS  
Tapeout Year: 2020

#### A 4-wire Balanced-Single-Ended Signaling Transceiver Array
![chip13](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/13_bases.png)  
Process: 28nm CMOS  
Tapeout Year: 2019

#### A Generated 7GS/s 8b Time-Interleaved SAR ADC Integrated to a Signal Analysis SoC
![chip5](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/5_adc.png)  
Process: 16nm CMOS FinFET  
Tapeout Year: 2016

#### A Generated SAR ADC Prototype
![chip4](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/4_adc.png)  
Process: 28nm CMOS  
Tapeout Year: 2015

#### A Complete 60Gb/s Transceiver
![chip3](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/3_60gtrx.png)  
Process: 65nm CMOS  
Tapeout Year: 2015

#### A 60Gb/s Receiver Frontend
![chip2](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/2_60grxfe.jpg)  
Process: 65nm CMOS  
Tapeout Year: 2014

#### A 5Gb/s Digitally-Controlled Decision Feedback Equalizer
![chip1](https://raw.githubusercontent.com/niftylab/niftylab.github.io/master/assets/img/chips/1_dcdfe.png)  
Process: 130nm CMOS  
Tapeout Year: 2008

[back](./)
