{"vcs1":{"timestamp_begin":1681675688.692545396, "rt":0.76, "ut":0.21, "st":0.17}}
{"vcselab":{"timestamp_begin":1681675689.488728236, "rt":0.98, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681675690.500097981, "rt":0.95, "ut":0.07, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681675688.397443451}
{"VCS_COMP_START_TIME": 1681675688.397443451}
{"VCS_COMP_END_TIME": 1681675692.059329503}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
