#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56325d474a10 .scope module, "UFIB_tb" "UFIB_tb" 2 9;
 .timescale -9 -12;
P_0x56325d627920 .param/l "lpBlockAdrsWidth" 1 2 61, +C4<00000000000000000000000000000010>;
P_0x56325d627960 .param/l "lpBlockConnectNum" 1 2 60, +C4<00000000000000000000000000000011>;
P_0x56325d6279a0 .param/l "lpCsrAdrsWidth" 1 2 62, +C4<00000000000000000000000000010000>;
P_0x56325d6279e0 .param/l "lpMCBAdrsMap" 1 2 70, C4<01>;
P_0x56325d627a20 .param/l "lpMCBCsrActiveWidth" 1 2 83, +C4<00000000000000000000000000001000>;
P_0x56325d627a60 .param/l "lpMCLKCycle" 1 2 28, +C4<00000000000000000000000000000111>;
P_0x56325d627aa0 .param/l "lpMUfiAdrsWidth" 1 2 150, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x56325d627ae0 .param/l "lpMUfiDqWidth" 1 2 149, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x56325d627b20 .param/l "lpNullActiveWidth" 1 2 84, +C4<00000000000000000000000000001000>;
P_0x56325d627b60 .param/l "lpNullAdrsMap" 1 2 71, C4<00>;
P_0x56325d627ba0 .param/l "lpRAMAdrsMap" 1 2 68, C4<11>;
P_0x56325d627be0 .param/l "lpRAMCsrActiveWidth" 1 2 81, +C4<00000000000000000000000000001000>;
P_0x56325d627c20 .param/l "lpRamAdrsWidth" 1 2 143, +C4<00000000000000000000000000001010>;
P_0x56325d627c60 .param/l "lpRamDepth" 1 2 16, +C4<00000000000000000000010000000000>;
P_0x56325d627ca0 .param/l "lpRamDqWidth" 1 2 144, +C4<00000000000000000000000000010000>;
P_0x56325d627ce0 .param/l "lpSCLKCycle" 1 2 27, +C4<00000000000000000000000000000100>;
P_0x56325d627d20 .param/l "lpSUsiBusWidth" 1 2 63, +C4<0000000000000000000000000000000000000000000000000000000001100000>;
P_0x56325d627d60 .param/l "lpSynCsrActiveWidth" 1 2 80, +C4<00000000000000000000000000001000>;
P_0x56325d627da0 .param/l "lpSynthesizerAdrsMap" 1 2 67, C4<10>;
P_0x56325d627de0 .param/l "lpUfiAdrsBusWidth" 1 2 146, +C4<00000000000000000000000000100000>;
P_0x56325d627e20 .param/l "lpUfiBlockAdrsWidth" 1 2 148, +C4<00000000000000000000000000000001>;
P_0x56325d627e60 .param/l "lpUfiBlockConnectNum" 1 2 147, +C4<00000000000000000000000000000010>;
P_0x56325d627ea0 .param/l "lpUfiDqBusWidth" 1 2 145, +C4<00000000000000000000000000010000>;
P_0x56325d627ee0 .param/l "lpUfiMcbAdrsMap" 1 2 162, C4<0>;
P_0x56325d627f20 .param/l "lpUfiNullAdrsMap" 1 2 164, C4<0>;
P_0x56325d627f60 .param/l "lpUfiSynAdrsMap" 1 2 163, C4<1>;
P_0x56325d627fa0 .param/l "lpUfibMasterBlockNum" 1 2 15, +C4<00000000000000000000000000000010>;
P_0x56325d627fe0 .param/l "lpUsiBusWidth" 1 2 59, +C4<00000000000000000000000000100000>;
P_0x56325d628020 .param/l "lpWaitCycle" 1 2 17, +C4<00000000000000000111010100110000>;
L_0x56325d1697e0 .functor BUFZ 32, v0x56325d655aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56325d09e640 .functor BUFZ 32, v0x56325d655a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56325d653310_0 .net *"_ivl_21", 0 0, L_0x56325d669370;  1 drivers
v0x56325d6533b0_0 .net *"_ivl_29", 0 0, L_0x56325d66ae30;  1 drivers
L_0x7f263f5b8968 .functor BUFT 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x56325d653450_0 .net *"_ivl_39", 0 0, L_0x7f263f5b8968;  1 drivers
o0x7f263f87c438 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56325d6534f0_0 name=_ivl_41
v0x56325d653590_0 .net *"_ivl_9", 0 0, L_0x56325d6685e0;  1 drivers
v0x56325d653630_0 .var/i "init_for", 31 0;
v0x56325d6536d0_0 .var "qMUfiWAdrs", 63 0;
v0x56325d653770_0 .var "qMUfiWd", 31 0;
v0x56325d653810_0 .var "qMemWEd", 0 0;
v0x56325d6538b0_0 .var "qRd", 15 0;
v0x56325d653950 .array "rMem", 0 1023, 15 0;
v0x56325d655a00_0 .var "rSUsiAdrs", 31 0;
v0x56325d655aa0_0 .var "rSUsiWd", 31 0;
v0x56325d655b40_0 .net "wAdrs", 9 0, L_0x56325d66a8d0;  1 drivers
v0x56325d655be0_0 .net "wCe", 0 0, L_0x56325d66ab80;  1 drivers
v0x56325d655c80_0 .net "wCmd", 0 0, L_0x56325d66ab10;  1 drivers
v0x56325d655d20_0 .net "wI2S_BCLK", 0 0, L_0x56325d061a20;  1 drivers
v0x56325d655ed0_0 .net "wI2S_LRCLK", 0 0, L_0x56325d0842e0;  1 drivers
v0x56325d655f70_0 .net "wI2S_MCLK", 0 0, L_0x56325d065fc0;  1 drivers
v0x56325d656010_0 .net "wI2S_SDATA", 0 0, L_0x56325d6692d0;  1 drivers
v0x56325d6560b0_0 .var "wMCLK", 0 0;
o0x7f263f878268 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d656150_0 .net "wMIDI_In", 0 0, o0x7f263f878268;  0 drivers
v0x56325d6561f0_0 .var "wMRST", 0 0;
v0x56325d656290_0 .net "wMUfiAdrs", 31 0, L_0x56325d113a20;  1 drivers
v0x56325d656330_0 .net "wMUfiRd", 15 0, L_0x56325d10aec0;  1 drivers
v0x56325d6563d0_0 .net "wMUfiRdy", 1 0, v0x56325d651c40_0;  1 drivers
v0x56325d656470 .array "wMUfiWAdrs", 1 0;
v0x56325d656470_0 .net v0x56325d656470 0, 31 0, L_0x56325d668540; 1 drivers
v0x56325d656470_1 .net v0x56325d656470 1, 31 0, L_0x56325d668c90; 1 drivers
v0x56325d656510 .array "wMUfiWd", 1 0;
v0x56325d656510_0 .net v0x56325d656510 0, 15 0, L_0x56325d668400; 1 drivers
L_0x7f263f5b7e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56325d656510_1 .net v0x56325d656510 1, 15 0, L_0x7f263f5b7e28; 1 drivers
v0x56325d6565b0_0 .net "wMUsiAdrsMcb", 0 0, L_0x56325d668720;  1 drivers
v0x56325d656650_0 .net "wMUsiWdMcb", 0 0, L_0x56325d668680;  1 drivers
v0x56325d6566f0_0 .net "wMidiRd", 7 0, L_0x56325d0601a0;  1 drivers
v0x56325d656790_0 .net "wMidiVd", 0 0, L_0x56325d05ee20;  1 drivers
v0x56325d656830_0 .var "wSCLK", 0 0;
v0x56325d656ae0_0 .var "wSRST", 0 0;
v0x56325d656b80_0 .net "wSUfiAdrs", 31 0, L_0x56325d66a1b0;  1 drivers
v0x56325d656c20_0 .net "wSUfiRd", 15 0, L_0x56325cf4b7b0;  1 drivers
v0x56325d656cc0_0 .net "wSUfiRdy", 0 0, L_0x56325d66a830;  1 drivers
v0x56325d656d60_0 .net "wSUfiWAdrs", 31 0, v0x56325d651e20_0;  1 drivers
v0x56325d656e00_0 .net "wSUfiWd", 15 0, L_0x56325d112650;  1 drivers
v0x56325d656ea0_0 .net "wSUsiAdrs", 31 0, L_0x56325d09e640;  1 drivers
v0x56325d656f40_0 .net "wSUsiRd", 31 0, L_0x56325d66aed0;  1 drivers
v0x56325d656fe0_0 .net "wSUsiWd", 31 0, L_0x56325d1697e0;  1 drivers
v0x56325d657080_0 .net "wWd", 15 0, L_0x56325d66a940;  1 drivers
v0x56325d657120_0 .var "wnMRST", 0 0;
v0x56325d6571c0_0 .var "wnSRST", 0 0;
v0x56325d653950_0 .array/port v0x56325d653950, 0;
v0x56325d653950_1 .array/port v0x56325d653950, 1;
v0x56325d653950_2 .array/port v0x56325d653950, 2;
E_0x56325d46c930/0 .event edge, v0x56325d3cdc80_0, v0x56325d653950_0, v0x56325d653950_1, v0x56325d653950_2;
v0x56325d653950_3 .array/port v0x56325d653950, 3;
v0x56325d653950_4 .array/port v0x56325d653950, 4;
v0x56325d653950_5 .array/port v0x56325d653950, 5;
v0x56325d653950_6 .array/port v0x56325d653950, 6;
E_0x56325d46c930/1 .event edge, v0x56325d653950_3, v0x56325d653950_4, v0x56325d653950_5, v0x56325d653950_6;
v0x56325d653950_7 .array/port v0x56325d653950, 7;
v0x56325d653950_8 .array/port v0x56325d653950, 8;
v0x56325d653950_9 .array/port v0x56325d653950, 9;
v0x56325d653950_10 .array/port v0x56325d653950, 10;
E_0x56325d46c930/2 .event edge, v0x56325d653950_7, v0x56325d653950_8, v0x56325d653950_9, v0x56325d653950_10;
v0x56325d653950_11 .array/port v0x56325d653950, 11;
v0x56325d653950_12 .array/port v0x56325d653950, 12;
v0x56325d653950_13 .array/port v0x56325d653950, 13;
v0x56325d653950_14 .array/port v0x56325d653950, 14;
E_0x56325d46c930/3 .event edge, v0x56325d653950_11, v0x56325d653950_12, v0x56325d653950_13, v0x56325d653950_14;
v0x56325d653950_15 .array/port v0x56325d653950, 15;
v0x56325d653950_16 .array/port v0x56325d653950, 16;
v0x56325d653950_17 .array/port v0x56325d653950, 17;
v0x56325d653950_18 .array/port v0x56325d653950, 18;
E_0x56325d46c930/4 .event edge, v0x56325d653950_15, v0x56325d653950_16, v0x56325d653950_17, v0x56325d653950_18;
v0x56325d653950_19 .array/port v0x56325d653950, 19;
v0x56325d653950_20 .array/port v0x56325d653950, 20;
v0x56325d653950_21 .array/port v0x56325d653950, 21;
v0x56325d653950_22 .array/port v0x56325d653950, 22;
E_0x56325d46c930/5 .event edge, v0x56325d653950_19, v0x56325d653950_20, v0x56325d653950_21, v0x56325d653950_22;
v0x56325d653950_23 .array/port v0x56325d653950, 23;
v0x56325d653950_24 .array/port v0x56325d653950, 24;
v0x56325d653950_25 .array/port v0x56325d653950, 25;
v0x56325d653950_26 .array/port v0x56325d653950, 26;
E_0x56325d46c930/6 .event edge, v0x56325d653950_23, v0x56325d653950_24, v0x56325d653950_25, v0x56325d653950_26;
v0x56325d653950_27 .array/port v0x56325d653950, 27;
v0x56325d653950_28 .array/port v0x56325d653950, 28;
v0x56325d653950_29 .array/port v0x56325d653950, 29;
v0x56325d653950_30 .array/port v0x56325d653950, 30;
E_0x56325d46c930/7 .event edge, v0x56325d653950_27, v0x56325d653950_28, v0x56325d653950_29, v0x56325d653950_30;
v0x56325d653950_31 .array/port v0x56325d653950, 31;
v0x56325d653950_32 .array/port v0x56325d653950, 32;
v0x56325d653950_33 .array/port v0x56325d653950, 33;
v0x56325d653950_34 .array/port v0x56325d653950, 34;
E_0x56325d46c930/8 .event edge, v0x56325d653950_31, v0x56325d653950_32, v0x56325d653950_33, v0x56325d653950_34;
v0x56325d653950_35 .array/port v0x56325d653950, 35;
v0x56325d653950_36 .array/port v0x56325d653950, 36;
v0x56325d653950_37 .array/port v0x56325d653950, 37;
v0x56325d653950_38 .array/port v0x56325d653950, 38;
E_0x56325d46c930/9 .event edge, v0x56325d653950_35, v0x56325d653950_36, v0x56325d653950_37, v0x56325d653950_38;
v0x56325d653950_39 .array/port v0x56325d653950, 39;
v0x56325d653950_40 .array/port v0x56325d653950, 40;
v0x56325d653950_41 .array/port v0x56325d653950, 41;
v0x56325d653950_42 .array/port v0x56325d653950, 42;
E_0x56325d46c930/10 .event edge, v0x56325d653950_39, v0x56325d653950_40, v0x56325d653950_41, v0x56325d653950_42;
v0x56325d653950_43 .array/port v0x56325d653950, 43;
v0x56325d653950_44 .array/port v0x56325d653950, 44;
v0x56325d653950_45 .array/port v0x56325d653950, 45;
v0x56325d653950_46 .array/port v0x56325d653950, 46;
E_0x56325d46c930/11 .event edge, v0x56325d653950_43, v0x56325d653950_44, v0x56325d653950_45, v0x56325d653950_46;
v0x56325d653950_47 .array/port v0x56325d653950, 47;
v0x56325d653950_48 .array/port v0x56325d653950, 48;
v0x56325d653950_49 .array/port v0x56325d653950, 49;
v0x56325d653950_50 .array/port v0x56325d653950, 50;
E_0x56325d46c930/12 .event edge, v0x56325d653950_47, v0x56325d653950_48, v0x56325d653950_49, v0x56325d653950_50;
v0x56325d653950_51 .array/port v0x56325d653950, 51;
v0x56325d653950_52 .array/port v0x56325d653950, 52;
v0x56325d653950_53 .array/port v0x56325d653950, 53;
v0x56325d653950_54 .array/port v0x56325d653950, 54;
E_0x56325d46c930/13 .event edge, v0x56325d653950_51, v0x56325d653950_52, v0x56325d653950_53, v0x56325d653950_54;
v0x56325d653950_55 .array/port v0x56325d653950, 55;
v0x56325d653950_56 .array/port v0x56325d653950, 56;
v0x56325d653950_57 .array/port v0x56325d653950, 57;
v0x56325d653950_58 .array/port v0x56325d653950, 58;
E_0x56325d46c930/14 .event edge, v0x56325d653950_55, v0x56325d653950_56, v0x56325d653950_57, v0x56325d653950_58;
v0x56325d653950_59 .array/port v0x56325d653950, 59;
v0x56325d653950_60 .array/port v0x56325d653950, 60;
v0x56325d653950_61 .array/port v0x56325d653950, 61;
v0x56325d653950_62 .array/port v0x56325d653950, 62;
E_0x56325d46c930/15 .event edge, v0x56325d653950_59, v0x56325d653950_60, v0x56325d653950_61, v0x56325d653950_62;
v0x56325d653950_63 .array/port v0x56325d653950, 63;
v0x56325d653950_64 .array/port v0x56325d653950, 64;
v0x56325d653950_65 .array/port v0x56325d653950, 65;
v0x56325d653950_66 .array/port v0x56325d653950, 66;
E_0x56325d46c930/16 .event edge, v0x56325d653950_63, v0x56325d653950_64, v0x56325d653950_65, v0x56325d653950_66;
v0x56325d653950_67 .array/port v0x56325d653950, 67;
v0x56325d653950_68 .array/port v0x56325d653950, 68;
v0x56325d653950_69 .array/port v0x56325d653950, 69;
v0x56325d653950_70 .array/port v0x56325d653950, 70;
E_0x56325d46c930/17 .event edge, v0x56325d653950_67, v0x56325d653950_68, v0x56325d653950_69, v0x56325d653950_70;
v0x56325d653950_71 .array/port v0x56325d653950, 71;
v0x56325d653950_72 .array/port v0x56325d653950, 72;
v0x56325d653950_73 .array/port v0x56325d653950, 73;
v0x56325d653950_74 .array/port v0x56325d653950, 74;
E_0x56325d46c930/18 .event edge, v0x56325d653950_71, v0x56325d653950_72, v0x56325d653950_73, v0x56325d653950_74;
v0x56325d653950_75 .array/port v0x56325d653950, 75;
v0x56325d653950_76 .array/port v0x56325d653950, 76;
v0x56325d653950_77 .array/port v0x56325d653950, 77;
v0x56325d653950_78 .array/port v0x56325d653950, 78;
E_0x56325d46c930/19 .event edge, v0x56325d653950_75, v0x56325d653950_76, v0x56325d653950_77, v0x56325d653950_78;
v0x56325d653950_79 .array/port v0x56325d653950, 79;
v0x56325d653950_80 .array/port v0x56325d653950, 80;
v0x56325d653950_81 .array/port v0x56325d653950, 81;
v0x56325d653950_82 .array/port v0x56325d653950, 82;
E_0x56325d46c930/20 .event edge, v0x56325d653950_79, v0x56325d653950_80, v0x56325d653950_81, v0x56325d653950_82;
v0x56325d653950_83 .array/port v0x56325d653950, 83;
v0x56325d653950_84 .array/port v0x56325d653950, 84;
v0x56325d653950_85 .array/port v0x56325d653950, 85;
v0x56325d653950_86 .array/port v0x56325d653950, 86;
E_0x56325d46c930/21 .event edge, v0x56325d653950_83, v0x56325d653950_84, v0x56325d653950_85, v0x56325d653950_86;
v0x56325d653950_87 .array/port v0x56325d653950, 87;
v0x56325d653950_88 .array/port v0x56325d653950, 88;
v0x56325d653950_89 .array/port v0x56325d653950, 89;
v0x56325d653950_90 .array/port v0x56325d653950, 90;
E_0x56325d46c930/22 .event edge, v0x56325d653950_87, v0x56325d653950_88, v0x56325d653950_89, v0x56325d653950_90;
v0x56325d653950_91 .array/port v0x56325d653950, 91;
v0x56325d653950_92 .array/port v0x56325d653950, 92;
v0x56325d653950_93 .array/port v0x56325d653950, 93;
v0x56325d653950_94 .array/port v0x56325d653950, 94;
E_0x56325d46c930/23 .event edge, v0x56325d653950_91, v0x56325d653950_92, v0x56325d653950_93, v0x56325d653950_94;
v0x56325d653950_95 .array/port v0x56325d653950, 95;
v0x56325d653950_96 .array/port v0x56325d653950, 96;
v0x56325d653950_97 .array/port v0x56325d653950, 97;
v0x56325d653950_98 .array/port v0x56325d653950, 98;
E_0x56325d46c930/24 .event edge, v0x56325d653950_95, v0x56325d653950_96, v0x56325d653950_97, v0x56325d653950_98;
v0x56325d653950_99 .array/port v0x56325d653950, 99;
v0x56325d653950_100 .array/port v0x56325d653950, 100;
v0x56325d653950_101 .array/port v0x56325d653950, 101;
v0x56325d653950_102 .array/port v0x56325d653950, 102;
E_0x56325d46c930/25 .event edge, v0x56325d653950_99, v0x56325d653950_100, v0x56325d653950_101, v0x56325d653950_102;
v0x56325d653950_103 .array/port v0x56325d653950, 103;
v0x56325d653950_104 .array/port v0x56325d653950, 104;
v0x56325d653950_105 .array/port v0x56325d653950, 105;
v0x56325d653950_106 .array/port v0x56325d653950, 106;
E_0x56325d46c930/26 .event edge, v0x56325d653950_103, v0x56325d653950_104, v0x56325d653950_105, v0x56325d653950_106;
v0x56325d653950_107 .array/port v0x56325d653950, 107;
v0x56325d653950_108 .array/port v0x56325d653950, 108;
v0x56325d653950_109 .array/port v0x56325d653950, 109;
v0x56325d653950_110 .array/port v0x56325d653950, 110;
E_0x56325d46c930/27 .event edge, v0x56325d653950_107, v0x56325d653950_108, v0x56325d653950_109, v0x56325d653950_110;
v0x56325d653950_111 .array/port v0x56325d653950, 111;
v0x56325d653950_112 .array/port v0x56325d653950, 112;
v0x56325d653950_113 .array/port v0x56325d653950, 113;
v0x56325d653950_114 .array/port v0x56325d653950, 114;
E_0x56325d46c930/28 .event edge, v0x56325d653950_111, v0x56325d653950_112, v0x56325d653950_113, v0x56325d653950_114;
v0x56325d653950_115 .array/port v0x56325d653950, 115;
v0x56325d653950_116 .array/port v0x56325d653950, 116;
v0x56325d653950_117 .array/port v0x56325d653950, 117;
v0x56325d653950_118 .array/port v0x56325d653950, 118;
E_0x56325d46c930/29 .event edge, v0x56325d653950_115, v0x56325d653950_116, v0x56325d653950_117, v0x56325d653950_118;
v0x56325d653950_119 .array/port v0x56325d653950, 119;
v0x56325d653950_120 .array/port v0x56325d653950, 120;
v0x56325d653950_121 .array/port v0x56325d653950, 121;
v0x56325d653950_122 .array/port v0x56325d653950, 122;
E_0x56325d46c930/30 .event edge, v0x56325d653950_119, v0x56325d653950_120, v0x56325d653950_121, v0x56325d653950_122;
v0x56325d653950_123 .array/port v0x56325d653950, 123;
v0x56325d653950_124 .array/port v0x56325d653950, 124;
v0x56325d653950_125 .array/port v0x56325d653950, 125;
v0x56325d653950_126 .array/port v0x56325d653950, 126;
E_0x56325d46c930/31 .event edge, v0x56325d653950_123, v0x56325d653950_124, v0x56325d653950_125, v0x56325d653950_126;
v0x56325d653950_127 .array/port v0x56325d653950, 127;
v0x56325d653950_128 .array/port v0x56325d653950, 128;
v0x56325d653950_129 .array/port v0x56325d653950, 129;
v0x56325d653950_130 .array/port v0x56325d653950, 130;
E_0x56325d46c930/32 .event edge, v0x56325d653950_127, v0x56325d653950_128, v0x56325d653950_129, v0x56325d653950_130;
v0x56325d653950_131 .array/port v0x56325d653950, 131;
v0x56325d653950_132 .array/port v0x56325d653950, 132;
v0x56325d653950_133 .array/port v0x56325d653950, 133;
v0x56325d653950_134 .array/port v0x56325d653950, 134;
E_0x56325d46c930/33 .event edge, v0x56325d653950_131, v0x56325d653950_132, v0x56325d653950_133, v0x56325d653950_134;
v0x56325d653950_135 .array/port v0x56325d653950, 135;
v0x56325d653950_136 .array/port v0x56325d653950, 136;
v0x56325d653950_137 .array/port v0x56325d653950, 137;
v0x56325d653950_138 .array/port v0x56325d653950, 138;
E_0x56325d46c930/34 .event edge, v0x56325d653950_135, v0x56325d653950_136, v0x56325d653950_137, v0x56325d653950_138;
v0x56325d653950_139 .array/port v0x56325d653950, 139;
v0x56325d653950_140 .array/port v0x56325d653950, 140;
v0x56325d653950_141 .array/port v0x56325d653950, 141;
v0x56325d653950_142 .array/port v0x56325d653950, 142;
E_0x56325d46c930/35 .event edge, v0x56325d653950_139, v0x56325d653950_140, v0x56325d653950_141, v0x56325d653950_142;
v0x56325d653950_143 .array/port v0x56325d653950, 143;
v0x56325d653950_144 .array/port v0x56325d653950, 144;
v0x56325d653950_145 .array/port v0x56325d653950, 145;
v0x56325d653950_146 .array/port v0x56325d653950, 146;
E_0x56325d46c930/36 .event edge, v0x56325d653950_143, v0x56325d653950_144, v0x56325d653950_145, v0x56325d653950_146;
v0x56325d653950_147 .array/port v0x56325d653950, 147;
v0x56325d653950_148 .array/port v0x56325d653950, 148;
v0x56325d653950_149 .array/port v0x56325d653950, 149;
v0x56325d653950_150 .array/port v0x56325d653950, 150;
E_0x56325d46c930/37 .event edge, v0x56325d653950_147, v0x56325d653950_148, v0x56325d653950_149, v0x56325d653950_150;
v0x56325d653950_151 .array/port v0x56325d653950, 151;
v0x56325d653950_152 .array/port v0x56325d653950, 152;
v0x56325d653950_153 .array/port v0x56325d653950, 153;
v0x56325d653950_154 .array/port v0x56325d653950, 154;
E_0x56325d46c930/38 .event edge, v0x56325d653950_151, v0x56325d653950_152, v0x56325d653950_153, v0x56325d653950_154;
v0x56325d653950_155 .array/port v0x56325d653950, 155;
v0x56325d653950_156 .array/port v0x56325d653950, 156;
v0x56325d653950_157 .array/port v0x56325d653950, 157;
v0x56325d653950_158 .array/port v0x56325d653950, 158;
E_0x56325d46c930/39 .event edge, v0x56325d653950_155, v0x56325d653950_156, v0x56325d653950_157, v0x56325d653950_158;
v0x56325d653950_159 .array/port v0x56325d653950, 159;
v0x56325d653950_160 .array/port v0x56325d653950, 160;
v0x56325d653950_161 .array/port v0x56325d653950, 161;
v0x56325d653950_162 .array/port v0x56325d653950, 162;
E_0x56325d46c930/40 .event edge, v0x56325d653950_159, v0x56325d653950_160, v0x56325d653950_161, v0x56325d653950_162;
v0x56325d653950_163 .array/port v0x56325d653950, 163;
v0x56325d653950_164 .array/port v0x56325d653950, 164;
v0x56325d653950_165 .array/port v0x56325d653950, 165;
v0x56325d653950_166 .array/port v0x56325d653950, 166;
E_0x56325d46c930/41 .event edge, v0x56325d653950_163, v0x56325d653950_164, v0x56325d653950_165, v0x56325d653950_166;
v0x56325d653950_167 .array/port v0x56325d653950, 167;
v0x56325d653950_168 .array/port v0x56325d653950, 168;
v0x56325d653950_169 .array/port v0x56325d653950, 169;
v0x56325d653950_170 .array/port v0x56325d653950, 170;
E_0x56325d46c930/42 .event edge, v0x56325d653950_167, v0x56325d653950_168, v0x56325d653950_169, v0x56325d653950_170;
v0x56325d653950_171 .array/port v0x56325d653950, 171;
v0x56325d653950_172 .array/port v0x56325d653950, 172;
v0x56325d653950_173 .array/port v0x56325d653950, 173;
v0x56325d653950_174 .array/port v0x56325d653950, 174;
E_0x56325d46c930/43 .event edge, v0x56325d653950_171, v0x56325d653950_172, v0x56325d653950_173, v0x56325d653950_174;
v0x56325d653950_175 .array/port v0x56325d653950, 175;
v0x56325d653950_176 .array/port v0x56325d653950, 176;
v0x56325d653950_177 .array/port v0x56325d653950, 177;
v0x56325d653950_178 .array/port v0x56325d653950, 178;
E_0x56325d46c930/44 .event edge, v0x56325d653950_175, v0x56325d653950_176, v0x56325d653950_177, v0x56325d653950_178;
v0x56325d653950_179 .array/port v0x56325d653950, 179;
v0x56325d653950_180 .array/port v0x56325d653950, 180;
v0x56325d653950_181 .array/port v0x56325d653950, 181;
v0x56325d653950_182 .array/port v0x56325d653950, 182;
E_0x56325d46c930/45 .event edge, v0x56325d653950_179, v0x56325d653950_180, v0x56325d653950_181, v0x56325d653950_182;
v0x56325d653950_183 .array/port v0x56325d653950, 183;
v0x56325d653950_184 .array/port v0x56325d653950, 184;
v0x56325d653950_185 .array/port v0x56325d653950, 185;
v0x56325d653950_186 .array/port v0x56325d653950, 186;
E_0x56325d46c930/46 .event edge, v0x56325d653950_183, v0x56325d653950_184, v0x56325d653950_185, v0x56325d653950_186;
v0x56325d653950_187 .array/port v0x56325d653950, 187;
v0x56325d653950_188 .array/port v0x56325d653950, 188;
v0x56325d653950_189 .array/port v0x56325d653950, 189;
v0x56325d653950_190 .array/port v0x56325d653950, 190;
E_0x56325d46c930/47 .event edge, v0x56325d653950_187, v0x56325d653950_188, v0x56325d653950_189, v0x56325d653950_190;
v0x56325d653950_191 .array/port v0x56325d653950, 191;
v0x56325d653950_192 .array/port v0x56325d653950, 192;
v0x56325d653950_193 .array/port v0x56325d653950, 193;
v0x56325d653950_194 .array/port v0x56325d653950, 194;
E_0x56325d46c930/48 .event edge, v0x56325d653950_191, v0x56325d653950_192, v0x56325d653950_193, v0x56325d653950_194;
v0x56325d653950_195 .array/port v0x56325d653950, 195;
v0x56325d653950_196 .array/port v0x56325d653950, 196;
v0x56325d653950_197 .array/port v0x56325d653950, 197;
v0x56325d653950_198 .array/port v0x56325d653950, 198;
E_0x56325d46c930/49 .event edge, v0x56325d653950_195, v0x56325d653950_196, v0x56325d653950_197, v0x56325d653950_198;
v0x56325d653950_199 .array/port v0x56325d653950, 199;
v0x56325d653950_200 .array/port v0x56325d653950, 200;
v0x56325d653950_201 .array/port v0x56325d653950, 201;
v0x56325d653950_202 .array/port v0x56325d653950, 202;
E_0x56325d46c930/50 .event edge, v0x56325d653950_199, v0x56325d653950_200, v0x56325d653950_201, v0x56325d653950_202;
v0x56325d653950_203 .array/port v0x56325d653950, 203;
v0x56325d653950_204 .array/port v0x56325d653950, 204;
v0x56325d653950_205 .array/port v0x56325d653950, 205;
v0x56325d653950_206 .array/port v0x56325d653950, 206;
E_0x56325d46c930/51 .event edge, v0x56325d653950_203, v0x56325d653950_204, v0x56325d653950_205, v0x56325d653950_206;
v0x56325d653950_207 .array/port v0x56325d653950, 207;
v0x56325d653950_208 .array/port v0x56325d653950, 208;
v0x56325d653950_209 .array/port v0x56325d653950, 209;
v0x56325d653950_210 .array/port v0x56325d653950, 210;
E_0x56325d46c930/52 .event edge, v0x56325d653950_207, v0x56325d653950_208, v0x56325d653950_209, v0x56325d653950_210;
v0x56325d653950_211 .array/port v0x56325d653950, 211;
v0x56325d653950_212 .array/port v0x56325d653950, 212;
v0x56325d653950_213 .array/port v0x56325d653950, 213;
v0x56325d653950_214 .array/port v0x56325d653950, 214;
E_0x56325d46c930/53 .event edge, v0x56325d653950_211, v0x56325d653950_212, v0x56325d653950_213, v0x56325d653950_214;
v0x56325d653950_215 .array/port v0x56325d653950, 215;
v0x56325d653950_216 .array/port v0x56325d653950, 216;
v0x56325d653950_217 .array/port v0x56325d653950, 217;
v0x56325d653950_218 .array/port v0x56325d653950, 218;
E_0x56325d46c930/54 .event edge, v0x56325d653950_215, v0x56325d653950_216, v0x56325d653950_217, v0x56325d653950_218;
v0x56325d653950_219 .array/port v0x56325d653950, 219;
v0x56325d653950_220 .array/port v0x56325d653950, 220;
v0x56325d653950_221 .array/port v0x56325d653950, 221;
v0x56325d653950_222 .array/port v0x56325d653950, 222;
E_0x56325d46c930/55 .event edge, v0x56325d653950_219, v0x56325d653950_220, v0x56325d653950_221, v0x56325d653950_222;
v0x56325d653950_223 .array/port v0x56325d653950, 223;
v0x56325d653950_224 .array/port v0x56325d653950, 224;
v0x56325d653950_225 .array/port v0x56325d653950, 225;
v0x56325d653950_226 .array/port v0x56325d653950, 226;
E_0x56325d46c930/56 .event edge, v0x56325d653950_223, v0x56325d653950_224, v0x56325d653950_225, v0x56325d653950_226;
v0x56325d653950_227 .array/port v0x56325d653950, 227;
v0x56325d653950_228 .array/port v0x56325d653950, 228;
v0x56325d653950_229 .array/port v0x56325d653950, 229;
v0x56325d653950_230 .array/port v0x56325d653950, 230;
E_0x56325d46c930/57 .event edge, v0x56325d653950_227, v0x56325d653950_228, v0x56325d653950_229, v0x56325d653950_230;
v0x56325d653950_231 .array/port v0x56325d653950, 231;
v0x56325d653950_232 .array/port v0x56325d653950, 232;
v0x56325d653950_233 .array/port v0x56325d653950, 233;
v0x56325d653950_234 .array/port v0x56325d653950, 234;
E_0x56325d46c930/58 .event edge, v0x56325d653950_231, v0x56325d653950_232, v0x56325d653950_233, v0x56325d653950_234;
v0x56325d653950_235 .array/port v0x56325d653950, 235;
v0x56325d653950_236 .array/port v0x56325d653950, 236;
v0x56325d653950_237 .array/port v0x56325d653950, 237;
v0x56325d653950_238 .array/port v0x56325d653950, 238;
E_0x56325d46c930/59 .event edge, v0x56325d653950_235, v0x56325d653950_236, v0x56325d653950_237, v0x56325d653950_238;
v0x56325d653950_239 .array/port v0x56325d653950, 239;
v0x56325d653950_240 .array/port v0x56325d653950, 240;
v0x56325d653950_241 .array/port v0x56325d653950, 241;
v0x56325d653950_242 .array/port v0x56325d653950, 242;
E_0x56325d46c930/60 .event edge, v0x56325d653950_239, v0x56325d653950_240, v0x56325d653950_241, v0x56325d653950_242;
v0x56325d653950_243 .array/port v0x56325d653950, 243;
v0x56325d653950_244 .array/port v0x56325d653950, 244;
v0x56325d653950_245 .array/port v0x56325d653950, 245;
v0x56325d653950_246 .array/port v0x56325d653950, 246;
E_0x56325d46c930/61 .event edge, v0x56325d653950_243, v0x56325d653950_244, v0x56325d653950_245, v0x56325d653950_246;
v0x56325d653950_247 .array/port v0x56325d653950, 247;
v0x56325d653950_248 .array/port v0x56325d653950, 248;
v0x56325d653950_249 .array/port v0x56325d653950, 249;
v0x56325d653950_250 .array/port v0x56325d653950, 250;
E_0x56325d46c930/62 .event edge, v0x56325d653950_247, v0x56325d653950_248, v0x56325d653950_249, v0x56325d653950_250;
v0x56325d653950_251 .array/port v0x56325d653950, 251;
v0x56325d653950_252 .array/port v0x56325d653950, 252;
v0x56325d653950_253 .array/port v0x56325d653950, 253;
v0x56325d653950_254 .array/port v0x56325d653950, 254;
E_0x56325d46c930/63 .event edge, v0x56325d653950_251, v0x56325d653950_252, v0x56325d653950_253, v0x56325d653950_254;
v0x56325d653950_255 .array/port v0x56325d653950, 255;
v0x56325d653950_256 .array/port v0x56325d653950, 256;
v0x56325d653950_257 .array/port v0x56325d653950, 257;
v0x56325d653950_258 .array/port v0x56325d653950, 258;
E_0x56325d46c930/64 .event edge, v0x56325d653950_255, v0x56325d653950_256, v0x56325d653950_257, v0x56325d653950_258;
v0x56325d653950_259 .array/port v0x56325d653950, 259;
v0x56325d653950_260 .array/port v0x56325d653950, 260;
v0x56325d653950_261 .array/port v0x56325d653950, 261;
v0x56325d653950_262 .array/port v0x56325d653950, 262;
E_0x56325d46c930/65 .event edge, v0x56325d653950_259, v0x56325d653950_260, v0x56325d653950_261, v0x56325d653950_262;
v0x56325d653950_263 .array/port v0x56325d653950, 263;
v0x56325d653950_264 .array/port v0x56325d653950, 264;
v0x56325d653950_265 .array/port v0x56325d653950, 265;
v0x56325d653950_266 .array/port v0x56325d653950, 266;
E_0x56325d46c930/66 .event edge, v0x56325d653950_263, v0x56325d653950_264, v0x56325d653950_265, v0x56325d653950_266;
v0x56325d653950_267 .array/port v0x56325d653950, 267;
v0x56325d653950_268 .array/port v0x56325d653950, 268;
v0x56325d653950_269 .array/port v0x56325d653950, 269;
v0x56325d653950_270 .array/port v0x56325d653950, 270;
E_0x56325d46c930/67 .event edge, v0x56325d653950_267, v0x56325d653950_268, v0x56325d653950_269, v0x56325d653950_270;
v0x56325d653950_271 .array/port v0x56325d653950, 271;
v0x56325d653950_272 .array/port v0x56325d653950, 272;
v0x56325d653950_273 .array/port v0x56325d653950, 273;
v0x56325d653950_274 .array/port v0x56325d653950, 274;
E_0x56325d46c930/68 .event edge, v0x56325d653950_271, v0x56325d653950_272, v0x56325d653950_273, v0x56325d653950_274;
v0x56325d653950_275 .array/port v0x56325d653950, 275;
v0x56325d653950_276 .array/port v0x56325d653950, 276;
v0x56325d653950_277 .array/port v0x56325d653950, 277;
v0x56325d653950_278 .array/port v0x56325d653950, 278;
E_0x56325d46c930/69 .event edge, v0x56325d653950_275, v0x56325d653950_276, v0x56325d653950_277, v0x56325d653950_278;
v0x56325d653950_279 .array/port v0x56325d653950, 279;
v0x56325d653950_280 .array/port v0x56325d653950, 280;
v0x56325d653950_281 .array/port v0x56325d653950, 281;
v0x56325d653950_282 .array/port v0x56325d653950, 282;
E_0x56325d46c930/70 .event edge, v0x56325d653950_279, v0x56325d653950_280, v0x56325d653950_281, v0x56325d653950_282;
v0x56325d653950_283 .array/port v0x56325d653950, 283;
v0x56325d653950_284 .array/port v0x56325d653950, 284;
v0x56325d653950_285 .array/port v0x56325d653950, 285;
v0x56325d653950_286 .array/port v0x56325d653950, 286;
E_0x56325d46c930/71 .event edge, v0x56325d653950_283, v0x56325d653950_284, v0x56325d653950_285, v0x56325d653950_286;
v0x56325d653950_287 .array/port v0x56325d653950, 287;
v0x56325d653950_288 .array/port v0x56325d653950, 288;
v0x56325d653950_289 .array/port v0x56325d653950, 289;
v0x56325d653950_290 .array/port v0x56325d653950, 290;
E_0x56325d46c930/72 .event edge, v0x56325d653950_287, v0x56325d653950_288, v0x56325d653950_289, v0x56325d653950_290;
v0x56325d653950_291 .array/port v0x56325d653950, 291;
v0x56325d653950_292 .array/port v0x56325d653950, 292;
v0x56325d653950_293 .array/port v0x56325d653950, 293;
v0x56325d653950_294 .array/port v0x56325d653950, 294;
E_0x56325d46c930/73 .event edge, v0x56325d653950_291, v0x56325d653950_292, v0x56325d653950_293, v0x56325d653950_294;
v0x56325d653950_295 .array/port v0x56325d653950, 295;
v0x56325d653950_296 .array/port v0x56325d653950, 296;
v0x56325d653950_297 .array/port v0x56325d653950, 297;
v0x56325d653950_298 .array/port v0x56325d653950, 298;
E_0x56325d46c930/74 .event edge, v0x56325d653950_295, v0x56325d653950_296, v0x56325d653950_297, v0x56325d653950_298;
v0x56325d653950_299 .array/port v0x56325d653950, 299;
v0x56325d653950_300 .array/port v0x56325d653950, 300;
v0x56325d653950_301 .array/port v0x56325d653950, 301;
v0x56325d653950_302 .array/port v0x56325d653950, 302;
E_0x56325d46c930/75 .event edge, v0x56325d653950_299, v0x56325d653950_300, v0x56325d653950_301, v0x56325d653950_302;
v0x56325d653950_303 .array/port v0x56325d653950, 303;
v0x56325d653950_304 .array/port v0x56325d653950, 304;
v0x56325d653950_305 .array/port v0x56325d653950, 305;
v0x56325d653950_306 .array/port v0x56325d653950, 306;
E_0x56325d46c930/76 .event edge, v0x56325d653950_303, v0x56325d653950_304, v0x56325d653950_305, v0x56325d653950_306;
v0x56325d653950_307 .array/port v0x56325d653950, 307;
v0x56325d653950_308 .array/port v0x56325d653950, 308;
v0x56325d653950_309 .array/port v0x56325d653950, 309;
v0x56325d653950_310 .array/port v0x56325d653950, 310;
E_0x56325d46c930/77 .event edge, v0x56325d653950_307, v0x56325d653950_308, v0x56325d653950_309, v0x56325d653950_310;
v0x56325d653950_311 .array/port v0x56325d653950, 311;
v0x56325d653950_312 .array/port v0x56325d653950, 312;
v0x56325d653950_313 .array/port v0x56325d653950, 313;
v0x56325d653950_314 .array/port v0x56325d653950, 314;
E_0x56325d46c930/78 .event edge, v0x56325d653950_311, v0x56325d653950_312, v0x56325d653950_313, v0x56325d653950_314;
v0x56325d653950_315 .array/port v0x56325d653950, 315;
v0x56325d653950_316 .array/port v0x56325d653950, 316;
v0x56325d653950_317 .array/port v0x56325d653950, 317;
v0x56325d653950_318 .array/port v0x56325d653950, 318;
E_0x56325d46c930/79 .event edge, v0x56325d653950_315, v0x56325d653950_316, v0x56325d653950_317, v0x56325d653950_318;
v0x56325d653950_319 .array/port v0x56325d653950, 319;
v0x56325d653950_320 .array/port v0x56325d653950, 320;
v0x56325d653950_321 .array/port v0x56325d653950, 321;
v0x56325d653950_322 .array/port v0x56325d653950, 322;
E_0x56325d46c930/80 .event edge, v0x56325d653950_319, v0x56325d653950_320, v0x56325d653950_321, v0x56325d653950_322;
v0x56325d653950_323 .array/port v0x56325d653950, 323;
v0x56325d653950_324 .array/port v0x56325d653950, 324;
v0x56325d653950_325 .array/port v0x56325d653950, 325;
v0x56325d653950_326 .array/port v0x56325d653950, 326;
E_0x56325d46c930/81 .event edge, v0x56325d653950_323, v0x56325d653950_324, v0x56325d653950_325, v0x56325d653950_326;
v0x56325d653950_327 .array/port v0x56325d653950, 327;
v0x56325d653950_328 .array/port v0x56325d653950, 328;
v0x56325d653950_329 .array/port v0x56325d653950, 329;
v0x56325d653950_330 .array/port v0x56325d653950, 330;
E_0x56325d46c930/82 .event edge, v0x56325d653950_327, v0x56325d653950_328, v0x56325d653950_329, v0x56325d653950_330;
v0x56325d653950_331 .array/port v0x56325d653950, 331;
v0x56325d653950_332 .array/port v0x56325d653950, 332;
v0x56325d653950_333 .array/port v0x56325d653950, 333;
v0x56325d653950_334 .array/port v0x56325d653950, 334;
E_0x56325d46c930/83 .event edge, v0x56325d653950_331, v0x56325d653950_332, v0x56325d653950_333, v0x56325d653950_334;
v0x56325d653950_335 .array/port v0x56325d653950, 335;
v0x56325d653950_336 .array/port v0x56325d653950, 336;
v0x56325d653950_337 .array/port v0x56325d653950, 337;
v0x56325d653950_338 .array/port v0x56325d653950, 338;
E_0x56325d46c930/84 .event edge, v0x56325d653950_335, v0x56325d653950_336, v0x56325d653950_337, v0x56325d653950_338;
v0x56325d653950_339 .array/port v0x56325d653950, 339;
v0x56325d653950_340 .array/port v0x56325d653950, 340;
v0x56325d653950_341 .array/port v0x56325d653950, 341;
v0x56325d653950_342 .array/port v0x56325d653950, 342;
E_0x56325d46c930/85 .event edge, v0x56325d653950_339, v0x56325d653950_340, v0x56325d653950_341, v0x56325d653950_342;
v0x56325d653950_343 .array/port v0x56325d653950, 343;
v0x56325d653950_344 .array/port v0x56325d653950, 344;
v0x56325d653950_345 .array/port v0x56325d653950, 345;
v0x56325d653950_346 .array/port v0x56325d653950, 346;
E_0x56325d46c930/86 .event edge, v0x56325d653950_343, v0x56325d653950_344, v0x56325d653950_345, v0x56325d653950_346;
v0x56325d653950_347 .array/port v0x56325d653950, 347;
v0x56325d653950_348 .array/port v0x56325d653950, 348;
v0x56325d653950_349 .array/port v0x56325d653950, 349;
v0x56325d653950_350 .array/port v0x56325d653950, 350;
E_0x56325d46c930/87 .event edge, v0x56325d653950_347, v0x56325d653950_348, v0x56325d653950_349, v0x56325d653950_350;
v0x56325d653950_351 .array/port v0x56325d653950, 351;
v0x56325d653950_352 .array/port v0x56325d653950, 352;
v0x56325d653950_353 .array/port v0x56325d653950, 353;
v0x56325d653950_354 .array/port v0x56325d653950, 354;
E_0x56325d46c930/88 .event edge, v0x56325d653950_351, v0x56325d653950_352, v0x56325d653950_353, v0x56325d653950_354;
v0x56325d653950_355 .array/port v0x56325d653950, 355;
v0x56325d653950_356 .array/port v0x56325d653950, 356;
v0x56325d653950_357 .array/port v0x56325d653950, 357;
v0x56325d653950_358 .array/port v0x56325d653950, 358;
E_0x56325d46c930/89 .event edge, v0x56325d653950_355, v0x56325d653950_356, v0x56325d653950_357, v0x56325d653950_358;
v0x56325d653950_359 .array/port v0x56325d653950, 359;
v0x56325d653950_360 .array/port v0x56325d653950, 360;
v0x56325d653950_361 .array/port v0x56325d653950, 361;
v0x56325d653950_362 .array/port v0x56325d653950, 362;
E_0x56325d46c930/90 .event edge, v0x56325d653950_359, v0x56325d653950_360, v0x56325d653950_361, v0x56325d653950_362;
v0x56325d653950_363 .array/port v0x56325d653950, 363;
v0x56325d653950_364 .array/port v0x56325d653950, 364;
v0x56325d653950_365 .array/port v0x56325d653950, 365;
v0x56325d653950_366 .array/port v0x56325d653950, 366;
E_0x56325d46c930/91 .event edge, v0x56325d653950_363, v0x56325d653950_364, v0x56325d653950_365, v0x56325d653950_366;
v0x56325d653950_367 .array/port v0x56325d653950, 367;
v0x56325d653950_368 .array/port v0x56325d653950, 368;
v0x56325d653950_369 .array/port v0x56325d653950, 369;
v0x56325d653950_370 .array/port v0x56325d653950, 370;
E_0x56325d46c930/92 .event edge, v0x56325d653950_367, v0x56325d653950_368, v0x56325d653950_369, v0x56325d653950_370;
v0x56325d653950_371 .array/port v0x56325d653950, 371;
v0x56325d653950_372 .array/port v0x56325d653950, 372;
v0x56325d653950_373 .array/port v0x56325d653950, 373;
v0x56325d653950_374 .array/port v0x56325d653950, 374;
E_0x56325d46c930/93 .event edge, v0x56325d653950_371, v0x56325d653950_372, v0x56325d653950_373, v0x56325d653950_374;
v0x56325d653950_375 .array/port v0x56325d653950, 375;
v0x56325d653950_376 .array/port v0x56325d653950, 376;
v0x56325d653950_377 .array/port v0x56325d653950, 377;
v0x56325d653950_378 .array/port v0x56325d653950, 378;
E_0x56325d46c930/94 .event edge, v0x56325d653950_375, v0x56325d653950_376, v0x56325d653950_377, v0x56325d653950_378;
v0x56325d653950_379 .array/port v0x56325d653950, 379;
v0x56325d653950_380 .array/port v0x56325d653950, 380;
v0x56325d653950_381 .array/port v0x56325d653950, 381;
v0x56325d653950_382 .array/port v0x56325d653950, 382;
E_0x56325d46c930/95 .event edge, v0x56325d653950_379, v0x56325d653950_380, v0x56325d653950_381, v0x56325d653950_382;
v0x56325d653950_383 .array/port v0x56325d653950, 383;
v0x56325d653950_384 .array/port v0x56325d653950, 384;
v0x56325d653950_385 .array/port v0x56325d653950, 385;
v0x56325d653950_386 .array/port v0x56325d653950, 386;
E_0x56325d46c930/96 .event edge, v0x56325d653950_383, v0x56325d653950_384, v0x56325d653950_385, v0x56325d653950_386;
v0x56325d653950_387 .array/port v0x56325d653950, 387;
v0x56325d653950_388 .array/port v0x56325d653950, 388;
v0x56325d653950_389 .array/port v0x56325d653950, 389;
v0x56325d653950_390 .array/port v0x56325d653950, 390;
E_0x56325d46c930/97 .event edge, v0x56325d653950_387, v0x56325d653950_388, v0x56325d653950_389, v0x56325d653950_390;
v0x56325d653950_391 .array/port v0x56325d653950, 391;
v0x56325d653950_392 .array/port v0x56325d653950, 392;
v0x56325d653950_393 .array/port v0x56325d653950, 393;
v0x56325d653950_394 .array/port v0x56325d653950, 394;
E_0x56325d46c930/98 .event edge, v0x56325d653950_391, v0x56325d653950_392, v0x56325d653950_393, v0x56325d653950_394;
v0x56325d653950_395 .array/port v0x56325d653950, 395;
v0x56325d653950_396 .array/port v0x56325d653950, 396;
v0x56325d653950_397 .array/port v0x56325d653950, 397;
v0x56325d653950_398 .array/port v0x56325d653950, 398;
E_0x56325d46c930/99 .event edge, v0x56325d653950_395, v0x56325d653950_396, v0x56325d653950_397, v0x56325d653950_398;
v0x56325d653950_399 .array/port v0x56325d653950, 399;
v0x56325d653950_400 .array/port v0x56325d653950, 400;
v0x56325d653950_401 .array/port v0x56325d653950, 401;
v0x56325d653950_402 .array/port v0x56325d653950, 402;
E_0x56325d46c930/100 .event edge, v0x56325d653950_399, v0x56325d653950_400, v0x56325d653950_401, v0x56325d653950_402;
v0x56325d653950_403 .array/port v0x56325d653950, 403;
v0x56325d653950_404 .array/port v0x56325d653950, 404;
v0x56325d653950_405 .array/port v0x56325d653950, 405;
v0x56325d653950_406 .array/port v0x56325d653950, 406;
E_0x56325d46c930/101 .event edge, v0x56325d653950_403, v0x56325d653950_404, v0x56325d653950_405, v0x56325d653950_406;
v0x56325d653950_407 .array/port v0x56325d653950, 407;
v0x56325d653950_408 .array/port v0x56325d653950, 408;
v0x56325d653950_409 .array/port v0x56325d653950, 409;
v0x56325d653950_410 .array/port v0x56325d653950, 410;
E_0x56325d46c930/102 .event edge, v0x56325d653950_407, v0x56325d653950_408, v0x56325d653950_409, v0x56325d653950_410;
v0x56325d653950_411 .array/port v0x56325d653950, 411;
v0x56325d653950_412 .array/port v0x56325d653950, 412;
v0x56325d653950_413 .array/port v0x56325d653950, 413;
v0x56325d653950_414 .array/port v0x56325d653950, 414;
E_0x56325d46c930/103 .event edge, v0x56325d653950_411, v0x56325d653950_412, v0x56325d653950_413, v0x56325d653950_414;
v0x56325d653950_415 .array/port v0x56325d653950, 415;
v0x56325d653950_416 .array/port v0x56325d653950, 416;
v0x56325d653950_417 .array/port v0x56325d653950, 417;
v0x56325d653950_418 .array/port v0x56325d653950, 418;
E_0x56325d46c930/104 .event edge, v0x56325d653950_415, v0x56325d653950_416, v0x56325d653950_417, v0x56325d653950_418;
v0x56325d653950_419 .array/port v0x56325d653950, 419;
v0x56325d653950_420 .array/port v0x56325d653950, 420;
v0x56325d653950_421 .array/port v0x56325d653950, 421;
v0x56325d653950_422 .array/port v0x56325d653950, 422;
E_0x56325d46c930/105 .event edge, v0x56325d653950_419, v0x56325d653950_420, v0x56325d653950_421, v0x56325d653950_422;
v0x56325d653950_423 .array/port v0x56325d653950, 423;
v0x56325d653950_424 .array/port v0x56325d653950, 424;
v0x56325d653950_425 .array/port v0x56325d653950, 425;
v0x56325d653950_426 .array/port v0x56325d653950, 426;
E_0x56325d46c930/106 .event edge, v0x56325d653950_423, v0x56325d653950_424, v0x56325d653950_425, v0x56325d653950_426;
v0x56325d653950_427 .array/port v0x56325d653950, 427;
v0x56325d653950_428 .array/port v0x56325d653950, 428;
v0x56325d653950_429 .array/port v0x56325d653950, 429;
v0x56325d653950_430 .array/port v0x56325d653950, 430;
E_0x56325d46c930/107 .event edge, v0x56325d653950_427, v0x56325d653950_428, v0x56325d653950_429, v0x56325d653950_430;
v0x56325d653950_431 .array/port v0x56325d653950, 431;
v0x56325d653950_432 .array/port v0x56325d653950, 432;
v0x56325d653950_433 .array/port v0x56325d653950, 433;
v0x56325d653950_434 .array/port v0x56325d653950, 434;
E_0x56325d46c930/108 .event edge, v0x56325d653950_431, v0x56325d653950_432, v0x56325d653950_433, v0x56325d653950_434;
v0x56325d653950_435 .array/port v0x56325d653950, 435;
v0x56325d653950_436 .array/port v0x56325d653950, 436;
v0x56325d653950_437 .array/port v0x56325d653950, 437;
v0x56325d653950_438 .array/port v0x56325d653950, 438;
E_0x56325d46c930/109 .event edge, v0x56325d653950_435, v0x56325d653950_436, v0x56325d653950_437, v0x56325d653950_438;
v0x56325d653950_439 .array/port v0x56325d653950, 439;
v0x56325d653950_440 .array/port v0x56325d653950, 440;
v0x56325d653950_441 .array/port v0x56325d653950, 441;
v0x56325d653950_442 .array/port v0x56325d653950, 442;
E_0x56325d46c930/110 .event edge, v0x56325d653950_439, v0x56325d653950_440, v0x56325d653950_441, v0x56325d653950_442;
v0x56325d653950_443 .array/port v0x56325d653950, 443;
v0x56325d653950_444 .array/port v0x56325d653950, 444;
v0x56325d653950_445 .array/port v0x56325d653950, 445;
v0x56325d653950_446 .array/port v0x56325d653950, 446;
E_0x56325d46c930/111 .event edge, v0x56325d653950_443, v0x56325d653950_444, v0x56325d653950_445, v0x56325d653950_446;
v0x56325d653950_447 .array/port v0x56325d653950, 447;
v0x56325d653950_448 .array/port v0x56325d653950, 448;
v0x56325d653950_449 .array/port v0x56325d653950, 449;
v0x56325d653950_450 .array/port v0x56325d653950, 450;
E_0x56325d46c930/112 .event edge, v0x56325d653950_447, v0x56325d653950_448, v0x56325d653950_449, v0x56325d653950_450;
v0x56325d653950_451 .array/port v0x56325d653950, 451;
v0x56325d653950_452 .array/port v0x56325d653950, 452;
v0x56325d653950_453 .array/port v0x56325d653950, 453;
v0x56325d653950_454 .array/port v0x56325d653950, 454;
E_0x56325d46c930/113 .event edge, v0x56325d653950_451, v0x56325d653950_452, v0x56325d653950_453, v0x56325d653950_454;
v0x56325d653950_455 .array/port v0x56325d653950, 455;
v0x56325d653950_456 .array/port v0x56325d653950, 456;
v0x56325d653950_457 .array/port v0x56325d653950, 457;
v0x56325d653950_458 .array/port v0x56325d653950, 458;
E_0x56325d46c930/114 .event edge, v0x56325d653950_455, v0x56325d653950_456, v0x56325d653950_457, v0x56325d653950_458;
v0x56325d653950_459 .array/port v0x56325d653950, 459;
v0x56325d653950_460 .array/port v0x56325d653950, 460;
v0x56325d653950_461 .array/port v0x56325d653950, 461;
v0x56325d653950_462 .array/port v0x56325d653950, 462;
E_0x56325d46c930/115 .event edge, v0x56325d653950_459, v0x56325d653950_460, v0x56325d653950_461, v0x56325d653950_462;
v0x56325d653950_463 .array/port v0x56325d653950, 463;
v0x56325d653950_464 .array/port v0x56325d653950, 464;
v0x56325d653950_465 .array/port v0x56325d653950, 465;
v0x56325d653950_466 .array/port v0x56325d653950, 466;
E_0x56325d46c930/116 .event edge, v0x56325d653950_463, v0x56325d653950_464, v0x56325d653950_465, v0x56325d653950_466;
v0x56325d653950_467 .array/port v0x56325d653950, 467;
v0x56325d653950_468 .array/port v0x56325d653950, 468;
v0x56325d653950_469 .array/port v0x56325d653950, 469;
v0x56325d653950_470 .array/port v0x56325d653950, 470;
E_0x56325d46c930/117 .event edge, v0x56325d653950_467, v0x56325d653950_468, v0x56325d653950_469, v0x56325d653950_470;
v0x56325d653950_471 .array/port v0x56325d653950, 471;
v0x56325d653950_472 .array/port v0x56325d653950, 472;
v0x56325d653950_473 .array/port v0x56325d653950, 473;
v0x56325d653950_474 .array/port v0x56325d653950, 474;
E_0x56325d46c930/118 .event edge, v0x56325d653950_471, v0x56325d653950_472, v0x56325d653950_473, v0x56325d653950_474;
v0x56325d653950_475 .array/port v0x56325d653950, 475;
v0x56325d653950_476 .array/port v0x56325d653950, 476;
v0x56325d653950_477 .array/port v0x56325d653950, 477;
v0x56325d653950_478 .array/port v0x56325d653950, 478;
E_0x56325d46c930/119 .event edge, v0x56325d653950_475, v0x56325d653950_476, v0x56325d653950_477, v0x56325d653950_478;
v0x56325d653950_479 .array/port v0x56325d653950, 479;
v0x56325d653950_480 .array/port v0x56325d653950, 480;
v0x56325d653950_481 .array/port v0x56325d653950, 481;
v0x56325d653950_482 .array/port v0x56325d653950, 482;
E_0x56325d46c930/120 .event edge, v0x56325d653950_479, v0x56325d653950_480, v0x56325d653950_481, v0x56325d653950_482;
v0x56325d653950_483 .array/port v0x56325d653950, 483;
v0x56325d653950_484 .array/port v0x56325d653950, 484;
v0x56325d653950_485 .array/port v0x56325d653950, 485;
v0x56325d653950_486 .array/port v0x56325d653950, 486;
E_0x56325d46c930/121 .event edge, v0x56325d653950_483, v0x56325d653950_484, v0x56325d653950_485, v0x56325d653950_486;
v0x56325d653950_487 .array/port v0x56325d653950, 487;
v0x56325d653950_488 .array/port v0x56325d653950, 488;
v0x56325d653950_489 .array/port v0x56325d653950, 489;
v0x56325d653950_490 .array/port v0x56325d653950, 490;
E_0x56325d46c930/122 .event edge, v0x56325d653950_487, v0x56325d653950_488, v0x56325d653950_489, v0x56325d653950_490;
v0x56325d653950_491 .array/port v0x56325d653950, 491;
v0x56325d653950_492 .array/port v0x56325d653950, 492;
v0x56325d653950_493 .array/port v0x56325d653950, 493;
v0x56325d653950_494 .array/port v0x56325d653950, 494;
E_0x56325d46c930/123 .event edge, v0x56325d653950_491, v0x56325d653950_492, v0x56325d653950_493, v0x56325d653950_494;
v0x56325d653950_495 .array/port v0x56325d653950, 495;
v0x56325d653950_496 .array/port v0x56325d653950, 496;
v0x56325d653950_497 .array/port v0x56325d653950, 497;
v0x56325d653950_498 .array/port v0x56325d653950, 498;
E_0x56325d46c930/124 .event edge, v0x56325d653950_495, v0x56325d653950_496, v0x56325d653950_497, v0x56325d653950_498;
v0x56325d653950_499 .array/port v0x56325d653950, 499;
v0x56325d653950_500 .array/port v0x56325d653950, 500;
v0x56325d653950_501 .array/port v0x56325d653950, 501;
v0x56325d653950_502 .array/port v0x56325d653950, 502;
E_0x56325d46c930/125 .event edge, v0x56325d653950_499, v0x56325d653950_500, v0x56325d653950_501, v0x56325d653950_502;
v0x56325d653950_503 .array/port v0x56325d653950, 503;
v0x56325d653950_504 .array/port v0x56325d653950, 504;
v0x56325d653950_505 .array/port v0x56325d653950, 505;
v0x56325d653950_506 .array/port v0x56325d653950, 506;
E_0x56325d46c930/126 .event edge, v0x56325d653950_503, v0x56325d653950_504, v0x56325d653950_505, v0x56325d653950_506;
v0x56325d653950_507 .array/port v0x56325d653950, 507;
v0x56325d653950_508 .array/port v0x56325d653950, 508;
v0x56325d653950_509 .array/port v0x56325d653950, 509;
v0x56325d653950_510 .array/port v0x56325d653950, 510;
E_0x56325d46c930/127 .event edge, v0x56325d653950_507, v0x56325d653950_508, v0x56325d653950_509, v0x56325d653950_510;
v0x56325d653950_511 .array/port v0x56325d653950, 511;
v0x56325d653950_512 .array/port v0x56325d653950, 512;
v0x56325d653950_513 .array/port v0x56325d653950, 513;
v0x56325d653950_514 .array/port v0x56325d653950, 514;
E_0x56325d46c930/128 .event edge, v0x56325d653950_511, v0x56325d653950_512, v0x56325d653950_513, v0x56325d653950_514;
v0x56325d653950_515 .array/port v0x56325d653950, 515;
v0x56325d653950_516 .array/port v0x56325d653950, 516;
v0x56325d653950_517 .array/port v0x56325d653950, 517;
v0x56325d653950_518 .array/port v0x56325d653950, 518;
E_0x56325d46c930/129 .event edge, v0x56325d653950_515, v0x56325d653950_516, v0x56325d653950_517, v0x56325d653950_518;
v0x56325d653950_519 .array/port v0x56325d653950, 519;
v0x56325d653950_520 .array/port v0x56325d653950, 520;
v0x56325d653950_521 .array/port v0x56325d653950, 521;
v0x56325d653950_522 .array/port v0x56325d653950, 522;
E_0x56325d46c930/130 .event edge, v0x56325d653950_519, v0x56325d653950_520, v0x56325d653950_521, v0x56325d653950_522;
v0x56325d653950_523 .array/port v0x56325d653950, 523;
v0x56325d653950_524 .array/port v0x56325d653950, 524;
v0x56325d653950_525 .array/port v0x56325d653950, 525;
v0x56325d653950_526 .array/port v0x56325d653950, 526;
E_0x56325d46c930/131 .event edge, v0x56325d653950_523, v0x56325d653950_524, v0x56325d653950_525, v0x56325d653950_526;
v0x56325d653950_527 .array/port v0x56325d653950, 527;
v0x56325d653950_528 .array/port v0x56325d653950, 528;
v0x56325d653950_529 .array/port v0x56325d653950, 529;
v0x56325d653950_530 .array/port v0x56325d653950, 530;
E_0x56325d46c930/132 .event edge, v0x56325d653950_527, v0x56325d653950_528, v0x56325d653950_529, v0x56325d653950_530;
v0x56325d653950_531 .array/port v0x56325d653950, 531;
v0x56325d653950_532 .array/port v0x56325d653950, 532;
v0x56325d653950_533 .array/port v0x56325d653950, 533;
v0x56325d653950_534 .array/port v0x56325d653950, 534;
E_0x56325d46c930/133 .event edge, v0x56325d653950_531, v0x56325d653950_532, v0x56325d653950_533, v0x56325d653950_534;
v0x56325d653950_535 .array/port v0x56325d653950, 535;
v0x56325d653950_536 .array/port v0x56325d653950, 536;
v0x56325d653950_537 .array/port v0x56325d653950, 537;
v0x56325d653950_538 .array/port v0x56325d653950, 538;
E_0x56325d46c930/134 .event edge, v0x56325d653950_535, v0x56325d653950_536, v0x56325d653950_537, v0x56325d653950_538;
v0x56325d653950_539 .array/port v0x56325d653950, 539;
v0x56325d653950_540 .array/port v0x56325d653950, 540;
v0x56325d653950_541 .array/port v0x56325d653950, 541;
v0x56325d653950_542 .array/port v0x56325d653950, 542;
E_0x56325d46c930/135 .event edge, v0x56325d653950_539, v0x56325d653950_540, v0x56325d653950_541, v0x56325d653950_542;
v0x56325d653950_543 .array/port v0x56325d653950, 543;
v0x56325d653950_544 .array/port v0x56325d653950, 544;
v0x56325d653950_545 .array/port v0x56325d653950, 545;
v0x56325d653950_546 .array/port v0x56325d653950, 546;
E_0x56325d46c930/136 .event edge, v0x56325d653950_543, v0x56325d653950_544, v0x56325d653950_545, v0x56325d653950_546;
v0x56325d653950_547 .array/port v0x56325d653950, 547;
v0x56325d653950_548 .array/port v0x56325d653950, 548;
v0x56325d653950_549 .array/port v0x56325d653950, 549;
v0x56325d653950_550 .array/port v0x56325d653950, 550;
E_0x56325d46c930/137 .event edge, v0x56325d653950_547, v0x56325d653950_548, v0x56325d653950_549, v0x56325d653950_550;
v0x56325d653950_551 .array/port v0x56325d653950, 551;
v0x56325d653950_552 .array/port v0x56325d653950, 552;
v0x56325d653950_553 .array/port v0x56325d653950, 553;
v0x56325d653950_554 .array/port v0x56325d653950, 554;
E_0x56325d46c930/138 .event edge, v0x56325d653950_551, v0x56325d653950_552, v0x56325d653950_553, v0x56325d653950_554;
v0x56325d653950_555 .array/port v0x56325d653950, 555;
v0x56325d653950_556 .array/port v0x56325d653950, 556;
v0x56325d653950_557 .array/port v0x56325d653950, 557;
v0x56325d653950_558 .array/port v0x56325d653950, 558;
E_0x56325d46c930/139 .event edge, v0x56325d653950_555, v0x56325d653950_556, v0x56325d653950_557, v0x56325d653950_558;
v0x56325d653950_559 .array/port v0x56325d653950, 559;
v0x56325d653950_560 .array/port v0x56325d653950, 560;
v0x56325d653950_561 .array/port v0x56325d653950, 561;
v0x56325d653950_562 .array/port v0x56325d653950, 562;
E_0x56325d46c930/140 .event edge, v0x56325d653950_559, v0x56325d653950_560, v0x56325d653950_561, v0x56325d653950_562;
v0x56325d653950_563 .array/port v0x56325d653950, 563;
v0x56325d653950_564 .array/port v0x56325d653950, 564;
v0x56325d653950_565 .array/port v0x56325d653950, 565;
v0x56325d653950_566 .array/port v0x56325d653950, 566;
E_0x56325d46c930/141 .event edge, v0x56325d653950_563, v0x56325d653950_564, v0x56325d653950_565, v0x56325d653950_566;
v0x56325d653950_567 .array/port v0x56325d653950, 567;
v0x56325d653950_568 .array/port v0x56325d653950, 568;
v0x56325d653950_569 .array/port v0x56325d653950, 569;
v0x56325d653950_570 .array/port v0x56325d653950, 570;
E_0x56325d46c930/142 .event edge, v0x56325d653950_567, v0x56325d653950_568, v0x56325d653950_569, v0x56325d653950_570;
v0x56325d653950_571 .array/port v0x56325d653950, 571;
v0x56325d653950_572 .array/port v0x56325d653950, 572;
v0x56325d653950_573 .array/port v0x56325d653950, 573;
v0x56325d653950_574 .array/port v0x56325d653950, 574;
E_0x56325d46c930/143 .event edge, v0x56325d653950_571, v0x56325d653950_572, v0x56325d653950_573, v0x56325d653950_574;
v0x56325d653950_575 .array/port v0x56325d653950, 575;
v0x56325d653950_576 .array/port v0x56325d653950, 576;
v0x56325d653950_577 .array/port v0x56325d653950, 577;
v0x56325d653950_578 .array/port v0x56325d653950, 578;
E_0x56325d46c930/144 .event edge, v0x56325d653950_575, v0x56325d653950_576, v0x56325d653950_577, v0x56325d653950_578;
v0x56325d653950_579 .array/port v0x56325d653950, 579;
v0x56325d653950_580 .array/port v0x56325d653950, 580;
v0x56325d653950_581 .array/port v0x56325d653950, 581;
v0x56325d653950_582 .array/port v0x56325d653950, 582;
E_0x56325d46c930/145 .event edge, v0x56325d653950_579, v0x56325d653950_580, v0x56325d653950_581, v0x56325d653950_582;
v0x56325d653950_583 .array/port v0x56325d653950, 583;
v0x56325d653950_584 .array/port v0x56325d653950, 584;
v0x56325d653950_585 .array/port v0x56325d653950, 585;
v0x56325d653950_586 .array/port v0x56325d653950, 586;
E_0x56325d46c930/146 .event edge, v0x56325d653950_583, v0x56325d653950_584, v0x56325d653950_585, v0x56325d653950_586;
v0x56325d653950_587 .array/port v0x56325d653950, 587;
v0x56325d653950_588 .array/port v0x56325d653950, 588;
v0x56325d653950_589 .array/port v0x56325d653950, 589;
v0x56325d653950_590 .array/port v0x56325d653950, 590;
E_0x56325d46c930/147 .event edge, v0x56325d653950_587, v0x56325d653950_588, v0x56325d653950_589, v0x56325d653950_590;
v0x56325d653950_591 .array/port v0x56325d653950, 591;
v0x56325d653950_592 .array/port v0x56325d653950, 592;
v0x56325d653950_593 .array/port v0x56325d653950, 593;
v0x56325d653950_594 .array/port v0x56325d653950, 594;
E_0x56325d46c930/148 .event edge, v0x56325d653950_591, v0x56325d653950_592, v0x56325d653950_593, v0x56325d653950_594;
v0x56325d653950_595 .array/port v0x56325d653950, 595;
v0x56325d653950_596 .array/port v0x56325d653950, 596;
v0x56325d653950_597 .array/port v0x56325d653950, 597;
v0x56325d653950_598 .array/port v0x56325d653950, 598;
E_0x56325d46c930/149 .event edge, v0x56325d653950_595, v0x56325d653950_596, v0x56325d653950_597, v0x56325d653950_598;
v0x56325d653950_599 .array/port v0x56325d653950, 599;
v0x56325d653950_600 .array/port v0x56325d653950, 600;
v0x56325d653950_601 .array/port v0x56325d653950, 601;
v0x56325d653950_602 .array/port v0x56325d653950, 602;
E_0x56325d46c930/150 .event edge, v0x56325d653950_599, v0x56325d653950_600, v0x56325d653950_601, v0x56325d653950_602;
v0x56325d653950_603 .array/port v0x56325d653950, 603;
v0x56325d653950_604 .array/port v0x56325d653950, 604;
v0x56325d653950_605 .array/port v0x56325d653950, 605;
v0x56325d653950_606 .array/port v0x56325d653950, 606;
E_0x56325d46c930/151 .event edge, v0x56325d653950_603, v0x56325d653950_604, v0x56325d653950_605, v0x56325d653950_606;
v0x56325d653950_607 .array/port v0x56325d653950, 607;
v0x56325d653950_608 .array/port v0x56325d653950, 608;
v0x56325d653950_609 .array/port v0x56325d653950, 609;
v0x56325d653950_610 .array/port v0x56325d653950, 610;
E_0x56325d46c930/152 .event edge, v0x56325d653950_607, v0x56325d653950_608, v0x56325d653950_609, v0x56325d653950_610;
v0x56325d653950_611 .array/port v0x56325d653950, 611;
v0x56325d653950_612 .array/port v0x56325d653950, 612;
v0x56325d653950_613 .array/port v0x56325d653950, 613;
v0x56325d653950_614 .array/port v0x56325d653950, 614;
E_0x56325d46c930/153 .event edge, v0x56325d653950_611, v0x56325d653950_612, v0x56325d653950_613, v0x56325d653950_614;
v0x56325d653950_615 .array/port v0x56325d653950, 615;
v0x56325d653950_616 .array/port v0x56325d653950, 616;
v0x56325d653950_617 .array/port v0x56325d653950, 617;
v0x56325d653950_618 .array/port v0x56325d653950, 618;
E_0x56325d46c930/154 .event edge, v0x56325d653950_615, v0x56325d653950_616, v0x56325d653950_617, v0x56325d653950_618;
v0x56325d653950_619 .array/port v0x56325d653950, 619;
v0x56325d653950_620 .array/port v0x56325d653950, 620;
v0x56325d653950_621 .array/port v0x56325d653950, 621;
v0x56325d653950_622 .array/port v0x56325d653950, 622;
E_0x56325d46c930/155 .event edge, v0x56325d653950_619, v0x56325d653950_620, v0x56325d653950_621, v0x56325d653950_622;
v0x56325d653950_623 .array/port v0x56325d653950, 623;
v0x56325d653950_624 .array/port v0x56325d653950, 624;
v0x56325d653950_625 .array/port v0x56325d653950, 625;
v0x56325d653950_626 .array/port v0x56325d653950, 626;
E_0x56325d46c930/156 .event edge, v0x56325d653950_623, v0x56325d653950_624, v0x56325d653950_625, v0x56325d653950_626;
v0x56325d653950_627 .array/port v0x56325d653950, 627;
v0x56325d653950_628 .array/port v0x56325d653950, 628;
v0x56325d653950_629 .array/port v0x56325d653950, 629;
v0x56325d653950_630 .array/port v0x56325d653950, 630;
E_0x56325d46c930/157 .event edge, v0x56325d653950_627, v0x56325d653950_628, v0x56325d653950_629, v0x56325d653950_630;
v0x56325d653950_631 .array/port v0x56325d653950, 631;
v0x56325d653950_632 .array/port v0x56325d653950, 632;
v0x56325d653950_633 .array/port v0x56325d653950, 633;
v0x56325d653950_634 .array/port v0x56325d653950, 634;
E_0x56325d46c930/158 .event edge, v0x56325d653950_631, v0x56325d653950_632, v0x56325d653950_633, v0x56325d653950_634;
v0x56325d653950_635 .array/port v0x56325d653950, 635;
v0x56325d653950_636 .array/port v0x56325d653950, 636;
v0x56325d653950_637 .array/port v0x56325d653950, 637;
v0x56325d653950_638 .array/port v0x56325d653950, 638;
E_0x56325d46c930/159 .event edge, v0x56325d653950_635, v0x56325d653950_636, v0x56325d653950_637, v0x56325d653950_638;
v0x56325d653950_639 .array/port v0x56325d653950, 639;
v0x56325d653950_640 .array/port v0x56325d653950, 640;
v0x56325d653950_641 .array/port v0x56325d653950, 641;
v0x56325d653950_642 .array/port v0x56325d653950, 642;
E_0x56325d46c930/160 .event edge, v0x56325d653950_639, v0x56325d653950_640, v0x56325d653950_641, v0x56325d653950_642;
v0x56325d653950_643 .array/port v0x56325d653950, 643;
v0x56325d653950_644 .array/port v0x56325d653950, 644;
v0x56325d653950_645 .array/port v0x56325d653950, 645;
v0x56325d653950_646 .array/port v0x56325d653950, 646;
E_0x56325d46c930/161 .event edge, v0x56325d653950_643, v0x56325d653950_644, v0x56325d653950_645, v0x56325d653950_646;
v0x56325d653950_647 .array/port v0x56325d653950, 647;
v0x56325d653950_648 .array/port v0x56325d653950, 648;
v0x56325d653950_649 .array/port v0x56325d653950, 649;
v0x56325d653950_650 .array/port v0x56325d653950, 650;
E_0x56325d46c930/162 .event edge, v0x56325d653950_647, v0x56325d653950_648, v0x56325d653950_649, v0x56325d653950_650;
v0x56325d653950_651 .array/port v0x56325d653950, 651;
v0x56325d653950_652 .array/port v0x56325d653950, 652;
v0x56325d653950_653 .array/port v0x56325d653950, 653;
v0x56325d653950_654 .array/port v0x56325d653950, 654;
E_0x56325d46c930/163 .event edge, v0x56325d653950_651, v0x56325d653950_652, v0x56325d653950_653, v0x56325d653950_654;
v0x56325d653950_655 .array/port v0x56325d653950, 655;
v0x56325d653950_656 .array/port v0x56325d653950, 656;
v0x56325d653950_657 .array/port v0x56325d653950, 657;
v0x56325d653950_658 .array/port v0x56325d653950, 658;
E_0x56325d46c930/164 .event edge, v0x56325d653950_655, v0x56325d653950_656, v0x56325d653950_657, v0x56325d653950_658;
v0x56325d653950_659 .array/port v0x56325d653950, 659;
v0x56325d653950_660 .array/port v0x56325d653950, 660;
v0x56325d653950_661 .array/port v0x56325d653950, 661;
v0x56325d653950_662 .array/port v0x56325d653950, 662;
E_0x56325d46c930/165 .event edge, v0x56325d653950_659, v0x56325d653950_660, v0x56325d653950_661, v0x56325d653950_662;
v0x56325d653950_663 .array/port v0x56325d653950, 663;
v0x56325d653950_664 .array/port v0x56325d653950, 664;
v0x56325d653950_665 .array/port v0x56325d653950, 665;
v0x56325d653950_666 .array/port v0x56325d653950, 666;
E_0x56325d46c930/166 .event edge, v0x56325d653950_663, v0x56325d653950_664, v0x56325d653950_665, v0x56325d653950_666;
v0x56325d653950_667 .array/port v0x56325d653950, 667;
v0x56325d653950_668 .array/port v0x56325d653950, 668;
v0x56325d653950_669 .array/port v0x56325d653950, 669;
v0x56325d653950_670 .array/port v0x56325d653950, 670;
E_0x56325d46c930/167 .event edge, v0x56325d653950_667, v0x56325d653950_668, v0x56325d653950_669, v0x56325d653950_670;
v0x56325d653950_671 .array/port v0x56325d653950, 671;
v0x56325d653950_672 .array/port v0x56325d653950, 672;
v0x56325d653950_673 .array/port v0x56325d653950, 673;
v0x56325d653950_674 .array/port v0x56325d653950, 674;
E_0x56325d46c930/168 .event edge, v0x56325d653950_671, v0x56325d653950_672, v0x56325d653950_673, v0x56325d653950_674;
v0x56325d653950_675 .array/port v0x56325d653950, 675;
v0x56325d653950_676 .array/port v0x56325d653950, 676;
v0x56325d653950_677 .array/port v0x56325d653950, 677;
v0x56325d653950_678 .array/port v0x56325d653950, 678;
E_0x56325d46c930/169 .event edge, v0x56325d653950_675, v0x56325d653950_676, v0x56325d653950_677, v0x56325d653950_678;
v0x56325d653950_679 .array/port v0x56325d653950, 679;
v0x56325d653950_680 .array/port v0x56325d653950, 680;
v0x56325d653950_681 .array/port v0x56325d653950, 681;
v0x56325d653950_682 .array/port v0x56325d653950, 682;
E_0x56325d46c930/170 .event edge, v0x56325d653950_679, v0x56325d653950_680, v0x56325d653950_681, v0x56325d653950_682;
v0x56325d653950_683 .array/port v0x56325d653950, 683;
v0x56325d653950_684 .array/port v0x56325d653950, 684;
v0x56325d653950_685 .array/port v0x56325d653950, 685;
v0x56325d653950_686 .array/port v0x56325d653950, 686;
E_0x56325d46c930/171 .event edge, v0x56325d653950_683, v0x56325d653950_684, v0x56325d653950_685, v0x56325d653950_686;
v0x56325d653950_687 .array/port v0x56325d653950, 687;
v0x56325d653950_688 .array/port v0x56325d653950, 688;
v0x56325d653950_689 .array/port v0x56325d653950, 689;
v0x56325d653950_690 .array/port v0x56325d653950, 690;
E_0x56325d46c930/172 .event edge, v0x56325d653950_687, v0x56325d653950_688, v0x56325d653950_689, v0x56325d653950_690;
v0x56325d653950_691 .array/port v0x56325d653950, 691;
v0x56325d653950_692 .array/port v0x56325d653950, 692;
v0x56325d653950_693 .array/port v0x56325d653950, 693;
v0x56325d653950_694 .array/port v0x56325d653950, 694;
E_0x56325d46c930/173 .event edge, v0x56325d653950_691, v0x56325d653950_692, v0x56325d653950_693, v0x56325d653950_694;
v0x56325d653950_695 .array/port v0x56325d653950, 695;
v0x56325d653950_696 .array/port v0x56325d653950, 696;
v0x56325d653950_697 .array/port v0x56325d653950, 697;
v0x56325d653950_698 .array/port v0x56325d653950, 698;
E_0x56325d46c930/174 .event edge, v0x56325d653950_695, v0x56325d653950_696, v0x56325d653950_697, v0x56325d653950_698;
v0x56325d653950_699 .array/port v0x56325d653950, 699;
v0x56325d653950_700 .array/port v0x56325d653950, 700;
v0x56325d653950_701 .array/port v0x56325d653950, 701;
v0x56325d653950_702 .array/port v0x56325d653950, 702;
E_0x56325d46c930/175 .event edge, v0x56325d653950_699, v0x56325d653950_700, v0x56325d653950_701, v0x56325d653950_702;
v0x56325d653950_703 .array/port v0x56325d653950, 703;
v0x56325d653950_704 .array/port v0x56325d653950, 704;
v0x56325d653950_705 .array/port v0x56325d653950, 705;
v0x56325d653950_706 .array/port v0x56325d653950, 706;
E_0x56325d46c930/176 .event edge, v0x56325d653950_703, v0x56325d653950_704, v0x56325d653950_705, v0x56325d653950_706;
v0x56325d653950_707 .array/port v0x56325d653950, 707;
v0x56325d653950_708 .array/port v0x56325d653950, 708;
v0x56325d653950_709 .array/port v0x56325d653950, 709;
v0x56325d653950_710 .array/port v0x56325d653950, 710;
E_0x56325d46c930/177 .event edge, v0x56325d653950_707, v0x56325d653950_708, v0x56325d653950_709, v0x56325d653950_710;
v0x56325d653950_711 .array/port v0x56325d653950, 711;
v0x56325d653950_712 .array/port v0x56325d653950, 712;
v0x56325d653950_713 .array/port v0x56325d653950, 713;
v0x56325d653950_714 .array/port v0x56325d653950, 714;
E_0x56325d46c930/178 .event edge, v0x56325d653950_711, v0x56325d653950_712, v0x56325d653950_713, v0x56325d653950_714;
v0x56325d653950_715 .array/port v0x56325d653950, 715;
v0x56325d653950_716 .array/port v0x56325d653950, 716;
v0x56325d653950_717 .array/port v0x56325d653950, 717;
v0x56325d653950_718 .array/port v0x56325d653950, 718;
E_0x56325d46c930/179 .event edge, v0x56325d653950_715, v0x56325d653950_716, v0x56325d653950_717, v0x56325d653950_718;
v0x56325d653950_719 .array/port v0x56325d653950, 719;
v0x56325d653950_720 .array/port v0x56325d653950, 720;
v0x56325d653950_721 .array/port v0x56325d653950, 721;
v0x56325d653950_722 .array/port v0x56325d653950, 722;
E_0x56325d46c930/180 .event edge, v0x56325d653950_719, v0x56325d653950_720, v0x56325d653950_721, v0x56325d653950_722;
v0x56325d653950_723 .array/port v0x56325d653950, 723;
v0x56325d653950_724 .array/port v0x56325d653950, 724;
v0x56325d653950_725 .array/port v0x56325d653950, 725;
v0x56325d653950_726 .array/port v0x56325d653950, 726;
E_0x56325d46c930/181 .event edge, v0x56325d653950_723, v0x56325d653950_724, v0x56325d653950_725, v0x56325d653950_726;
v0x56325d653950_727 .array/port v0x56325d653950, 727;
v0x56325d653950_728 .array/port v0x56325d653950, 728;
v0x56325d653950_729 .array/port v0x56325d653950, 729;
v0x56325d653950_730 .array/port v0x56325d653950, 730;
E_0x56325d46c930/182 .event edge, v0x56325d653950_727, v0x56325d653950_728, v0x56325d653950_729, v0x56325d653950_730;
v0x56325d653950_731 .array/port v0x56325d653950, 731;
v0x56325d653950_732 .array/port v0x56325d653950, 732;
v0x56325d653950_733 .array/port v0x56325d653950, 733;
v0x56325d653950_734 .array/port v0x56325d653950, 734;
E_0x56325d46c930/183 .event edge, v0x56325d653950_731, v0x56325d653950_732, v0x56325d653950_733, v0x56325d653950_734;
v0x56325d653950_735 .array/port v0x56325d653950, 735;
v0x56325d653950_736 .array/port v0x56325d653950, 736;
v0x56325d653950_737 .array/port v0x56325d653950, 737;
v0x56325d653950_738 .array/port v0x56325d653950, 738;
E_0x56325d46c930/184 .event edge, v0x56325d653950_735, v0x56325d653950_736, v0x56325d653950_737, v0x56325d653950_738;
v0x56325d653950_739 .array/port v0x56325d653950, 739;
v0x56325d653950_740 .array/port v0x56325d653950, 740;
v0x56325d653950_741 .array/port v0x56325d653950, 741;
v0x56325d653950_742 .array/port v0x56325d653950, 742;
E_0x56325d46c930/185 .event edge, v0x56325d653950_739, v0x56325d653950_740, v0x56325d653950_741, v0x56325d653950_742;
v0x56325d653950_743 .array/port v0x56325d653950, 743;
v0x56325d653950_744 .array/port v0x56325d653950, 744;
v0x56325d653950_745 .array/port v0x56325d653950, 745;
v0x56325d653950_746 .array/port v0x56325d653950, 746;
E_0x56325d46c930/186 .event edge, v0x56325d653950_743, v0x56325d653950_744, v0x56325d653950_745, v0x56325d653950_746;
v0x56325d653950_747 .array/port v0x56325d653950, 747;
v0x56325d653950_748 .array/port v0x56325d653950, 748;
v0x56325d653950_749 .array/port v0x56325d653950, 749;
v0x56325d653950_750 .array/port v0x56325d653950, 750;
E_0x56325d46c930/187 .event edge, v0x56325d653950_747, v0x56325d653950_748, v0x56325d653950_749, v0x56325d653950_750;
v0x56325d653950_751 .array/port v0x56325d653950, 751;
v0x56325d653950_752 .array/port v0x56325d653950, 752;
v0x56325d653950_753 .array/port v0x56325d653950, 753;
v0x56325d653950_754 .array/port v0x56325d653950, 754;
E_0x56325d46c930/188 .event edge, v0x56325d653950_751, v0x56325d653950_752, v0x56325d653950_753, v0x56325d653950_754;
v0x56325d653950_755 .array/port v0x56325d653950, 755;
v0x56325d653950_756 .array/port v0x56325d653950, 756;
v0x56325d653950_757 .array/port v0x56325d653950, 757;
v0x56325d653950_758 .array/port v0x56325d653950, 758;
E_0x56325d46c930/189 .event edge, v0x56325d653950_755, v0x56325d653950_756, v0x56325d653950_757, v0x56325d653950_758;
v0x56325d653950_759 .array/port v0x56325d653950, 759;
v0x56325d653950_760 .array/port v0x56325d653950, 760;
v0x56325d653950_761 .array/port v0x56325d653950, 761;
v0x56325d653950_762 .array/port v0x56325d653950, 762;
E_0x56325d46c930/190 .event edge, v0x56325d653950_759, v0x56325d653950_760, v0x56325d653950_761, v0x56325d653950_762;
v0x56325d653950_763 .array/port v0x56325d653950, 763;
v0x56325d653950_764 .array/port v0x56325d653950, 764;
v0x56325d653950_765 .array/port v0x56325d653950, 765;
v0x56325d653950_766 .array/port v0x56325d653950, 766;
E_0x56325d46c930/191 .event edge, v0x56325d653950_763, v0x56325d653950_764, v0x56325d653950_765, v0x56325d653950_766;
v0x56325d653950_767 .array/port v0x56325d653950, 767;
v0x56325d653950_768 .array/port v0x56325d653950, 768;
v0x56325d653950_769 .array/port v0x56325d653950, 769;
v0x56325d653950_770 .array/port v0x56325d653950, 770;
E_0x56325d46c930/192 .event edge, v0x56325d653950_767, v0x56325d653950_768, v0x56325d653950_769, v0x56325d653950_770;
v0x56325d653950_771 .array/port v0x56325d653950, 771;
v0x56325d653950_772 .array/port v0x56325d653950, 772;
v0x56325d653950_773 .array/port v0x56325d653950, 773;
v0x56325d653950_774 .array/port v0x56325d653950, 774;
E_0x56325d46c930/193 .event edge, v0x56325d653950_771, v0x56325d653950_772, v0x56325d653950_773, v0x56325d653950_774;
v0x56325d653950_775 .array/port v0x56325d653950, 775;
v0x56325d653950_776 .array/port v0x56325d653950, 776;
v0x56325d653950_777 .array/port v0x56325d653950, 777;
v0x56325d653950_778 .array/port v0x56325d653950, 778;
E_0x56325d46c930/194 .event edge, v0x56325d653950_775, v0x56325d653950_776, v0x56325d653950_777, v0x56325d653950_778;
v0x56325d653950_779 .array/port v0x56325d653950, 779;
v0x56325d653950_780 .array/port v0x56325d653950, 780;
v0x56325d653950_781 .array/port v0x56325d653950, 781;
v0x56325d653950_782 .array/port v0x56325d653950, 782;
E_0x56325d46c930/195 .event edge, v0x56325d653950_779, v0x56325d653950_780, v0x56325d653950_781, v0x56325d653950_782;
v0x56325d653950_783 .array/port v0x56325d653950, 783;
v0x56325d653950_784 .array/port v0x56325d653950, 784;
v0x56325d653950_785 .array/port v0x56325d653950, 785;
v0x56325d653950_786 .array/port v0x56325d653950, 786;
E_0x56325d46c930/196 .event edge, v0x56325d653950_783, v0x56325d653950_784, v0x56325d653950_785, v0x56325d653950_786;
v0x56325d653950_787 .array/port v0x56325d653950, 787;
v0x56325d653950_788 .array/port v0x56325d653950, 788;
v0x56325d653950_789 .array/port v0x56325d653950, 789;
v0x56325d653950_790 .array/port v0x56325d653950, 790;
E_0x56325d46c930/197 .event edge, v0x56325d653950_787, v0x56325d653950_788, v0x56325d653950_789, v0x56325d653950_790;
v0x56325d653950_791 .array/port v0x56325d653950, 791;
v0x56325d653950_792 .array/port v0x56325d653950, 792;
v0x56325d653950_793 .array/port v0x56325d653950, 793;
v0x56325d653950_794 .array/port v0x56325d653950, 794;
E_0x56325d46c930/198 .event edge, v0x56325d653950_791, v0x56325d653950_792, v0x56325d653950_793, v0x56325d653950_794;
v0x56325d653950_795 .array/port v0x56325d653950, 795;
v0x56325d653950_796 .array/port v0x56325d653950, 796;
v0x56325d653950_797 .array/port v0x56325d653950, 797;
v0x56325d653950_798 .array/port v0x56325d653950, 798;
E_0x56325d46c930/199 .event edge, v0x56325d653950_795, v0x56325d653950_796, v0x56325d653950_797, v0x56325d653950_798;
v0x56325d653950_799 .array/port v0x56325d653950, 799;
v0x56325d653950_800 .array/port v0x56325d653950, 800;
v0x56325d653950_801 .array/port v0x56325d653950, 801;
v0x56325d653950_802 .array/port v0x56325d653950, 802;
E_0x56325d46c930/200 .event edge, v0x56325d653950_799, v0x56325d653950_800, v0x56325d653950_801, v0x56325d653950_802;
v0x56325d653950_803 .array/port v0x56325d653950, 803;
v0x56325d653950_804 .array/port v0x56325d653950, 804;
v0x56325d653950_805 .array/port v0x56325d653950, 805;
v0x56325d653950_806 .array/port v0x56325d653950, 806;
E_0x56325d46c930/201 .event edge, v0x56325d653950_803, v0x56325d653950_804, v0x56325d653950_805, v0x56325d653950_806;
v0x56325d653950_807 .array/port v0x56325d653950, 807;
v0x56325d653950_808 .array/port v0x56325d653950, 808;
v0x56325d653950_809 .array/port v0x56325d653950, 809;
v0x56325d653950_810 .array/port v0x56325d653950, 810;
E_0x56325d46c930/202 .event edge, v0x56325d653950_807, v0x56325d653950_808, v0x56325d653950_809, v0x56325d653950_810;
v0x56325d653950_811 .array/port v0x56325d653950, 811;
v0x56325d653950_812 .array/port v0x56325d653950, 812;
v0x56325d653950_813 .array/port v0x56325d653950, 813;
v0x56325d653950_814 .array/port v0x56325d653950, 814;
E_0x56325d46c930/203 .event edge, v0x56325d653950_811, v0x56325d653950_812, v0x56325d653950_813, v0x56325d653950_814;
v0x56325d653950_815 .array/port v0x56325d653950, 815;
v0x56325d653950_816 .array/port v0x56325d653950, 816;
v0x56325d653950_817 .array/port v0x56325d653950, 817;
v0x56325d653950_818 .array/port v0x56325d653950, 818;
E_0x56325d46c930/204 .event edge, v0x56325d653950_815, v0x56325d653950_816, v0x56325d653950_817, v0x56325d653950_818;
v0x56325d653950_819 .array/port v0x56325d653950, 819;
v0x56325d653950_820 .array/port v0x56325d653950, 820;
v0x56325d653950_821 .array/port v0x56325d653950, 821;
v0x56325d653950_822 .array/port v0x56325d653950, 822;
E_0x56325d46c930/205 .event edge, v0x56325d653950_819, v0x56325d653950_820, v0x56325d653950_821, v0x56325d653950_822;
v0x56325d653950_823 .array/port v0x56325d653950, 823;
v0x56325d653950_824 .array/port v0x56325d653950, 824;
v0x56325d653950_825 .array/port v0x56325d653950, 825;
v0x56325d653950_826 .array/port v0x56325d653950, 826;
E_0x56325d46c930/206 .event edge, v0x56325d653950_823, v0x56325d653950_824, v0x56325d653950_825, v0x56325d653950_826;
v0x56325d653950_827 .array/port v0x56325d653950, 827;
v0x56325d653950_828 .array/port v0x56325d653950, 828;
v0x56325d653950_829 .array/port v0x56325d653950, 829;
v0x56325d653950_830 .array/port v0x56325d653950, 830;
E_0x56325d46c930/207 .event edge, v0x56325d653950_827, v0x56325d653950_828, v0x56325d653950_829, v0x56325d653950_830;
v0x56325d653950_831 .array/port v0x56325d653950, 831;
v0x56325d653950_832 .array/port v0x56325d653950, 832;
v0x56325d653950_833 .array/port v0x56325d653950, 833;
v0x56325d653950_834 .array/port v0x56325d653950, 834;
E_0x56325d46c930/208 .event edge, v0x56325d653950_831, v0x56325d653950_832, v0x56325d653950_833, v0x56325d653950_834;
v0x56325d653950_835 .array/port v0x56325d653950, 835;
v0x56325d653950_836 .array/port v0x56325d653950, 836;
v0x56325d653950_837 .array/port v0x56325d653950, 837;
v0x56325d653950_838 .array/port v0x56325d653950, 838;
E_0x56325d46c930/209 .event edge, v0x56325d653950_835, v0x56325d653950_836, v0x56325d653950_837, v0x56325d653950_838;
v0x56325d653950_839 .array/port v0x56325d653950, 839;
v0x56325d653950_840 .array/port v0x56325d653950, 840;
v0x56325d653950_841 .array/port v0x56325d653950, 841;
v0x56325d653950_842 .array/port v0x56325d653950, 842;
E_0x56325d46c930/210 .event edge, v0x56325d653950_839, v0x56325d653950_840, v0x56325d653950_841, v0x56325d653950_842;
v0x56325d653950_843 .array/port v0x56325d653950, 843;
v0x56325d653950_844 .array/port v0x56325d653950, 844;
v0x56325d653950_845 .array/port v0x56325d653950, 845;
v0x56325d653950_846 .array/port v0x56325d653950, 846;
E_0x56325d46c930/211 .event edge, v0x56325d653950_843, v0x56325d653950_844, v0x56325d653950_845, v0x56325d653950_846;
v0x56325d653950_847 .array/port v0x56325d653950, 847;
v0x56325d653950_848 .array/port v0x56325d653950, 848;
v0x56325d653950_849 .array/port v0x56325d653950, 849;
v0x56325d653950_850 .array/port v0x56325d653950, 850;
E_0x56325d46c930/212 .event edge, v0x56325d653950_847, v0x56325d653950_848, v0x56325d653950_849, v0x56325d653950_850;
v0x56325d653950_851 .array/port v0x56325d653950, 851;
v0x56325d653950_852 .array/port v0x56325d653950, 852;
v0x56325d653950_853 .array/port v0x56325d653950, 853;
v0x56325d653950_854 .array/port v0x56325d653950, 854;
E_0x56325d46c930/213 .event edge, v0x56325d653950_851, v0x56325d653950_852, v0x56325d653950_853, v0x56325d653950_854;
v0x56325d653950_855 .array/port v0x56325d653950, 855;
v0x56325d653950_856 .array/port v0x56325d653950, 856;
v0x56325d653950_857 .array/port v0x56325d653950, 857;
v0x56325d653950_858 .array/port v0x56325d653950, 858;
E_0x56325d46c930/214 .event edge, v0x56325d653950_855, v0x56325d653950_856, v0x56325d653950_857, v0x56325d653950_858;
v0x56325d653950_859 .array/port v0x56325d653950, 859;
v0x56325d653950_860 .array/port v0x56325d653950, 860;
v0x56325d653950_861 .array/port v0x56325d653950, 861;
v0x56325d653950_862 .array/port v0x56325d653950, 862;
E_0x56325d46c930/215 .event edge, v0x56325d653950_859, v0x56325d653950_860, v0x56325d653950_861, v0x56325d653950_862;
v0x56325d653950_863 .array/port v0x56325d653950, 863;
v0x56325d653950_864 .array/port v0x56325d653950, 864;
v0x56325d653950_865 .array/port v0x56325d653950, 865;
v0x56325d653950_866 .array/port v0x56325d653950, 866;
E_0x56325d46c930/216 .event edge, v0x56325d653950_863, v0x56325d653950_864, v0x56325d653950_865, v0x56325d653950_866;
v0x56325d653950_867 .array/port v0x56325d653950, 867;
v0x56325d653950_868 .array/port v0x56325d653950, 868;
v0x56325d653950_869 .array/port v0x56325d653950, 869;
v0x56325d653950_870 .array/port v0x56325d653950, 870;
E_0x56325d46c930/217 .event edge, v0x56325d653950_867, v0x56325d653950_868, v0x56325d653950_869, v0x56325d653950_870;
v0x56325d653950_871 .array/port v0x56325d653950, 871;
v0x56325d653950_872 .array/port v0x56325d653950, 872;
v0x56325d653950_873 .array/port v0x56325d653950, 873;
v0x56325d653950_874 .array/port v0x56325d653950, 874;
E_0x56325d46c930/218 .event edge, v0x56325d653950_871, v0x56325d653950_872, v0x56325d653950_873, v0x56325d653950_874;
v0x56325d653950_875 .array/port v0x56325d653950, 875;
v0x56325d653950_876 .array/port v0x56325d653950, 876;
v0x56325d653950_877 .array/port v0x56325d653950, 877;
v0x56325d653950_878 .array/port v0x56325d653950, 878;
E_0x56325d46c930/219 .event edge, v0x56325d653950_875, v0x56325d653950_876, v0x56325d653950_877, v0x56325d653950_878;
v0x56325d653950_879 .array/port v0x56325d653950, 879;
v0x56325d653950_880 .array/port v0x56325d653950, 880;
v0x56325d653950_881 .array/port v0x56325d653950, 881;
v0x56325d653950_882 .array/port v0x56325d653950, 882;
E_0x56325d46c930/220 .event edge, v0x56325d653950_879, v0x56325d653950_880, v0x56325d653950_881, v0x56325d653950_882;
v0x56325d653950_883 .array/port v0x56325d653950, 883;
v0x56325d653950_884 .array/port v0x56325d653950, 884;
v0x56325d653950_885 .array/port v0x56325d653950, 885;
v0x56325d653950_886 .array/port v0x56325d653950, 886;
E_0x56325d46c930/221 .event edge, v0x56325d653950_883, v0x56325d653950_884, v0x56325d653950_885, v0x56325d653950_886;
v0x56325d653950_887 .array/port v0x56325d653950, 887;
v0x56325d653950_888 .array/port v0x56325d653950, 888;
v0x56325d653950_889 .array/port v0x56325d653950, 889;
v0x56325d653950_890 .array/port v0x56325d653950, 890;
E_0x56325d46c930/222 .event edge, v0x56325d653950_887, v0x56325d653950_888, v0x56325d653950_889, v0x56325d653950_890;
v0x56325d653950_891 .array/port v0x56325d653950, 891;
v0x56325d653950_892 .array/port v0x56325d653950, 892;
v0x56325d653950_893 .array/port v0x56325d653950, 893;
v0x56325d653950_894 .array/port v0x56325d653950, 894;
E_0x56325d46c930/223 .event edge, v0x56325d653950_891, v0x56325d653950_892, v0x56325d653950_893, v0x56325d653950_894;
v0x56325d653950_895 .array/port v0x56325d653950, 895;
v0x56325d653950_896 .array/port v0x56325d653950, 896;
v0x56325d653950_897 .array/port v0x56325d653950, 897;
v0x56325d653950_898 .array/port v0x56325d653950, 898;
E_0x56325d46c930/224 .event edge, v0x56325d653950_895, v0x56325d653950_896, v0x56325d653950_897, v0x56325d653950_898;
v0x56325d653950_899 .array/port v0x56325d653950, 899;
v0x56325d653950_900 .array/port v0x56325d653950, 900;
v0x56325d653950_901 .array/port v0x56325d653950, 901;
v0x56325d653950_902 .array/port v0x56325d653950, 902;
E_0x56325d46c930/225 .event edge, v0x56325d653950_899, v0x56325d653950_900, v0x56325d653950_901, v0x56325d653950_902;
v0x56325d653950_903 .array/port v0x56325d653950, 903;
v0x56325d653950_904 .array/port v0x56325d653950, 904;
v0x56325d653950_905 .array/port v0x56325d653950, 905;
v0x56325d653950_906 .array/port v0x56325d653950, 906;
E_0x56325d46c930/226 .event edge, v0x56325d653950_903, v0x56325d653950_904, v0x56325d653950_905, v0x56325d653950_906;
v0x56325d653950_907 .array/port v0x56325d653950, 907;
v0x56325d653950_908 .array/port v0x56325d653950, 908;
v0x56325d653950_909 .array/port v0x56325d653950, 909;
v0x56325d653950_910 .array/port v0x56325d653950, 910;
E_0x56325d46c930/227 .event edge, v0x56325d653950_907, v0x56325d653950_908, v0x56325d653950_909, v0x56325d653950_910;
v0x56325d653950_911 .array/port v0x56325d653950, 911;
v0x56325d653950_912 .array/port v0x56325d653950, 912;
v0x56325d653950_913 .array/port v0x56325d653950, 913;
v0x56325d653950_914 .array/port v0x56325d653950, 914;
E_0x56325d46c930/228 .event edge, v0x56325d653950_911, v0x56325d653950_912, v0x56325d653950_913, v0x56325d653950_914;
v0x56325d653950_915 .array/port v0x56325d653950, 915;
v0x56325d653950_916 .array/port v0x56325d653950, 916;
v0x56325d653950_917 .array/port v0x56325d653950, 917;
v0x56325d653950_918 .array/port v0x56325d653950, 918;
E_0x56325d46c930/229 .event edge, v0x56325d653950_915, v0x56325d653950_916, v0x56325d653950_917, v0x56325d653950_918;
v0x56325d653950_919 .array/port v0x56325d653950, 919;
v0x56325d653950_920 .array/port v0x56325d653950, 920;
v0x56325d653950_921 .array/port v0x56325d653950, 921;
v0x56325d653950_922 .array/port v0x56325d653950, 922;
E_0x56325d46c930/230 .event edge, v0x56325d653950_919, v0x56325d653950_920, v0x56325d653950_921, v0x56325d653950_922;
v0x56325d653950_923 .array/port v0x56325d653950, 923;
v0x56325d653950_924 .array/port v0x56325d653950, 924;
v0x56325d653950_925 .array/port v0x56325d653950, 925;
v0x56325d653950_926 .array/port v0x56325d653950, 926;
E_0x56325d46c930/231 .event edge, v0x56325d653950_923, v0x56325d653950_924, v0x56325d653950_925, v0x56325d653950_926;
v0x56325d653950_927 .array/port v0x56325d653950, 927;
v0x56325d653950_928 .array/port v0x56325d653950, 928;
v0x56325d653950_929 .array/port v0x56325d653950, 929;
v0x56325d653950_930 .array/port v0x56325d653950, 930;
E_0x56325d46c930/232 .event edge, v0x56325d653950_927, v0x56325d653950_928, v0x56325d653950_929, v0x56325d653950_930;
v0x56325d653950_931 .array/port v0x56325d653950, 931;
v0x56325d653950_932 .array/port v0x56325d653950, 932;
v0x56325d653950_933 .array/port v0x56325d653950, 933;
v0x56325d653950_934 .array/port v0x56325d653950, 934;
E_0x56325d46c930/233 .event edge, v0x56325d653950_931, v0x56325d653950_932, v0x56325d653950_933, v0x56325d653950_934;
v0x56325d653950_935 .array/port v0x56325d653950, 935;
v0x56325d653950_936 .array/port v0x56325d653950, 936;
v0x56325d653950_937 .array/port v0x56325d653950, 937;
v0x56325d653950_938 .array/port v0x56325d653950, 938;
E_0x56325d46c930/234 .event edge, v0x56325d653950_935, v0x56325d653950_936, v0x56325d653950_937, v0x56325d653950_938;
v0x56325d653950_939 .array/port v0x56325d653950, 939;
v0x56325d653950_940 .array/port v0x56325d653950, 940;
v0x56325d653950_941 .array/port v0x56325d653950, 941;
v0x56325d653950_942 .array/port v0x56325d653950, 942;
E_0x56325d46c930/235 .event edge, v0x56325d653950_939, v0x56325d653950_940, v0x56325d653950_941, v0x56325d653950_942;
v0x56325d653950_943 .array/port v0x56325d653950, 943;
v0x56325d653950_944 .array/port v0x56325d653950, 944;
v0x56325d653950_945 .array/port v0x56325d653950, 945;
v0x56325d653950_946 .array/port v0x56325d653950, 946;
E_0x56325d46c930/236 .event edge, v0x56325d653950_943, v0x56325d653950_944, v0x56325d653950_945, v0x56325d653950_946;
v0x56325d653950_947 .array/port v0x56325d653950, 947;
v0x56325d653950_948 .array/port v0x56325d653950, 948;
v0x56325d653950_949 .array/port v0x56325d653950, 949;
v0x56325d653950_950 .array/port v0x56325d653950, 950;
E_0x56325d46c930/237 .event edge, v0x56325d653950_947, v0x56325d653950_948, v0x56325d653950_949, v0x56325d653950_950;
v0x56325d653950_951 .array/port v0x56325d653950, 951;
v0x56325d653950_952 .array/port v0x56325d653950, 952;
v0x56325d653950_953 .array/port v0x56325d653950, 953;
v0x56325d653950_954 .array/port v0x56325d653950, 954;
E_0x56325d46c930/238 .event edge, v0x56325d653950_951, v0x56325d653950_952, v0x56325d653950_953, v0x56325d653950_954;
v0x56325d653950_955 .array/port v0x56325d653950, 955;
v0x56325d653950_956 .array/port v0x56325d653950, 956;
v0x56325d653950_957 .array/port v0x56325d653950, 957;
v0x56325d653950_958 .array/port v0x56325d653950, 958;
E_0x56325d46c930/239 .event edge, v0x56325d653950_955, v0x56325d653950_956, v0x56325d653950_957, v0x56325d653950_958;
v0x56325d653950_959 .array/port v0x56325d653950, 959;
v0x56325d653950_960 .array/port v0x56325d653950, 960;
v0x56325d653950_961 .array/port v0x56325d653950, 961;
v0x56325d653950_962 .array/port v0x56325d653950, 962;
E_0x56325d46c930/240 .event edge, v0x56325d653950_959, v0x56325d653950_960, v0x56325d653950_961, v0x56325d653950_962;
v0x56325d653950_963 .array/port v0x56325d653950, 963;
v0x56325d653950_964 .array/port v0x56325d653950, 964;
v0x56325d653950_965 .array/port v0x56325d653950, 965;
v0x56325d653950_966 .array/port v0x56325d653950, 966;
E_0x56325d46c930/241 .event edge, v0x56325d653950_963, v0x56325d653950_964, v0x56325d653950_965, v0x56325d653950_966;
v0x56325d653950_967 .array/port v0x56325d653950, 967;
v0x56325d653950_968 .array/port v0x56325d653950, 968;
v0x56325d653950_969 .array/port v0x56325d653950, 969;
v0x56325d653950_970 .array/port v0x56325d653950, 970;
E_0x56325d46c930/242 .event edge, v0x56325d653950_967, v0x56325d653950_968, v0x56325d653950_969, v0x56325d653950_970;
v0x56325d653950_971 .array/port v0x56325d653950, 971;
v0x56325d653950_972 .array/port v0x56325d653950, 972;
v0x56325d653950_973 .array/port v0x56325d653950, 973;
v0x56325d653950_974 .array/port v0x56325d653950, 974;
E_0x56325d46c930/243 .event edge, v0x56325d653950_971, v0x56325d653950_972, v0x56325d653950_973, v0x56325d653950_974;
v0x56325d653950_975 .array/port v0x56325d653950, 975;
v0x56325d653950_976 .array/port v0x56325d653950, 976;
v0x56325d653950_977 .array/port v0x56325d653950, 977;
v0x56325d653950_978 .array/port v0x56325d653950, 978;
E_0x56325d46c930/244 .event edge, v0x56325d653950_975, v0x56325d653950_976, v0x56325d653950_977, v0x56325d653950_978;
v0x56325d653950_979 .array/port v0x56325d653950, 979;
v0x56325d653950_980 .array/port v0x56325d653950, 980;
v0x56325d653950_981 .array/port v0x56325d653950, 981;
v0x56325d653950_982 .array/port v0x56325d653950, 982;
E_0x56325d46c930/245 .event edge, v0x56325d653950_979, v0x56325d653950_980, v0x56325d653950_981, v0x56325d653950_982;
v0x56325d653950_983 .array/port v0x56325d653950, 983;
v0x56325d653950_984 .array/port v0x56325d653950, 984;
v0x56325d653950_985 .array/port v0x56325d653950, 985;
v0x56325d653950_986 .array/port v0x56325d653950, 986;
E_0x56325d46c930/246 .event edge, v0x56325d653950_983, v0x56325d653950_984, v0x56325d653950_985, v0x56325d653950_986;
v0x56325d653950_987 .array/port v0x56325d653950, 987;
v0x56325d653950_988 .array/port v0x56325d653950, 988;
v0x56325d653950_989 .array/port v0x56325d653950, 989;
v0x56325d653950_990 .array/port v0x56325d653950, 990;
E_0x56325d46c930/247 .event edge, v0x56325d653950_987, v0x56325d653950_988, v0x56325d653950_989, v0x56325d653950_990;
v0x56325d653950_991 .array/port v0x56325d653950, 991;
v0x56325d653950_992 .array/port v0x56325d653950, 992;
v0x56325d653950_993 .array/port v0x56325d653950, 993;
v0x56325d653950_994 .array/port v0x56325d653950, 994;
E_0x56325d46c930/248 .event edge, v0x56325d653950_991, v0x56325d653950_992, v0x56325d653950_993, v0x56325d653950_994;
v0x56325d653950_995 .array/port v0x56325d653950, 995;
v0x56325d653950_996 .array/port v0x56325d653950, 996;
v0x56325d653950_997 .array/port v0x56325d653950, 997;
v0x56325d653950_998 .array/port v0x56325d653950, 998;
E_0x56325d46c930/249 .event edge, v0x56325d653950_995, v0x56325d653950_996, v0x56325d653950_997, v0x56325d653950_998;
v0x56325d653950_999 .array/port v0x56325d653950, 999;
v0x56325d653950_1000 .array/port v0x56325d653950, 1000;
v0x56325d653950_1001 .array/port v0x56325d653950, 1001;
v0x56325d653950_1002 .array/port v0x56325d653950, 1002;
E_0x56325d46c930/250 .event edge, v0x56325d653950_999, v0x56325d653950_1000, v0x56325d653950_1001, v0x56325d653950_1002;
v0x56325d653950_1003 .array/port v0x56325d653950, 1003;
v0x56325d653950_1004 .array/port v0x56325d653950, 1004;
v0x56325d653950_1005 .array/port v0x56325d653950, 1005;
v0x56325d653950_1006 .array/port v0x56325d653950, 1006;
E_0x56325d46c930/251 .event edge, v0x56325d653950_1003, v0x56325d653950_1004, v0x56325d653950_1005, v0x56325d653950_1006;
v0x56325d653950_1007 .array/port v0x56325d653950, 1007;
v0x56325d653950_1008 .array/port v0x56325d653950, 1008;
v0x56325d653950_1009 .array/port v0x56325d653950, 1009;
v0x56325d653950_1010 .array/port v0x56325d653950, 1010;
E_0x56325d46c930/252 .event edge, v0x56325d653950_1007, v0x56325d653950_1008, v0x56325d653950_1009, v0x56325d653950_1010;
v0x56325d653950_1011 .array/port v0x56325d653950, 1011;
v0x56325d653950_1012 .array/port v0x56325d653950, 1012;
v0x56325d653950_1013 .array/port v0x56325d653950, 1013;
v0x56325d653950_1014 .array/port v0x56325d653950, 1014;
E_0x56325d46c930/253 .event edge, v0x56325d653950_1011, v0x56325d653950_1012, v0x56325d653950_1013, v0x56325d653950_1014;
v0x56325d653950_1015 .array/port v0x56325d653950, 1015;
v0x56325d653950_1016 .array/port v0x56325d653950, 1016;
v0x56325d653950_1017 .array/port v0x56325d653950, 1017;
v0x56325d653950_1018 .array/port v0x56325d653950, 1018;
E_0x56325d46c930/254 .event edge, v0x56325d653950_1015, v0x56325d653950_1016, v0x56325d653950_1017, v0x56325d653950_1018;
v0x56325d653950_1019 .array/port v0x56325d653950, 1019;
v0x56325d653950_1020 .array/port v0x56325d653950, 1020;
v0x56325d653950_1021 .array/port v0x56325d653950, 1021;
v0x56325d653950_1022 .array/port v0x56325d653950, 1022;
E_0x56325d46c930/255 .event edge, v0x56325d653950_1019, v0x56325d653950_1020, v0x56325d653950_1021, v0x56325d653950_1022;
v0x56325d653950_1023 .array/port v0x56325d653950, 1023;
E_0x56325d46c930/256 .event edge, v0x56325d653950_1023, v0x56325d4f0400_0, v0x56325d4164a0_0;
E_0x56325d46c930 .event/or E_0x56325d46c930/0, E_0x56325d46c930/1, E_0x56325d46c930/2, E_0x56325d46c930/3, E_0x56325d46c930/4, E_0x56325d46c930/5, E_0x56325d46c930/6, E_0x56325d46c930/7, E_0x56325d46c930/8, E_0x56325d46c930/9, E_0x56325d46c930/10, E_0x56325d46c930/11, E_0x56325d46c930/12, E_0x56325d46c930/13, E_0x56325d46c930/14, E_0x56325d46c930/15, E_0x56325d46c930/16, E_0x56325d46c930/17, E_0x56325d46c930/18, E_0x56325d46c930/19, E_0x56325d46c930/20, E_0x56325d46c930/21, E_0x56325d46c930/22, E_0x56325d46c930/23, E_0x56325d46c930/24, E_0x56325d46c930/25, E_0x56325d46c930/26, E_0x56325d46c930/27, E_0x56325d46c930/28, E_0x56325d46c930/29, E_0x56325d46c930/30, E_0x56325d46c930/31, E_0x56325d46c930/32, E_0x56325d46c930/33, E_0x56325d46c930/34, E_0x56325d46c930/35, E_0x56325d46c930/36, E_0x56325d46c930/37, E_0x56325d46c930/38, E_0x56325d46c930/39, E_0x56325d46c930/40, E_0x56325d46c930/41, E_0x56325d46c930/42, E_0x56325d46c930/43, E_0x56325d46c930/44, E_0x56325d46c930/45, E_0x56325d46c930/46, E_0x56325d46c930/47, E_0x56325d46c930/48, E_0x56325d46c930/49, E_0x56325d46c930/50, E_0x56325d46c930/51, E_0x56325d46c930/52, E_0x56325d46c930/53, E_0x56325d46c930/54, E_0x56325d46c930/55, E_0x56325d46c930/56, E_0x56325d46c930/57, E_0x56325d46c930/58, E_0x56325d46c930/59, E_0x56325d46c930/60, E_0x56325d46c930/61, E_0x56325d46c930/62, E_0x56325d46c930/63, E_0x56325d46c930/64, E_0x56325d46c930/65, E_0x56325d46c930/66, E_0x56325d46c930/67, E_0x56325d46c930/68, E_0x56325d46c930/69, E_0x56325d46c930/70, E_0x56325d46c930/71, E_0x56325d46c930/72, E_0x56325d46c930/73, E_0x56325d46c930/74, E_0x56325d46c930/75, E_0x56325d46c930/76, E_0x56325d46c930/77, E_0x56325d46c930/78, E_0x56325d46c930/79, E_0x56325d46c930/80, E_0x56325d46c930/81, E_0x56325d46c930/82, E_0x56325d46c930/83, E_0x56325d46c930/84, E_0x56325d46c930/85, E_0x56325d46c930/86, E_0x56325d46c930/87, E_0x56325d46c930/88, E_0x56325d46c930/89, E_0x56325d46c930/90, E_0x56325d46c930/91, E_0x56325d46c930/92, E_0x56325d46c930/93, E_0x56325d46c930/94, E_0x56325d46c930/95, E_0x56325d46c930/96, E_0x56325d46c930/97, E_0x56325d46c930/98, E_0x56325d46c930/99, E_0x56325d46c930/100, E_0x56325d46c930/101, E_0x56325d46c930/102, E_0x56325d46c930/103, E_0x56325d46c930/104, E_0x56325d46c930/105, E_0x56325d46c930/106, E_0x56325d46c930/107, E_0x56325d46c930/108, E_0x56325d46c930/109, E_0x56325d46c930/110, E_0x56325d46c930/111, E_0x56325d46c930/112, E_0x56325d46c930/113, E_0x56325d46c930/114, E_0x56325d46c930/115, E_0x56325d46c930/116, E_0x56325d46c930/117, E_0x56325d46c930/118, E_0x56325d46c930/119, E_0x56325d46c930/120, E_0x56325d46c930/121, E_0x56325d46c930/122, E_0x56325d46c930/123, E_0x56325d46c930/124, E_0x56325d46c930/125, E_0x56325d46c930/126, E_0x56325d46c930/127, E_0x56325d46c930/128, E_0x56325d46c930/129, E_0x56325d46c930/130, E_0x56325d46c930/131, E_0x56325d46c930/132, E_0x56325d46c930/133, E_0x56325d46c930/134, E_0x56325d46c930/135, E_0x56325d46c930/136, E_0x56325d46c930/137, E_0x56325d46c930/138, E_0x56325d46c930/139, E_0x56325d46c930/140, E_0x56325d46c930/141, E_0x56325d46c930/142, E_0x56325d46c930/143, E_0x56325d46c930/144, E_0x56325d46c930/145, E_0x56325d46c930/146, E_0x56325d46c930/147, E_0x56325d46c930/148, E_0x56325d46c930/149, E_0x56325d46c930/150, E_0x56325d46c930/151, E_0x56325d46c930/152, E_0x56325d46c930/153, E_0x56325d46c930/154, E_0x56325d46c930/155, E_0x56325d46c930/156, E_0x56325d46c930/157, E_0x56325d46c930/158, E_0x56325d46c930/159, E_0x56325d46c930/160, E_0x56325d46c930/161, E_0x56325d46c930/162, E_0x56325d46c930/163, E_0x56325d46c930/164, E_0x56325d46c930/165, E_0x56325d46c930/166, E_0x56325d46c930/167, E_0x56325d46c930/168, E_0x56325d46c930/169, E_0x56325d46c930/170, E_0x56325d46c930/171, E_0x56325d46c930/172, E_0x56325d46c930/173, E_0x56325d46c930/174, E_0x56325d46c930/175, E_0x56325d46c930/176, E_0x56325d46c930/177, E_0x56325d46c930/178, E_0x56325d46c930/179, E_0x56325d46c930/180, E_0x56325d46c930/181, E_0x56325d46c930/182, E_0x56325d46c930/183, E_0x56325d46c930/184, E_0x56325d46c930/185, E_0x56325d46c930/186, E_0x56325d46c930/187, E_0x56325d46c930/188, E_0x56325d46c930/189, E_0x56325d46c930/190, E_0x56325d46c930/191, E_0x56325d46c930/192, E_0x56325d46c930/193, E_0x56325d46c930/194, E_0x56325d46c930/195, E_0x56325d46c930/196, E_0x56325d46c930/197, E_0x56325d46c930/198, E_0x56325d46c930/199, E_0x56325d46c930/200, E_0x56325d46c930/201, E_0x56325d46c930/202, E_0x56325d46c930/203, E_0x56325d46c930/204, E_0x56325d46c930/205, E_0x56325d46c930/206, E_0x56325d46c930/207, E_0x56325d46c930/208, E_0x56325d46c930/209, E_0x56325d46c930/210, E_0x56325d46c930/211, E_0x56325d46c930/212, E_0x56325d46c930/213, E_0x56325d46c930/214, E_0x56325d46c930/215, E_0x56325d46c930/216, E_0x56325d46c930/217, E_0x56325d46c930/218, E_0x56325d46c930/219, E_0x56325d46c930/220, E_0x56325d46c930/221, E_0x56325d46c930/222, E_0x56325d46c930/223, E_0x56325d46c930/224, E_0x56325d46c930/225, E_0x56325d46c930/226, E_0x56325d46c930/227, E_0x56325d46c930/228, E_0x56325d46c930/229, E_0x56325d46c930/230, E_0x56325d46c930/231, E_0x56325d46c930/232, E_0x56325d46c930/233, E_0x56325d46c930/234, E_0x56325d46c930/235, E_0x56325d46c930/236, E_0x56325d46c930/237, E_0x56325d46c930/238, E_0x56325d46c930/239, E_0x56325d46c930/240, E_0x56325d46c930/241, E_0x56325d46c930/242, E_0x56325d46c930/243, E_0x56325d46c930/244, E_0x56325d46c930/245, E_0x56325d46c930/246, E_0x56325d46c930/247, E_0x56325d46c930/248, E_0x56325d46c930/249, E_0x56325d46c930/250, E_0x56325d46c930/251, E_0x56325d46c930/252, E_0x56325d46c930/253, E_0x56325d46c930/254, E_0x56325d46c930/255, E_0x56325d46c930/256;
L_0x56325d6685e0 .part v0x56325d1ad350_0, 0, 1;
L_0x7f263f5b7018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f871038 .resolv tri, L_0x7f263f5b7018, v0x56325d5ab280_0;
L_0x56325d668680 .part RS_0x7f263f871038, 0, 1;
L_0x7f263f5b7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f871008 .resolv tri, L_0x7f263f5b7060, v0x56325d564550_0;
L_0x56325d668720 .part RS_0x7f263f871008, 0, 1;
L_0x56325d6687c0 .part v0x56325d651c40_0, 0, 1;
L_0x56325d669370 .part v0x56325d638580_0, 0, 1;
L_0x56325d669410 .part v0x56325d651c40_0, 1, 1;
L_0x56325d66ae30 .part v0x56325d3efb50_0, 0, 1;
LS_0x56325d66aed0_0_0 .concat [ 1 1 1 1], L_0x7f263f5b8968, L_0x56325d6685e0, L_0x56325d669370, L_0x56325d66ae30;
LS_0x56325d66aed0_0_4 .concat [ 28 0 0 0], o0x7f263f87c438;
L_0x56325d66aed0 .concat [ 4 28 0 0], LS_0x56325d66aed0_0_0, LS_0x56325d66aed0_0_4;
S_0x56325d365c60 .scope module, "MicroControllerBlock" "MicroControllerBlock" 2 249, 3 7 0, S_0x56325d474a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iMUsiRd";
    .port_info 1 /OUTPUT 32 "oSUsiRd";
    .port_info 2 /OUTPUT 32 "oMUsiWd";
    .port_info 3 /OUTPUT 32 "oMUsiAdrs";
    .port_info 4 /INPUT 32 "iSUsiWd";
    .port_info 5 /INPUT 32 "iSUsiAdrs";
    .port_info 6 /INPUT 16 "iMUfiRd";
    .port_info 7 /INPUT 32 "iMUfiAdrs";
    .port_info 8 /OUTPUT 16 "oMUfiWd";
    .port_info 9 /OUTPUT 32 "oMUfiAdrs";
    .port_info 10 /INPUT 1 "iMUfiRdy";
    .port_info 11 /OUTPUT 1 "oTxd";
    .port_info 12 /INPUT 1 "iRxd";
    .port_info 13 /OUTPUT 1 "oSocRST";
    .port_info 14 /INPUT 1 "iSRST";
    .port_info 15 /INPUT 1 "inSRST";
    .port_info 16 /INPUT 1 "iSCLK";
    .port_info 17 /INPUT 1 "jtag_inst1_TCK";
    .port_info 18 /OUTPUT 1 "jtag_inst1_TDO";
    .port_info 19 /INPUT 1 "jtag_inst1_TDI";
    .port_info 20 /INPUT 1 "jtag_inst1_TMS";
    .port_info 21 /INPUT 1 "jtag_inst1_RUNTEST";
    .port_info 22 /INPUT 1 "jtag_inst1_SEL";
    .port_info 23 /INPUT 1 "jtag_inst1_CAPTURE";
    .port_info 24 /INPUT 1 "jtag_inst1_SHIFT";
    .port_info 25 /INPUT 1 "jtag_inst1_UPDATE";
    .port_info 26 /INPUT 1 "jtag_inst1_RESET";
P_0x56325cf4a510 .param/l "lpMcmBitWidth" 1 3 182, +C4<00000000000000000000000000110000>;
P_0x56325cf4a550 .param/l "lpMcmDepth" 1 3 181, +C4<00000000000000000000001000000000>;
P_0x56325cf4a590 .param/l "pAdrsMap" 0 3 9, C4<01>;
P_0x56325cf4a5d0 .param/l "pBlockAdrsWidth" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x56325cf4a610 .param/l "pCsrActiveWidth" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x56325cf4a650 .param/l "pCsrAdrsWidth" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x56325cf4a690 .param/str "pSimlation" 0 3 17, "yes";
P_0x56325cf4a6d0 .param/l "pUfiAdrsBusWidth" 0 3 14, +C4<00000000000000000000000000100000>;
P_0x56325cf4a710 .param/l "pUfiAdrsMap" 0 3 15, C4<0000>;
P_0x56325cf4a750 .param/l "pUfiDqBusWidth" 0 3 13, +C4<00000000000000000000000000010000>;
P_0x56325cf4a790 .param/l "pUfiEnableBit" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x56325cf4a7d0 .param/l "pUsiBusWidth" 0 3 10, +C4<00000000000000000000000000100000>;
L_0x56325d0a76b0 .functor BUFZ 1, v0x56325d01e970_0, C4<0>, C4<0>, C4<0>;
v0x56325d1841c0_0 .net *"_ivl_13", 30 0, L_0x56325d6684a0;  1 drivers
v0x56325d191c00_0 .net *"_ivl_18", 0 0, L_0x56325d0a76b0;  1 drivers
v0x56325d188050_0 .net "iMUfiAdrs", 31 0, L_0x56325d113a20;  alias, 1 drivers
v0x56325d18f500_0 .net "iMUfiRd", 15 0, L_0x56325d10aec0;  alias, 1 drivers
v0x56325d1a3d90_0 .net "iMUfiRdy", 0 0, L_0x56325d6687c0;  1 drivers
L_0x7f263f5b8920 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x56325d19abb0_0 .net "iMUsiRd", 31 0, L_0x7f263f5b8920;  1 drivers
o0x7f263f870d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d1afda0_0 .net "iRxd", 0 0, o0x7f263f870d98;  0 drivers
v0x56325d1b8590_0 .net "iSCLK", 0 0, v0x56325d656830_0;  1 drivers
v0x56325d12c7a0_0 .net "iSRST", 0 0, v0x56325d656ae0_0;  1 drivers
v0x56325d122e60_0 .net "iSUsiAdrs", 31 0, L_0x56325d09e640;  alias, 1 drivers
v0x56325d127010_0 .net "iSUsiWd", 31 0, L_0x56325d1697e0;  alias, 1 drivers
v0x56325d129970_0 .net "inSRST", 0 0, v0x56325d6571c0_0;  1 drivers
o0x7f263f870dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d12f300_0 .net "jtag_inst1_CAPTURE", 0 0, o0x7f263f870dc8;  0 drivers
o0x7f263f870df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d0fb2a0_0 .net "jtag_inst1_RESET", 0 0, o0x7f263f870df8;  0 drivers
o0x7f263f870e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d0f1960_0 .net "jtag_inst1_RUNTEST", 0 0, o0x7f263f870e28;  0 drivers
o0x7f263f870e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d0f5b10_0 .net "jtag_inst1_SEL", 0 0, o0x7f263f870e58;  0 drivers
o0x7f263f870e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d0f8470_0 .net "jtag_inst1_SHIFT", 0 0, o0x7f263f870e88;  0 drivers
o0x7f263f870eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d0fde00_0 .net "jtag_inst1_TCK", 0 0, o0x7f263f870eb8;  0 drivers
o0x7f263f870ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d09edf0_0 .net "jtag_inst1_TDI", 0 0, o0x7f263f870ee8;  0 drivers
o0x7f263f870f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325cf61380_0 .net "jtag_inst1_TDO", 0 0, o0x7f263f870f18;  0 drivers
o0x7f263f870f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325cf97cd0_0 .net "jtag_inst1_TMS", 0 0, o0x7f263f870f48;  0 drivers
o0x7f263f870f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325cf4ae90_0 .net "jtag_inst1_UPDATE", 0 0, o0x7f263f870f78;  0 drivers
v0x56325cf79180_0 .net "oMUfiAdrs", 31 0, L_0x56325d668540;  alias, 1 drivers
v0x56325cf7dfc0_0 .net "oMUfiWd", 15 0, L_0x56325d668400;  alias, 1 drivers
v0x56325cf7b910_0 .net8 "oMUsiAdrs", 31 0, RS_0x7f263f871008;  2 drivers
v0x56325d4ee9d0_0 .net8 "oMUsiWd", 31 0, RS_0x7f263f871038;  2 drivers
v0x56325cf3d250_0 .net "oSUsiRd", 31 0, v0x56325d1ad350_0;  1 drivers
o0x7f263f871068 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d4ef7a0_0 .net "oSocRST", 0 0, o0x7f263f871068;  0 drivers
o0x7f263f871098 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325d4ef860_0 .net "oTxd", 0 0, o0x7f263f871098;  0 drivers
v0x56325d45e9e0_0 .var "qMUfiRdyPos", 0 0;
v0x56325d45eaa0_0 .var "qMcmRe", 0 0;
v0x56325d555090_0 .var "qMcmWd", 47 0;
v0x56325d555130_0 .var "qMcmWe", 0 0;
v0x56325cf5de80_0 .var "qRamEmpCsr", 0 0;
v0x56325cf5df20_0 .var "qRamFullCsr", 0 0;
v0x56325cf5dfc0_0 .var "qRamRdVdCsr", 0 0;
v0x56325cf5e060_0 .var "qUfiRdCke", 0 0;
v0x56325d5644b0_0 .var "qUfiRdCsr", 15 0;
v0x56325d564550_0 .var "rMBusAdrs", 31 0;
v0x56325d5ab280_0 .var "rMBusWd", 31 0;
v0x56325d5ab320_0 .var "rMUfiRdyEdge", 1 0;
v0x56325d57d7f0_0 .var "rMcmWeOneShot", 0 0;
v0x56325d57d8b0_0 .var "rTarRun", 0 0;
v0x56325d5c40f0_0 .var "rUfiRd", 15 0;
o0x7f263f871248 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x56325d5f5540_0 .net "wGpioAdrsEn", 15 0, o0x7f263f871248;  0 drivers
o0x7f263f871278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x56325d5f51a0_0 .net "wGpioDataEn", 15 0, o0x7f263f871278;  0 drivers
v0x56325d4bd7a0_0 .net "wGpioReadLsb", 15 0, L_0x56325d667950;  1 drivers
v0x56325d4a9930_0 .net "wGpioReadMsb", 15 0, L_0x56325d6679f0;  1 drivers
o0x7f263f871308 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x56325d495ac0_0 .net "wGpioWriteLsb", 15 0, o0x7f263f871308;  0 drivers
o0x7f263f871338 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x56325d3cbff0_0 .net "wGpioWriteMsb", 15 0, o0x7f263f871338;  0 drivers
v0x56325d45e1c0_0 .net "wMcmEmp", 0 0, L_0x56325d0a4cb0;  1 drivers
v0x56325d45e260_0 .net "wMcmFull", 0 0, L_0x56325d0a41d0;  1 drivers
v0x56325d50b170_0 .net "wMcmRd", 47 0, L_0x56325d09f990;  1 drivers
v0x56325d50b210_0 .net "wMcmRvd", 0 0, v0x56325d01e970_0;  1 drivers
v0x56325d4efc60_0 .net "wRamAdrsCsr", 31 0, L_0x56325d112120;  1 drivers
v0x56325d4efd00_0 .net "wRamEnCsr", 0 0, L_0x56325d0fb9e0;  1 drivers
v0x56325d554670_0 .net "wRamWdCsr", 15 0, L_0x56325d1116d0;  1 drivers
E_0x56325cf77460 .event edge, v0x56325d188050_0, v0x56325cf5e060_0, v0x56325d5c40f0_0;
E_0x56325cf76950/0 .event edge, v0x56325cf2d0a0_0, v0x56325cfa2620_0, v0x56325d23d130_0, v0x56325cf9eaf0_0;
E_0x56325cf76950/1 .event edge, v0x56325d57d7f0_0, v0x56325d1a3d90_0, v0x56325d0285c0_0, v0x56325d57d8b0_0;
E_0x56325cf76950/2 .event edge, v0x56325d5ab320_0;
E_0x56325cf76950 .event/or E_0x56325cf76950/0, E_0x56325cf76950/1, E_0x56325cf76950/2;
L_0x56325d667950 .part L_0x7f263f5b8920, 0, 16;
L_0x56325d6679f0 .part L_0x7f263f5b8920, 16, 16;
L_0x56325d668400 .part L_0x56325d09f990, 0, 16;
L_0x56325d6684a0 .part L_0x56325d09f990, 16, 31;
L_0x56325d668540 .concat8 [ 31 1 0 0], L_0x56325d6684a0, L_0x56325d0a76b0;
S_0x56325d460a50 .scope module, "McbCacheMemory" "SyncFifoController" 3 199, 4 21 0, S_0x56325d365c60;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 48 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x56325d0809d0 .param/l "lpBramGenNum" 1 4 117, C4<00000110>;
P_0x56325d080a10 .param/l "lpDataWidth" 1 4 116, C4<00001000>;
P_0x56325d080a50 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<001111111>;
P_0x56325d080a90 .param/l "pAddrWidth" 1 4 44, C4<00001001>;
P_0x56325d080ad0 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000110000>;
P_0x56325d080b10 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000001000000000>;
P_0x56325d080b50 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x56325d080b90 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x56325d0a3c60 .functor BUFZ 1, v0x56325d5f57f0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0a41d0 .functor BUFZ 1, v0x56325d6137b0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0a4cb0 .functor BUFZ 1, v0x56325cf4ba00_0, C4<0>, C4<0>, C4<0>;
L_0x56325d09f990 .functor BUFZ 48, L_0x56325d54db00, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
L_0x7f263f5b7918 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x56325cf79460_0 .net/2u *"_ivl_13", 8 0, L_0x7f263f5b7918;  1 drivers
v0x56325cf4ac30_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325cf4aab0_0 .net "iRe", 0 0, v0x56325d45eaa0_0;  1 drivers
v0x56325cf96350_0 .net "iWd", 47 0, v0x56325d555090_0;  1 drivers
v0x56325d4bc8b0_0 .net "iWe", 0 0, v0x56325d555130_0;  1 drivers
v0x56325d4a8a40_0 .net "inARST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d0285c0_0 .net "oEmp", 0 0, L_0x56325d0a4cb0;  alias, 1 drivers
v0x56325d23d130_0 .net "oFull", 0 0, L_0x56325d0a41d0;  alias, 1 drivers
v0x56325d227480_0 .net "oRd", 47 0, L_0x56325d09f990;  alias, 1 drivers
v0x56325d21f500_0 .net "oRemaingCntAlert", 0 0, L_0x56325d0a3c60;  1 drivers
v0x56325d0342b0_0 .net "oRvd", 0 0, v0x56325d01e970_0;  alias, 1 drivers
v0x56325cf4ba00_0 .var "qEmp", 0 0;
v0x56325d6137b0_0 .var "qFull", 0 0;
v0x56325d462280_0 .var "qRe", 0 0;
v0x56325d5f57f0_0 .var "qRemaingCntAlert", 0 0;
v0x56325d465b60 .array "qWd", 0 5, 7 0;
v0x56325d494bc0_0 .var "qWe", 0 0;
v0x56325d023ec0_0 .var "rRa", 8 0;
v0x56325d01e970_0 .var "rRe", 0 0;
v0x56325d20b400_0 .var "rWa", 8 0;
v0x56325cffc760_0 .net "wRd", 47 0, L_0x56325d54db00;  1 drivers
v0x56325cfebfe0_0 .net "wWa", 8 0, L_0x56325d668360;  1 drivers
E_0x56325ce60b10/0 .event edge, v0x56325cfebfe0_0, v0x56325d4d13c0_0, v0x56325d5535e0_0, v0x56325d4bc8b0_0;
E_0x56325ce60b10/1 .event edge, v0x56325d6137b0_0, v0x56325cf4aab0_0, v0x56325cf4ba00_0;
E_0x56325ce60b10 .event/or E_0x56325ce60b10/0, E_0x56325ce60b10/1;
E_0x56325d45eee0/0 .event negedge, v0x56325d4a8a40_0;
E_0x56325d45eee0/1 .event posedge, v0x56325d5633f0_0;
E_0x56325d45eee0 .event/or E_0x56325d45eee0/0, E_0x56325d45eee0/1;
LS_0x56325d54db00_0_0 .concat8 [ 8 8 8 8], v0x56325d468740_0, v0x56325cea8030_0, v0x56325cec7d10_0, v0x56325d2336d0_0;
LS_0x56325d54db00_0_4 .concat8 [ 8 8 0 0], v0x56325d1698f0_0, v0x56325d0f8750_0;
L_0x56325d54db00 .concat8 [ 32 16 0 0], LS_0x56325d54db00_0_0, LS_0x56325d54db00_0_4;
L_0x56325d668360 .arith/sum 9, v0x56325d20b400_0, L_0x7f263f5b7918;
S_0x56325d541470 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x56325d460a50;
 .timescale 0 0;
P_0x56325cf5fcc0 .param/l "x" 0 4 123, +C4<00>;
E_0x56325d45d5c0 .event edge, v0x56325cf96350_0;
S_0x56325d5417c0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d541470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d56c380 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d56c3c0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x56325d56c400 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d56c440 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x56325cfd7860_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325cfd7a20_0 .net "iRa", 8 0, v0x56325d023ec0_0;  1 drivers
v0x56325cfebe30_0 .net "iRe", 0 0, v0x56325d462280_0;  1 drivers
v0x56325cffc5b0_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d00cd30_0 .net "iWa", 8 0, v0x56325d20b400_0;  1 drivers
v0x56325d465b60_0 .array/port v0x56325d465b60, 0;
v0x56325d00cee0_0 .net "iWd", 7 0, v0x56325d465b60_0;  1 drivers
v0x56325d01cb50_0 .net "iWe", 0 0, v0x56325d494bc0_0;  1 drivers
v0x56325cfcbb40_0 .net "oRd", 7 0, v0x56325d468740_0;  1 drivers
S_0x56325d541b10 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d5417c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x56325d62a090 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a0d0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a110 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a150 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a190 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a1d0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a210 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a250 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a290 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a2d0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a310 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a350 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a390 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a3d0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a410 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a450 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a490 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a4d0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a510 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a550 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a590 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62a5d0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62a610 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62a650 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x56325d62a690 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x56325d62a6d0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62a710 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62a750 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62a790 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62a7d0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x56325d62a810 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62a850 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x56325d0f59b0 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0f60d0 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0f67b0 .functor BUFZ 1, v0x56325d462280_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0f8610 .functor BUFZ 9, v0x56325d20b400_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0f8f00 .functor BUFZ 9, v0x56325d023ec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0fdfa0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b70f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86d468 .resolv tri, L_0x7f263f5b70f0, L_0x56325d0f60d0;
L_0x56325d0ff9a0 .functor BUFZ 1, RS_0x7f263f86d468, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b70a8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86d528 .resolv tri, L_0x7f263f5b70a8, L_0x56325d0f59b0;
L_0x56325d0fe3c0 .functor BUFZ 1, RS_0x7f263f86d528, C4<0>, C4<0>, C4<0>;
L_0x56325d100080 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7138 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86d378 .resolv tri, L_0x7f263f5b7138, L_0x56325d0f67b0;
L_0x56325d0fe730 .functor BUFZ 1, RS_0x7f263f86d378, C4<0>, C4<0>, C4<0>;
v0x56325d4d13c0_0 .net "RADDR", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
L_0x7f263f5b71c8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86d198 .resolv tri, L_0x7f263f5b71c8, L_0x56325d0f8f00;
v0x56325d5628e0_0 .net8 "RADDR_net", 8 0, RS_0x7f263f86d198;  2 drivers, strength-aware
v0x56325d5633f0_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d563f90_0 .net "RCLK_i", 0 0, L_0x56325d100080;  1 drivers
v0x56325d4ea090_0 .net "RDATA", 7 0, v0x56325d468740_0;  alias, 1 drivers
v0x56325d4e9ae0_0 .var "RDATA_early", 7 0;
v0x56325d4edb30_0 .var "RDATA_late", 7 0;
v0x56325d468740_0 .var "RDATA_out", 7 0;
v0x56325d592560_0 .var "RDATA_reg", 7 0;
v0x56325d45f930_0 .net "RE", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325d54b3d0_0 .net "RE_i", 0 0, L_0x56325d0fe730;  1 drivers
v0x56325d545640_0 .net8 "RE_net", 0 0, RS_0x7f263f86d378;  2 drivers, strength-aware
v0x56325d5535e0_0 .net "WADDR", 8 0, v0x56325d20b400_0;  alias, 1 drivers
L_0x7f263f5b7180 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86d3d8 .resolv tri, L_0x7f263f5b7180, L_0x56325d0f8610;
v0x56325d4f3f50_0 .net8 "WADDR_net", 8 0, RS_0x7f263f86d3d8;  2 drivers, strength-aware
v0x56325d4f5ee0_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d4f6530_0 .net "WCLKE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d4598c0_0 .net "WCLKE_i", 0 0, L_0x56325d0ff9a0;  1 drivers
v0x56325d01ce90_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f86d468;  2 drivers, strength-aware
v0x56325d022000_0 .net "WCLK_i", 0 0, L_0x56325d0fdfa0;  1 drivers
v0x56325d0221c0_0 .net "WDATA", 7 0, v0x56325d465b60_0;  alias, 1 drivers
v0x56325d022340_0 .net "WE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d4ef390_0 .net "WE_i", 0 0, L_0x56325d0fe3c0;  1 drivers
v0x56325d560e80_0 .net8 "WE_net", 0 0, RS_0x7f263f86d528;  2 drivers, strength-aware
v0x56325d5fbf90_0 .var/i "i", 31 0;
v0x56325d01cd10 .array "mem", 0 5119, 0 0;
E_0x56325d45e560 .event posedge, v0x56325d563f90_0;
E_0x56325d45e080 .event posedge, v0x56325d022000_0;
S_0x56325d541e00 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d541b10;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d541e00
v0x56325d495890_0 .var/i "w1", 31 0;
v0x56325d4eea90_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d495890_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d495890_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d495890_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d495890_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d495890_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d4eea90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d4eea90_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d4eea90_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d4eea90_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d4eea90_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d495890_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d495890_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d495890_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d4eea90_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d4eea90_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d4eea90_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d540d00 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d541b10;
 .timescale 0 0;
S_0x56325d4627d0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d541b10;
 .timescale 0 0;
v0x56325cf78e30_0 .var "addr", 8 0;
v0x56325d5f9260_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d5fbf90_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x56325d5fbf90_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x56325cf78e30_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d01cd10, 4;
    %ix/getv/s 4, v0x56325d5fbf90_0;
    %store/vec4 v0x56325d5f9260_0, 4, 1;
    %load/vec4 v0x56325d5fbf90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d5fbf90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_0x56325d462f00 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d541b10;
 .timescale 0 0;
v0x56325d560ae0_0 .var "addr", 8 0;
v0x56325d4ef020_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d5fbf90_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x56325d5fbf90_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x56325d4ef020_0;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %load/vec4 v0x56325d560ae0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %load/vec4 v0x56325d5fbf90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d5fbf90_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_0x56325d541120 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x56325d460a50;
 .timescale 0 0;
P_0x56325cfdb790 .param/l "x" 0 4 123, +C4<01>;
S_0x56325d531c50 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d541120;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d481050 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d481090 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x56325d4810d0 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d481110 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x56325cee4940_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325cee4490_0 .net "iRa", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
v0x56325cee4620_0 .net "iRe", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325cee4780_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325cf9ef30_0 .net "iWa", 8 0, v0x56325d20b400_0;  alias, 1 drivers
v0x56325d465b60_1 .array/port v0x56325d465b60, 1;
v0x56325cf9edd0_0 .net "iWd", 7 0, v0x56325d465b60_1;  1 drivers
v0x56325cf2d520_0 .net "iWe", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325ceeae90_0 .net "oRd", 7 0, v0x56325cea8030_0;  1 drivers
S_0x56325d531fd0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d531c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x56325d62a8a0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a8e0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a920 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a960 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a9a0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62a9e0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62aa20 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62aa60 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62aaa0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62aae0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ab20 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ab60 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62aba0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62abe0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ac20 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ac60 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62aca0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ace0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ad20 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ad60 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ada0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62ade0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62ae20 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62ae60 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x56325d62aea0 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x56325d62aee0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62af20 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62af60 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62afa0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62afe0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x56325d62b020 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62b060 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x56325d0fe9c0 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0feec0 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0d3650 .functor BUFZ 1, v0x56325d462280_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0d79a0 .functor BUFZ 9, v0x56325d20b400_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0d68c0 .functor BUFZ 9, v0x56325d023ec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0d5d80 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7258 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86dc18 .resolv tri, L_0x7f263f5b7258, L_0x56325d0feec0;
L_0x56325d0d3bf0 .functor BUFZ 1, RS_0x7f263f86dc18, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7210 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86dcd8 .resolv tri, L_0x7f263f5b7210, L_0x56325d0fe9c0;
L_0x56325d0d6b90 .functor BUFZ 1, RS_0x7f263f86dcd8, C4<0>, C4<0>, C4<0>;
L_0x56325d0d7f40 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b72a0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86db88 .resolv tri, L_0x7f263f5b72a0, L_0x56325d0d3650;
L_0x56325d0d4190 .functor BUFZ 1, RS_0x7f263f86db88, C4<0>, C4<0>, C4<0>;
v0x56325cf71950_0 .net "RADDR", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
L_0x7f263f5b7330 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86da08 .resolv tri, L_0x7f263f5b7330, L_0x56325d0d68c0;
v0x56325ce8f450_0 .net8 "RADDR_net", 8 0, RS_0x7f263f86da08;  2 drivers, strength-aware
v0x56325ce8f760_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325ce8f170_0 .net "RCLK_i", 0 0, L_0x56325d0d7f40;  1 drivers
v0x56325ce8f8c0_0 .net "RDATA", 7 0, v0x56325cea8030_0;  alias, 1 drivers
v0x56325cea8490_0 .var "RDATA_early", 7 0;
v0x56325cea8310_0 .var "RDATA_late", 7 0;
v0x56325cea8030_0 .var "RDATA_out", 7 0;
v0x56325ce8f5d0_0 .var "RDATA_reg", 7 0;
v0x56325cfb2f80_0 .net "RE", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325ce3d400_0 .net "RE_i", 0 0, L_0x56325d0d4190;  1 drivers
v0x56325ce4de50_0 .net8 "RE_net", 0 0, RS_0x7f263f86db88;  2 drivers, strength-aware
v0x56325d2f1b80_0 .net "WADDR", 8 0, v0x56325d20b400_0;  alias, 1 drivers
L_0x7f263f5b72e8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86dbb8 .resolv tri, L_0x7f263f5b72e8, L_0x56325d0d79a0;
v0x56325d027cb0_0 .net8 "WADDR_net", 8 0, RS_0x7f263f86dbb8;  2 drivers, strength-aware
v0x56325ce94f60_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325ce95460_0 .net "WCLKE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325cfb30e0_0 .net "WCLKE_i", 0 0, L_0x56325d0d3bf0;  1 drivers
v0x56325cf2dc60_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f86dc18;  2 drivers, strength-aware
v0x56325cf2db00_0 .net "WCLK_i", 0 0, L_0x56325d0d5d80;  1 drivers
v0x56325cf2d240_0 .net "WDATA", 7 0, v0x56325d465b60_1;  alias, 1 drivers
v0x56325cf2cf10_0 .net "WE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325cf3a060_0 .net "WE_i", 0 0, L_0x56325d0d6b90;  1 drivers
v0x56325cf39d30_0 .net8 "WE_net", 0 0, RS_0x7f263f86dcd8;  2 drivers, strength-aware
v0x56325cfb2e00_0 .var/i "i", 31 0;
v0x56325cf2d6b0 .array "mem", 0 5119, 0 0;
E_0x56325cfdb950 .event posedge, v0x56325ce8f170_0;
E_0x56325d460f40 .event posedge, v0x56325cf2db00_0;
S_0x56325d5323c0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d531fd0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d5323c0
v0x56325d1beeb0_0 .var/i "w1", 31 0;
v0x56325d1bed20_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d1beeb0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d1beeb0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1beeb0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1beeb0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1beeb0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1bed20_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d1bed20_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1bed20_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1bed20_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1bed20_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d1beeb0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d1beeb0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1beeb0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1bed20_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d1bed20_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1bed20_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d5327b0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d531fd0;
 .timescale 0 0;
S_0x56325d532ba0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d531fd0;
 .timescale 0 0;
v0x56325d1beba0_0 .var "addr", 8 0;
v0x56325cfbcaa0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325cfb2e00_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x56325cfb2e00_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x56325d1beba0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325cf2d6b0, 4;
    %ix/getv/s 4, v0x56325cfb2e00_0;
    %store/vec4 v0x56325cfbcaa0_0, 4, 1;
    %load/vec4 v0x56325cfb2e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325cfb2e00_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
S_0x56325d532fc0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d531fd0;
 .timescale 0 0;
v0x56325cfbcd00_0 .var "addr", 8 0;
v0x56325cfd04a0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325cfb2e00_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x56325cfb2e00_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x56325cfd04a0_0;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %load/vec4 v0x56325cfbcd00_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %load/vec4 v0x56325cfb2e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325cfb2e00_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %end;
S_0x56325d5333b0 .scope generate, "TrionSDPBRAM[2]" "TrionSDPBRAM[2]" 4 123, 4 123 0, S_0x56325d460a50;
 .timescale 0 0;
P_0x56325d1c2150 .param/l "x" 0 4 123, +C4<010>;
S_0x56325d5318d0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d5333b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d5a58f0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d5a5930 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x56325d5a5970 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d5a59b0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x56325d2898d0_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d2895d0_0 .net "iRa", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
v0x56325d289750_0 .net "iRe", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325d289a50_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d2bc520_0 .net "iWa", 8 0, v0x56325d20b400_0;  alias, 1 drivers
v0x56325d465b60_2 .array/port v0x56325d465b60, 2;
v0x56325d2bbf70_0 .net "iWd", 7 0, v0x56325d465b60_2;  1 drivers
v0x56325d2bbc70_0 .net "iWe", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d289e80_0 .net "oRd", 7 0, v0x56325cec7d10_0;  1 drivers
S_0x56325d51e040 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d5318d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x56325d62b0b0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b0f0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b130 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b170 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b1b0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b1f0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b230 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b270 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b2b0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b2f0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b330 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b370 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b3b0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b3f0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b430 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b470 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b4b0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b4f0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b530 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b570 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b5b0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62b5f0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62b630 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62b670 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x56325d62b6b0 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x56325d62b6f0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62b730 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62b770 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62b7b0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62b7f0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x56325d62b830 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62b870 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x56325d0d4730 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0d8a80 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0d7130 .functor BUFZ 1, v0x56325d462280_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0d6050 .functor BUFZ 9, v0x56325d20b400_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0d4a00 .functor BUFZ 9, v0x56325d023ec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0d4fa0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b73c0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86e3c8 .resolv tri, L_0x7f263f5b73c0, L_0x56325d0d8a80;
L_0x56325d0d7400 .functor BUFZ 1, RS_0x7f263f86e3c8, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7378 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86e488 .resolv tri, L_0x7f263f5b7378, L_0x56325d0d4730;
L_0x56325d0d87b0 .functor BUFZ 1, RS_0x7f263f86e488, C4<0>, C4<0>, C4<0>;
L_0x56325d0d8df0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7408 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86e338 .resolv tri, L_0x7f263f5b7408, L_0x56325d0d7130;
L_0x56325d0ded70 .functor BUFZ 1, RS_0x7f263f86e338, C4<0>, C4<0>, C4<0>;
v0x56325cec79f0_0 .net "RADDR", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
L_0x7f263f5b7498 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86e1b8 .resolv tri, L_0x7f263f5b7498, L_0x56325d0d4a00;
v0x56325cf07020_0 .net8 "RADDR_net", 8 0, RS_0x7f263f86e1b8;  2 drivers, strength-aware
v0x56325cf06d40_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325cf06a10_0 .net "RCLK_i", 0 0, L_0x56325d0d8df0;  1 drivers
v0x56325cf64ea0_0 .net "RDATA", 7 0, v0x56325cec7d10_0;  alias, 1 drivers
v0x56325cecd410_0 .var "RDATA_early", 7 0;
v0x56325cec7570_0 .var "RDATA_late", 7 0;
v0x56325cec7d10_0 .var "RDATA_out", 7 0;
v0x56325ceeeee0_0 .var "RDATA_reg", 7 0;
v0x56325cf9b7c0_0 .net "RE", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325ceb2ba0_0 .net "RE_i", 0 0, L_0x56325d0ded70;  1 drivers
v0x56325ceefae0_0 .net8 "RE_net", 0 0, RS_0x7f263f86e338;  2 drivers, strength-aware
v0x56325ceef4f0_0 .net "WADDR", 8 0, v0x56325d20b400_0;  alias, 1 drivers
L_0x7f263f5b7450 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86e368 .resolv tri, L_0x7f263f5b7450, L_0x56325d0d6050;
v0x56325ceef680_0 .net8 "WADDR_net", 8 0, RS_0x7f263f86e368;  2 drivers, strength-aware
v0x56325ceefc40_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325ceef210_0 .net "WCLKE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325cf9b640_0 .net "WCLKE_i", 0 0, L_0x56325d0d7400;  1 drivers
v0x56325d2bc0f0_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f86e3c8;  2 drivers, strength-aware
v0x56325d23c760_0 .net "WCLK_i", 0 0, L_0x56325d0d4fa0;  1 drivers
v0x56325d23c8e0_0 .net "WDATA", 7 0, v0x56325d465b60_2;  alias, 1 drivers
v0x56325d23c5e0_0 .net "WE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d23c460_0 .net "WE_i", 0 0, L_0x56325d0d87b0;  1 drivers
v0x56325d23c160_0 .net8 "WE_net", 0 0, RS_0x7f263f86e488;  2 drivers, strength-aware
v0x56325d23c2e0_0 .var/i "i", 31 0;
v0x56325d2bbdf0 .array "mem", 0 5119, 0 0;
E_0x56325d6126d0 .event posedge, v0x56325cf06a10_0;
E_0x56325d612750 .event posedge, v0x56325d23c760_0;
S_0x56325d51e430 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d51e040;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d51e430
v0x56325cec8010_0 .var/i "w1", 31 0;
v0x56325cec7e90_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325cec8010_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325cec8010_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec8010_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec8010_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec8010_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec7e90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325cec7e90_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec7e90_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec7e90_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec7e90_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325cec8010_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325cec8010_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec8010_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec7e90_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325cec7e90_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cec7e90_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d51e850 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d51e040;
 .timescale 0 0;
S_0x56325d51ec40 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d51e040;
 .timescale 0 0;
v0x56325cec73e0_0 .var "addr", 8 0;
v0x56325ced4240_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d23c2e0_0, 0, 32;
T_7.8 ;
    %load/vec4 v0x56325d23c2e0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_7.9, 5;
    %load/vec4 v0x56325cec73e0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d2bbdf0, 4;
    %ix/getv/s 4, v0x56325d23c2e0_0;
    %store/vec4 v0x56325ced4240_0, 4, 1;
    %load/vec4 v0x56325d23c2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d23c2e0_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %end;
S_0x56325d52cdc0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d51e040;
 .timescale 0 0;
v0x56325ced3f60_0 .var "addr", 8 0;
v0x56325ced3c30_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d23c2e0_0, 0, 32;
T_8.10 ;
    %load/vec4 v0x56325d23c2e0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_8.11, 5;
    %load/vec4 v0x56325ced3c30_0;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %load/vec4 v0x56325ced3f60_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %load/vec4 v0x56325d23c2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d23c2e0_0, 0, 32;
    %jmp T_8.10;
T_8.11 ;
    %end;
S_0x56325d5311d0 .scope generate, "TrionSDPBRAM[3]" "TrionSDPBRAM[3]" 4 123, 4 123 0, S_0x56325d460a50;
 .timescale 0 0;
P_0x56325ce93ef0 .param/l "x" 0 4 123, +C4<011>;
S_0x56325d531550 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d5311d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d45f000 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d45f040 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x56325d45f080 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d45f0c0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x56325d14fd80_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d14e010_0 .net "iRa", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
v0x56325d14fc20_0 .net "iRe", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325d1501a0_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d18f370_0 .net "iWa", 8 0, v0x56325d20b400_0;  alias, 1 drivers
v0x56325d465b60_3 .array/port v0x56325d465b60, 3;
v0x56325d18f1f0_0 .net "iWd", 7 0, v0x56325d465b60_3;  1 drivers
v0x56325d191ee0_0 .net "iWe", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d14fee0_0 .net "oRd", 7 0, v0x56325d2336d0_0;  1 drivers
S_0x56325d51dc50 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d531550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x56325d62b8c0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b900 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b940 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b980 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62b9c0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ba00 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ba40 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ba80 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bac0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bb00 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bb40 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bb80 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bbc0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bc00 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bc40 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bc80 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bcc0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bd00 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bd40 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bd80 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62bdc0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62be00 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62be40 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62be80 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x56325d62bec0 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x56325d62bf00 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62bf40 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62bf80 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62bfc0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62c000 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x56325d62c040 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62c080 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x56325d0d9310 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0da300 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0e34f0 .functor BUFZ 1, v0x56325d462280_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0e2280 .functor BUFZ 9, v0x56325d20b400_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0e3970 .functor BUFZ 9, v0x56325d023ec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0d9b80 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7528 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86eb78 .resolv tri, L_0x7f263f5b7528, L_0x56325d0da300;
L_0x56325d0df090 .functor BUFZ 1, RS_0x7f263f86eb78, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b74e0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86ec38 .resolv tri, L_0x7f263f5b74e0, L_0x56325d0d9310;
L_0x56325d0dff30 .functor BUFZ 1, RS_0x7f263f86ec38, C4<0>, C4<0>, C4<0>;
L_0x56325d0e00b0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7570 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86eae8 .resolv tri, L_0x7f263f5b7570, L_0x56325d0e34f0;
L_0x56325d0da0a0 .functor BUFZ 1, RS_0x7f263f86eae8, C4<0>, C4<0>, C4<0>;
v0x56325d2330d0_0 .net "RADDR", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
L_0x7f263f5b7600 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86e968 .resolv tri, L_0x7f263f5b7600, L_0x56325d0e3970;
v0x56325d233250_0 .net8 "RADDR_net", 8 0, RS_0x7f263f86e968;  2 drivers, strength-aware
v0x56325d232f50_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d232dd0_0 .net "RCLK_i", 0 0, L_0x56325d0e00b0;  1 drivers
v0x56325d232c50_0 .net "RDATA", 7 0, v0x56325d2336d0_0;  alias, 1 drivers
v0x56325d2327d0_0 .var "RDATA_early", 7 0;
v0x56325d232950_0 .var "RDATA_late", 7 0;
v0x56325d2336d0_0 .var "RDATA_out", 7 0;
v0x56325d2333d0_0 .var "RDATA_reg", 7 0;
v0x56325d2294f0_0 .net "RE", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325d226fc0_0 .net "RE_i", 0 0, L_0x56325d0da0a0;  1 drivers
v0x56325d2322d0_0 .net8 "RE_net", 0 0, RS_0x7f263f86eae8;  2 drivers, strength-aware
v0x56325d233b50_0 .net "WADDR", 8 0, v0x56325d20b400_0;  alias, 1 drivers
L_0x7f263f5b75b8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86eb18 .resolv tri, L_0x7f263f5b75b8, L_0x56325d0e2280;
v0x56325d2339d0_0 .net8 "WADDR_net", 8 0, RS_0x7f263f86eb18;  2 drivers, strength-aware
v0x56325d233850_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d233550_0 .net "WCLKE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d21e710_0 .net "WCLKE_i", 0 0, L_0x56325d0df090;  1 drivers
v0x56325d1ae450_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f86eb78;  2 drivers, strength-aware
v0x56325d1ad4f0_0 .net "WCLK_i", 0 0, L_0x56325d0d9b80;  1 drivers
v0x56325d21eb90_0 .net "WDATA", 7 0, v0x56325d465b60_3;  alias, 1 drivers
v0x56325d21ed10_0 .net "WE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d21ea10_0 .net "WE_i", 0 0, L_0x56325d0dff30;  1 drivers
v0x56325d21e890_0 .net8 "WE_net", 0 0, RS_0x7f263f86ec38;  2 drivers, strength-aware
v0x56325d21e590_0 .var/i "i", 31 0;
v0x56325d184360 .array "mem", 0 5119, 0 0;
E_0x56325d0294c0 .event posedge, v0x56325d232dd0_0;
E_0x56325d029500 .event posedge, v0x56325d1ad4f0_0;
S_0x56325d50cf20 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d51dc50;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d50cf20
v0x56325d232650_0 .var/i "w1", 31 0;
v0x56325d2324d0_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d232650_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d232650_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d232650_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d232650_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d232650_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d2324d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d2324d0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d2324d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d2324d0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d2324d0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d232650_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d232650_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d232650_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d2324d0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d2324d0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d2324d0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d5181f0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d51dc50;
 .timescale 0 0;
S_0x56325d51ca60 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d51dc50;
 .timescale 0 0;
v0x56325d278100_0 .var "addr", 8 0;
v0x56325d244770_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d21e590_0, 0, 32;
T_10.12 ;
    %load/vec4 v0x56325d21e590_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_10.13, 5;
    %load/vec4 v0x56325d278100_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d21e590_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d184360, 4;
    %ix/getv/s 4, v0x56325d21e590_0;
    %store/vec4 v0x56325d244770_0, 4, 1;
    %load/vec4 v0x56325d21e590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d21e590_0, 0, 32;
    %jmp T_10.12;
T_10.13 ;
    %end;
S_0x56325d51cde0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d51dc50;
 .timescale 0 0;
v0x56325d244cd0_0 .var "addr", 8 0;
v0x56325d244e30_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d21e590_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x56325d21e590_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_11.15, 5;
    %load/vec4 v0x56325d244e30_0;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %load/vec4 v0x56325d244cd0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d21e590_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %load/vec4 v0x56325d21e590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d21e590_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %end;
S_0x56325d51d160 .scope generate, "TrionSDPBRAM[4]" "TrionSDPBRAM[4]" 4 123, 4 123 0, S_0x56325d460a50;
 .timescale 0 0;
P_0x56325d2e9e10 .param/l "x" 0 4 123, +C4<0100>;
S_0x56325d51d4e0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d51d160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d51b560 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d51b5a0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x56325d51b5e0 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d51b620 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x56325d106b00_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d106580_0 .net "iRa", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
v0x56325d1069a0_0 .net "iRe", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325d106840_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d1066e0_0 .net "iWa", 8 0, v0x56325d20b400_0;  alias, 1 drivers
v0x56325d465b60_4 .array/port v0x56325d465b60, 4;
v0x56325d106c60_0 .net "iWd", 7 0, v0x56325d465b60_4;  1 drivers
v0x56325d1297e0_0 .net "iWe", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d114810_0 .net "oRd", 7 0, v0x56325d1698f0_0;  1 drivers
S_0x56325d51d860 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d51d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x56325d62c0d0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c110 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c150 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c190 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c1d0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c210 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c250 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c290 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c2d0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c310 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c350 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c390 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c3d0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c410 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c450 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c490 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c4d0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c510 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c550 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c590 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c5d0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62c610 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62c650 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62c690 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x56325d62c6d0 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x56325d62c710 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62c750 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62c790 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62c7d0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62c810 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x56325d62c850 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62c890 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x56325d0df730 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0df8d0 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0e3e60 .functor BUFZ 1, v0x56325d462280_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0e4120 .functor BUFZ 9, v0x56325d20b400_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0e46a0 .functor BUFZ 9, v0x56325d023ec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0e43e0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7690 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86f328 .resolv tri, L_0x7f263f5b7690, L_0x56325d0df8d0;
L_0x56325d0e06b0 .functor BUFZ 1, RS_0x7f263f86f328, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7648 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86f3e8 .resolv tri, L_0x7f263f5b7648, L_0x56325d0df730;
L_0x56325d0d9a20 .functor BUFZ 1, RS_0x7f263f86f3e8, C4<0>, C4<0>, C4<0>;
L_0x56325d0e2580 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b76d8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86f298 .resolv tri, L_0x7f263f5b76d8, L_0x56325d0e3e60;
L_0x56325d0e11b0 .functor BUFZ 1, RS_0x7f263f86f298, C4<0>, C4<0>, C4<0>;
v0x56325d16b500_0 .net "RADDR", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
L_0x7f263f5b7768 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86f118 .resolv tri, L_0x7f263f5b7768, L_0x56325d0e46a0;
v0x56325d175520_0 .net8 "RADDR_net", 8 0, RS_0x7f263f86f118;  2 drivers, strength-aware
v0x56325d16b920_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d16bbe0_0 .net "RCLK_i", 0 0, L_0x56325d0e2580;  1 drivers
v0x56325d16b3a0_0 .net "RDATA", 7 0, v0x56325d1698f0_0;  alias, 1 drivers
v0x56325d16b7c0_0 .var "RDATA_early", 7 0;
v0x56325d16b660_0 .var "RDATA_late", 7 0;
v0x56325d1698f0_0 .var "RDATA_out", 7 0;
v0x56325d1a4070_0 .var "RDATA_reg", 7 0;
v0x56325d138100_0 .net "RE", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325d137fa0_0 .net "RE_i", 0 0, L_0x56325d0e11b0;  1 drivers
v0x56325d135f60_0 .net8 "RE_net", 0 0, RS_0x7f263f86f298;  2 drivers, strength-aware
v0x56325d137e40_0 .net "WADDR", 8 0, v0x56325d20b400_0;  alias, 1 drivers
L_0x7f263f5b7720 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86f2c8 .resolv tri, L_0x7f263f5b7720, L_0x56325d0e4120;
v0x56325d1383c0_0 .net8 "WADDR_net", 8 0, RS_0x7f263f86f2c8;  2 drivers, strength-aware
v0x56325d19ae90_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d1a3c00_0 .net "WCLKE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d137ce0_0 .net "WCLKE_i", 0 0, L_0x56325d0e06b0;  1 drivers
v0x56325d126d30_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f86f328;  2 drivers, strength-aware
v0x56325d123000_0 .net "WCLK_i", 0 0, L_0x56325d0e43e0;  1 drivers
v0x56325d12d910_0 .net "WDATA", 7 0, v0x56325d465b60_4;  alias, 1 drivers
v0x56325d12c940_0 .net "WE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d144910_0 .net "WE_i", 0 0, L_0x56325d0d9a20;  1 drivers
v0x56325d138260_0 .net8 "WE_net", 0 0, RS_0x7f263f86f3e8;  2 drivers, strength-aware
v0x56325d139060_0 .var/i "i", 31 0;
v0x56325d129c50 .array "mem", 0 5119, 0 0;
E_0x56325d2fb570 .event posedge, v0x56325d16bbe0_0;
E_0x56325d2fb5b0 .event posedge, v0x56325d123000_0;
S_0x56325d50cbd0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d51d860;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d50cbd0
v0x56325d1561c0_0 .var/i "w1", 31 0;
v0x56325d157950_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d1561c0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d1561c0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1561c0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1561c0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1561c0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d157950_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d157950_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d157950_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d157950_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d157950_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d1561c0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d1561c0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d1561c0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d157950_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d157950_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d157950_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d4fdbe0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d51d860;
 .timescale 0 0;
S_0x56325d4fe000 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d51d860;
 .timescale 0 0;
v0x56325d1564c0_0 .var "addr", 8 0;
v0x56325d150040_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d139060_0, 0, 32;
T_13.16 ;
    %load/vec4 v0x56325d139060_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_13.17, 5;
    %load/vec4 v0x56325d1564c0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d139060_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d129c50, 4;
    %ix/getv/s 4, v0x56325d139060_0;
    %store/vec4 v0x56325d150040_0, 4, 1;
    %load/vec4 v0x56325d139060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d139060_0, 0, 32;
    %jmp T_13.16;
T_13.17 ;
    %end;
S_0x56325d4fe3f0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d51d860;
 .timescale 0 0;
v0x56325d150300_0 .var "addr", 8 0;
v0x56325d14fac0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d139060_0, 0, 32;
T_14.18 ;
    %load/vec4 v0x56325d139060_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_14.19, 5;
    %load/vec4 v0x56325d14fac0_0;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %load/vec4 v0x56325d150300_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d139060_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %load/vec4 v0x56325d139060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d139060_0, 0, 32;
    %jmp T_14.18;
T_14.19 ;
    %end;
S_0x56325d50d270 .scope generate, "TrionSDPBRAM[5]" "TrionSDPBRAM[5]" 4 123, 4 123 0, S_0x56325d460a50;
 .timescale 0 0;
P_0x56325d2f3d40 .param/l "x" 0 4 123, +C4<0101>;
S_0x56325d50d560 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d50d270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d4d4c90 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d4d4cd0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x56325d4d4d10 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d4d4d50 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x56325d049a00_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d04a2a0_0 .net "iRa", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
v0x56325d04a6c0_0 .net "iRe", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325d04a400_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d04a820_0 .net "iWa", 8 0, v0x56325d20b400_0;  alias, 1 drivers
v0x56325d465b60_5 .array/port v0x56325d465b60, 5;
v0x56325d04a560_0 .net "iWd", 7 0, v0x56325d465b60_5;  1 drivers
v0x56325d049b80_0 .net "iWe", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d0839f0_0 .net "oRd", 7 0, v0x56325d0f8750_0;  1 drivers
S_0x56325d50c4f0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d50d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x56325d62c8e0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c920 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c960 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c9a0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62c9e0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ca20 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ca60 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62caa0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cae0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cb20 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cb60 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cba0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cbe0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cc20 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cc60 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cca0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cce0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cd20 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cd60 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cda0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62cde0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62ce20 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62ce60 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62cea0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x56325d62cee0 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x56325d62cf20 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62cf60 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62cfa0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62cfe0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62d020 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x56325d62d060 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62d0a0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x56325d0e0230 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0e0c80 .functor BUFZ 1, v0x56325d494bc0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0a0600 .functor BUFZ 1, v0x56325d462280_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0a5d00 .functor BUFZ 9, v0x56325d20b400_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0a67e0 .functor BUFZ 9, v0x56325d023ec0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56325d0a10e0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b77f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86fad8 .resolv tri, L_0x7f263f5b77f8, L_0x56325d0e0c80;
L_0x56325d0a1bc0 .functor BUFZ 1, RS_0x7f263f86fad8, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b77b0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86fb98 .resolv tri, L_0x7f263f5b77b0, L_0x56325d0e0230;
L_0x56325d0a2130 .functor BUFZ 1, RS_0x7f263f86fb98, C4<0>, C4<0>, C4<0>;
L_0x56325d0a26a0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7840 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86fa48 .resolv tri, L_0x7f263f5b7840, L_0x56325d0a0600;
L_0x56325d0a2c10 .functor BUFZ 1, RS_0x7f263f86fa48, C4<0>, C4<0>, C4<0>;
v0x56325d0f5830_0 .net "RADDR", 8 0, v0x56325d023ec0_0;  alias, 1 drivers
L_0x7f263f5b78d0 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86f8c8 .resolv tri, L_0x7f263f5b78d0, L_0x56325d0a67e0;
v0x56325d0d50e0_0 .net8 "RADDR_net", 8 0, RS_0x7f263f86f8c8;  2 drivers, strength-aware
v0x56325d0d5500_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d0d53a0_0 .net "RCLK_i", 0 0, L_0x56325d0a26a0;  1 drivers
v0x56325d0d5240_0 .net "RDATA", 7 0, v0x56325d0f8750_0;  alias, 1 drivers
v0x56325d0d57c0_0 .var "RDATA_early", 7 0;
v0x56325d0f82e0_0 .var "RDATA_late", 7 0;
v0x56325d0f8750_0 .var "RDATA_out", 7 0;
v0x56325d0d5660_0 .var "RDATA_reg", 7 0;
v0x56325d09ec70_0 .net "RE", 0 0, v0x56325d462280_0;  alias, 1 drivers
v0x56325d09e7f0_0 .net "RE_i", 0 0, L_0x56325d0a2c10;  1 drivers
v0x56325d0e2400_0 .net8 "RE_net", 0 0, RS_0x7f263f86fa48;  2 drivers, strength-aware
v0x56325d0e0830_0 .net "WADDR", 8 0, v0x56325d20b400_0;  alias, 1 drivers
L_0x7f263f5b7888 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f86fa78 .resolv tri, L_0x7f263f5b7888, L_0x56325d0a5d00;
v0x56325d0e37f0_0 .net8 "WADDR_net", 8 0, RS_0x7f263f86fa78;  2 drivers, strength-aware
v0x56325d0e3c70_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d0e3370_0 .net "WCLKE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d09e970_0 .net "WCLKE_i", 0 0, L_0x56325d0a1bc0;  1 drivers
v0x56325d049ee0_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f86fad8;  2 drivers, strength-aware
v0x56325d09f210_0 .net "WCLK_i", 0 0, L_0x56325d0a10e0;  1 drivers
v0x56325d09fab0_0 .net "WDATA", 7 0, v0x56325d465b60_5;  alias, 1 drivers
v0x56325d09eaf0_0 .net "WE", 0 0, v0x56325d494bc0_0;  alias, 1 drivers
v0x56325d09f390_0 .net "WE_i", 0 0, L_0x56325d0a2130;  1 drivers
v0x56325d09f090_0 .net8 "WE_net", 0 0, RS_0x7f263f86fb98;  2 drivers, strength-aware
v0x56325d09f6f0_0 .var/i "i", 31 0;
v0x56325d049880 .array "mem", 0 5119, 0 0;
E_0x56325d517be0 .event posedge, v0x56325d0d53a0_0;
E_0x56325d5f50c0 .event posedge, v0x56325d09f210_0;
S_0x56325d50c8c0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d50c4f0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d50c8c0
v0x56325d0fc410_0 .var/i "w1", 31 0;
v0x56325d0fb440_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d0fc410_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d0fc410_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fc410_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fc410_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fc410_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fb440_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d0fb440_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fb440_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fb440_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fb440_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d0fc410_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d0fc410_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fc410_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fb440_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d0fb440_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d0fb440_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d4fd7f0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d50c4f0;
 .timescale 0 0;
S_0x56325d4f7c70 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d50c4f0;
 .timescale 0 0;
v0x56325d1138a0_0 .var "addr", 8 0;
v0x56325d111cd0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d09f6f0_0, 0, 32;
T_16.20 ;
    %load/vec4 v0x56325d09f6f0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_16.21, 5;
    %load/vec4 v0x56325d1138a0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d049880, 4;
    %ix/getv/s 4, v0x56325d09f6f0_0;
    %store/vec4 v0x56325d111cd0_0, 4, 1;
    %load/vec4 v0x56325d09f6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d09f6f0_0, 0, 32;
    %jmp T_16.20;
T_16.21 ;
    %end;
S_0x56325d4fc210 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d50c4f0;
 .timescale 0 0;
v0x56325d114c90_0 .var "addr", 8 0;
v0x56325d115110_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d09f6f0_0, 0, 32;
T_17.22 ;
    %load/vec4 v0x56325d09f6f0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_17.23, 5;
    %load/vec4 v0x56325d115110_0;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %load/vec4 v0x56325d114c90_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %load/vec4 v0x56325d09f6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d09f6f0_0, 0, 32;
    %jmp T_17.22;
T_17.23 ;
    %end;
S_0x56325d4fc590 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x56325d460a50;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x56325d4fc590
v0x56325cf961f0_0 .var/i "i", 31 0;
v0x56325cf61140_0 .var "iVAL", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325cf961f0_0, 0, 32;
T_18.24 ;
    %load/vec4 v0x56325cf961f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.25, 5;
    %load/vec4 v0x56325cf61140_0;
    %load/vec4 v0x56325cf961f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %load/vec4 v0x56325cf961f0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_18.26 ;
    %load/vec4 v0x56325cf961f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325cf961f0_0, 0, 32;
    %jmp T_18.24;
T_18.25 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_18.28, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_18.28 ;
    %end;
S_0x56325d4fc910 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x56325d460a50;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x56325d4fc910
v0x56325d033a90_0 .var/i "i", 31 0;
v0x56325d091f60_0 .var "lpDataWidth", 31 0;
v0x56325d086650_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_barm_gennum ;
    %load/vec4 v0x56325d086650_0;
    %load/vec4 v0x56325d091f60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.30, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_19.31;
T_19.30 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x56325d086650_0;
    %store/vec4 v0x56325d033a90_0, 0, 32;
T_19.32 ;
    %load/vec4 v0x56325d091f60_0;
    %load/vec4 v0x56325d033a90_0;
    %cmp/u;
    %jmp/0xz T_19.33, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x56325d033a90_0;
    %load/vec4 v0x56325d091f60_0;
    %sub;
    %store/vec4 v0x56325d033a90_0, 0, 32;
    %jmp T_19.32;
T_19.33 ;
T_19.31 ;
    %end;
S_0x56325d4fcc90 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x56325d460a50;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x56325d4fcc90
v0x56325d462180_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_get_datawidth ;
    %load/vec4 v0x56325d462180_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_20.34, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_20.35, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_20.36, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_20.37, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_20.38, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.34 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.35 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.36 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.37 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.38 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.40 ;
    %pop/vec4 1;
    %end;
S_0x56325d4fd010 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x56325d460a50;
 .timescale 0 0;
E_0x56325cf3c090 .event "_ivl_0";
S_0x56325d4fd400 .scope module, "MicroControllerCsr" "MicroControllerCsr" 3 75, 7 10 0, S_0x56325d365c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 16 "oRamWd";
    .port_info 4 /OUTPUT 32 "oRamAdrs";
    .port_info 5 /OUTPUT 1 "oRamEn";
    .port_info 6 /INPUT 1 "iRamFull";
    .port_info 7 /INPUT 1 "iRamEmp";
    .port_info 8 /INPUT 16 "iRamRd";
    .port_info 9 /INPUT 1 "iRamRdVd";
    .port_info 10 /INPUT 1 "iSRST";
    .port_info 11 /INPUT 1 "iSCLK";
P_0x56325cf95b20 .param/l "pAdrsMap" 0 7 13, C4<01>;
P_0x56325cf95b60 .param/l "pBlockAdrsWidth" 0 7 12, +C4<00000000000000000000000000000010>;
P_0x56325cf95ba0 .param/l "pCsrActiveWidth" 0 7 16, +C4<00000000000000000000000000001000>;
P_0x56325cf95be0 .param/l "pCsrAdrsWidth" 0 7 15, +C4<00000000000000000000000000010000>;
P_0x56325cf95c20 .param/l "pUfiAdrsBusWidth" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x56325cf95c60 .param/l "pUfiDqBusWidth" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x56325cf95ca0 .param/l "pUsiBusWidth" 0 7 14, +C4<00000000000000000000000000100000>;
P_0x56325cf95ce0 .param/l "p_non_variable" 0 7 21, +C4<00000000000000000000000000000000>;
L_0x56325d1116d0 .functor BUFZ 16, v0x56325d1a6ad0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56325d112120 .functor BUFZ 32, v0x56325cf071b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56325d0fb9e0 .functor BUFZ 1, v0x56325ceef070_0, C4<0>, C4<0>, C4<0>;
v0x56325cfcb9a0_0 .net "iRamEmp", 0 0, v0x56325cf5de80_0;  1 drivers
v0x56325cfd06e0_0 .net "iRamFull", 0 0, v0x56325cf5df20_0;  1 drivers
v0x56325cfc19e0_0 .net "iRamRd", 15 0, v0x56325d5644b0_0;  1 drivers
v0x56325cea8620_0 .net "iRamRdVd", 0 0, v0x56325cf5dfc0_0;  1 drivers
v0x56325ce8fa20_0 .net "iSCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325ce9ea10_0 .net "iSRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325cf3a340_0 .net "iSUsiAdrs", 31 0, L_0x56325d09e640;  alias, 1 drivers
v0x56325cf39ec0_0 .net "iSUsiWd", 31 0, L_0x56325d1697e0;  alias, 1 drivers
v0x56325cf2d0a0_0 .net "oRamAdrs", 31 0, L_0x56325d112120;  alias, 1 drivers
v0x56325cf9eaf0_0 .net "oRamEn", 0 0, L_0x56325d0fb9e0;  alias, 1 drivers
v0x56325cfa2620_0 .net "oRamWd", 15 0, L_0x56325d1116d0;  alias, 1 drivers
v0x56325cfa0df0_0 .net "oSUsiRd", 31 0, v0x56325d1ad350_0;  alias, 1 drivers
v0x56325cedb360_0 .var "qCsrWCke00", 0 0;
v0x56325ced43c0_0 .var "qCsrWCke04", 0 0;
v0x56325ced3dc0_0 .var "qCsrWCke08", 0 0;
v0x56325ced6110_0 .var "qCsrWCke0C", 0 0;
v0x56325cec76f0_0 .var "qCsrWCke48", 0 0;
v0x56325cf071b0_0 .var "rRamAdrs", 31 0;
v0x56325cf06ba0_0 .var "rRamEmp", 0 0;
v0x56325ceef070_0 .var "rRamEn", 0 0;
v0x56325cf9d140_0 .var "rRamFull", 0 0;
v0x56325d2e0e00_0 .var "rRamRd", 15 0;
v0x56325d2e3800_0 .var "rRamRdVd", 0 0;
v0x56325d1a6ad0_0 .var "rRamWd", 15 0;
v0x56325d1ad350_0 .var "rSUsiRd", 31 0;
E_0x56325cf31820 .event posedge, v0x56325d5633f0_0;
E_0x56325cf31860 .event edge, v0x56325cf3a340_0;
S_0x56325d550bb0 .scope generate, "genblk1" "genblk1" 3 100, 3 100 0, S_0x56325d365c60;
 .timescale 0 0;
S_0x56325d555410 .scope module, "RAMBlock" "RAMBlock" 2 339, 8 9 0, S_0x56325d474a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /OUTPUT 32 "oSUsiRd";
    .port_info 9 /INPUT 32 "iSUsiWd";
    .port_info 10 /INPUT 32 "iSUsiAdrs";
    .port_info 11 /OUTPUT 16 "oSUfiRd";
    .port_info 12 /OUTPUT 32 "oSUfiAdrs";
    .port_info 13 /INPUT 16 "iSUfiWd";
    .port_info 14 /INPUT 32 "iSUfiAdrs";
    .port_info 15 /OUTPUT 1 "oSUfiRdy";
    .port_info 16 /OUTPUT 1 "oTestErr";
    .port_info 17 /OUTPUT 1 "oDone";
    .port_info 18 /INPUT 1 "iSRST";
    .port_info 19 /INPUT 1 "inSRST";
    .port_info 20 /INPUT 1 "iSCLK";
P_0x56325d4e8530 .param/l "lpFifoDepth" 1 8 108, +C4<00000000000000000000000100000000>;
P_0x56325d4e8570 .param/l "pAdrsMap" 0 8 11, C4<11>;
P_0x56325d4e85b0 .param/l "pBlockAdrsWidth" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x56325d4e85f0 .param/l "pCsrActiveWidth" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x56325d4e8630 .param/l "pCsrAdrsWidth" 0 8 13, +C4<00000000000000000000000000010000>;
P_0x56325d4e8670 .param/l "pRamAdrsWidth" 0 8 18, +C4<00000000000000000000000000001010>;
P_0x56325d4e86b0 .param/l "pRamDqWidth" 0 8 19, +C4<00000000000000000000000000010000>;
P_0x56325d4e86f0 .param/l "pUfiAdrsBusWidth" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x56325d4e8730 .param/l "pUfiDqBusWidth" 0 8 15, +C4<00000000000000000000000000010000>;
P_0x56325d4e8770 .param/l "pUfiEnableBit" 0 8 17, +C4<00000000000000000000000000100000>;
P_0x56325d4e87b0 .param/l "pUsiBusWidth" 0 8 12, +C4<00000000000000000000000000100000>;
v0x56325d6349f0_0 .net "iSCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d634a90_0 .net "iSRAMD", 15 0, v0x56325d6538b0_0;  1 drivers
v0x56325d634b30_0 .net "iSRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d634bd0_0 .net "iSUfiAdrs", 31 0, v0x56325d651e20_0;  alias, 1 drivers
v0x56325d634c70_0 .net "iSUfiWd", 15 0, L_0x56325d112650;  alias, 1 drivers
v0x56325d634d10_0 .net "iSUsiAdrs", 31 0, L_0x56325d09e640;  alias, 1 drivers
v0x56325d634db0_0 .net "iSUsiWd", 31 0, L_0x56325d1697e0;  alias, 1 drivers
v0x56325d634e50_0 .net "inSRST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
L_0x7f263f5b7eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56325d634ef0_0 .net "oDone", 0 0, L_0x7f263f5b7eb8;  1 drivers
v0x56325d634f90_0 .net "oSRAMA", 9 0, L_0x56325d66a8d0;  alias, 1 drivers
v0x56325d635030_0 .net "oSRAMD", 15 0, L_0x56325d66a940;  alias, 1 drivers
v0x56325d6350d0_0 .net "oSRAM_CE", 0 0, L_0x56325d66ab80;  alias, 1 drivers
L_0x7f263f5b8890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56325d635170_0 .net "oSRAM_LB", 0 0, L_0x7f263f5b8890;  1 drivers
v0x56325d635210_0 .net "oSRAM_OE", 0 0, L_0x56325d66aa50;  1 drivers
L_0x7f263f5b88d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56325d6352b0_0 .net "oSRAM_UB", 0 0, L_0x7f263f5b88d8;  1 drivers
v0x56325d635350_0 .net "oSRAM_WE", 0 0, L_0x56325d66ab10;  alias, 1 drivers
v0x56325d6353f0_0 .net "oSUfiAdrs", 31 0, L_0x56325d66a1b0;  alias, 1 drivers
v0x56325d635490_0 .net "oSUfiRd", 15 0, L_0x56325cf4b7b0;  alias, 1 drivers
v0x56325d635530_0 .net "oSUfiRdy", 0 0, L_0x56325d66a830;  alias, 1 drivers
v0x56325d6355d0_0 .net "oSUsiRd", 31 0, v0x56325d3efb50_0;  1 drivers
L_0x7f263f5b7e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56325d635670_0 .net "oTestErr", 0 0, L_0x7f263f5b7e70;  1 drivers
v0x56325d635710_0 .var "qMemRdCsr", 15 0;
v0x56325d6357b0_0 .var "qRamIfPortUnitAdrs", 9 0;
v0x56325d635850_0 .var "qRamIfPortUnitCke", 0 0;
v0x56325d6358f0_0 .var "qRamIfPortUnitCmd", 0 0;
v0x56325d635990_0 .var "qRamIfPortUnitWd", 15 0;
v0x56325d635a30_0 .net "wCsrRamRst", 0 0, L_0x56325d061080;  1 drivers
v0x56325d635ad0_0 .net "wRamIfPortUnitAdrs", 31 0, L_0x56325d669c50;  1 drivers
v0x56325d635b70_0 .net "wRamIfPortUnitRd", 15 0, L_0x56325d66abf0;  1 drivers
v0x56325d635c10_0 .net "wRamIfPortUnitRvd", 0 0, L_0x56325d66ad30;  1 drivers
v0x56325d635cb0_0 .net "wRamIfPortUnitWd", 15 0, L_0x56325d061600;  1 drivers
E_0x56325cf32b60 .event edge, v0x56325d632860_0, v0x56325d633f20_0;
S_0x56325d4f1740 .scope module, "RAMIfPortUnit" "RAMIfPortUnit" 8 151, 9 16 0, S_0x56325d555410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /INPUT 10 "iAdrs";
    .port_info 9 /INPUT 1 "iCmd";
    .port_info 10 /INPUT 16 "iWd";
    .port_info 11 /OUTPUT 16 "oRd";
    .port_info 12 /OUTPUT 1 "oRvd";
    .port_info 13 /INPUT 1 "iRST";
    .port_info 14 /INPUT 1 "iCKE";
    .port_info 15 /INPUT 1 "iCLK";
P_0x56325d5f8540 .param/l "pRamAdrsWidth" 0 9 17, +C4<00000000000000000000000000001010>;
P_0x56325d5f8580 .param/l "pRamDqWidth" 0 9 18, +C4<00000000000000000000000000010000>;
L_0x56325d66a8d0 .functor BUFZ 10, v0x56325d4f04a0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x56325d66a940 .functor BUFZ 16, v0x56325d437b60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56325d66aa50 .functor BUFZ 1, v0x56325d430300_0, C4<0>, C4<0>, C4<0>;
L_0x56325d66ab10 .functor BUFZ 1, v0x56325d43cd60_0, C4<0>, C4<0>, C4<0>;
L_0x56325d66ab80 .functor BUFZ 1, v0x56325d430240_0, C4<0>, C4<0>, C4<0>;
L_0x56325d66abf0 .functor BUFZ 16, v0x56325d444610_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56325d66ad30 .functor BUFZ 1, v0x56325d43cca0_0, C4<0>, C4<0>, C4<0>;
v0x56325d554710_0 .net "iAdrs", 9 0, v0x56325d6357b0_0;  1 drivers
v0x56325d5beab0_0 .net "iCKE", 0 0, v0x56325d635850_0;  1 drivers
v0x56325d5beb70_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d57b990_0 .net "iCmd", 0 0, v0x56325d6358f0_0;  1 drivers
v0x56325d57ba30_0 .net "iRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d5c2180_0 .net "iSRAMD", 15 0, v0x56325d6538b0_0;  alias, 1 drivers
v0x56325d5a8b30_0 .net "iWd", 15 0, v0x56325d635990_0;  1 drivers
v0x56325d5eeeb0_0 .net "oRd", 15 0, L_0x56325d66abf0;  alias, 1 drivers
v0x56325d3cdbc0_0 .net "oRvd", 0 0, L_0x56325d66ad30;  alias, 1 drivers
v0x56325d3cdc80_0 .net "oSRAMA", 9 0, L_0x56325d66a8d0;  alias, 1 drivers
v0x56325d41b5e0_0 .net "oSRAMD", 15 0, L_0x56325d66a940;  alias, 1 drivers
v0x56325d4164a0_0 .net "oSRAM_CE", 0 0, L_0x56325d66ab80;  alias, 1 drivers
v0x56325d416560_0 .net "oSRAM_LB", 0 0, L_0x7f263f5b8890;  alias, 1 drivers
v0x56325d40eb80_0 .net "oSRAM_OE", 0 0, L_0x56325d66aa50;  alias, 1 drivers
v0x56325d40ec40_0 .net "oSRAM_UB", 0 0, L_0x7f263f5b88d8;  alias, 1 drivers
v0x56325d4f0400_0 .net "oSRAM_WE", 0 0, L_0x56325d66ab10;  alias, 1 drivers
v0x56325d4f04a0_0 .var "rAdrs", 9 0;
v0x56325d430240_0 .var "rCE", 0 0;
v0x56325d430300_0 .var "rOE", 0 0;
v0x56325d444610_0 .var "rRd", 15 0;
v0x56325d43cca0_0 .var "rRvd", 0 0;
v0x56325d43cd60_0 .var "rWE", 0 0;
v0x56325d437b60_0 .var "rWd", 15 0;
S_0x56325d4f07c0 .scope module, "RamCsr" "RAMCsr" 8 64, 10 11 0, S_0x56325d555410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oRamRst";
    .port_info 4 /INPUT 16 "iMemRd";
    .port_info 5 /INPUT 1 "iSRST";
    .port_info 6 /INPUT 1 "iSCLK";
P_0x56325d033450 .param/l "pAdrsMap" 0 10 13, C4<11>;
P_0x56325d033490 .param/l "pBlockAdrsWidth" 0 10 12, +C4<00000000000000000000000000000010>;
P_0x56325d0334d0 .param/l "pCsrActiveWidth" 0 10 16, +C4<00000000000000000000000000001000>;
P_0x56325d033510 .param/l "pCsrAdrsWidth" 0 10 15, +C4<00000000000000000000000000010000>;
P_0x56325d033550 .param/l "pRamAdrsWidth" 0 10 17, +C4<00000000000000000000000000001010>;
P_0x56325d033590 .param/l "pRamDqWidth" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x56325d0335d0 .param/l "pUsiBusWidth" 0 10 14, +C4<00000000000000000000000000100000>;
P_0x56325d033610 .param/l "p_non_variable" 0 10 19, +C4<00000000000000000000000000000000>;
L_0x56325d061080 .functor BUFZ 1, v0x56325d3efa90_0, C4<0>, C4<0>, C4<0>;
v0x56325d451070_0 .net "iMemRd", 15 0, v0x56325d635710_0;  1 drivers
v0x56325d44bf30_0 .net "iSCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d44bff0_0 .net "iSRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d561780_0 .net "iSUsiAdrs", 31 0, L_0x56325d09e640;  alias, 1 drivers
v0x56325d561820_0 .net "iSUsiWd", 31 0, L_0x56325d1697e0;  alias, 1 drivers
v0x56325d3f9db0_0 .net "oRamRst", 0 0, L_0x56325d061080;  alias, 1 drivers
v0x56325d3f9e70_0 .net "oSUsiRd", 31 0, v0x56325d3efb50_0;  alias, 1 drivers
v0x56325d3f4c20_0 .var "qCsrWCke00", 0 0;
v0x56325d3f4ce0_0 .var "rMemRd", 15 0;
v0x56325d3efa90_0 .var "rRamRst", 0 0;
v0x56325d3efb50_0 .var "rSUsiRd", 31 0;
S_0x56325d4f0ba0 .scope module, "RamReadWriteArbiter" "RamReadWriteArbiter" 8 120, 11 14 0, S_0x56325d555410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiWd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 1 "oSUfiRdy";
    .port_info 3 /OUTPUT 16 "oSUfiRd";
    .port_info 4 /OUTPUT 32 "oSUfiAdrs";
    .port_info 5 /OUTPUT 16 "oRamIfPortUnitWd";
    .port_info 6 /OUTPUT 32 "oRamIfPortUnitAdrs";
    .port_info 7 /INPUT 16 "iRamIfPortUnitDq";
    .port_info 8 /INPUT 1 "iRamIfPortUnitWe";
    .port_info 9 /INPUT 1 "iRST";
    .port_info 10 /INPUT 1 "inARST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x56325d3ea900 .param/l "pFifoDepth" 0 11 17, +C4<00000000000000000000000100000000>;
P_0x56325d3ea940 .param/l "pUfiAdrsBusWidth" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x56325d3ea980 .param/l "pUfiDqBusWidth" 0 11 15, +C4<00000000000000000000000000010000>;
P_0x56325d3ea9c0 .param/l "pUfiEnableBit" 0 11 18, +C4<00000000000000000000000000100000>;
L_0x56325d4b0000 .functor BUFZ 1, v0x56325ce8ea70_0, C4<0>, C4<0>, C4<0>;
L_0x56325d1a38e0 .functor NOT 1, L_0x56325d66a250, C4<0>, C4<0>, C4<0>;
L_0x56325cf71550 .functor NOT 1, L_0x56325d66a2f0, C4<0>, C4<0>, C4<0>;
L_0x56325d66a430 .functor NOT 1, L_0x56325d66a390, C4<0>, C4<0>, C4<0>;
L_0x56325d66a590 .functor NOT 1, L_0x56325d66a4f0, C4<0>, C4<0>, C4<0>;
v0x56325d633230_0 .net *"_ivl_24", 30 0, L_0x56325d66a110;  1 drivers
v0x56325d6332d0_0 .net *"_ivl_29", 0 0, L_0x56325d4b0000;  1 drivers
v0x56325d633370_0 .net *"_ivl_31", 0 0, L_0x56325d66a250;  1 drivers
v0x56325d633410_0 .net *"_ivl_32", 0 0, L_0x56325d1a38e0;  1 drivers
v0x56325d6334b0_0 .net *"_ivl_35", 0 0, L_0x56325d66a2f0;  1 drivers
v0x56325d633550_0 .net *"_ivl_36", 0 0, L_0x56325cf71550;  1 drivers
v0x56325d6335f0_0 .net *"_ivl_39", 0 0, L_0x56325d66a390;  1 drivers
v0x56325d633690_0 .net *"_ivl_40", 0 0, L_0x56325d66a430;  1 drivers
v0x56325d633730_0 .net *"_ivl_43", 0 0, L_0x56325d66a4f0;  1 drivers
v0x56325d6337d0_0 .net *"_ivl_44", 0 0, L_0x56325d66a590;  1 drivers
v0x56325d633870_0 .net *"_ivl_46", 3 0, L_0x56325d66a650;  1 drivers
v0x56325d633910_0 .net *"_ivl_9", 30 0, L_0x56325d669bb0;  1 drivers
v0x56325d6339b0_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d633a50_0 .net "iRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d633af0_0 .net "iRamIfPortUnitDq", 15 0, L_0x56325d66abf0;  alias, 1 drivers
v0x56325d633b90_0 .net "iRamIfPortUnitWe", 0 0, L_0x56325d66ad30;  alias, 1 drivers
v0x56325d633c30_0 .net "iSUfiAdrs", 31 0, v0x56325d651e20_0;  alias, 1 drivers
v0x56325d633de0_0 .net "iSUfiWd", 15 0, L_0x56325d112650;  alias, 1 drivers
v0x56325d633e80_0 .net "inARST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d633f20_0 .net "oRamIfPortUnitAdrs", 31 0, L_0x56325d669c50;  alias, 1 drivers
v0x56325d633fc0_0 .net "oRamIfPortUnitWd", 15 0, L_0x56325d061600;  alias, 1 drivers
v0x56325d634060_0 .net "oSUfiAdrs", 31 0, L_0x56325d66a1b0;  alias, 1 drivers
v0x56325d634100_0 .net "oSUfiRd", 15 0, L_0x56325cf4b7b0;  alias, 1 drivers
v0x56325d6341a0_0 .net "oSUfiRdy", 0 0, L_0x56325d66a830;  alias, 1 drivers
v0x56325d634240_0 .var "qAdrsReadFifoRe", 0 0;
v0x56325d6342e0_0 .var "qAdrsReadFifoWe", 0 0;
v0x56325d634380_0 .var "qFifoWriteRe", 0 0;
v0x56325d634420_0 .net "wAdrsReadFifoRd", 31 0, L_0x56325d5f5620;  1 drivers
v0x56325d6344c0_0 .net "wDqReadFifoRvd", 0 0, v0x56325ce8ea70_0;  1 drivers
v0x56325d634560_0 .net "wFifoReadEmp", 0 0, L_0x56325cf5b7e0;  1 drivers
v0x56325d634600_0 .net "wFifoReadFull", 1 0, L_0x56325d66a070;  1 drivers
v0x56325d6346a0_0 .net "wFifoWriteEmp", 0 0, L_0x56325d060f20;  1 drivers
v0x56325d634740_0 .net "wFifoWriteFull", 1 0, L_0x56325d669b10;  1 drivers
E_0x56325d3e58a0 .event edge, v0x56325d4c3970_0, v0x56325d2e5bd0_0;
E_0x56325cfa8780 .event edge, v0x56325d632720_0;
L_0x56325d669670 .part v0x56325d651e20_0, 31, 1;
L_0x56325d669960 .part v0x56325d651e20_0, 31, 1;
L_0x56325d669b10 .concat8 [ 1 1 0 0], v0x56325d632ae0_0, v0x56325d1a65f0_0;
L_0x56325d669bb0 .part L_0x56325d036020, 0, 31;
L_0x56325d669c50 .concat8 [ 31 1 0 0], L_0x56325d669bb0, v0x56325d2240b0_0;
L_0x56325d66a070 .concat8 [ 1 1 0 0], v0x56325d0279e0_0, v0x56325d4c2a40_0;
L_0x56325d66a110 .part L_0x56325d5f5620, 0, 31;
L_0x56325d66a1b0 .concat8 [ 31 1 0 0], L_0x56325d66a110, L_0x56325d4b0000;
L_0x56325d66a250 .part L_0x56325d66a070, 0, 1;
L_0x56325d66a2f0 .part L_0x56325d66a070, 1, 1;
L_0x56325d66a390 .part L_0x56325d669b10, 1, 1;
L_0x56325d66a4f0 .part L_0x56325d669b10, 1, 1;
L_0x56325d66a650 .concat [ 1 1 1 1], L_0x56325d66a590, L_0x56325d66a430, L_0x56325cf71550, L_0x56325d1a38e0;
L_0x56325d66a830 .reduce/and L_0x56325d66a650;
S_0x56325d4f0f80 .scope module, "AdrsReadSyncFifoController" "SyncFifoController" 11 115, 4 21 0, S_0x56325d4f0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 32 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x56325d036ee0 .param/l "lpBramGenNum" 1 4 117, C4<00000010>;
P_0x56325d036f20 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x56325d036f60 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x56325d036fa0 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x56325d036fe0 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000100000>;
P_0x56325d037020 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x56325d037060 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x56325d0370a0 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x56325cf76680 .functor BUFZ 1, v0x56325d4c2320_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf75210 .functor BUFZ 1, v0x56325d4c2980_0, C4<0>, C4<0>, C4<0>;
L_0x56325d5c41d0 .functor BUFZ 1, v0x56325d4afb00_0, C4<0>, C4<0>, C4<0>;
L_0x56325d5f5620 .functor BUFZ 32, L_0x56325d669f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f263f5b8848 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x56325d4d15f0_0 .net/2u *"_ivl_5", 7 0, L_0x7f263f5b8848;  1 drivers
v0x56325d4c3d60_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d4c3e20_0 .net "iRe", 0 0, v0x56325d634240_0;  1 drivers
v0x56325d4c3970_0 .net "iWd", 31 0, v0x56325d651e20_0;  alias, 1 drivers
v0x56325d4c3a30_0 .net "iWe", 0 0, v0x56325d6342e0_0;  1 drivers
v0x56325d4c3550_0 .net "inARST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d4c3640_0 .net "oEmp", 0 0, L_0x56325cf75210;  1 drivers
v0x56325d4c3160_0 .net "oFull", 0 0, v0x56325d4c2a40_0;  1 drivers
v0x56325d4c3220_0 .net "oRd", 31 0, L_0x56325d5f5620;  alias, 1 drivers
v0x56325d4c2d70_0 .net "oRemaingCntAlert", 0 0, L_0x56325cf76680;  1 drivers
v0x56325d4c2e10_0 .net "oRvd", 0 0, L_0x56325d5c41d0;  1 drivers
v0x56325d4c2980_0 .var "qEmp", 0 0;
v0x56325d4c2a40_0 .var "qFull", 0 0;
v0x56325d4c2280_0 .var "qRe", 0 0;
v0x56325d4c2320_0 .var "qRemaingCntAlert", 0 0;
v0x56325d4c1f00 .array "qWd", 0 1, 15 0;
v0x56325d4c1b80_0 .var "qWe", 0 0;
v0x56325d4c1c20_0 .var "rRa", 7 0;
v0x56325d4afb00_0 .var "rRe", 0 0;
v0x56325d4afbc0_0 .var "rWa", 7 0;
v0x56325d4af6e0_0 .net "wRd", 31 0, L_0x56325d669f30;  1 drivers
v0x56325d4af7c0_0 .net "wWa", 7 0, L_0x56325d669fd0;  1 drivers
E_0x56325d45ca90/0 .event edge, v0x56325d4af7c0_0, v0x56325d5b0230_0, v0x56325d5a6eb0_0, v0x56325d4c3a30_0;
E_0x56325d45ca90/1 .event edge, v0x56325d4c2a40_0, v0x56325d4c3e20_0, v0x56325d4c2980_0;
E_0x56325d45ca90 .event/or E_0x56325d45ca90/0, E_0x56325d45ca90/1;
L_0x56325d669f30 .concat8 [ 16 16 0 0], v0x56325d5a7920_0, v0x56325d561b90_0;
L_0x56325d669fd0 .arith/sum 8, v0x56325d4afbc0_0, L_0x7f263f5b8848;
S_0x56325d4f1360 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x56325d4f0f80;
 .timescale 0 0;
P_0x56325cfa1f90 .param/l "x" 0 4 123, +C4<00>;
E_0x56325cfa1830 .event edge, v0x56325d4c3970_0;
S_0x56325d554ac0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d4f1360;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d4efe20 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d4efe60 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x56325d4efea0 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d4efee0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x56325d597a10_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d597ad0_0 .net "iRa", 7 0, v0x56325d4c1c20_0;  1 drivers
v0x56325d597690_0 .net "iRe", 0 0, v0x56325d4c2280_0;  1 drivers
v0x56325d597730_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d597310_0 .net "iWa", 7 0, v0x56325d4afbc0_0;  1 drivers
v0x56325d4c1f00_0 .array/port v0x56325d4c1f00, 0;
v0x56325d5973d0_0 .net "iWd", 15 0, v0x56325d4c1f00_0;  1 drivers
v0x56325d596f90_0 .net "iWe", 0 0, v0x56325d4c1b80_0;  1 drivers
v0x56325d597030_0 .net "oRd", 15 0, v0x56325d5a7920_0;  1 drivers
S_0x56325d57a3b0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d554ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x56325d62d0f0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d130 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d170 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d1b0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d1f0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d230 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d270 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d2b0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d2f0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d330 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d370 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d3b0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d3f0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d430 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d470 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d4b0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d4f0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d530 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d570 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d5b0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d5f0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62d630 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62d670 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62d6b0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x56325d62d6f0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x56325d62d730 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62d770 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62d7b0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62d7f0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62d830 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x56325d62d870 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62d8b0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x56325cf4bc60 .functor BUFZ 1, v0x56325d4c1b80_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf79320 .functor BUFZ 1, v0x56325d4c1b80_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf7b440 .functor BUFZ 1, v0x56325d4c2280_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf7b1f0 .functor BUFZ 8, v0x56325d4afbc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325cf79c30 .functor BUFZ 8, v0x56325d4c1c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325cf7acc0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b85c0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f872628 .resolv tri, L_0x7f263f5b85c0, L_0x56325cf79320;
L_0x56325cf7a600 .functor BUFZ 1, RS_0x7f263f872628, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b8578 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f8726e8 .resolv tri, L_0x7f263f5b8578, L_0x56325cf4bc60;
L_0x56325cf7a0e0 .functor BUFZ 1, RS_0x7f263f8726e8, C4<0>, C4<0>, C4<0>;
L_0x56325cf7aa70 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b8608 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f872538 .resolv tri, L_0x7f263f5b8608, L_0x56325cf7b440;
L_0x56325cf7d330 .functor BUFZ 1, RS_0x7f263f872538, C4<0>, C4<0>, C4<0>;
v0x56325d5b0230_0 .net "RADDR", 7 0, v0x56325d4c1c20_0;  alias, 1 drivers
L_0x7f263f5b8698 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f872388 .resolv tri, L_0x7f263f5b8698, L_0x56325cf79c30;
v0x56325d5afdd0_0 .net8 "RADDR_net", 7 0, RS_0x7f263f872388;  2 drivers, strength-aware
v0x56325d5ab7c0_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d5ab860_0 .net "RCLK_i", 0 0, L_0x56325cf7aa70;  1 drivers
v0x56325d5a6740_0 .net "RDATA", 15 0, v0x56325d5a7920_0;  alias, 1 drivers
v0x56325d5a6820_0 .var "RDATA_early", 15 0;
v0x56325d5a7840_0 .var "RDATA_late", 15 0;
v0x56325d5a7920_0 .var "RDATA_out", 15 0;
v0x56325d5a7550_0 .var "RDATA_reg", 15 0;
v0x56325d5a7630_0 .net "RE", 0 0, v0x56325d4c2280_0;  alias, 1 drivers
v0x56325d5a7200_0 .net "RE_i", 0 0, L_0x56325cf7d330;  1 drivers
v0x56325d5a72c0_0 .net8 "RE_net", 0 0, RS_0x7f263f872538;  2 drivers, strength-aware
v0x56325d5a6eb0_0 .net "WADDR", 7 0, v0x56325d4afbc0_0;  alias, 1 drivers
L_0x7f263f5b8650 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f872598 .resolv tri, L_0x7f263f5b8650, L_0x56325cf7b1f0;
v0x56325d5a6f90_0 .net8 "WADDR_net", 7 0, RS_0x7f263f872598;  2 drivers, strength-aware
v0x56325d5a6b60_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d5a6c00_0 .net "WCLKE", 0 0, v0x56325d4c1b80_0;  alias, 1 drivers
v0x56325d598df0_0 .net "WCLKE_i", 0 0, L_0x56325cf7a600;  1 drivers
v0x56325d598eb0_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f872628;  2 drivers, strength-aware
v0x56325d598a00_0 .net "WCLK_i", 0 0, L_0x56325cf7acc0;  1 drivers
v0x56325d598ac0_0 .net "WDATA", 15 0, v0x56325d4c1f00_0;  alias, 1 drivers
v0x56325d5985e0_0 .net "WE", 0 0, v0x56325d4c1b80_0;  alias, 1 drivers
v0x56325d598680_0 .net "WE_i", 0 0, L_0x56325cf7a0e0;  1 drivers
v0x56325d5981f0_0 .net8 "WE_net", 0 0, RS_0x7f263f8726e8;  2 drivers, strength-aware
v0x56325d5982b0_0 .var/i "i", 31 0;
v0x56325d597e00 .array "mem", 0 5119, 0 0;
E_0x56325cfadb60 .event posedge, v0x56325d5ab860_0;
E_0x56325d561310 .event posedge, v0x56325d598a00_0;
S_0x56325d57a6a0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d57a3b0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d57a6a0
v0x56325d5b10a0_0 .var/i "w1", 31 0;
v0x56325d5b0bd0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d5b10a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d5b10a0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b10a0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b10a0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b10a0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b0bd0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d5b0bd0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b0bd0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b0bd0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b0bd0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d5b10a0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d5b10a0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b10a0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b0bd0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d5b0bd0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5b0bd0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d579630 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d57a3b0;
 .timescale 0 0;
S_0x56325d579a00 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d57a3b0;
 .timescale 0 0;
v0x56325d5b0850_0 .var "addr", 7 0;
v0x56325d5b0930_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d5982b0_0, 0, 32;
T_22.41 ;
    %load/vec4 v0x56325d5982b0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_22.42, 5;
    %load/vec4 v0x56325d5b0850_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d5982b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d597e00, 4;
    %ix/getv/s 4, v0x56325d5982b0_0;
    %store/vec4 v0x56325d5b0930_0, 4, 1;
    %load/vec4 v0x56325d5982b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d5982b0_0, 0, 32;
    %jmp T_22.41;
T_22.42 ;
    %end;
S_0x56325d579d10 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d57a3b0;
 .timescale 0 0;
v0x56325d5b04d0_0 .var "addr", 7 0;
v0x56325d5b0150_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d5982b0_0, 0, 32;
T_23.43 ;
    %load/vec4 v0x56325d5982b0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_23.44, 5;
    %load/vec4 v0x56325d5b0150_0;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %load/vec4 v0x56325d5b04d0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d5982b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %load/vec4 v0x56325d5982b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d5982b0_0, 0, 32;
    %jmp T_23.43;
T_23.44 ;
    %end;
S_0x56325d57a060 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x56325d4f0f80;
 .timescale 0 0;
P_0x56325cedb500 .param/l "x" 0 4 123, +C4<01>;
S_0x56325d5aaf60 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d57a060;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d596c10 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d596c50 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x56325d596c90 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d596cd0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x56325d466520_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d4665e0_0 .net "iRa", 7 0, v0x56325d4c1c20_0;  alias, 1 drivers
v0x56325d466140_0 .net "iRe", 0 0, v0x56325d4c2280_0;  alias, 1 drivers
v0x56325d4661e0_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d465d60_0 .net "iWa", 7 0, v0x56325d4afbc0_0;  alias, 1 drivers
v0x56325d4c1f00_1 .array/port v0x56325d4c1f00, 1;
v0x56325d465e20_0 .net "iWd", 15 0, v0x56325d4c1f00_1;  1 drivers
v0x56325d4e6540_0 .net "iWe", 0 0, v0x56325d4c1b80_0;  alias, 1 drivers
v0x56325d4e65e0_0 .net "oRd", 15 0, v0x56325d561b90_0;  1 drivers
S_0x56325d584790 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d5aaf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x56325d62d900 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d940 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d980 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62d9c0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62da00 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62da40 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62da80 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62dac0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62db00 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62db40 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62db80 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62dbc0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62dc00 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62dc40 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62dc80 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62dcc0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62dd00 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62dd40 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62dd80 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ddc0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62de00 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62de40 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62de80 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62dec0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x56325d62df00 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x56325d62df40 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62df80 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62dfc0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62e000 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62e040 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x56325d62e080 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62e0c0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x56325cf8b7a0 .functor BUFZ 1, v0x56325d4c1b80_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf7cd40 .functor BUFZ 1, v0x56325d4c1b80_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf7ca20 .functor BUFZ 1, v0x56325d4c2280_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf8bce0 .functor BUFZ 8, v0x56325d4afbc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325cf934f0 .functor BUFZ 8, v0x56325d4c1c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325cf8efb0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b8728 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f872dd8 .resolv tri, L_0x7f263f5b8728, L_0x56325cf7cd40;
L_0x56325cf74a20 .functor BUFZ 1, RS_0x7f263f872dd8, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b86e0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f872e98 .resolv tri, L_0x7f263f5b86e0, L_0x56325cf8b7a0;
L_0x56325cf74860 .functor BUFZ 1, RS_0x7f263f872e98, C4<0>, C4<0>, C4<0>;
L_0x56325cf74d00 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b8770 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f872d48 .resolv tri, L_0x7f263f5b8770, L_0x56325cf7ca20;
L_0x56325cf76fd0 .functor BUFZ 1, RS_0x7f263f872d48, C4<0>, C4<0>, C4<0>;
v0x56325d5c9490_0 .net "RADDR", 7 0, v0x56325d4c1c20_0;  alias, 1 drivers
L_0x7f263f5b8800 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f872bc8 .resolv tri, L_0x7f263f5b8800, L_0x56325cf934f0;
v0x56325d5c9030_0 .net8 "RADDR_net", 7 0, RS_0x7f263f872bc8;  2 drivers, strength-aware
v0x56325d5c8cb0_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d5c8d50_0 .net "RCLK_i", 0 0, L_0x56325cf74d00;  1 drivers
v0x56325d5c8930_0 .net "RDATA", 15 0, v0x56325d561b90_0;  alias, 1 drivers
v0x56325d5c8a10_0 .var "RDATA_early", 15 0;
v0x56325d561ab0_0 .var "RDATA_late", 15 0;
v0x56325d561b90_0 .var "RDATA_out", 15 0;
v0x56325d457850_0 .var "RDATA_reg", 15 0;
v0x56325d457930_0 .net "RE", 0 0, v0x56325d4c2280_0;  alias, 1 drivers
v0x56325d5f5a00_0 .net "RE_i", 0 0, L_0x56325cf76fd0;  1 drivers
v0x56325d5f5ac0_0 .net8 "RE_net", 0 0, RS_0x7f263f872d48;  2 drivers, strength-aware
v0x56325d5f6980_0 .net "WADDR", 7 0, v0x56325d4afbc0_0;  alias, 1 drivers
L_0x7f263f5b87b8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f872d78 .resolv tri, L_0x7f263f5b87b8, L_0x56325cf8bce0;
v0x56325d5f65a0_0 .net8 "WADDR_net", 7 0, RS_0x7f263f872d78;  2 drivers, strength-aware
v0x56325d5f6680_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d5f61c0_0 .net "WCLKE", 0 0, v0x56325d4c1b80_0;  alias, 1 drivers
v0x56325d5f6260_0 .net "WCLKE_i", 0 0, L_0x56325cf74a20;  1 drivers
v0x56325d5f5de0_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f872dd8;  2 drivers, strength-aware
v0x56325d5f5ea0_0 .net "WCLK_i", 0 0, L_0x56325cf8efb0;  1 drivers
v0x56325d46cd90_0 .net "WDATA", 15 0, v0x56325d4c1f00_1;  alias, 1 drivers
v0x56325d46ce70_0 .net "WE", 0 0, v0x56325d4c1b80_0;  alias, 1 drivers
v0x56325d46ca70_0 .net "WE_i", 0 0, L_0x56325cf74860;  1 drivers
v0x56325d46cb30_0 .net8 "WE_net", 0 0, RS_0x7f263f872e98;  2 drivers, strength-aware
v0x56325d466900_0 .var/i "i", 31 0;
v0x56325d4669e0 .array "mem", 0 5119, 0 0;
E_0x56325d5ca800 .event posedge, v0x56325d5c8d50_0;
E_0x56325cee0140 .event posedge, v0x56325d5f5ea0_0;
S_0x56325d582cb0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d584790;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d582cb0
v0x56325d5ca300_0 .var/i "w1", 31 0;
v0x56325d5c9f10_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d5ca300_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d5ca300_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5ca300_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5ca300_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5ca300_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5c9f10_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d5c9f10_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5c9f10_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5c9f10_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5c9f10_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d5ca300_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d5ca300_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5ca300_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5c9f10_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d5c9f10_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d5c9f10_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d583030 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d584790;
 .timescale 0 0;
S_0x56325d5833b0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d584790;
 .timescale 0 0;
v0x56325d5c9b20_0 .var "addr", 7 0;
v0x56325d5c9c00_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d466900_0, 0, 32;
T_25.45 ;
    %load/vec4 v0x56325d466900_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_25.46, 5;
    %load/vec4 v0x56325d5c9b20_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d466900_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d4669e0, 4;
    %ix/getv/s 4, v0x56325d466900_0;
    %store/vec4 v0x56325d5c9c00_0, 4, 1;
    %load/vec4 v0x56325d466900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d466900_0, 0, 32;
    %jmp T_25.45;
T_25.46 ;
    %end;
S_0x56325d5837a0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d584790;
 .timescale 0 0;
v0x56325d5c9730_0 .var "addr", 7 0;
v0x56325d5c93b0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d466900_0, 0, 32;
T_26.47 ;
    %load/vec4 v0x56325d466900_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_26.48, 5;
    %load/vec4 v0x56325d5c93b0_0;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %load/vec4 v0x56325d5c9730_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d466900_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %load/vec4 v0x56325d466900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d466900_0, 0, 32;
    %jmp T_26.47;
T_26.48 ;
    %end;
S_0x56325d583b90 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x56325d4f0f80;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x56325d583b90
v0x56325d4e6310_0 .var/i "i", 31 0;
v0x56325d4e5f00_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d4e6310_0, 0, 32;
T_27.49 ;
    %load/vec4 v0x56325d4e6310_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.50, 5;
    %load/vec4 v0x56325d4e5f00_0;
    %load/vec4 v0x56325d4e6310_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.51, 8;
    %load/vec4 v0x56325d4e6310_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_27.51 ;
    %load/vec4 v0x56325d4e6310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d4e6310_0, 0, 32;
    %jmp T_27.49;
T_27.50 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_27.53, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_27.53 ;
    %end;
S_0x56325d583f80 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x56325d4f0f80;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x56325d583f80
v0x56325d4e5860_0 .var/i "i", 31 0;
v0x56325d4e5940_0 .var "lpDataWidth", 31 0;
v0x56325d4e5490_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x56325d4e5490_0;
    %load/vec4 v0x56325d4e5940_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.55, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_28.56;
T_28.55 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x56325d4e5490_0;
    %store/vec4 v0x56325d4e5860_0, 0, 32;
T_28.57 ;
    %load/vec4 v0x56325d4e5940_0;
    %load/vec4 v0x56325d4e5860_0;
    %cmp/u;
    %jmp/0xz T_28.58, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x56325d4e5860_0;
    %load/vec4 v0x56325d4e5940_0;
    %sub;
    %store/vec4 v0x56325d4e5860_0, 0, 32;
    %jmp T_28.57;
T_28.58 ;
T_28.56 ;
    %end;
S_0x56325d5843a0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x56325d4f0f80;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x56325d5843a0
v0x56325d4d77f0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x56325d4d77f0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_29.59, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_29.60, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_29.61, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_29.62, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_29.63, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.59 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.60 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.61 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.62 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.63 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.65 ;
    %pop/vec4 1;
    %end;
S_0x56325d4d73d0 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x56325d4f0f80;
 .timescale 0 0;
E_0x56325cedfd50 .event "_ivl_0";
S_0x56325d4d5a00 .scope module, "AdrsWriteSyncFifoController" "SyncFifoController" 11 67, 4 21 0, S_0x56325d4f0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 32 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x56325d5aa990 .param/l "lpBramGenNum" 1 4 117, C4<00000010>;
P_0x56325d5aa9d0 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x56325d5aaa10 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x56325d5aaa50 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x56325d5aaa90 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000100000>;
P_0x56325d5aaad0 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x56325d5aab10 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x56325d5aab50 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x56325d034910 .functor BUFZ 1, v0x56325d21e030_0, C4<0>, C4<0>, C4<0>;
L_0x56325d034b00 .functor BUFZ 1, v0x56325d1a6530_0, C4<0>, C4<0>, C4<0>;
L_0x56325d036020 .functor BUFZ 32, L_0x56325d669820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f263f5b8380 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x56325d183aa0_0 .net/2u *"_ivl_5", 7 0, L_0x7f263f5b8380;  1 drivers
v0x56325d1acb20_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d1acbe0_0 .net "iRe", 0 0, v0x56325d634380_0;  1 drivers
v0x56325d1acc80_0 .net "iWd", 31 0, v0x56325d651e20_0;  alias, 1 drivers
v0x56325d1acd40_0 .net "iWe", 0 0, L_0x56325d669960;  1 drivers
v0x56325d1ace30_0 .net "inARST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d1aced0_0 .net "oEmp", 0 0, L_0x56325d034b00;  1 drivers
v0x56325d1a6210_0 .net "oFull", 0 0, v0x56325d1a65f0_0;  1 drivers
v0x56325d1a62d0_0 .net "oRd", 31 0, L_0x56325d036020;  1 drivers
v0x56325d1a63b0_0 .net "oRemaingCntAlert", 0 0, L_0x56325d034910;  1 drivers
v0x56325d1a6470_0 .net "oRvd", 0 0, v0x56325d2240b0_0;  1 drivers
v0x56325d1a6530_0 .var "qEmp", 0 0;
v0x56325d1a65f0_0 .var "qFull", 0 0;
v0x56325d21df90_0 .var "qRe", 0 0;
v0x56325d21e030_0 .var "qRemaingCntAlert", 0 0;
v0x56325d21e0f0 .array "qWd", 0 1, 15 0;
v0x56325d21e1d0_0 .var "qWe", 0 0;
v0x56325d21e380_0 .var "rRa", 7 0;
v0x56325d2240b0_0 .var "rRe", 0 0;
v0x56325d224170_0 .var "rWa", 7 0;
v0x56325d224230_0 .net "wRd", 31 0, L_0x56325d669820;  1 drivers
v0x56325d224310_0 .net "wWa", 7 0, L_0x56325d6698c0;  1 drivers
E_0x56325d4af3f0/0 .event edge, v0x56325d224310_0, v0x56325d4624e0_0, v0x56325d09d640_0, v0x56325d1acd40_0;
E_0x56325d4af3f0/1 .event edge, v0x56325d1a65f0_0, v0x56325d1acbe0_0, v0x56325d1a6530_0;
E_0x56325d4af3f0 .event/or E_0x56325d4af3f0/0, E_0x56325d4af3f0/1;
L_0x56325d669820 .concat8 [ 16 16 0 0], v0x56325d462b20_0, v0x56325d19a4b0_0;
L_0x56325d6698c0 .arith/sum 8, v0x56325d224170_0, L_0x7f263f5b8380;
S_0x56325d4d5d80 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x56325d4d5a00;
 .timescale 0 0;
P_0x56325ced6320 .param/l "x" 0 4 123, +C4<00>;
S_0x56325d4d6100 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d4d5d80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d4aef00 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d4aef40 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x56325d4aef80 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d4aefc0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x56325d0fd580_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d0fd640_0 .net "iRa", 7 0, v0x56325d21e380_0;  1 drivers
v0x56325d0fd700_0 .net "iRe", 0 0, v0x56325d21df90_0;  1 drivers
v0x56325d0f7ae0_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d0f7b80_0 .net "iWa", 7 0, v0x56325d224170_0;  1 drivers
v0x56325d21e0f0_0 .array/port v0x56325d21e0f0, 0;
v0x56325d0f7c20_0 .net "iWd", 15 0, v0x56325d21e0f0_0;  1 drivers
v0x56325d0f7cc0_0 .net "iWe", 0 0, v0x56325d21e1d0_0;  1 drivers
v0x56325d0f7db0_0 .net "oRd", 15 0, v0x56325d462b20_0;  1 drivers
S_0x56325d4d6480 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d4d6100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x56325d62e110 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e150 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e190 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e1d0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e210 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e250 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e290 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e2d0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e310 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e350 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e390 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e3d0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e410 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e450 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e490 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e4d0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e510 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e550 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e590 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e5d0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e610 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62e650 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62e690 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62e6d0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x56325d62e710 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x56325d62e750 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62e790 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62e7d0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62e810 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62e850 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x56325d62e890 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62e8d0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x56325d06c970 .functor BUFZ 1, v0x56325d21e1d0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d065480 .functor BUFZ 1, v0x56325d21e1d0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0864d0 .functor BUFZ 1, v0x56325d21df90_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0876a0 .functor BUFZ 8, v0x56325d224170_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d0375b0 .functor BUFZ 8, v0x56325d21e380_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d038280 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b80f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f873ca8 .resolv tri, L_0x7f263f5b80f8, L_0x56325d065480;
L_0x56325d0386f0 .functor BUFZ 1, RS_0x7f263f873ca8, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b80b0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f873d68 .resolv tri, L_0x7f263f5b80b0, L_0x56325d06c970;
L_0x56325d038940 .functor BUFZ 1, RS_0x7f263f873d68, C4<0>, C4<0>, C4<0>;
L_0x56325d0378f0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b8140 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f873bb8 .resolv tri, L_0x7f263f5b8140, L_0x56325d0864d0;
L_0x56325d03a250 .functor BUFZ 1, RS_0x7f263f873bb8, C4<0>, C4<0>, C4<0>;
v0x56325d4624e0_0 .net "RADDR", 7 0, v0x56325d21e380_0;  alias, 1 drivers
L_0x7f263f5b81d0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f873a08 .resolv tri, L_0x7f263f5b81d0, L_0x56325d0375b0;
v0x56325d4625e0_0 .net8 "RADDR_net", 7 0, RS_0x7f263f873a08;  2 drivers, strength-aware
v0x56325d550630_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d5506d0_0 .net "RCLK_i", 0 0, L_0x56325d0378f0;  1 drivers
v0x56325d46c790_0 .net "RDATA", 15 0, v0x56325d462b20_0;  alias, 1 drivers
v0x56325d5f37d0_0 .var "RDATA_early", 15 0;
v0x56325d5f38b0_0 .var "RDATA_late", 15 0;
v0x56325d462b20_0 .var "RDATA_out", 15 0;
v0x56325d462c00_0 .var "RDATA_reg", 15 0;
v0x56325d4602b0_0 .net "RE", 0 0, v0x56325d21df90_0;  alias, 1 drivers
v0x56325d460370_0 .net "RE_i", 0 0, L_0x56325d03a250;  1 drivers
v0x56325d09d580_0 .net8 "RE_net", 0 0, RS_0x7f263f873bb8;  2 drivers, strength-aware
v0x56325d09d640_0 .net "WADDR", 7 0, v0x56325d224170_0;  alias, 1 drivers
L_0x7f263f5b8188 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f873c18 .resolv tri, L_0x7f263f5b8188, L_0x56325d0876a0;
v0x56325d09d720_0 .net8 "WADDR_net", 7 0, RS_0x7f263f873c18;  2 drivers, strength-aware
v0x56325d09d800_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d09d8a0_0 .net "WCLKE", 0 0, v0x56325d21e1d0_0;  alias, 1 drivers
v0x56325d09d960_0 .net "WCLKE_i", 0 0, L_0x56325d0386f0;  1 drivers
v0x56325d0d2420_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f873ca8;  2 drivers, strength-aware
v0x56325d0d24e0_0 .net "WCLK_i", 0 0, L_0x56325d038280;  1 drivers
v0x56325d0d25a0_0 .net "WDATA", 15 0, v0x56325d21e0f0_0;  alias, 1 drivers
v0x56325d0d2680_0 .net "WE", 0 0, v0x56325d21e1d0_0;  alias, 1 drivers
v0x56325d0d2720_0 .net "WE_i", 0 0, L_0x56325d038940;  1 drivers
v0x56325d0d27c0_0 .net8 "WE_net", 0 0, RS_0x7f263f873d68;  2 drivers, strength-aware
v0x56325d0fd2e0_0 .var/i "i", 31 0;
v0x56325d0fd3c0 .array "mem", 0 5119, 0 0;
E_0x56325ced6980 .event posedge, v0x56325d5506d0_0;
E_0x56325d486140 .event posedge, v0x56325d0d24e0_0;
S_0x56325d4d6800 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d4d6480;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d4d6800
v0x56325d481cf0_0 .var/i "w1", 31 0;
v0x56325d473c80_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d481cf0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d481cf0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d481cf0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d481cf0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d481cf0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d473c80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d473c80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d473c80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d473c80_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d473c80_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d481cf0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d481cf0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d481cf0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d473c80_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d473c80_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d473c80_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d4d6bf0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d4d6480;
 .timescale 0 0;
S_0x56325d4d6fe0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d4d6480;
 .timescale 0 0;
v0x56325d473890_0 .var "addr", 7 0;
v0x56325d473970_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d0fd2e0_0, 0, 32;
T_31.66 ;
    %load/vec4 v0x56325d0fd2e0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_31.67, 5;
    %load/vec4 v0x56325d473890_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d0fd3c0, 4;
    %ix/getv/s 4, v0x56325d0fd2e0_0;
    %store/vec4 v0x56325d473970_0, 4, 1;
    %load/vec4 v0x56325d0fd2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d0fd2e0_0, 0, 32;
    %jmp T_31.66;
T_31.67 ;
    %end;
S_0x56325d473470 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d4d6480;
 .timescale 0 0;
v0x56325d5430f0_0 .var "addr", 7 0;
v0x56325d5431f0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d0fd2e0_0, 0, 32;
T_32.68 ;
    %load/vec4 v0x56325d0fd2e0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_32.69, 5;
    %load/vec4 v0x56325d5431f0_0;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %load/vec4 v0x56325d5430f0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %load/vec4 v0x56325d0fd2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d0fd2e0_0, 0, 32;
    %jmp T_32.68;
T_32.69 ;
    %end;
S_0x56325d4728a0 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x56325d4d5a00;
 .timescale 0 0;
P_0x56325d0d2880 .param/l "x" 0 4 123, +C4<01>;
S_0x56325d472c90 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d4728a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d0f4f30 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d0f4f70 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x56325d0f4fb0 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d0f4ff0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x56325d14cf20_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d14cfe0_0 .net "iRa", 7 0, v0x56325d21e380_0;  alias, 1 drivers
v0x56325d14d0a0_0 .net "iRe", 0 0, v0x56325d21df90_0;  alias, 1 drivers
v0x56325d14d140_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d14d1e0_0 .net "iWa", 7 0, v0x56325d224170_0;  alias, 1 drivers
v0x56325d21e0f0_1 .array/port v0x56325d21e0f0, 1;
v0x56325d14d280_0 .net "iWd", 15 0, v0x56325d21e0f0_1;  1 drivers
v0x56325d14d340_0 .net "iWe", 0 0, v0x56325d21e1d0_0;  alias, 1 drivers
v0x56325d18e9d0_0 .net "oRd", 15 0, v0x56325d19a4b0_0;  1 drivers
S_0x56325d473080 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d472c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x56325d62e920 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e960 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e9a0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62e9e0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ea20 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ea60 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62eaa0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62eae0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62eb20 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62eb60 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62eba0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ebe0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ec20 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ec60 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62eca0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ece0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ed20 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ed60 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62eda0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ede0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62ee20 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62ee60 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62eea0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62eee0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x56325d62ef20 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x56325d62ef60 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62efa0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62efe0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62f020 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62f060 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x56325d62f0a0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62f0e0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x56325d03a420 .functor BUFZ 1, v0x56325d21e1d0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d03a5f0 .functor BUFZ 1, v0x56325d21e1d0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d03a7c0 .functor BUFZ 1, v0x56325d21df90_0, C4<0>, C4<0>, C4<0>;
L_0x56325d038b90 .functor BUFZ 8, v0x56325d224170_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d03d110 .functor BUFZ 8, v0x56325d21e380_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d03c700 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b8260 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f874458 .resolv tri, L_0x7f263f5b8260, L_0x56325d03a5f0;
L_0x56325d0403e0 .functor BUFZ 1, RS_0x7f263f874458, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b8218 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f874518 .resolv tri, L_0x7f263f5b8218, L_0x56325d03a420;
L_0x56325d033c10 .functor BUFZ 1, RS_0x7f263f874518, C4<0>, C4<0>, C4<0>;
L_0x56325d034cd0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b82a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f8743c8 .resolv tri, L_0x7f263f5b82a8, L_0x56325d03a7c0;
L_0x56325d034760 .functor BUFZ 1, RS_0x7f263f8743c8, C4<0>, C4<0>, C4<0>;
v0x56325d1b7d90_0 .net "RADDR", 7 0, v0x56325d21e380_0;  alias, 1 drivers
L_0x7f263f5b8338 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f874248 .resolv tri, L_0x7f263f5b8338, L_0x56325d03d110;
v0x56325d12c290_0 .net8 "RADDR_net", 7 0, RS_0x7f263f874248;  2 drivers, strength-aware
v0x56325d1af320_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d1af3c0_0 .net "RCLK_i", 0 0, L_0x56325d034cd0;  1 drivers
v0x56325d1af480_0 .net "RDATA", 15 0, v0x56325d19a4b0_0;  alias, 1 drivers
v0x56325d1af5b0_0 .var "RDATA_early", 15 0;
v0x56325d1af690_0 .var "RDATA_late", 15 0;
v0x56325d19a4b0_0 .var "RDATA_out", 15 0;
v0x56325d19a590_0 .var "RDATA_reg", 15 0;
v0x56325d19a670_0 .net "RE", 0 0, v0x56325d21df90_0;  alias, 1 drivers
v0x56325d19a710_0 .net "RE_i", 0 0, L_0x56325d034760;  1 drivers
v0x56325d19a7d0_0 .net8 "RE_net", 0 0, RS_0x7f263f8743c8;  2 drivers, strength-aware
v0x56325d19a890_0 .net "WADDR", 7 0, v0x56325d224170_0;  alias, 1 drivers
L_0x7f263f5b82f0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f8743f8 .resolv tri, L_0x7f263f5b82f0, L_0x56325d038b90;
v0x56325d1a34a0_0 .net8 "WADDR_net", 7 0, RS_0x7f263f8743f8;  2 drivers, strength-aware
v0x56325d1a3560_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d1a3600_0 .net "WCLKE", 0 0, v0x56325d21e1d0_0;  alias, 1 drivers
v0x56325d1a36a0_0 .net "WCLKE_i", 0 0, L_0x56325d0403e0;  1 drivers
v0x56325d1a3760_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f874458;  2 drivers, strength-aware
v0x56325d1a3820_0 .net "WCLK_i", 0 0, L_0x56325d03c700;  1 drivers
v0x56325d168780_0 .net "WDATA", 15 0, v0x56325d21e0f0_1;  alias, 1 drivers
v0x56325d168860_0 .net "WE", 0 0, v0x56325d21e1d0_0;  alias, 1 drivers
v0x56325d168900_0 .net "WE_i", 0 0, L_0x56325d033c10;  1 drivers
v0x56325d1689c0_0 .net8 "WE_net", 0 0, RS_0x7f263f874518;  2 drivers, strength-aware
v0x56325d168a80_0 .var/i "i", 31 0;
v0x56325d168b60 .array "mem", 0 5119, 0 0;
E_0x56325d473dd0 .event posedge, v0x56325d1af3c0_0;
E_0x56325d0f7f60 .event posedge, v0x56325d1a3820_0;
S_0x56325d12bff0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d473080;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d12bff0
v0x56325d126850_0 .var/i "w1", 31 0;
v0x56325d129400_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d126850_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d126850_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d126850_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d126850_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d126850_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d129400_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d129400_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d129400_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d129400_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d129400_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d126850_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d126850_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d126850_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d129400_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d129400_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d129400_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d134d60 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d473080;
 .timescale 0 0;
S_0x56325d134f60 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d473080;
 .timescale 0 0;
v0x56325d12ec00_0 .var "addr", 7 0;
v0x56325d103c80_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d168a80_0, 0, 32;
T_34.70 ;
    %load/vec4 v0x56325d168a80_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x56325d12ec00_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d168a80_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d168b60, 4;
    %ix/getv/s 4, v0x56325d168a80_0;
    %store/vec4 v0x56325d103c80_0, 4, 1;
    %load/vec4 v0x56325d168a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d168a80_0, 0, 32;
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x56325d1b7a70 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d473080;
 .timescale 0 0;
v0x56325d0fadd0_0 .var "addr", 7 0;
v0x56325d1b7cb0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d168a80_0, 0, 32;
T_35.72 ;
    %load/vec4 v0x56325d168a80_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x56325d1b7cb0_0;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %load/vec4 v0x56325d0fadd0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d168a80_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %load/vec4 v0x56325d168a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d168a80_0, 0, 32;
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x56325d18eba0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x56325d4d5a00;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x56325d18eba0
v0x56325d187790_0 .var/i "i", 31 0;
v0x56325d187870_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d187790_0, 0, 32;
T_36.74 ;
    %load/vec4 v0x56325d187790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x56325d187870_0;
    %load/vec4 v0x56325d187790_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.76, 8;
    %load/vec4 v0x56325d187790_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_36.76 ;
    %load/vec4 v0x56325d187790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d187790_0, 0, 32;
    %jmp T_36.74;
T_36.75 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_36.78, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_36.78 ;
    %end;
S_0x56325d187930 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x56325d4d5a00;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x56325d187930
v0x56325d191460_0 .var/i "i", 31 0;
v0x56325d191540_0 .var "lpDataWidth", 31 0;
v0x56325d191600_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x56325d191600_0;
    %load/vec4 v0x56325d191540_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.80, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_37.81;
T_37.80 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x56325d191600_0;
    %store/vec4 v0x56325d191460_0, 0, 32;
T_37.82 ;
    %load/vec4 v0x56325d191540_0;
    %load/vec4 v0x56325d191460_0;
    %cmp/u;
    %jmp/0xz T_37.83, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x56325d191460_0;
    %load/vec4 v0x56325d191540_0;
    %sub;
    %store/vec4 v0x56325d191460_0, 0, 32;
    %jmp T_37.82;
T_37.83 ;
T_37.81 ;
    %end;
S_0x56325d1916e0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x56325d4d5a00;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x56325d1916e0
v0x56325d1837c0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x56325d1837c0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_38.84, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_38.85, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_38.86, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_38.87, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_38.88, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.84 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.85 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.86 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.87 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.88 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.90 ;
    %pop/vec4 1;
    %end;
S_0x56325d1838a0 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x56325d4d5a00;
 .timescale 0 0;
E_0x56325d09da00 .event "_ivl_0";
S_0x56325d226720 .scope module, "DqReadSyncFifoController" "SyncFifoController" 11 98, 4 21 0, S_0x56325d4f0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 16 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x56325d2268b0 .param/l "lpBramGenNum" 1 4 117, C4<00000001>;
P_0x56325d2268f0 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x56325d226930 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x56325d226970 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x56325d2269b0 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x56325d2269f0 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x56325d226a30 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x56325d226a70 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x56325cf5b420 .functor BUFZ 1, v0x56325ce82fd0_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf5b7e0 .functor BUFZ 1, v0x56325d027920_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf4b7b0 .functor BUFZ 16, v0x56325cec6e10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f263f5b8530 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x56325ce3d020_0 .net/2u *"_ivl_0", 7 0, L_0x7f263f5b8530;  1 drivers
v0x56325d2e5840_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d2e5900_0 .net "iRe", 0 0, v0x56325d634240_0;  alias, 1 drivers
v0x56325d2e59a0_0 .net "iWd", 15 0, L_0x56325d66abf0;  alias, 1 drivers
v0x56325d2e5a40_0 .net "iWe", 0 0, L_0x56325d66ad30;  alias, 1 drivers
v0x56325d2e5b30_0 .net "inARST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d2e5bd0_0 .net "oEmp", 0 0, L_0x56325cf5b7e0;  alias, 1 drivers
v0x56325d027660_0 .net "oFull", 0 0, v0x56325d0279e0_0;  1 drivers
v0x56325d027700_0 .net "oRd", 15 0, L_0x56325cf4b7b0;  alias, 1 drivers
v0x56325d0277a0_0 .net "oRemaingCntAlert", 0 0, L_0x56325cf5b420;  1 drivers
v0x56325d027860_0 .net "oRvd", 0 0, v0x56325ce8ea70_0;  alias, 1 drivers
v0x56325d027920_0 .var "qEmp", 0 0;
v0x56325d0279e0_0 .var "qFull", 0 0;
v0x56325ce82f30_0 .var "qRe", 0 0;
v0x56325ce82fd0_0 .var "qRemaingCntAlert", 0 0;
v0x56325ce83090 .array "qWd", 0 0, 15 0;
v0x56325ce83150_0 .var "qWe", 0 0;
v0x56325ce83300_0 .var "rRa", 7 0;
v0x56325ce8ea70_0 .var "rRe", 0 0;
v0x56325ce8eb30_0 .var "rWa", 7 0;
v0x56325ce8ec40_0 .net "wRd", 15 0, v0x56325cec6e10_0;  1 drivers
v0x56325ce8ed50_0 .net "wWa", 7 0, L_0x56325d669cf0;  1 drivers
E_0x56325d462ca0/0 .event edge, v0x56325ce8ed50_0, v0x56325cf64b20_0, v0x56325ced35d0_0, v0x56325d3cdbc0_0;
E_0x56325d462ca0/1 .event edge, v0x56325d0279e0_0, v0x56325d4c3e20_0, v0x56325d027920_0;
E_0x56325d462ca0 .event/or E_0x56325d462ca0/0, E_0x56325d462ca0/1;
L_0x56325d669cf0 .arith/sum 8, v0x56325ce8eb30_0, L_0x7f263f5b8530;
S_0x56325d231370 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x56325d226720;
 .timescale 0 0;
P_0x56325d231540 .param/l "x" 0 4 123, +C4<00>;
E_0x56325d224530 .event edge, v0x56325d5eeeb0_0;
S_0x56325d241d30 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d231370;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d241f30 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d241f70 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x56325d241fb0 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d241ff0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x56325cf9e510_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325cf9e5d0_0 .net "iRa", 7 0, v0x56325ce83300_0;  1 drivers
v0x56325cf9e690_0 .net "iRe", 0 0, v0x56325ce82f30_0;  1 drivers
v0x56325cf9e730_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325cf9e7d0_0 .net "iWa", 7 0, v0x56325ce8eb30_0;  1 drivers
v0x56325ce83090_0 .array/port v0x56325ce83090, 0;
v0x56325cf9e870_0 .net "iWd", 15 0, v0x56325ce83090_0;  1 drivers
v0x56325cf9e910_0 .net "iWe", 0 0, v0x56325ce83150_0;  1 drivers
v0x56325cf2c590_0 .net "oRd", 15 0, v0x56325cec6e10_0;  alias, 1 drivers
S_0x56325d2886a0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d241d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x56325d62f130 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f170 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f1b0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f1f0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f230 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f270 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f2b0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f2f0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f330 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f370 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f3b0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f3f0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f430 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f470 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f4b0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f4f0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f530 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f570 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f5b0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f5f0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f630 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62f670 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62f6b0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62f6f0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x56325d62f730 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x56325d62f770 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62f7b0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d62f7f0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d62f830 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d62f870 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x56325d62f8b0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d62f8f0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x56325cf5eae0 .functor BUFZ 1, v0x56325ce83150_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf61d70 .functor BUFZ 1, v0x56325ce83150_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf5fdf0 .functor BUFZ 1, v0x56325ce82f30_0, C4<0>, C4<0>, C4<0>;
L_0x56325cf97a60 .functor BUFZ 8, v0x56325ce8eb30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325cf96860 .functor BUFZ 8, v0x56325ce83300_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325cf97540 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b8410 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f8752f8 .resolv tri, L_0x7f263f5b8410, L_0x56325cf61d70;
L_0x56325cf98e90 .functor BUFZ 1, RS_0x7f263f8752f8, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b83c8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f8753b8 .resolv tri, L_0x7f263f5b83c8, L_0x56325cf5eae0;
L_0x56325cf59f20 .functor BUFZ 1, RS_0x7f263f8753b8, C4<0>, C4<0>, C4<0>;
L_0x56325cf5ae00 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b8458 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f875208 .resolv tri, L_0x7f263f5b8458, L_0x56325cf5fdf0;
L_0x56325cf5aba0 .functor BUFZ 1, RS_0x7f263f875208, C4<0>, C4<0>, C4<0>;
v0x56325cf64b20_0 .net "RADDR", 7 0, v0x56325ce83300_0;  alias, 1 drivers
L_0x7f263f5b84e8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f875058 .resolv tri, L_0x7f263f5b84e8, L_0x56325cf96860;
v0x56325cf64c20_0 .net8 "RADDR_net", 7 0, RS_0x7f263f875058;  2 drivers, strength-aware
v0x56325ceee910_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325cec6a60_0 .net "RCLK_i", 0 0, L_0x56325cf5ae00;  1 drivers
v0x56325cec6b20_0 .net "RDATA", 15 0, v0x56325cec6e10_0;  alias, 1 drivers
v0x56325cec6c50_0 .var "RDATA_early", 15 0;
v0x56325cec6d30_0 .var "RDATA_late", 15 0;
v0x56325cec6e10_0 .var "RDATA_out", 15 0;
v0x56325ced32b0_0 .var "RDATA_reg", 15 0;
v0x56325ced3390_0 .net "RE", 0 0, v0x56325ce82f30_0;  alias, 1 drivers
v0x56325ced3450_0 .net "RE_i", 0 0, L_0x56325cf5aba0;  1 drivers
v0x56325ced3510_0 .net8 "RE_net", 0 0, RS_0x7f263f875208;  2 drivers, strength-aware
v0x56325ced35d0_0 .net "WADDR", 7 0, v0x56325ce8eb30_0;  alias, 1 drivers
L_0x7f263f5b84a0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f875268 .resolv tri, L_0x7f263f5b84a0, L_0x56325cf97a60;
v0x56325ced36b0_0 .net8 "WADDR_net", 7 0, RS_0x7f263f875268;  2 drivers, strength-aware
v0x56325cedada0_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325cedae40_0 .net "WCLKE", 0 0, v0x56325ce83150_0;  alias, 1 drivers
v0x56325cedaf00_0 .net "WCLKE_i", 0 0, L_0x56325cf98e90;  1 drivers
v0x56325cedafc0_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f8752f8;  2 drivers, strength-aware
v0x56325cedb080_0 .net "WCLK_i", 0 0, L_0x56325cf97540;  1 drivers
v0x56325cedb140_0 .net "WDATA", 15 0, v0x56325ce83090_0;  alias, 1 drivers
v0x56325cee3ed0_0 .net "WE", 0 0, v0x56325ce83150_0;  alias, 1 drivers
v0x56325cee3f70_0 .net "WE_i", 0 0, L_0x56325cf59f20;  1 drivers
v0x56325cee4010_0 .net8 "WE_net", 0 0, RS_0x7f263f8753b8;  2 drivers, strength-aware
v0x56325cee40d0_0 .var/i "i", 31 0;
v0x56325cee41b0 .array "mem", 0 5119, 0 0;
E_0x56325d1a6690 .event posedge, v0x56325cec6a60_0;
E_0x56325d183b40 .event posedge, v0x56325cedb080_0;
S_0x56325ceee670 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d2886a0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325ceee670
v0x56325cf24f90_0 .var/i "w1", 31 0;
v0x56325cf9b320_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325cf24f90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325cf24f90_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf24f90_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf24f90_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf24f90_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf9b320_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325cf9b320_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf9b320_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf9b320_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf9b320_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325cf24f90_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325cf24f90_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf24f90_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf9b320_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325cf9b320_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325cf9b320_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325cf06090 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d2886a0;
 .timescale 0 0;
S_0x56325cf06290 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d2886a0;
 .timescale 0 0;
v0x56325d23bf40_0 .var "addr", 7 0;
v0x56325cf15f80_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325cee40d0_0, 0, 32;
T_40.91 ;
    %load/vec4 v0x56325cee40d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_40.92, 5;
    %load/vec4 v0x56325d23bf40_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325cee40d0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325cee41b0, 4;
    %ix/getv/s 4, v0x56325cee40d0_0;
    %store/vec4 v0x56325cf15f80_0, 4, 1;
    %load/vec4 v0x56325cee40d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325cee40d0_0, 0, 32;
    %jmp T_40.91;
T_40.92 ;
    %end;
S_0x56325cf64800 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d2886a0;
 .timescale 0 0;
v0x56325d2e05e0_0 .var "addr", 7 0;
v0x56325cf64a40_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325cee40d0_0, 0, 32;
T_41.93 ;
    %load/vec4 v0x56325cee40d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_41.94, 5;
    %load/vec4 v0x56325cf64a40_0;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %load/vec4 v0x56325d2e05e0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325cee40d0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %load/vec4 v0x56325cee40d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325cee40d0_0, 0, 32;
    %jmp T_41.93;
T_41.94 ;
    %end;
S_0x56325cf2c700 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x56325d226720;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x56325cf2c700
v0x56325cf2c990_0 .var/i "i", 31 0;
v0x56325cf39410_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325cf2c990_0, 0, 32;
T_42.95 ;
    %load/vec4 v0x56325cf2c990_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_42.96, 5;
    %load/vec4 v0x56325cf39410_0;
    %load/vec4 v0x56325cf2c990_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.97, 8;
    %load/vec4 v0x56325cf2c990_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_42.97 ;
    %load/vec4 v0x56325cf2c990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325cf2c990_0, 0, 32;
    %jmp T_42.95;
T_42.96 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_42.99, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_42.99 ;
    %end;
S_0x56325cf394d0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x56325d226720;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x56325cf394d0
v0x56325cf39790_0 .var/i "i", 31 0;
v0x56325cfb2840_0 .var "lpDataWidth", 31 0;
v0x56325cfb2900_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x56325cfb2900_0;
    %load/vec4 v0x56325cfb2840_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.101, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_43.102;
T_43.101 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x56325cfb2900_0;
    %store/vec4 v0x56325cf39790_0, 0, 32;
T_43.103 ;
    %load/vec4 v0x56325cfb2840_0;
    %load/vec4 v0x56325cf39790_0;
    %cmp/u;
    %jmp/0xz T_43.104, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x56325cf39790_0;
    %load/vec4 v0x56325cfb2840_0;
    %sub;
    %store/vec4 v0x56325cf39790_0, 0, 32;
    %jmp T_43.103;
T_43.104 ;
T_43.102 ;
    %end;
S_0x56325cfb29e0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x56325d226720;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x56325cfb29e0
v0x56325ce3ccf0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x56325ce3ccf0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_44.105, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_44.106, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_44.107, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_44.108, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_44.109, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.105 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.106 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.107 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.108 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.109 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.111 ;
    %pop/vec4 1;
    %end;
S_0x56325ce3cdd0 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x56325d226720;
 .timescale 0 0;
E_0x56325d187c10 .event "_ivl_0";
S_0x56325cea7a70 .scope module, "DqWriteSyncFifoController" "SyncFifoController" 11 50, 4 21 0, S_0x56325d4f0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 16 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x56325cea7c50 .param/l "lpBramGenNum" 1 4 117, C4<00000001>;
P_0x56325cea7c90 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x56325cea7cd0 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x56325cea7d10 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x56325cea7d50 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x56325cea7d90 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x56325cea7dd0 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x56325cea7e10 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x56325d061df0 .functor BUFZ 1, v0x56325d632c20_0, C4<0>, C4<0>, C4<0>;
L_0x56325d060f20 .functor BUFZ 1, v0x56325d632a40_0, C4<0>, C4<0>, C4<0>;
L_0x56325d065a50 .functor BUFZ 1, v0x56325d632fb0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d061600 .functor BUFZ 16, v0x56325d630740_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f263f5b8068 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x56325d632360_0 .net/2u *"_ivl_0", 7 0, L_0x7f263f5b8068;  1 drivers
v0x56325d632400_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d6324a0_0 .net "iRe", 0 0, v0x56325d634380_0;  alias, 1 drivers
v0x56325d632540_0 .net "iWd", 15 0, L_0x56325d112650;  alias, 1 drivers
v0x56325d6325e0_0 .net "iWe", 0 0, L_0x56325d669670;  1 drivers
v0x56325d632680_0 .net "inARST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d632720_0 .net "oEmp", 0 0, L_0x56325d060f20;  alias, 1 drivers
v0x56325d6327c0_0 .net "oFull", 0 0, v0x56325d632ae0_0;  1 drivers
v0x56325d632860_0 .net "oRd", 15 0, L_0x56325d061600;  alias, 1 drivers
v0x56325d632900_0 .net "oRemaingCntAlert", 0 0, L_0x56325d061df0;  1 drivers
v0x56325d6329a0_0 .net "oRvd", 0 0, L_0x56325d065a50;  1 drivers
v0x56325d632a40_0 .var "qEmp", 0 0;
v0x56325d632ae0_0 .var "qFull", 0 0;
v0x56325d632b80_0 .var "qRe", 0 0;
v0x56325d632c20_0 .var "qRemaingCntAlert", 0 0;
v0x56325d632cc0 .array "qWd", 0 0, 15 0;
v0x56325d632d60_0 .var "qWe", 0 0;
v0x56325d632f10_0 .var "rRa", 7 0;
v0x56325d632fb0_0 .var "rRe", 0 0;
v0x56325d633050_0 .var "rWa", 7 0;
v0x56325d6330f0_0 .net "wRd", 15 0, v0x56325d630740_0;  1 drivers
v0x56325d633190_0 .net "wWa", 7 0, L_0x56325d6694b0;  1 drivers
E_0x56325d168c00/0 .event edge, v0x56325d633190_0, v0x56325d6302e0_0, v0x56325d630a60_0, v0x56325d6325e0_0;
E_0x56325d168c00/1 .event edge, v0x56325d632ae0_0, v0x56325d1acbe0_0, v0x56325d632a40_0;
E_0x56325d168c00 .event/or E_0x56325d168c00/0, E_0x56325d168c00/1;
L_0x56325d6694b0 .arith/sum 8, v0x56325d633050_0, L_0x7f263f5b8068;
S_0x56325cf71230 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x56325cea7a70;
 .timescale 0 0;
P_0x56325cf71450 .param/l "x" 0 4 123, +C4<00>;
E_0x56325ce8eef0 .event edge, v0x56325d632540_0;
S_0x56325d1bdfb0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325cf71230;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d1be1b0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d1be1f0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x56325d1be230 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d1be270 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x56325d631280_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d631320_0 .net "iRa", 7 0, v0x56325d632f10_0;  1 drivers
v0x56325d6313c0_0 .net "iRe", 0 0, v0x56325d632b80_0;  1 drivers
v0x56325d631460_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d631500_0 .net "iWa", 7 0, v0x56325d633050_0;  1 drivers
v0x56325d632cc0_0 .array/port v0x56325d632cc0, 0;
v0x56325d6315a0_0 .net "iWd", 15 0, v0x56325d632cc0_0;  1 drivers
v0x56325d631640_0 .net "iWe", 0 0, v0x56325d632d60_0;  1 drivers
v0x56325d6316e0_0 .net "oRd", 15 0, v0x56325d630740_0;  alias, 1 drivers
S_0x56325cfbc630 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d1bdfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x56325d62f940 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f980 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62f9c0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fa00 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fa40 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fa80 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fac0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fb00 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fb40 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fb80 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fbc0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fc00 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fc40 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fc80 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fcc0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fd00 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fd40 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fd80 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fdc0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fe00 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d62fe40 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d62fe80 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d62fec0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d62ff00 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x56325d62ff40 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x56325d62ff80 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d62ffc0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d630000 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d630040 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d630080 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x56325d6300c0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d630100 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x56325d084020 .functor BUFZ 1, v0x56325d632d60_0, C4<0>, C4<0>, C4<0>;
L_0x56325d063550 .functor BUFZ 1, v0x56325d632d60_0, C4<0>, C4<0>, C4<0>;
L_0x56325d062450 .functor BUFZ 1, v0x56325d632b80_0, C4<0>, C4<0>, C4<0>;
L_0x56325d062a50 .functor BUFZ 8, v0x56325d633050_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d065130 .functor BUFZ 8, v0x56325d632f10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d064120 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7f48 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f876108 .resolv tri, L_0x7f263f5b7f48, L_0x56325d063550;
L_0x56325d0645b0 .functor BUFZ 1, RS_0x7f263f876108, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7f00 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f8761c8 .resolv tri, L_0x7f263f5b7f00, L_0x56325d084020;
L_0x56325d064ba0 .functor BUFZ 1, RS_0x7f263f8761c8, C4<0>, C4<0>, C4<0>;
L_0x56325d065df0 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7f90 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f876018 .resolv tri, L_0x7f263f5b7f90, L_0x56325d062450;
L_0x56325d0618c0 .functor BUFZ 1, RS_0x7f263f876018, C4<0>, C4<0>, C4<0>;
v0x56325d6302e0_0 .net "RADDR", 7 0, v0x56325d632f10_0;  alias, 1 drivers
L_0x7f263f5b8020 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f875e68 .resolv tri, L_0x7f263f5b8020, L_0x56325d065130;
v0x56325d630380_0 .net8 "RADDR_net", 7 0, RS_0x7f263f875e68;  2 drivers, strength-aware
v0x56325d630420_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d6304c0_0 .net "RCLK_i", 0 0, L_0x56325d065df0;  1 drivers
v0x56325d630560_0 .net "RDATA", 15 0, v0x56325d630740_0;  alias, 1 drivers
v0x56325d630600_0 .var "RDATA_early", 15 0;
v0x56325d6306a0_0 .var "RDATA_late", 15 0;
v0x56325d630740_0 .var "RDATA_out", 15 0;
v0x56325d6307e0_0 .var "RDATA_reg", 15 0;
v0x56325d630880_0 .net "RE", 0 0, v0x56325d632b80_0;  alias, 1 drivers
v0x56325d630920_0 .net "RE_i", 0 0, L_0x56325d0618c0;  1 drivers
v0x56325d6309c0_0 .net8 "RE_net", 0 0, RS_0x7f263f876018;  2 drivers, strength-aware
v0x56325d630a60_0 .net "WADDR", 7 0, v0x56325d633050_0;  alias, 1 drivers
L_0x7f263f5b7fd8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f876078 .resolv tri, L_0x7f263f5b7fd8, L_0x56325d062a50;
v0x56325d630b00_0 .net8 "WADDR_net", 7 0, RS_0x7f263f876078;  2 drivers, strength-aware
v0x56325d630ba0_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d630c40_0 .net "WCLKE", 0 0, v0x56325d632d60_0;  alias, 1 drivers
v0x56325d630ce0_0 .net "WCLKE_i", 0 0, L_0x56325d0645b0;  1 drivers
v0x56325d630d80_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f876108;  2 drivers, strength-aware
v0x56325d630e20_0 .net "WCLK_i", 0 0, L_0x56325d064120;  1 drivers
v0x56325d630ec0_0 .net "WDATA", 15 0, v0x56325d632cc0_0;  alias, 1 drivers
v0x56325d630f60_0 .net "WE", 0 0, v0x56325d632d60_0;  alias, 1 drivers
v0x56325d631000_0 .net "WE_i", 0 0, L_0x56325d064ba0;  1 drivers
v0x56325d6310a0_0 .net8 "WE_net", 0 0, RS_0x7f263f8761c8;  2 drivers, strength-aware
v0x56325d631140_0 .var/i "i", 31 0;
v0x56325d6311e0 .array "mem", 0 5119, 0 0;
E_0x56325cfb2cc0 .event posedge, v0x56325d6304c0_0;
E_0x56325cee4350 .event posedge, v0x56325d630e20_0;
S_0x56325d021b60 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325cfbc630;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d021b60
v0x56325d20afe0_0 .var/i "w1", 31 0;
v0x56325d00cbb0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d20afe0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d20afe0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d20afe0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d20afe0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d20afe0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d00cbb0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d00cbb0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d00cbb0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d00cbb0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d00cbb0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d20afe0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d20afe0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d20afe0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d00cbb0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d00cbb0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d00cbb0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325cf742a0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325cfbc630;
 .timescale 0 0;
S_0x56325cf744a0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325cfbc630;
 .timescale 0 0;
v0x56325cffc430_0 .var "addr", 7 0;
v0x56325cfebcb0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d631140_0, 0, 32;
T_46.112 ;
    %load/vec4 v0x56325d631140_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_46.113, 5;
    %load/vec4 v0x56325cffc430_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d631140_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d6311e0, 4;
    %ix/getv/s 4, v0x56325d631140_0;
    %store/vec4 v0x56325cfebcb0_0, 4, 1;
    %load/vec4 v0x56325d631140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d631140_0, 0, 32;
    %jmp T_46.112;
T_46.113 ;
    %end;
S_0x56325d630150 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325cfbc630;
 .timescale 0 0;
v0x56325cfd76e0_0 .var "addr", 7 0;
v0x56325d021e00_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d631140_0, 0, 32;
T_47.114 ;
    %load/vec4 v0x56325d631140_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_47.115, 5;
    %load/vec4 v0x56325d021e00_0;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %load/vec4 v0x56325cfd76e0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d631140_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %load/vec4 v0x56325d631140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d631140_0, 0, 32;
    %jmp T_47.114;
T_47.115 ;
    %end;
S_0x56325d631780 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x56325cea7a70;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x56325d631780
v0x56325d6319b0_0 .var/i "i", 31 0;
v0x56325d631a50_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d6319b0_0, 0, 32;
T_48.116 ;
    %load/vec4 v0x56325d6319b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_48.117, 5;
    %load/vec4 v0x56325d631a50_0;
    %load/vec4 v0x56325d6319b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.118, 8;
    %load/vec4 v0x56325d6319b0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_48.118 ;
    %load/vec4 v0x56325d6319b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d6319b0_0, 0, 32;
    %jmp T_48.116;
T_48.117 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_48.120, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_48.120 ;
    %end;
S_0x56325d631af0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x56325cea7a70;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x56325d631af0
v0x56325d631d20_0 .var/i "i", 31 0;
v0x56325d631dc0_0 .var "lpDataWidth", 31 0;
v0x56325d631e60_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x56325d631e60_0;
    %load/vec4 v0x56325d631dc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.122, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_49.123;
T_49.122 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x56325d631e60_0;
    %store/vec4 v0x56325d631d20_0, 0, 32;
T_49.124 ;
    %load/vec4 v0x56325d631dc0_0;
    %load/vec4 v0x56325d631d20_0;
    %cmp/u;
    %jmp/0xz T_49.125, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x56325d631d20_0;
    %load/vec4 v0x56325d631dc0_0;
    %sub;
    %store/vec4 v0x56325d631d20_0, 0, 32;
    %jmp T_49.124;
T_49.125 ;
T_49.123 ;
    %end;
S_0x56325d631f00 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x56325cea7a70;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x56325d631f00
v0x56325d632130_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x56325d632130_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_50.126, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_50.127, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_50.128, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_50.129, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_50.130, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.126 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.127 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.128 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.129 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.130 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.132 ;
    %pop/vec4 1;
    %end;
S_0x56325d6321d0 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x56325cea7a70;
 .timescale 0 0;
E_0x56325d19a930 .event "_ivl_0";
S_0x56325d635d50 .scope module, "SynthesizerBlock" "SynthesizerBlock" 2 296, 12 8 0, S_0x56325d474a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iMIDI";
    .port_info 1 /OUTPUT 1 "oI2S_MCLK";
    .port_info 2 /OUTPUT 1 "oI2S_BCLK";
    .port_info 3 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 4 /OUTPUT 1 "oI2S_SDATA";
    .port_info 5 /OUTPUT 8 "oMidiRd";
    .port_info 6 /OUTPUT 1 "oMidiVd";
    .port_info 7 /OUTPUT 32 "oSUsiRd";
    .port_info 8 /INPUT 32 "iSUsiWd";
    .port_info 9 /INPUT 32 "iSUsiAdrs";
    .port_info 10 /INPUT 16 "iMUfiRd";
    .port_info 11 /INPUT 32 "iMUfiAdrs";
    .port_info 12 /OUTPUT 16 "oMUfiWd";
    .port_info 13 /OUTPUT 32 "oMUfiAdrs";
    .port_info 14 /INPUT 1 "iMUfiRdy";
    .port_info 15 /INPUT 1 "iMRST";
    .port_info 16 /INPUT 1 "iSRST";
    .port_info 17 /INPUT 1 "inSRST";
    .port_info 18 /INPUT 1 "iMCLK";
    .port_info 19 /INPUT 1 "iSCLK";
P_0x56325d635ee0 .param/l "pAdrsMap" 0 12 11, C4<10>;
P_0x56325d635f20 .param/l "pBlockAdrsWidth" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x56325d635f60 .param/l "pCsrActiveWidth" 0 12 14, +C4<00000000000000000000000000001000>;
P_0x56325d635fa0 .param/l "pCsrAdrsWidth" 0 12 13, +C4<00000000000000000000000000010000>;
P_0x56325d635fe0 .param/l "pDmaAdrsWidth" 0 12 19, +C4<000000000000000000000000000001011>;
P_0x56325d636020 .param/l "pDmaBurstLength" 0 12 20, +C4<00000000000000000000000010000000>;
P_0x56325d636060 .param/l "pUfiAdrsBusWidth" 0 12 17, +C4<00000000000000000000000000100000>;
P_0x56325d6360a0 .param/l "pUfiAdrsMap" 0 12 18, C4<0001>;
P_0x56325d6360e0 .param/l "pUfiDqBusWidth" 0 12 16, +C4<00000000000000000000000000010000>;
P_0x56325d636120 .param/l "pUsiBusWidth" 0 12 12, +C4<00000000000000000000000000100000>;
L_0x56325d0601a0 .functor BUFZ 8, L_0x56325d669230, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d05ee20 .functor BUFZ 1, v0x56325d639ae0_0, C4<0>, C4<0>, C4<0>;
v0x56325d63a060_0 .net "iMCLK", 0 0, v0x56325d6560b0_0;  1 drivers
v0x56325d64ee30_0 .net "iMIDI", 0 0, o0x7f263f878268;  alias, 0 drivers
v0x56325d64eed0_0 .net "iMRST", 0 0, v0x56325d6561f0_0;  1 drivers
v0x56325d64ef70_0 .net "iMUfiAdrs", 31 0, L_0x56325d113a20;  alias, 1 drivers
v0x56325d64f010_0 .net "iMUfiRd", 15 0, L_0x56325d10aec0;  alias, 1 drivers
v0x56325d64f0b0_0 .net "iMUfiRdy", 0 0, L_0x56325d669410;  1 drivers
v0x56325d64f150_0 .net "iSCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d64f1f0_0 .net "iSRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d64f290_0 .net "iSUsiAdrs", 31 0, L_0x56325d09e640;  alias, 1 drivers
v0x56325d64f330_0 .net "iSUsiWd", 31 0, L_0x56325d1697e0;  alias, 1 drivers
v0x56325d64f3d0_0 .net "inSRST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d64f470_0 .net "oI2S_BCLK", 0 0, L_0x56325d061a20;  alias, 1 drivers
v0x56325d64f510_0 .net "oI2S_LRCLK", 0 0, L_0x56325d0842e0;  alias, 1 drivers
v0x56325d64f5b0_0 .net "oI2S_MCLK", 0 0, L_0x56325d065fc0;  alias, 1 drivers
v0x56325d64f650_0 .net "oI2S_SDATA", 0 0, L_0x56325d6692d0;  alias, 1 drivers
v0x56325d64f6f0_0 .net "oMUfiAdrs", 31 0, L_0x56325d668c90;  alias, 1 drivers
v0x56325d64f790_0 .net "oMUfiWd", 15 0, L_0x7f263f5b7e28;  alias, 1 drivers
v0x56325d64f830_0 .net "oMidiRd", 7 0, L_0x56325d0601a0;  alias, 1 drivers
v0x56325d64f8d0_0 .net "oMidiVd", 0 0, L_0x56325d05ee20;  alias, 1 drivers
v0x56325d64f970_0 .net "oSUsiRd", 31 0, v0x56325d638580_0;  1 drivers
v0x56325d64fa10_0 .var "qAudioData", 31 0;
v0x56325d64fab0_0 .var "qDmaRe", 0 0;
v0x56325d64fb50_0 .net "wDmaAdrsAddCsr", 10 0, L_0x56325d0b0d30;  1 drivers
v0x56325d64fbf0_0 .net "wDmaAdrsEndCsr", 10 0, L_0x56325d0aca10;  1 drivers
v0x56325d64fc90_0 .net "wDmaAdrsStartCsr", 10 0, L_0x56325d0aba60;  1 drivers
v0x56325d64fd30_0 .net "wDmaCycleEnableCsr", 0 0, L_0x56325d0ab900;  1 drivers
v0x56325d64fdd0_0 .net "wDmaDoneCsr", 0 0, L_0x56325d05db60;  1 drivers
v0x56325d64fe70_0 .net "wDmaEnableCsr", 0 0, L_0x56325d0aac10;  1 drivers
v0x56325d64ff10_0 .net "wDmaRd", 15 0, L_0x56325d0afdc0;  1 drivers
v0x56325d64ffb0_0 .net "wDmaRvd", 0 0, L_0x56325d048680;  1 drivers
v0x56325d650050_0 .net "wI2SModuleRstCsr", 0 0, L_0x56325d0ab7a0;  1 drivers
v0x56325d6500f0_0 .net "wI2SRdy", 0 0, L_0x56325d066700;  1 drivers
v0x56325d650190_0 .net "wMidiRd", 7 0, L_0x56325d669230;  1 drivers
v0x56325d650440_0 .net "wMidiVd", 0 0, v0x56325d639ae0_0;  1 drivers
E_0x56325d550790 .event edge, v0x56325d64d670_0, v0x56325d6367a0_0;
S_0x56325d636360 .scope module, "I2SSignalGen" "I2SSignalGen" 12 154, 13 8 0, S_0x56325d635d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oI2S_MCLK";
    .port_info 1 /OUTPUT 1 "oI2S_BCLK";
    .port_info 2 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 3 /OUTPUT 1 "oI2S_SDATA";
    .port_info 4 /INPUT 32 "iAudioData";
    .port_info 5 /OUTPUT 1 "oAudioDataRdy";
    .port_info 6 /INPUT 1 "iMRST";
    .port_info 7 /INPUT 1 "iMCLK";
P_0x56325ceb4ee0 .param/l "lpMclkCntWidth" 1 13 29, +C4<00000000000000000000000000001000>;
L_0x56325d065fc0 .functor BUFZ 1, v0x56325d6560b0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d061a20 .functor BUFZ 1, v0x56325d636de0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0842e0 .functor BUFZ 1, v0x56325d636e80_0, C4<0>, C4<0>, C4<0>;
L_0x56325d066700 .functor BUFZ 1, v0x56325d637170_0, C4<0>, C4<0>, C4<0>;
v0x56325d6365c0_0 .net "iAudioData", 31 0, v0x56325d64fa10_0;  1 drivers
v0x56325d636660_0 .net "iMCLK", 0 0, v0x56325d6560b0_0;  alias, 1 drivers
v0x56325d636700_0 .net "iMRST", 0 0, v0x56325d6561f0_0;  alias, 1 drivers
v0x56325d6367a0_0 .net "oAudioDataRdy", 0 0, L_0x56325d066700;  alias, 1 drivers
v0x56325d636840_0 .net "oI2S_BCLK", 0 0, L_0x56325d061a20;  alias, 1 drivers
v0x56325d6368e0_0 .net "oI2S_LRCLK", 0 0, L_0x56325d0842e0;  alias, 1 drivers
v0x56325d636980_0 .net "oI2S_MCLK", 0 0, L_0x56325d065fc0;  alias, 1 drivers
v0x56325d636a20_0 .net "oI2S_SDATA", 0 0, L_0x56325d6692d0;  alias, 1 drivers
v0x56325d636ac0_0 .var "qBclkCke", 0 0;
v0x56325d636b60_0 .var "qLRclkCke", 0 0;
v0x56325d636c00_0 .var "qRdyCke", 0 0;
v0x56325d636ca0_0 .var "qSdata", 31 0;
v0x56325d636d40_0 .var "qSdataSftCke", 0 0;
v0x56325d636de0_0 .var "rBclk", 0 0;
v0x56325d636e80_0 .var "rLRclk", 0 0;
v0x56325d636f20_0 .var "rMclkBCnt", 1 0;
v0x56325d636fc0_0 .var "rMclkLRCnt", 7 0;
v0x56325d637170_0 .var "rRdy", 0 0;
v0x56325d637210_0 .var "rSdata", 31 0;
E_0x56325ceb4c20 .event edge, v0x56325d6365c0_0;
E_0x56325ceb4c60/0 .event edge, v0x56325d636f20_0, v0x56325d636fc0_0, v0x56325d636ac0_0, v0x56325d636de0_0;
E_0x56325ceb4c60/1 .event edge, v0x56325d636b60_0, v0x56325d636e80_0;
E_0x56325ceb4c60 .event/or E_0x56325ceb4c60/0, E_0x56325ceb4c60/1;
E_0x56325ceb4850 .event negedge, v0x56325d636660_0;
L_0x56325d6692d0 .part v0x56325d637210_0, 31, 1;
S_0x56325d6372b0 .scope module, "SynthesizerCsr" "SynthesizerCsr" 12 71, 14 14 0, S_0x56325d635d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oI2SModuleRst";
    .port_info 4 /OUTPUT 1 "oDmaEnable";
    .port_info 5 /OUTPUT 1 "oDmaCycleEnable";
    .port_info 6 /OUTPUT 11 "oDmaAdrsStart";
    .port_info 7 /OUTPUT 11 "oDmaAdrsEnd";
    .port_info 8 /OUTPUT 11 "oDmaAdrsAdd";
    .port_info 9 /INPUT 1 "iDmaDone";
    .port_info 10 /INPUT 1 "iSRST";
    .port_info 11 /INPUT 1 "iSCLK";
P_0x56325ce4ec70 .param/l "pAdrsMap" 0 14 16, C4<10>;
P_0x56325ce4ecb0 .param/l "pBlockAdrsWidth" 0 14 15, +C4<00000000000000000000000000000010>;
P_0x56325ce4ecf0 .param/l "pCsrActiveWidth" 0 14 19, +C4<00000000000000000000000000001000>;
P_0x56325ce4ed30 .param/l "pCsrAdrsWidth" 0 14 18, +C4<00000000000000000000000000010000>;
P_0x56325ce4ed70 .param/l "pDmaAdrsWidth" 0 14 20, +C4<000000000000000000000000000001011>;
P_0x56325ce4edb0 .param/l "pUsiBusWidth" 0 14 17, +C4<00000000000000000000000000100000>;
P_0x56325ce4edf0 .param/l "p_non_variable" 0 14 21, +C4<00000000000000000000000000000000>;
L_0x56325d0ab7a0 .functor BUFZ 1, v0x56325d6384e0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0aac10 .functor BUFZ 1, v0x56325d638440_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0ab900 .functor BUFZ 1, v0x56325d6383a0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0aba60 .functor BUFZ 11, v0x56325d638300_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x56325d0aca10 .functor BUFZ 11, v0x56325d638260_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x56325d0b0d30 .functor BUFZ 11, v0x56325d6381c0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x56325d637570_0 .net "iDmaDone", 0 0, L_0x56325d05db60;  alias, 1 drivers
v0x56325d637610_0 .net "iSCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d6376b0_0 .net "iSRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d637750_0 .net "iSUsiAdrs", 31 0, L_0x56325d09e640;  alias, 1 drivers
v0x56325d6377f0_0 .net "iSUsiWd", 31 0, L_0x56325d1697e0;  alias, 1 drivers
v0x56325d637890_0 .net "oDmaAdrsAdd", 10 0, L_0x56325d0b0d30;  alias, 1 drivers
v0x56325d637930_0 .net "oDmaAdrsEnd", 10 0, L_0x56325d0aca10;  alias, 1 drivers
v0x56325d6379d0_0 .net "oDmaAdrsStart", 10 0, L_0x56325d0aba60;  alias, 1 drivers
v0x56325d637a70_0 .net "oDmaCycleEnable", 0 0, L_0x56325d0ab900;  alias, 1 drivers
v0x56325d637b10_0 .net "oDmaEnable", 0 0, L_0x56325d0aac10;  alias, 1 drivers
v0x56325d637bb0_0 .net "oI2SModuleRst", 0 0, L_0x56325d0ab7a0;  alias, 1 drivers
v0x56325d637c50_0 .net "oSUsiRd", 31 0, v0x56325d638580_0;  alias, 1 drivers
v0x56325d637cf0_0 .var "qCsrWCke00", 0 0;
v0x56325d637d90_0 .var "qCsrWCke04", 0 0;
v0x56325d637e30_0 .var "qCsrWCke08", 0 0;
v0x56325d637ed0_0 .var "qCsrWCke0C", 0 0;
v0x56325d637f70_0 .var "qCsrWCke10", 0 0;
v0x56325d638120_0 .var "qCsrWCke14", 0 0;
v0x56325d6381c0_0 .var "rDmaAdrsAdd", 10 0;
v0x56325d638260_0 .var "rDmaAdrsEnd", 10 0;
v0x56325d638300_0 .var "rDmaAdrsStart", 10 0;
v0x56325d6383a0_0 .var "rDmaCycleEnable", 0 0;
v0x56325d638440_0 .var "rDmaEnable", 0 0;
v0x56325d6384e0_0 .var "rI2SModuleRst", 0 0;
v0x56325d638580_0 .var "rSUsiRd", 31 0;
S_0x56325d638620 .scope module, "UartRX" "UartRX" 12 138, 15 8 0, S_0x56325d635d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iUartRX";
    .port_info 1 /OUTPUT 8 "oRd";
    .port_info 2 /OUTPUT 1 "oVd";
    .port_info 3 /INPUT 1 "iRST";
    .port_info 4 /INPUT 1 "iCLK";
P_0x56325d6387b0 .param/l "lpBaudRateGenDiv" 1 15 27, C4<110010000000>;
P_0x56325d6387f0 .param/l "lpBaudRateWidth" 1 15 26, C4<00001100>;
P_0x56325d638830 .param/l "lpSampling" 1 15 30, C4<01>;
P_0x56325d638870 .param/l "lpStartBit" 1 15 29, C4<00>;
P_0x56325d6388b0 .param/l "lpStopBit" 1 15 31, C4<10>;
P_0x56325d6388f0 .param/l "pBaudRateGenDiv" 0 15 9, +C4<00000000000000000000110010000000>;
v0x56325d638cb0_0 .net *"_ivl_1", 0 0, L_0x56325d668d30;  1 drivers
v0x56325d638d50_0 .net *"_ivl_11", 0 0, L_0x56325d669050;  1 drivers
v0x56325d638df0_0 .net *"_ivl_13", 0 0, L_0x56325d6690f0;  1 drivers
v0x56325d638e90_0 .net *"_ivl_15", 0 0, L_0x56325d669190;  1 drivers
v0x56325d638f30_0 .net *"_ivl_3", 0 0, L_0x56325d668dd0;  1 drivers
v0x56325d638fd0_0 .net *"_ivl_5", 0 0, L_0x56325d668e70;  1 drivers
v0x56325d639070_0 .net *"_ivl_7", 0 0, L_0x56325d668f10;  1 drivers
v0x56325d639110_0 .net *"_ivl_9", 0 0, L_0x56325d668fb0;  1 drivers
v0x56325d6391b0_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d639250_0 .net "iRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d6392f0_0 .net "iUartRX", 0 0, o0x7f263f878268;  alias, 0 drivers
v0x56325d639390_0 .net "oRd", 7 0, L_0x56325d669230;  alias, 1 drivers
v0x56325d639430_0 .net "oVd", 0 0, v0x56325d639ae0_0;  alias, 1 drivers
v0x56325d6394d0_0 .var "qBaudRateCntMaxCke", 0 0;
v0x56325d639570_0 .var "qRdCke", 0 0;
v0x56325d639610_0 .var "qSampCke", 0 0;
v0x56325d6396b0_0 .var "qVdCke", 0 0;
v0x56325d639860_0 .var "rBaudRateCnt", 11 0;
v0x56325d639900_0 .var "rRd", 7 0;
v0x56325d6399a0_0 .var "rSampCnt", 3 0;
v0x56325d639a40_0 .var "rState", 1 0;
v0x56325d639ae0_0 .var "rVd", 0 0;
E_0x56325cf251f0/0 .event edge, v0x56325d639860_0, v0x56325d6399a0_0, v0x56325d6394d0_0, v0x56325d639a40_0;
E_0x56325cf251f0/1 .event edge, v0x56325d639610_0;
E_0x56325cf251f0 .event/or E_0x56325cf251f0/0, E_0x56325cf251f0/1;
L_0x56325d668d30 .part v0x56325d639900_0, 0, 1;
L_0x56325d668dd0 .part v0x56325d639900_0, 1, 1;
L_0x56325d668e70 .part v0x56325d639900_0, 2, 1;
L_0x56325d668f10 .part v0x56325d639900_0, 3, 1;
L_0x56325d668fb0 .part v0x56325d639900_0, 4, 1;
L_0x56325d669050 .part v0x56325d639900_0, 5, 1;
L_0x56325d6690f0 .part v0x56325d639900_0, 6, 1;
L_0x56325d669190 .part v0x56325d639900_0, 7, 1;
LS_0x56325d669230_0_0 .concat [ 1 1 1 1], L_0x56325d669190, L_0x56325d6690f0, L_0x56325d669050, L_0x56325d668fb0;
LS_0x56325d669230_0_4 .concat [ 1 1 1 1], L_0x56325d668f10, L_0x56325d668e70, L_0x56325d668dd0, L_0x56325d668d30;
L_0x56325d669230 .concat [ 4 4 0 0], LS_0x56325d669230_0_0, LS_0x56325d669230_0_4;
S_0x56325d638940 .scope function.vec4.s8, "func_getwidth" "func_getwidth" 15 88, 15 88 0, S_0x56325d638620;
 .timescale 0 0;
; Variable func_getwidth is vec4 return value of scope S_0x56325d638940
v0x56325d638b70_0 .var/i "i", 31 0;
v0x56325d638c10_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UartRX.func_getwidth ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d638b70_0, 0, 32;
T_51.133 ;
    %load/vec4 v0x56325d638b70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.134, 5;
    %load/vec4 v0x56325d638c10_0;
    %load/vec4 v0x56325d638b70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.135, 8;
    %load/vec4 v0x56325d638b70_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
T_51.135 ;
    %load/vec4 v0x56325d638b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d638b70_0, 0, 32;
    %jmp T_51.133;
T_51.134 ;
    %end;
S_0x56325d639b80 .scope module, "UfibReadDmaUnit" "UfibReadDmaUnit" 12 104, 16 13 0, S_0x56325d635d50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iMUfiRd";
    .port_info 1 /INPUT 32 "iMUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiWd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /INPUT 1 "iMUfiRdy";
    .port_info 5 /INPUT 1 "iDmaEnable";
    .port_info 6 /INPUT 1 "iDmaCycleEnable";
    .port_info 7 /INPUT 11 "iDmaAdrsStart";
    .port_info 8 /INPUT 11 "iDmaAdrsEnd";
    .port_info 9 /INPUT 11 "iDmaAdrsAdd";
    .port_info 10 /OUTPUT 1 "oDmaDone";
    .port_info 11 /OUTPUT 16 "oDmaRd";
    .port_info 12 /OUTPUT 1 "oDmaRvd";
    .port_info 13 /INPUT 1 "iDmaRe";
    .port_info 14 /INPUT 1 "iRST";
    .port_info 15 /INPUT 1 "inRST";
    .port_info 16 /INPUT 1 "iCLK";
    .port_info 17 /INPUT 1 "iACLK";
P_0x56325d639d10 .param/l "lpDdrBitWidth" 1 16 56, +C4<00000000000000000000000000010000>;
P_0x56325d639d50 .param/l "lpDdrDepth" 1 16 55, +C4<00000000000000000000000100000000>;
P_0x56325d639d90 .param/l "lpDdrRemaingCntBorder" 1 16 57, +C4<000000000000000000000000001111111>;
P_0x56325d639dd0 .param/l "lpDdtBitWidth" 1 16 121, +C4<00000000000000000000000000100000>;
P_0x56325d639e10 .param/l "lpDdtDepth" 1 16 120, +C4<00000000000000000000000100000000>;
P_0x56325d639e50 .param/l "pAdrsNullWidth" 0 16 23, +C4<0000000000000000000000000000001101>;
P_0x56325d639e90 .param/l "pDmaAdrsWidth" 0 16 15, +C4<000000000000000000000000000001011>;
P_0x56325d639ed0 .param/l "pDmaBurstLength" 0 16 20, +C4<00000000000000000000000010000000>;
P_0x56325d639f10 .param/str "pDmaReadDataSyncMode" 0 16 21, "async";
P_0x56325d639f50 .param/l "pUfiActiveAdrsWidth" 0 16 16, +C4<00000000000000000000000000011000>;
P_0x56325d639f90 .param/l "pUfiAdrsBusWidth" 0 16 19, +C4<00000000000000000000000000100000>;
P_0x56325d639fd0 .param/l "pUfiAdrsMap" 0 16 17, C4<0001>;
P_0x56325d63a010 .param/l "pUfiDqBusWidth" 0 16 18, +C4<00000000000000000000000000010000>;
L_0x56325d0afdc0 .functor BUFZ 16, L_0x56325d0b0730, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56325d048680 .functor BUFZ 1, v0x56325d6406d0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0483b0 .functor BUFZ 1, v0x56325d64b8f0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d05db60 .functor BUFZ 1, v0x56325d64e570_0, C4<0>, C4<0>, C4<0>;
v0x56325d64cc70_0 .net *"_ivl_14", 0 0, L_0x56325d0483b0;  1 drivers
v0x56325d64cd10_0 .net *"_ivl_9", 30 0, L_0x56325d668bf0;  1 drivers
v0x56325d64cdb0_0 .net "iACLK", 0 0, v0x56325d6560b0_0;  alias, 1 drivers
v0x56325d64ce50_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d64cef0_0 .net "iDmaAdrsAdd", 10 0, L_0x56325d0b0d30;  alias, 1 drivers
v0x56325d64cf90_0 .net "iDmaAdrsEnd", 10 0, L_0x56325d0aca10;  alias, 1 drivers
v0x56325d64d030_0 .net "iDmaAdrsStart", 10 0, L_0x56325d0aba60;  alias, 1 drivers
v0x56325d64d0d0_0 .net "iDmaCycleEnable", 0 0, L_0x56325d0ab900;  alias, 1 drivers
v0x56325d64d170_0 .net "iDmaEnable", 0 0, L_0x56325d0aac10;  alias, 1 drivers
v0x56325d64d210_0 .net "iDmaRe", 0 0, v0x56325d64fab0_0;  1 drivers
v0x56325d64d2b0_0 .net "iMUfiAdrs", 31 0, L_0x56325d113a20;  alias, 1 drivers
v0x56325d64d350_0 .net "iMUfiRd", 15 0, L_0x56325d10aec0;  alias, 1 drivers
v0x56325d64d3f0_0 .net "iMUfiRdy", 0 0, L_0x56325d669410;  alias, 1 drivers
v0x56325d64d490_0 .net "iRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d64d530_0 .net "inRST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d64d5d0_0 .net "oDmaDone", 0 0, L_0x56325d05db60;  alias, 1 drivers
v0x56325d64d670_0 .net "oDmaRd", 15 0, L_0x56325d0afdc0;  alias, 1 drivers
v0x56325d64d820_0 .net "oDmaRvd", 0 0, L_0x56325d048680;  alias, 1 drivers
v0x56325d64d8c0_0 .net "oMUfiAdrs", 31 0, L_0x56325d668c90;  alias, 1 drivers
v0x56325d64d960_0 .net "oMUfiWd", 15 0, L_0x7f263f5b7e28;  alias, 1 drivers
v0x56325d64da00_0 .var "qBurstCntCke", 0 0;
v0x56325d64daa0_0 .var "qDdrRe", 0 0;
v0x56325d64db40_0 .var "qDdrWd", 15 0;
v0x56325d64dbe0_0 .var "qDdrWe", 0 0;
v0x56325d64dc80_0 .var "qDdtRe", 0 0;
v0x56325d64dd20_0 .var "qDdtWd", 31 0;
v0x56325d64ddc0_0 .var "qDdtWe", 0 0;
v0x56325d64de60_0 .var "qDmaAdrsCke", 0 0;
v0x56325d64df00_0 .var "qDmaAdrsOverCke", 0 0;
v0x56325d64dfa0_0 .var "qDmaAdrsRst", 0 0;
v0x56325d64e040_0 .var "qDmaDoneCke", 0 0;
v0x56325d64e0e0_0 .var "qDmaLatencyRst", 0 0;
v0x56325d64e180_0 .var "qDmaRunCke", 0 0;
v0x56325d64e430_0 .var "rDmaAdrs", 10 0;
v0x56325d64e4d0_0 .var "rDmaAdrsCycleOver", 10 0;
v0x56325d64e570_0 .var "rDmaDone", 0 0;
v0x56325d64e610_0 .var "rDmaLatency", 1 0;
v0x56325d64e6b0_0 .var "rDmaRun", 0 0;
v0x56325d64e750_0 .net "wBurstRun", 0 0, L_0x56325d04a180;  1 drivers
v0x56325d64e7f0_0 .net "wDdrEmp", 0 0, L_0x56325d0c2080;  1 drivers
v0x56325d64e890_0 .net "wDdrFull", 0 0, L_0x56325d0ae200;  1 drivers
v0x56325d64e930_0 .net "wDdrRd", 15 0, L_0x56325d0b0730;  1 drivers
v0x56325d64e9d0_0 .net "wDdrRemaingCntAlert", 0 0, L_0x56325d0af4e0;  1 drivers
v0x56325d64ea70_0 .net "wDdrRvd", 0 0, v0x56325d6406d0_0;  1 drivers
v0x56325d64eb10_0 .net "wDdtEmp", 0 0, L_0x56325d04fa50;  1 drivers
v0x56325d64ebb0_0 .net "wDdtFull", 0 0, L_0x56325d04ecb0;  1 drivers
v0x56325d64ec50_0 .net "wDdtRd", 31 0, L_0x56325d051590;  1 drivers
v0x56325d64ecf0_0 .net "wDdtRvd", 0 0, v0x56325d64b8f0_0;  1 drivers
E_0x56325cf17420/0 .event edge, v0x56325d64e6b0_0, v0x56325ce9ea10_0, v0x56325d637930_0, v0x56325d64e430_0;
E_0x56325cf17420/1 .event edge, v0x56325d64b100_0, v0x56325d64e040_0, v0x56325d637a70_0, v0x56325d64e610_0;
E_0x56325cf17420 .event/or E_0x56325cf17420/0, E_0x56325cf17420/1;
E_0x56325cf16f80 .event edge, v0x56325d64d3f0_0, v0x56325d64b060_0, v0x56325d64c4a0_0, v0x56325d63fe40_0;
E_0x56325cf16fc0/0 .event edge, v0x56325d18f500_0, v0x56325d188050_0, v0x56325d63fd00_0, v0x56325d64d210_0;
E_0x56325cf16fc0/1 .event edge, v0x56325d63fc60_0;
E_0x56325cf16fc0 .event/or E_0x56325cf16fc0/0, E_0x56325cf16fc0/1;
L_0x56325d668bf0 .part L_0x56325d051590, 0, 31;
L_0x56325d668c90 .concat8 [ 31 1 0 0], L_0x56325d668bf0, L_0x56325d0483b0;
S_0x56325d63a2c0 .scope generate, "ASyncDmaDataReceiver" "ASyncDmaDataReceiver" 16 68, 16 68 0, S_0x56325d639b80;
 .timescale 0 0;
S_0x56325d63a450 .scope module, "DmaDataReceiver" "ASyncFifoController" 16 91, 17 8 0, S_0x56325d63a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 16 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iWCLK";
    .port_info 10 /INPUT 1 "iRCLK";
P_0x56325ce4ea00 .param/l "lpBramGenNum" 1 17 140, C4<00000001>;
P_0x56325ce4ea40 .param/l "lpDataWidth" 1 17 139, C4<00010000>;
P_0x56325ce4ea80 .param/l "lpFifoRemaingCntBorder" 1 17 33, C4<01111111>;
P_0x56325ce4eac0 .param/l "pAddrWidth" 1 17 32, C4<00001000>;
P_0x56325ce4eb00 .param/l "pFifoBitWidth" 0 17 10, +C4<00000000000000000000000000010000>;
P_0x56325ce4eb40 .param/l "pFifoDepth" 0 17 9, +C4<00000000000000000000000100000000>;
P_0x56325ce4eb80 .param/l "pFifoRemaingCntBorder" 0 17 11, +C4<000000000000000000000000001111111>;
L_0x56325d0af4e0 .functor BUFZ 1, v0x56325d640310_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0ae200 .functor BUFZ 1, v0x56325d640020_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0c2080 .functor BUFZ 1, v0x56325d63ff80_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0b0730 .functor BUFZ 16, v0x56325d63dbc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f263f5b7ac8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x56325d63f650_0 .net/2u *"_ivl_0", 7 0, L_0x7f263f5b7ac8;  1 drivers
v0x56325d63f6f0_0 .var/i "i", 31 0;
v0x56325d63f790_0 .net "iRCLK", 0 0, v0x56325d6560b0_0;  alias, 1 drivers
v0x56325d63f830_0 .net "iRe", 0 0, v0x56325d64daa0_0;  1 drivers
v0x56325d63f8d0_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d63f970_0 .net "iWd", 15 0, v0x56325d64db40_0;  1 drivers
v0x56325d63fa10_0 .net "iWe", 0 0, v0x56325d64dbe0_0;  1 drivers
v0x56325d63fab0_0 .net "inARST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d63fc60_0 .net "oEmp", 0 0, L_0x56325d0c2080;  alias, 1 drivers
v0x56325d63fd00_0 .net "oFull", 0 0, L_0x56325d0ae200;  alias, 1 drivers
v0x56325d63fda0_0 .net "oRd", 15 0, L_0x56325d0b0730;  alias, 1 drivers
v0x56325d63fe40_0 .net "oRemaingCntAlert", 0 0, L_0x56325d0af4e0;  alias, 1 drivers
v0x56325d63fee0_0 .net "oRvd", 0 0, v0x56325d6406d0_0;  alias, 1 drivers
v0x56325d63ff80_0 .var "qEmp", 0 0;
v0x56325d640020_0 .var "qFull", 0 0;
v0x56325d6400c0_0 .var "qRbin", 7 0;
v0x56325d640160_0 .var "qRe", 0 0;
v0x56325d640310_0 .var "qRemaingCntAlert", 0 0;
v0x56325d6403b0_0 .var "qWbin", 7 0;
v0x56325d640450 .array "qWd", 0 0, 15 0;
v0x56325d6404f0_0 .var "qWe", 0 0;
v0x56325d640590 .array "rRGa", 0 2, 7 0;
v0x56325d640630_0 .var "rRa", 7 0;
v0x56325d6406d0_0 .var "rRe", 0 0;
v0x56325d640770 .array "rWGa", 0 2, 7 0;
v0x56325d640810_0 .var "rWa", 7 0;
v0x56325d6408b0_0 .net "wRd", 15 0, v0x56325d63dbc0_0;  1 drivers
v0x56325d640950_0 .net "wWa", 7 0, L_0x56325d6688f0;  1 drivers
E_0x56325cf17ff0/0 .event edge, v0x56325d63dee0_0, v0x56325d6400c0_0, v0x56325d640950_0, v0x56325d6403b0_0;
E_0x56325cf17ff0/1 .event edge, v0x56325d63d760_0, v0x56325d63fa10_0, v0x56325d640020_0, v0x56325d63f830_0;
E_0x56325cf17ff0/2 .event edge, v0x56325d63ff80_0;
E_0x56325cf17ff0 .event/or E_0x56325cf17ff0/0, E_0x56325cf17ff0/1, E_0x56325cf17ff0/2;
v0x56325d640590_0 .array/port v0x56325d640590, 0;
v0x56325d640590_1 .array/port v0x56325d640590, 1;
v0x56325d640590_2 .array/port v0x56325d640590, 2;
E_0x56325cf17980 .event edge, v0x56325d640590_0, v0x56325d640590_1, v0x56325d640590_2, v0x56325d6400c0_0;
E_0x56325cf179c0/0 .event negedge, v0x56325d4a8a40_0;
E_0x56325cf179c0/1 .event posedge, v0x56325d636660_0;
E_0x56325cf179c0 .event/or E_0x56325cf179c0/0, E_0x56325cf179c0/1;
v0x56325d640770_0 .array/port v0x56325d640770, 0;
v0x56325d640770_1 .array/port v0x56325d640770, 1;
v0x56325d640770_2 .array/port v0x56325d640770, 2;
E_0x56325cf17db0 .event edge, v0x56325d640770_0, v0x56325d640770_1, v0x56325d640770_2, v0x56325d6403b0_0;
L_0x56325d6688f0 .arith/sum 8, v0x56325d640810_0, L_0x7f263f5b7ac8;
S_0x56325d63a6f0 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 17 146, 17 146 0, S_0x56325d63a450;
 .timescale 0 0;
P_0x56325cf18780 .param/l "x" 0 17 146, +C4<00>;
E_0x56325d2e0fa0 .event edge, v0x56325d63f970_0;
S_0x56325d63a880 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 17 152, 5 12 0, S_0x56325d63a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d63aa10 .param/str "lpClkDomainAsync" 1 5 27, "READ_UNKNOWN";
P_0x56325d63aa50 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x56325d63aa90 .param/str "pClkDomainAsync" 0 5 15, "yes";
P_0x56325d63aad0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x56325d63e700_0 .net "iRCLK", 0 0, v0x56325d6560b0_0;  alias, 1 drivers
v0x56325d63e7a0_0 .net "iRa", 7 0, v0x56325d640630_0;  1 drivers
v0x56325d63e840_0 .net "iRe", 0 0, v0x56325d640160_0;  1 drivers
v0x56325d63e8e0_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d63e980_0 .net "iWa", 7 0, v0x56325d640810_0;  1 drivers
v0x56325d640450_0 .array/port v0x56325d640450, 0;
v0x56325d63ea20_0 .net "iWd", 15 0, v0x56325d640450_0;  1 drivers
v0x56325d63eac0_0 .net "iWe", 0 0, v0x56325d6404f0_0;  1 drivers
v0x56325d63eb60_0 .net "oRd", 15 0, v0x56325d63dbc0_0;  alias, 1 drivers
S_0x56325d63abf0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d63a880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x56325d63ad80 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63adc0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63ae00 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63ae40 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63ae80 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63aec0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63af00 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63af40 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63af80 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63afc0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b000 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b040 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b080 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b0c0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b100 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b140 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b180 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b1c0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b200 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b240 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d63b280 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d63b2c0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d63b300 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d63b340 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x56325d63b380 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x56325d63b3c0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d63b400 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d63b440 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d63b480 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d63b4c0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x56325d63b500 .param/str "WRITE_MODE" 0 6 52, "READ_UNKNOWN";
P_0x56325d63b540 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x56325d0ac040 .functor BUFZ 1, v0x56325d6404f0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0abee0 .functor BUFZ 1, v0x56325d6404f0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0c21e0 .functor BUFZ 1, v0x56325d640160_0, C4<0>, C4<0>, C4<0>;
L_0x56325d0ac300 .functor BUFZ 8, v0x56325d640810_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d0b0900 .functor BUFZ 8, v0x56325d640630_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d0acd60 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b79a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f8789b8 .resolv tri, L_0x7f263f5b79a8, L_0x56325d0abee0;
L_0x56325d0ad390 .functor BUFZ 1, RS_0x7f263f8789b8, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7960 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f878a78 .resolv tri, L_0x7f263f5b7960, L_0x56325d0ac040;
L_0x56325d0ad900 .functor BUFZ 1, RS_0x7f263f878a78, C4<0>, C4<0>, C4<0>;
L_0x56325d0afa70 .functor BUFZ 1, v0x56325d6560b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b79f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f8788c8 .resolv tri, L_0x7f263f5b79f0, L_0x56325d0c21e0;
L_0x56325d0ae8c0 .functor BUFZ 1, RS_0x7f263f8788c8, C4<0>, C4<0>, C4<0>;
v0x56325d63d760_0 .net "RADDR", 7 0, v0x56325d640630_0;  alias, 1 drivers
L_0x7f263f5b7a80 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f878718 .resolv tri, L_0x7f263f5b7a80, L_0x56325d0b0900;
v0x56325d63d800_0 .net8 "RADDR_net", 7 0, RS_0x7f263f878718;  2 drivers, strength-aware
v0x56325d63d8a0_0 .net "RCLK", 0 0, v0x56325d6560b0_0;  alias, 1 drivers
v0x56325d63d940_0 .net "RCLK_i", 0 0, L_0x56325d0afa70;  1 drivers
v0x56325d63d9e0_0 .net "RDATA", 15 0, v0x56325d63dbc0_0;  alias, 1 drivers
v0x56325d63da80_0 .var "RDATA_early", 15 0;
v0x56325d63db20_0 .var "RDATA_late", 15 0;
v0x56325d63dbc0_0 .var "RDATA_out", 15 0;
v0x56325d63dc60_0 .var "RDATA_reg", 15 0;
v0x56325d63dd00_0 .net "RE", 0 0, v0x56325d640160_0;  alias, 1 drivers
v0x56325d63dda0_0 .net "RE_i", 0 0, L_0x56325d0ae8c0;  1 drivers
v0x56325d63de40_0 .net8 "RE_net", 0 0, RS_0x7f263f8788c8;  2 drivers, strength-aware
v0x56325d63dee0_0 .net "WADDR", 7 0, v0x56325d640810_0;  alias, 1 drivers
L_0x7f263f5b7a38 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f878928 .resolv tri, L_0x7f263f5b7a38, L_0x56325d0ac300;
v0x56325d63df80_0 .net8 "WADDR_net", 7 0, RS_0x7f263f878928;  2 drivers, strength-aware
v0x56325d63e020_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d63e0c0_0 .net "WCLKE", 0 0, v0x56325d6404f0_0;  alias, 1 drivers
v0x56325d63e160_0 .net "WCLKE_i", 0 0, L_0x56325d0ad390;  1 drivers
v0x56325d63e200_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f8789b8;  2 drivers, strength-aware
v0x56325d63e2a0_0 .net "WCLK_i", 0 0, L_0x56325d0acd60;  1 drivers
v0x56325d63e340_0 .net "WDATA", 15 0, v0x56325d640450_0;  alias, 1 drivers
v0x56325d63e3e0_0 .net "WE", 0 0, v0x56325d6404f0_0;  alias, 1 drivers
v0x56325d63e480_0 .net "WE_i", 0 0, L_0x56325d0ad900;  1 drivers
v0x56325d63e520_0 .net8 "WE_net", 0 0, RS_0x7f263f878a78;  2 drivers, strength-aware
v0x56325d63e5c0_0 .var/i "i", 31 0;
v0x56325d63e660 .array "mem", 0 5119, 0 0;
E_0x56325d2d7930 .event posedge, v0x56325d63d940_0;
E_0x56325d2d7970 .event posedge, v0x56325d63e2a0_0;
S_0x56325d63ccc0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d63abf0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d63ccc0
v0x56325d63cef0_0 .var/i "w1", 31 0;
v0x56325d63cf90_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d63cef0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d63cef0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cef0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cef0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cef0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cf90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d63cf90_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cf90_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cf90_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cf90_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d63cef0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d63cef0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cef0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cf90_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d63cf90_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d63cf90_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d63d030 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d63abf0;
 .timescale 0 0;
S_0x56325d63d1c0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d63abf0;
 .timescale 0 0;
v0x56325d63d350_0 .var "addr", 7 0;
v0x56325d63d3f0_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d63e5c0_0, 0, 32;
T_53.137 ;
    %load/vec4 v0x56325d63e5c0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_53.138, 5;
    %load/vec4 v0x56325d63d350_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d63e660, 4;
    %ix/getv/s 4, v0x56325d63e5c0_0;
    %store/vec4 v0x56325d63d3f0_0, 4, 1;
    %load/vec4 v0x56325d63e5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d63e5c0_0, 0, 32;
    %jmp T_53.137;
T_53.138 ;
    %end;
S_0x56325d63d490 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d63abf0;
 .timescale 0 0;
v0x56325d63d620_0 .var "addr", 7 0;
v0x56325d63d6c0_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d63e5c0_0, 0, 32;
T_54.139 ;
    %load/vec4 v0x56325d63e5c0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_54.140, 5;
    %load/vec4 v0x56325d63d6c0_0;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %load/vec4 v0x56325d63d620_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %load/vec4 v0x56325d63e5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d63e5c0_0, 0, 32;
    %jmp T_54.139;
T_54.140 ;
    %end;
S_0x56325d63ec00 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 17 228, 17 228 0, S_0x56325d63a450;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x56325d63ec00
v0x56325d63ee30_0 .var/i "i", 31 0;
v0x56325d63eed0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d63ee30_0, 0, 32;
T_55.141 ;
    %load/vec4 v0x56325d63ee30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_55.142, 5;
    %load/vec4 v0x56325d63eed0_0;
    %load/vec4 v0x56325d63ee30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.143, 8;
    %load/vec4 v0x56325d63ee30_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_55.143 ;
    %load/vec4 v0x56325d63ee30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d63ee30_0, 0, 32;
    %jmp T_55.141;
T_55.142 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_55.145, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_55.145 ;
    %end;
S_0x56325d63ef70 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 17 204, 17 204 0, S_0x56325d63a450;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x56325d63ef70
v0x56325d63f1a0_0 .var/i "i", 31 0;
v0x56325d63f240_0 .var "lpDataWidth", 31 0;
v0x56325d63f2e0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.f_barm_gennum ;
    %load/vec4 v0x56325d63f2e0_0;
    %load/vec4 v0x56325d63f240_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_56.147, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_56.148;
T_56.147 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x56325d63f2e0_0;
    %store/vec4 v0x56325d63f1a0_0, 0, 32;
T_56.149 ;
    %load/vec4 v0x56325d63f240_0;
    %load/vec4 v0x56325d63f1a0_0;
    %cmp/u;
    %jmp/0xz T_56.150, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x56325d63f1a0_0;
    %load/vec4 v0x56325d63f240_0;
    %sub;
    %store/vec4 v0x56325d63f1a0_0, 0, 32;
    %jmp T_56.149;
T_56.150 ;
T_56.148 ;
    %end;
S_0x56325d63f380 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 17 188, 17 188 0, S_0x56325d63a450;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x56325d63f380
v0x56325d63f5b0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.f_get_datawidth ;
    %load/vec4 v0x56325d63f5b0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_57.151, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_57.152, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_57.153, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_57.154, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_57.155, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.151 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.152 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.153 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.154 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.155 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.157 ;
    %pop/vec4 1;
    %end;
S_0x56325d6409f0 .scope module, "DmaDataTransfer" "SyncFifoController" 16 133, 4 21 0, S_0x56325d639b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 32 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x56325d640b80 .param/l "lpBramGenNum" 1 4 117, C4<00000010>;
P_0x56325d640bc0 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x56325d640c00 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x56325d640c40 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x56325d640c80 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000100000>;
P_0x56325d640cc0 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x56325d640d00 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x56325d640d40 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x56325d04e5e0 .functor BUFZ 1, v0x56325d64b560_0, C4<0>, C4<0>, C4<0>;
L_0x56325d04ecb0 .functor BUFZ 1, v0x56325d64b420_0, C4<0>, C4<0>, C4<0>;
L_0x56325d04fa50 .functor BUFZ 1, v0x56325d64b380_0, C4<0>, C4<0>, C4<0>;
L_0x56325d051590 .functor BUFZ 32, L_0x56325d668ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f263f5b7de0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x56325d64aca0_0 .net/2u *"_ivl_5", 7 0, L_0x7f263f5b7de0;  1 drivers
v0x56325d64ad40_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d64ade0_0 .net "iRe", 0 0, v0x56325d64dc80_0;  1 drivers
v0x56325d64ae80_0 .net "iWd", 31 0, v0x56325d64dd20_0;  1 drivers
v0x56325d64af20_0 .net "iWe", 0 0, v0x56325d64ddc0_0;  1 drivers
v0x56325d64afc0_0 .net "inARST", 0 0, v0x56325d6571c0_0;  alias, 1 drivers
v0x56325d64b060_0 .net "oEmp", 0 0, L_0x56325d04fa50;  alias, 1 drivers
v0x56325d64b100_0 .net "oFull", 0 0, L_0x56325d04ecb0;  alias, 1 drivers
v0x56325d64b1a0_0 .net "oRd", 31 0, L_0x56325d051590;  alias, 1 drivers
v0x56325d64b240_0 .net "oRemaingCntAlert", 0 0, L_0x56325d04e5e0;  1 drivers
v0x56325d64b2e0_0 .net "oRvd", 0 0, v0x56325d64b8f0_0;  alias, 1 drivers
v0x56325d64b380_0 .var "qEmp", 0 0;
v0x56325d64b420_0 .var "qFull", 0 0;
v0x56325d64b4c0_0 .var "qRe", 0 0;
v0x56325d64b560_0 .var "qRemaingCntAlert", 0 0;
v0x56325d64b600 .array "qWd", 0 1, 15 0;
v0x56325d64b6a0_0 .var "qWe", 0 0;
v0x56325d64b850_0 .var "rRa", 7 0;
v0x56325d64b8f0_0 .var "rRe", 0 0;
v0x56325d64b990_0 .var "rWa", 7 0;
v0x56325d64ba30_0 .net "wRd", 31 0, L_0x56325d668ab0;  1 drivers
v0x56325d64bad0_0 .net "wWa", 7 0, L_0x56325d668b50;  1 drivers
E_0x56325d28c7b0/0 .event edge, v0x56325d64bad0_0, v0x56325d643f00_0, v0x56325d644e90_0, v0x56325d64af20_0;
E_0x56325d28c7b0/1 .event edge, v0x56325d64b420_0, v0x56325d64ade0_0, v0x56325d64b380_0;
E_0x56325d28c7b0 .event/or E_0x56325d28c7b0/0, E_0x56325d28c7b0/1;
L_0x56325d668ab0 .concat8 [ 16 16 0 0], v0x56325d644b70_0, v0x56325d649080_0;
L_0x56325d668b50 .arith/sum 8, v0x56325d64b990_0, L_0x7f263f5b7de0;
S_0x56325d640e90 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x56325d6409f0;
 .timescale 0 0;
P_0x56325d28d290 .param/l "x" 0 4 123, +C4<00>;
E_0x56325d28dd70 .event edge, v0x56325d64ae80_0;
S_0x56325d641020 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d640e90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d6411b0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d6411f0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x56325d641230 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d641270 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x56325d6456b0_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d645750_0 .net "iRa", 7 0, v0x56325d64b850_0;  1 drivers
v0x56325d6457f0_0 .net "iRe", 0 0, v0x56325d64b4c0_0;  1 drivers
v0x56325d645890_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d645930_0 .net "iWa", 7 0, v0x56325d64b990_0;  1 drivers
v0x56325d64b600_0 .array/port v0x56325d64b600, 0;
v0x56325d6459d0_0 .net "iWd", 15 0, v0x56325d64b600_0;  1 drivers
v0x56325d645a70_0 .net "iWe", 0 0, v0x56325d64b6a0_0;  1 drivers
v0x56325d645b10_0 .net "oRd", 15 0, v0x56325d644b70_0;  1 drivers
S_0x56325d641390 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d641020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x56325d641520 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641560 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6415a0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6415e0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641620 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641660 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6416a0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6416e0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641720 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641760 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6417a0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6417e0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641820 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641860 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6418a0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6418e0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641920 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641960 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6419a0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6419e0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d641a20 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d641a60 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d641aa0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d641ae0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x56325d641b20 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x56325d641b60 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d641ba0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d641be0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d641c20 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d641c60 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x56325d641ca0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d641ce0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x56325d0480e0 .functor BUFZ 1, v0x56325d64b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d04af60 .functor BUFZ 1, v0x56325d64b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d051c60 .functor BUFZ 1, v0x56325d64b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d052a00 .functor BUFZ 8, v0x56325d64b990_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d0537a0 .functor BUFZ 8, v0x56325d64b850_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d054540 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7b58 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f879a38 .resolv tri, L_0x7f263f5b7b58, L_0x56325d04af60;
L_0x56325d0552e0 .functor BUFZ 1, RS_0x7f263f879a38, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7b10 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f879af8 .resolv tri, L_0x7f263f5b7b10, L_0x56325d0480e0;
L_0x56325d0559b0 .functor BUFZ 1, RS_0x7f263f879af8, C4<0>, C4<0>, C4<0>;
L_0x56325d056080 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7ba0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f879948 .resolv tri, L_0x7f263f5b7ba0, L_0x56325d051c60;
L_0x56325d056750 .functor BUFZ 1, RS_0x7f263f879948, C4<0>, C4<0>, C4<0>;
v0x56325d643f00_0 .net "RADDR", 7 0, v0x56325d64b850_0;  alias, 1 drivers
L_0x7f263f5b7c30 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f879798 .resolv tri, L_0x7f263f5b7c30, L_0x56325d0537a0;
v0x56325d643fa0_0 .net8 "RADDR_net", 7 0, RS_0x7f263f879798;  2 drivers, strength-aware
v0x56325d644040_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d6448f0_0 .net "RCLK_i", 0 0, L_0x56325d056080;  1 drivers
v0x56325d644990_0 .net "RDATA", 15 0, v0x56325d644b70_0;  alias, 1 drivers
v0x56325d644a30_0 .var "RDATA_early", 15 0;
v0x56325d644ad0_0 .var "RDATA_late", 15 0;
v0x56325d644b70_0 .var "RDATA_out", 15 0;
v0x56325d644c10_0 .var "RDATA_reg", 15 0;
v0x56325d644cb0_0 .net "RE", 0 0, v0x56325d64b4c0_0;  alias, 1 drivers
v0x56325d644d50_0 .net "RE_i", 0 0, L_0x56325d056750;  1 drivers
v0x56325d644df0_0 .net8 "RE_net", 0 0, RS_0x7f263f879948;  2 drivers, strength-aware
v0x56325d644e90_0 .net "WADDR", 7 0, v0x56325d64b990_0;  alias, 1 drivers
L_0x7f263f5b7be8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f8799a8 .resolv tri, L_0x7f263f5b7be8, L_0x56325d052a00;
v0x56325d644f30_0 .net8 "WADDR_net", 7 0, RS_0x7f263f8799a8;  2 drivers, strength-aware
v0x56325d644fd0_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d645070_0 .net "WCLKE", 0 0, v0x56325d64b6a0_0;  alias, 1 drivers
v0x56325d645110_0 .net "WCLKE_i", 0 0, L_0x56325d0552e0;  1 drivers
v0x56325d6451b0_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f879a38;  2 drivers, strength-aware
v0x56325d645250_0 .net "WCLK_i", 0 0, L_0x56325d054540;  1 drivers
v0x56325d6452f0_0 .net "WDATA", 15 0, v0x56325d64b600_0;  alias, 1 drivers
v0x56325d645390_0 .net "WE", 0 0, v0x56325d64b6a0_0;  alias, 1 drivers
v0x56325d645430_0 .net "WE_i", 0 0, L_0x56325d0559b0;  1 drivers
v0x56325d6454d0_0 .net8 "WE_net", 0 0, RS_0x7f263f879af8;  2 drivers, strength-aware
v0x56325d645570_0 .var/i "i", 31 0;
v0x56325d645610 .array "mem", 0 5119, 0 0;
E_0x56325d24c940 .event posedge, v0x56325d6448f0_0;
E_0x56325d24c980 .event posedge, v0x56325d645250_0;
S_0x56325d643460 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d641390;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d643460
v0x56325d643690_0 .var/i "w1", 31 0;
v0x56325d643730_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d643690_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d643690_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643690_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643690_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643690_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643730_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d643730_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643730_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643730_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643730_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d643690_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d643690_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643690_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643730_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d643730_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d643730_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d6437d0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d641390;
 .timescale 0 0;
S_0x56325d643960 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d641390;
 .timescale 0 0;
v0x56325d643af0_0 .var "addr", 7 0;
v0x56325d643b90_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d645570_0, 0, 32;
T_59.158 ;
    %load/vec4 v0x56325d645570_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_59.159, 5;
    %load/vec4 v0x56325d643af0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d645570_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d645610, 4;
    %ix/getv/s 4, v0x56325d645570_0;
    %store/vec4 v0x56325d643b90_0, 4, 1;
    %load/vec4 v0x56325d645570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d645570_0, 0, 32;
    %jmp T_59.158;
T_59.159 ;
    %end;
S_0x56325d643c30 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d641390;
 .timescale 0 0;
v0x56325d643dc0_0 .var "addr", 7 0;
v0x56325d643e60_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d645570_0, 0, 32;
T_60.160 ;
    %load/vec4 v0x56325d645570_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_60.161, 5;
    %load/vec4 v0x56325d643e60_0;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %load/vec4 v0x56325d643dc0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d645570_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %load/vec4 v0x56325d645570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d645570_0, 0, 32;
    %jmp T_60.160;
T_60.161 ;
    %end;
S_0x56325d645bb0 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x56325d6409f0;
 .timescale 0 0;
P_0x56325d2543e0 .param/l "x" 0 4 123, +C4<01>;
S_0x56325d645d40 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x56325d645bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x56325d645ed0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x56325d645f10 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x56325d645f50 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x56325d645f90 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x56325d649bc0_0 .net "iRCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d649c60_0 .net "iRa", 7 0, v0x56325d64b850_0;  alias, 1 drivers
v0x56325d649d00_0 .net "iRe", 0 0, v0x56325d64b4c0_0;  alias, 1 drivers
v0x56325d649da0_0 .net "iWCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d649e40_0 .net "iWa", 7 0, v0x56325d64b990_0;  alias, 1 drivers
v0x56325d64b600_1 .array/port v0x56325d64b600, 1;
v0x56325d649ee0_0 .net "iWd", 15 0, v0x56325d64b600_1;  1 drivers
v0x56325d649f80_0 .net "iWe", 0 0, v0x56325d64b6a0_0;  alias, 1 drivers
v0x56325d64a020_0 .net "oRd", 15 0, v0x56325d649080_0;  1 drivers
S_0x56325d6460b0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x56325d645d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x56325d646240 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646280 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6462c0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646300 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646340 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646380 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6463c0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646400 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646440 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646480 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6464c0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646500 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646540 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646580 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6465c0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646600 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646640 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646680 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d6466c0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646700 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x56325d646740 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x56325d646780 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x56325d6467c0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x56325d646800 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x56325d646840 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x56325d646880 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x56325d6468c0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x56325d646900 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x56325d646940 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x56325d646980 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x56325d6469c0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x56325d646a00 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x56325d0574f0 .functor BUFZ 1, v0x56325d64b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d058290 .functor BUFZ 1, v0x56325d64b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d058960 .functor BUFZ 1, v0x56325d64b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x56325d059700 .functor BUFZ 8, v0x56325d64b990_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d05a4a0 .functor BUFZ 8, v0x56325d64b850_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56325d05b240 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7cc0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f87a1e8 .resolv tri, L_0x7f263f5b7cc0, L_0x56325d058290;
L_0x56325d04c3d0 .functor BUFZ 1, RS_0x7f263f87a1e8, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7c78 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f87a2a8 .resolv tri, L_0x7f263f5b7c78, L_0x56325d0574f0;
L_0x56325d04caa0 .functor BUFZ 1, RS_0x7f263f87a2a8, C4<0>, C4<0>, C4<0>;
L_0x56325d04d170 .functor BUFZ 1, v0x56325d656830_0, C4<0>, C4<0>, C4<0>;
L_0x7f263f5b7d08 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f87a158 .resolv tri, L_0x7f263f5b7d08, L_0x56325d058960;
L_0x56325d04d840 .functor BUFZ 1, RS_0x7f263f87a158, C4<0>, C4<0>, C4<0>;
v0x56325d648c20_0 .net "RADDR", 7 0, v0x56325d64b850_0;  alias, 1 drivers
L_0x7f263f5b7d98 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f879fd8 .resolv tri, L_0x7f263f5b7d98, L_0x56325d05a4a0;
v0x56325d648cc0_0 .net8 "RADDR_net", 7 0, RS_0x7f263f879fd8;  2 drivers, strength-aware
v0x56325d648d60_0 .net "RCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d648e00_0 .net "RCLK_i", 0 0, L_0x56325d04d170;  1 drivers
v0x56325d648ea0_0 .net "RDATA", 15 0, v0x56325d649080_0;  alias, 1 drivers
v0x56325d648f40_0 .var "RDATA_early", 15 0;
v0x56325d648fe0_0 .var "RDATA_late", 15 0;
v0x56325d649080_0 .var "RDATA_out", 15 0;
v0x56325d649120_0 .var "RDATA_reg", 15 0;
v0x56325d6491c0_0 .net "RE", 0 0, v0x56325d64b4c0_0;  alias, 1 drivers
v0x56325d649260_0 .net "RE_i", 0 0, L_0x56325d04d840;  1 drivers
v0x56325d649300_0 .net8 "RE_net", 0 0, RS_0x7f263f87a158;  2 drivers, strength-aware
v0x56325d6493a0_0 .net "WADDR", 7 0, v0x56325d64b990_0;  alias, 1 drivers
L_0x7f263f5b7d50 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f263f87a188 .resolv tri, L_0x7f263f5b7d50, L_0x56325d059700;
v0x56325d649440_0 .net8 "WADDR_net", 7 0, RS_0x7f263f87a188;  2 drivers, strength-aware
v0x56325d6494e0_0 .net "WCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d649580_0 .net "WCLKE", 0 0, v0x56325d64b6a0_0;  alias, 1 drivers
v0x56325d649620_0 .net "WCLKE_i", 0 0, L_0x56325d04c3d0;  1 drivers
v0x56325d6496c0_0 .net8 "WCLKE_net", 0 0, RS_0x7f263f87a1e8;  2 drivers, strength-aware
v0x56325d649760_0 .net "WCLK_i", 0 0, L_0x56325d05b240;  1 drivers
v0x56325d649800_0 .net "WDATA", 15 0, v0x56325d64b600_1;  alias, 1 drivers
v0x56325d6498a0_0 .net "WE", 0 0, v0x56325d64b6a0_0;  alias, 1 drivers
v0x56325d649940_0 .net "WE_i", 0 0, L_0x56325d04caa0;  1 drivers
v0x56325d6499e0_0 .net8 "WE_net", 0 0, RS_0x7f263f87a2a8;  2 drivers, strength-aware
v0x56325d649a80_0 .var/i "i", 31 0;
v0x56325d649b20 .array "mem", 0 5119, 0 0;
E_0x56325d25a6b0 .event posedge, v0x56325d648e00_0;
E_0x56325d25a6f0 .event posedge, v0x56325d649760_0;
S_0x56325d648180 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x56325d6460b0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x56325d648180
v0x56325d6483b0_0 .var/i "w1", 31 0;
v0x56325d648450_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x56325d6483b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d6483b0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d6483b0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d6483b0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d6483b0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d648450_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d648450_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d648450_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d648450_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d648450_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x56325d6483b0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d6483b0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d6483b0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d648450_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56325d648450_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x56325d648450_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x56325d6484f0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x56325d6460b0;
 .timescale 0 0;
S_0x56325d648680 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x56325d6460b0;
 .timescale 0 0;
v0x56325d648810_0 .var "addr", 7 0;
v0x56325d6488b0_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d649a80_0, 0, 32;
T_62.162 ;
    %load/vec4 v0x56325d649a80_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_62.163, 5;
    %load/vec4 v0x56325d648810_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d649a80_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x56325d649b20, 4;
    %ix/getv/s 4, v0x56325d649a80_0;
    %store/vec4 v0x56325d6488b0_0, 4, 1;
    %load/vec4 v0x56325d649a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d649a80_0, 0, 32;
    %jmp T_62.162;
T_62.163 ;
    %end;
S_0x56325d648950 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x56325d6460b0;
 .timescale 0 0;
v0x56325d648ae0_0 .var "addr", 7 0;
v0x56325d648b80_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d649a80_0, 0, 32;
T_63.164 ;
    %load/vec4 v0x56325d649a80_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_63.165, 5;
    %load/vec4 v0x56325d648b80_0;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %load/vec4 v0x56325d648ae0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x56325d649a80_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %load/vec4 v0x56325d649a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d649a80_0, 0, 32;
    %jmp T_63.164;
T_63.165 ;
    %end;
S_0x56325d64a0c0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x56325d6409f0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x56325d64a0c0
v0x56325d64a2f0_0 .var/i "i", 31 0;
v0x56325d64a390_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d64a2f0_0, 0, 32;
T_64.166 ;
    %load/vec4 v0x56325d64a2f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_64.167, 5;
    %load/vec4 v0x56325d64a390_0;
    %load/vec4 v0x56325d64a2f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.168, 8;
    %load/vec4 v0x56325d64a2f0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_64.168 ;
    %load/vec4 v0x56325d64a2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d64a2f0_0, 0, 32;
    %jmp T_64.166;
T_64.167 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_64.170, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_64.170 ;
    %end;
S_0x56325d64a430 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x56325d6409f0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x56325d64a430
v0x56325d64a660_0 .var/i "i", 31 0;
v0x56325d64a700_0 .var "lpDataWidth", 31 0;
v0x56325d64a7a0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_barm_gennum ;
    %load/vec4 v0x56325d64a7a0_0;
    %load/vec4 v0x56325d64a700_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.172, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_65.173;
T_65.172 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x56325d64a7a0_0;
    %store/vec4 v0x56325d64a660_0, 0, 32;
T_65.174 ;
    %load/vec4 v0x56325d64a700_0;
    %load/vec4 v0x56325d64a660_0;
    %cmp/u;
    %jmp/0xz T_65.175, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x56325d64a660_0;
    %load/vec4 v0x56325d64a700_0;
    %sub;
    %store/vec4 v0x56325d64a660_0, 0, 32;
    %jmp T_65.174;
T_65.175 ;
T_65.173 ;
    %end;
S_0x56325d64a840 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x56325d6409f0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x56325d64a840
v0x56325d64aa70_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_get_datawidth ;
    %load/vec4 v0x56325d64aa70_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_66.176, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_66.177, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_66.178, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_66.179, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_66.180, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.176 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.177 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.178 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.179 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.180 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.182 ;
    %pop/vec4 1;
    %end;
S_0x56325d64ab10 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x56325d6409f0;
 .timescale 0 0;
E_0x56325d277f80 .event "_ivl_0";
S_0x56325d64bb70 .scope module, "UfibBurstCnt" "UfibBurstCnt" 16 159, 18 7 0, S_0x56325d639b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oBurstRun";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCKE";
    .port_info 3 /INPUT 1 "iCLK";
P_0x56325d5afed0 .param/l "pBurstCntBitWidth" 0 18 9, +C4<00000000000000000000000000000111>;
P_0x56325d5aff10 .param/l "pBurstCntNum" 0 18 8, +C4<00000000000000000000000010000000>;
L_0x56325d04a180 .functor BUFZ 1, v0x56325d64c7c0_0, C4<0>, C4<0>, C4<0>;
v0x56325d64c1b0_0 .net "iCKE", 0 0, v0x56325d64da00_0;  1 drivers
v0x56325d64c250_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d64c2f0_0 .net "iRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d64c4a0_0 .net "oBurstRun", 0 0, L_0x56325d04a180;  alias, 1 drivers
v0x56325d64c540_0 .var "qBurstCntCke", 0 0;
v0x56325d64c5e0_0 .var "qBurstRunCke", 0 0;
v0x56325d64c680_0 .var "qBurstWaitCntCke", 0 0;
v0x56325d64c720_0 .var "rBurstCnt", 6 0;
v0x56325d64c7c0_0 .var "rBurstRun", 0 0;
v0x56325d64c860_0 .var "rBurstWaitCnt", 2 0;
E_0x56325d236320 .event edge, v0x56325d64c7c0_0, v0x56325d64c860_0, v0x56325d64c720_0, v0x56325d64c1b0_0;
S_0x56325d64bd00 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 18 61, 18 61 0, S_0x56325d64bb70;
 .timescale 0 0;
v0x56325d64be90_0 .var/i "bitcnt", 31 0;
v0x56325d64bf30_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x56325d64bd00
v0x56325d64c070_0 .var/i "i", 31 0;
v0x56325d64c110_0 .var/i "number", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.UfibBurstCnt.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d64be90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d64c070_0, 0, 32;
T_67.183 ;
    %load/vec4 v0x56325d64c070_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.184, 5;
    %load/vec4 v0x56325d64c110_0;
    %load/vec4 v0x56325d64c070_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.185, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56325d64be90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56325d64be90_0, 0, 32;
T_67.185 ;
    %load/vec4 v0x56325d64c070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d64c070_0, 0, 32;
    %jmp T_67.183;
T_67.184 ;
    %load/vec4 v0x56325d64be90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.187, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d64c070_0, 0, 32;
T_67.189 ;
    %load/vec4 v0x56325d64c070_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.190, 5;
    %load/vec4 v0x56325d64c110_0;
    %load/vec4 v0x56325d64c070_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.191, 8;
    %load/vec4 v0x56325d64c070_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.191 ;
    %load/vec4 v0x56325d64c070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d64c070_0, 0, 32;
    %jmp T_67.189;
T_67.190 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_67.193, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.193 ;
    %jmp T_67.188;
T_67.187 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d64bf30_0, 0, 32;
    %load/vec4 v0x56325d64c110_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_67.195, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_67.196;
T_67.195 ;
T_67.197 ;
    %load/vec4 v0x56325d64c110_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_67.198, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56325d64bf30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56325d64bf30_0, 0, 32;
    %load/vec4 v0x56325d64c110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x56325d64c110_0, 0, 32;
    %jmp T_67.197;
T_67.198 ;
    %load/vec4 v0x56325d64bf30_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.196 ;
T_67.188 ;
    %end;
S_0x56325d64c900 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 16 256, 16 256 0, S_0x56325d639b80;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x56325d64c900
v0x56325d64cb30_0 .var/i "i", 31 0;
v0x56325d64cbd0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d64cb30_0, 0, 32;
T_68.199 ;
    %load/vec4 v0x56325d64cb30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_68.200, 5;
    %load/vec4 v0x56325d64cbd0_0;
    %load/vec4 v0x56325d64cb30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.201, 8;
    %load/vec4 v0x56325d64cb30_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_68.201 ;
    %load/vec4 v0x56325d64cb30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d64cb30_0, 0, 32;
    %jmp T_68.199;
T_68.200 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_68.203, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_68.203 ;
    %end;
S_0x56325d650590 .scope module, "UFIB" "UFIB" 2 186, 19 21 0, S_0x56325d474a10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiRd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiRd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /OUTPUT 16 "oSUfiWd";
    .port_info 5 /OUTPUT 32 "oSUfiAdrs";
    .port_info 6 /INPUT 1 "iSUfiRdy";
    .port_info 7 /INPUT 32 "iMUfiWd";
    .port_info 8 /INPUT 64 "iMUfiAdrs";
    .port_info 9 /OUTPUT 2 "oMUfiRdy";
    .port_info 10 /INPUT 1 "iRST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x56325d650720 .param/l "lpBlockConnectNum" 1 19 102, C4<1>;
P_0x56325d650760 .param/l "pBlockAdrsWidth" 0 19 24, +C4<00000000000000000000000000000001>;
P_0x56325d6507a0 .param/l "pBlockConnectNum" 0 19 23, +C4<00000000000000000000000000000010>;
P_0x56325d6507e0 .param/l "pMUfiAdrsWidth" 0 19 29, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x56325d650820 .param/l "pMUfiDqWidth" 0 19 28, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x56325d650860 .param/l "pUfiAdrsBusWidth" 0 19 26, +C4<00000000000000000000000000100000>;
P_0x56325d6508a0 .param/l "pUfiDqBusWidth" 0 19 25, +C4<00000000000000000000000000010000>;
L_0x56325d10aec0 .functor BUFZ 16, L_0x56325cf4b7b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56325d113a20 .functor BUFZ 32, L_0x56325d66a1b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56325d112650 .functor BUFZ 16, v0x56325d651ec0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56325d6512e0_0 .net "iCLK", 0 0, v0x56325d656830_0;  alias, 1 drivers
v0x56325d651380_0 .net "iMUfiAdrs", 63 0, v0x56325d6536d0_0;  1 drivers
v0x56325d651420_0 .net "iMUfiWd", 31 0, v0x56325d653770_0;  1 drivers
v0x56325d6514c0_0 .net "iRST", 0 0, v0x56325d656ae0_0;  alias, 1 drivers
v0x56325d651560_0 .net "iSUfiAdrs", 31 0, L_0x56325d66a1b0;  alias, 1 drivers
v0x56325d651600_0 .net "iSUfiRd", 15 0, L_0x56325cf4b7b0;  alias, 1 drivers
v0x56325d6516a0_0 .net "iSUfiRdy", 0 0, L_0x56325d66a830;  alias, 1 drivers
v0x56325d651740_0 .net "oMUfiAdrs", 31 0, L_0x56325d113a20;  alias, 1 drivers
v0x56325d6517e0_0 .net "oMUfiRd", 15 0, L_0x56325d10aec0;  alias, 1 drivers
v0x56325d651880_0 .net "oMUfiRdy", 1 0, v0x56325d651c40_0;  alias, 1 drivers
v0x56325d651920_0 .net "oSUfiAdrs", 31 0, v0x56325d651e20_0;  alias, 1 drivers
v0x56325d6519c0_0 .net "oSUfiWd", 15 0, L_0x56325d112650;  alias, 1 drivers
v0x56325d651a60_0 .var "qBlockSelectCke", 0 0;
v0x56325d651b00_0 .var "qBlockSelectRst", 0 0;
v0x56325d651ba0_0 .var "qLatencyRst", 0 0;
v0x56325d651c40_0 .var "qMUfiRdy", 1 0;
v0x56325d651ce0_0 .var "rBlockSelect", 0 0;
v0x56325d651d80_0 .var "rLatencyCnt", 2 0;
v0x56325d651e20_0 .var "rMUfiAdrs", 31 0;
v0x56325d651ec0_0 .var "rMUfiWd", 15 0;
v0x56325d651f60 .array "wBlockId", 0 1;
v0x56325d651f60_0 .net v0x56325d651f60 0, 0 0, L_0x56325d657440; 1 drivers
v0x56325d651f60_1 .net v0x56325d651f60 1, 0 0, L_0x56325d657760; 1 drivers
v0x56325d652000_0 .net "wEnableBit", 1 0, L_0x56325d657800;  1 drivers
v0x56325d6520a0 .array "wMUfiAdrs", 0 1;
v0x56325d6520a0_0 .net v0x56325d6520a0 0, 31 0, L_0x56325d657300; 1 drivers
v0x56325d6520a0_1 .net v0x56325d6520a0 1, 31 0, L_0x56325d657620; 1 drivers
v0x56325d652140 .array "wMUfiWd", 0 1;
v0x56325d652140_0 .net v0x56325d652140 0, 15 0, L_0x56325d657260; 1 drivers
v0x56325d652140_1 .net v0x56325d652140 1, 15 0, L_0x56325d657580; 1 drivers
E_0x56325d220e70 .event edge, v0x56325ce9ea10_0, v0x56325d651ce0_0, v0x56325d652000_0, v0x56325d651d80_0;
L_0x56325d657260 .part v0x56325d653770_0, 0, 16;
L_0x56325d657300 .part v0x56325d6536d0_0, 0, 32;
L_0x56325d657580 .part v0x56325d653770_0, 16, 16;
L_0x56325d657620 .part v0x56325d6536d0_0, 32, 32;
L_0x56325d657800 .concat8 [ 1 1 0 0], L_0x56325d6574e0, L_0x56325d6578a0;
S_0x56325d650a20 .scope generate, "genblk1[0]" "genblk1[0]" 19 88, 19 88 0, S_0x56325d650590;
 .timescale 0 0;
P_0x56325d1addb0 .param/l "x" 0 19 88, +C4<00>;
v0x56325d650bb0_0 .net *"_ivl_12", 0 0, L_0x56325d6574e0;  1 drivers
v0x56325d650c50_0 .net *"_ivl_7", 3 0, L_0x56325d6573a0;  1 drivers
L_0x56325d6573a0 .part L_0x56325d657300, 25, 4;
L_0x56325d657440 .part L_0x56325d6573a0, 0, 1;
L_0x56325d6574e0 .part L_0x56325d657300, 31, 1;
S_0x56325d650cf0 .scope generate, "genblk1[1]" "genblk1[1]" 19 88, 19 88 0, S_0x56325d650590;
 .timescale 0 0;
P_0x56325d1850c0 .param/l "x" 0 19 88, +C4<01>;
v0x56325d650e80_0 .net *"_ivl_12", 0 0, L_0x56325d6578a0;  1 drivers
v0x56325d650f20_0 .net *"_ivl_7", 3 0, L_0x56325d6576c0;  1 drivers
L_0x56325d6576c0 .part L_0x56325d657620, 25, 4;
L_0x56325d657760 .part L_0x56325d6576c0, 0, 1;
L_0x56325d6578a0 .part L_0x56325d657620, 31, 1;
S_0x56325d650fc0 .scope generate, "genblk2[0]" "genblk2[0]" 19 112, 19 112 0, S_0x56325d650590;
 .timescale 0 0;
P_0x56325d185220 .param/l "x" 0 19 112, +C4<00>;
E_0x56325d184dc0 .event edge, v0x56325d6341a0_0, v0x56325d651ce0_0, v0x56325d651d80_0;
S_0x56325d651150 .scope generate, "genblk2[1]" "genblk2[1]" 19 112, 19 112 0, S_0x56325d650590;
 .timescale 0 0;
P_0x56325d192520 .param/l "x" 0 19 112, +C4<01>;
S_0x56325d6521e0 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 2 422, 2 422 0, S_0x56325d474a10;
 .timescale -9 -12;
v0x56325d652370_0 .var/i "bitcnt", 31 0;
v0x56325d652410_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x56325d6521e0
v0x56325d652550_0 .var/i "i", 31 0;
v0x56325d6525f0_0 .var/i "number", 31 0;
TD_UFIB_tb.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652550_0, 0, 32;
T_69.205 ;
    %load/vec4 v0x56325d652550_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_69.206, 5;
    %load/vec4 v0x56325d6525f0_0;
    %load/vec4 v0x56325d652550_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.207, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56325d652370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56325d652370_0, 0, 32;
T_69.207 ;
    %load/vec4 v0x56325d652550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d652550_0, 0, 32;
    %jmp T_69.205;
T_69.206 ;
    %load/vec4 v0x56325d652370_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_69.209, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652550_0, 0, 32;
T_69.211 ;
    %load/vec4 v0x56325d652550_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_69.212, 5;
    %load/vec4 v0x56325d6525f0_0;
    %load/vec4 v0x56325d652550_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.213, 8;
    %load/vec4 v0x56325d652550_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_69.213 ;
    %load/vec4 v0x56325d652550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d652550_0, 0, 32;
    %jmp T_69.211;
T_69.212 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_69.215, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_69.215 ;
    %jmp T_69.210;
T_69.209 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652410_0, 0, 32;
    %load/vec4 v0x56325d6525f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.217, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_69.218;
T_69.217 ;
T_69.219 ;
    %load/vec4 v0x56325d6525f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_69.220, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56325d652410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56325d652410_0, 0, 32;
    %load/vec4 v0x56325d6525f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x56325d6525f0_0, 0, 32;
    %jmp T_69.219;
T_69.220 ;
    %load/vec4 v0x56325d652410_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_69.218 ;
T_69.210 ;
    %end;
S_0x56325d652690 .scope generate, "genblk1[0]" "genblk1[0]" 2 200, 2 200 0, S_0x56325d474a10;
 .timescale -9 -12;
P_0x56325d152230 .param/l "x" 0 2 200, +C4<00>;
E_0x56325d1516f0 .event edge, v0x56325cf7dfc0_0, v0x56325d64d960_0, v0x56325cf79180_0, v0x56325d64d8c0_0;
S_0x56325d652820 .scope generate, "genblk1[1]" "genblk1[1]" 2 200, 2 200 0, S_0x56325d474a10;
 .timescale -9 -12;
P_0x56325d14eb70 .param/l "x" 0 2 200, +C4<01>;
S_0x56325d6529b0 .scope task, "mcb_flash_run" "mcb_flash_run" 2 122, 2 122 0, S_0x56325d474a10;
 .timescale -9 -12;
v0x56325d652b40_0 .var/i "i", 31 0;
TD_UFIB_tb.mcb_flash_run ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652b40_0, 0, 32;
T_70.221 ;
    %load/vec4 v0x56325d652b40_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_70.222, 5;
    %load/vec4 v0x56325d652b40_0;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1074069504, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %load/vec4 v0x56325d652b40_0;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 327744, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325d653270_0, 0, 32;
    %pushi/vec4 327744, 0, 32;
    %store/vec4 v0x56325d6531d0_0, 0, 32;
    %fork TD_UFIB_tb.wait_flag, S_0x56325d653040;
    %join;
    %load/vec4 v0x56325d652b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d652b40_0, 0, 32;
    %jmp T_70.221;
T_70.222 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %vpi_call 2 136 "$display", "mcb_flash_run ok" {0 0 0};
    %end;
S_0x56325d652be0 .scope task, "reset_init" "reset_init" 2 45, 2 45 0, S_0x56325d474a10;
 .timescale -9 -12;
TD_UFIB_tb.reset_init ;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56325d656ae0_0, 0, 1;
    %load/vec4 v0x56325d656ae0_0;
    %inv;
    %store/vec4 v0x56325d6571c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56325d6561f0_0, 0, 1;
    %load/vec4 v0x56325d6561f0_0;
    %inv;
    %store/vec4 v0x56325d657120_0, 0, 1;
    %delay 40000, 0;
    %end;
S_0x56325d652d70 .scope task, "usi_csr_setting" "usi_csr_setting" 2 95, 2 95 0, S_0x56325d474a10;
 .timescale -9 -12;
v0x56325d652f00_0 .var "adrs", 31 0;
v0x56325d652fa0_0 .var "wd", 31 0;
TD_UFIB_tb.usi_csr_setting ;
    %load/vec4 v0x56325d652fa0_0;
    %store/vec4 v0x56325d655aa0_0, 0, 32;
    %load/vec4 v0x56325d652f00_0;
    %store/vec4 v0x56325d655a00_0, 0, 32;
    %delay 4000, 0;
    %end;
S_0x56325d653040 .scope task, "wait_flag" "wait_flag" 2 107, 2 107 0, S_0x56325d474a10;
 .timescale -9 -12;
v0x56325d6531d0_0 .var "adrs", 31 0;
v0x56325d653270_0 .var "flag", 31 0;
TD_UFIB_tb.wait_flag ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %load/vec4 v0x56325d6531d0_0;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
T_73.223 ;
    %load/vec4 v0x56325d656f40_0;
    %load/vec4 v0x56325d653270_0;
    %and;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_73.224, 8;
    %delay 4000, 0;
    %jmp T_73.223;
T_73.224 ;
    %end;
    .scope S_0x56325d652690;
T_74 ;
    %wait E_0x56325d1516f0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d656510, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d653770_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d656470, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d6536d0_0, 4, 5;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x56325d652820;
T_75 ;
    %wait E_0x56325d1516f0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d656510, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d653770_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d656470, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d6536d0_0, 4, 5;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x56325d650fc0;
T_76 ;
    %wait E_0x56325d184dc0;
    %load/vec4 v0x56325d6516a0_0;
    %load/vec4 v0x56325d651ce0_0;
    %pad/u 3;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d651d80_0;
    %cmpi/u 3, 0, 3;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d651c40_0, 4, 5;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x56325d651150;
T_77 ;
    %wait E_0x56325d184dc0;
    %load/vec4 v0x56325d6516a0_0;
    %load/vec4 v0x56325d651ce0_0;
    %pad/u 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d651d80_0;
    %cmpi/u 3, 0, 3;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d651c40_0, 4, 5;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x56325d650590;
T_78 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d651ce0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x56325d652140, 4;
    %assign/vec4 v0x56325d651ec0_0, 0;
    %load/vec4 v0x56325d6514c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56325d651e20_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x56325d651ce0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x56325d6520a0, 4;
    %assign/vec4 v0x56325d651e20_0, 0;
T_78.1 ;
    %load/vec4 v0x56325d651b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d651ce0_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x56325d651a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x56325d651ce0_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x56325d651ce0_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v0x56325d651ce0_0;
    %assign/vec4 v0x56325d651ce0_0, 0;
T_78.5 ;
T_78.3 ;
    %load/vec4 v0x56325d651ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56325d651d80_0, 0;
    %jmp T_78.7;
T_78.6 ;
    %load/vec4 v0x56325d651d80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56325d651d80_0, 0;
T_78.7 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x56325d650590;
T_79 ;
    %wait E_0x56325d220e70;
    %load/vec4 v0x56325d6514c0_0;
    %load/vec4 v0x56325d651ce0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x56325d651b00_0, 0;
    %load/vec4 v0x56325d652000_0;
    %load/vec4 v0x56325d651ce0_0;
    %part/u 1;
    %inv;
    %load/vec4 v0x56325d651d80_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d651a60_0, 0;
    %load/vec4 v0x56325d652000_0;
    %load/vec4 v0x56325d651ce0_0;
    %part/u 1;
    %load/vec4 v0x56325d6514c0_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x56325d651ba0_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x56325d4fd400;
T_80 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325ce9ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56325d1a6ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56325cf071b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325ceef070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325cf9d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325cf06ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56325d2e0e00_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x56325cedb360_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.2, 8;
    %load/vec4 v0x56325cf39ec0_0;
    %parti/s 16, 0, 2;
    %jmp/1 T_80.3, 8;
T_80.2 ; End of true expr.
    %load/vec4 v0x56325d1a6ad0_0;
    %jmp/0 T_80.3, 8;
 ; End of false expr.
    %blend;
T_80.3;
    %assign/vec4 v0x56325d1a6ad0_0, 0;
    %load/vec4 v0x56325ced43c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.4, 8;
    %load/vec4 v0x56325cf39ec0_0;
    %jmp/1 T_80.5, 8;
T_80.4 ; End of true expr.
    %load/vec4 v0x56325cf071b0_0;
    %jmp/0 T_80.5, 8;
 ; End of false expr.
    %blend;
T_80.5;
    %assign/vec4 v0x56325cf071b0_0, 0;
    %load/vec4 v0x56325ced3dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.6, 8;
    %load/vec4 v0x56325cf39ec0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_80.7, 8;
T_80.6 ; End of true expr.
    %load/vec4 v0x56325ceef070_0;
    %jmp/0 T_80.7, 8;
 ; End of false expr.
    %blend;
T_80.7;
    %assign/vec4 v0x56325ceef070_0, 0;
    %load/vec4 v0x56325cfd06e0_0;
    %assign/vec4 v0x56325cf9d140_0, 0;
    %load/vec4 v0x56325cfcb9a0_0;
    %assign/vec4 v0x56325cf06ba0_0, 0;
    %load/vec4 v0x56325cfc19e0_0;
    %assign/vec4 v0x56325d2e0e00_0, 0;
    %load/vec4 v0x56325cea8620_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_80.9, 8;
T_80.8 ; End of true expr.
    %load/vec4 v0x56325cec76f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.10, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.11, 9;
T_80.10 ; End of true expr.
    %load/vec4 v0x56325d2e3800_0;
    %jmp/0 T_80.11, 9;
 ; End of false expr.
    %blend;
T_80.11;
    %jmp/0 T_80.9, 8;
 ; End of false expr.
    %blend;
T_80.9;
    %assign/vec4 v0x56325d2e3800_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x56325d4fd400;
T_81 ;
    %wait E_0x56325cf31860;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65536, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325cedb360_0, 0;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65540, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325ced43c0_0, 0;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65544, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325ced3dc0_0, 0;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65548, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325ced6110_0, 0;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325cec76f0_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x56325d4fd400;
T_82 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325cf3a340_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %load/vec4 v0x56325cf39ec0_0;
    %assign/vec4 v0x56325d1ad350_0, 0;
    %jmp T_82.7;
T_82.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56325d1a6ad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d1ad350_0, 0;
    %jmp T_82.7;
T_82.1 ;
    %load/vec4 v0x56325cf071b0_0;
    %assign/vec4 v0x56325d1ad350_0, 0;
    %jmp T_82.7;
T_82.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56325ceef070_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d1ad350_0, 0;
    %jmp T_82.7;
T_82.3 ;
    %pushi/vec4 0, 0, 24;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x56325cf06ba0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x56325cf9d140_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d1ad350_0, 0;
    %jmp T_82.7;
T_82.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56325d2e0e00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d1ad350_0, 0;
    %jmp T_82.7;
T_82.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56325d2e3800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d1ad350_0, 0;
    %jmp T_82.7;
T_82.7 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0x56325d4fd010;
T_83 ;
    %wait E_0x56325cf3c090;
    %jmp T_83;
    .thread T_83;
    .scope S_0x56325d541b10;
T_84 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325d468740_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325d592560_0, 0, 8;
    %end;
    .thread T_84;
    .scope S_0x56325d541b10;
T_85 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x56325d4eea90_0, 0, 32;
    %store/vec4 v0x56325d495890_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d541e00;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62a690, P_0x56325d62a850 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_85.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d5fbf90_0, 0, 32;
T_85.2 ;
    %load/vec4 v0x56325d5fbf90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_85.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5fbf90_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d5fbf90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d01cd10, 4, 0;
    %load/vec4 v0x56325d5fbf90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d5fbf90_0, 0, 32;
    %jmp T_85.2;
T_85.3 ;
    %end;
    .thread T_85;
    .scope S_0x56325d541b10;
T_86 ;
    %wait E_0x56325d45e080;
    %load/vec4 v0x56325d4ef390_0;
    %load/vec4 v0x56325d4598c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d4f3f50_0;
    %store/vec4 v0x56325d560ae0_0, 0, 9;
    %load/vec4 v0x56325d0221c0_0;
    %store/vec4 v0x56325d4ef020_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d462f00;
    %join;
    %delay 0, 0;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x56325d541b10;
T_87 ;
    %wait E_0x56325d45e560;
    %load/vec4 v0x56325d54b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x56325d5628e0_0;
    %store/vec4 v0x56325cf78e30_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d4627d0;
    %join;
    %load/vec4 v0x56325d5f9260_0;
    %store/vec4 v0x56325d4e9ae0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d5628e0_0;
    %store/vec4 v0x56325cf78e30_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d4627d0;
    %join;
    %load/vec4 v0x56325d5f9260_0;
    %store/vec4 v0x56325d4edb30_0, 0, 8;
    %load/vec4 v0x56325d4e9ae0_0;
    %store/vec4 v0x56325d468740_0, 0, 8;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x56325d541470;
T_88 ;
    %wait E_0x56325d45d5c0;
    %load/vec4 v0x56325cf96350_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d465b60, 0, 4;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x56325d531fd0;
T_89 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325cea8030_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325ce8f5d0_0, 0, 8;
    %end;
    .thread T_89;
    .scope S_0x56325d531fd0;
T_90 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x56325d1bed20_0, 0, 32;
    %store/vec4 v0x56325d1beeb0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d5323c0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62aea0, P_0x56325d62b060 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_90.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325cfb2e00_0, 0, 32;
T_90.2 ;
    %load/vec4 v0x56325cfb2e00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_90.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cfb2e00_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325cfb2e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cf2d6b0, 4, 0;
    %load/vec4 v0x56325cfb2e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325cfb2e00_0, 0, 32;
    %jmp T_90.2;
T_90.3 ;
    %end;
    .thread T_90;
    .scope S_0x56325d531fd0;
T_91 ;
    %wait E_0x56325d460f40;
    %load/vec4 v0x56325cf3a060_0;
    %load/vec4 v0x56325cfb30e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d027cb0_0;
    %store/vec4 v0x56325cfbcd00_0, 0, 9;
    %load/vec4 v0x56325cf2d240_0;
    %store/vec4 v0x56325cfd04a0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d532fc0;
    %join;
    %delay 0, 0;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x56325d531fd0;
T_92 ;
    %wait E_0x56325cfdb950;
    %load/vec4 v0x56325ce3d400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x56325ce8f450_0;
    %store/vec4 v0x56325d1beba0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d532ba0;
    %join;
    %load/vec4 v0x56325cfbcaa0_0;
    %store/vec4 v0x56325cea8490_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325ce8f450_0;
    %store/vec4 v0x56325d1beba0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d532ba0;
    %join;
    %load/vec4 v0x56325cfbcaa0_0;
    %store/vec4 v0x56325cea8310_0, 0, 8;
    %load/vec4 v0x56325cea8490_0;
    %store/vec4 v0x56325cea8030_0, 0, 8;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x56325d541120;
T_93 ;
    %wait E_0x56325d45d5c0;
    %load/vec4 v0x56325cf96350_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d465b60, 0, 4;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x56325d51e040;
T_94 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325cec7d10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325ceeeee0_0, 0, 8;
    %end;
    .thread T_94;
    .scope S_0x56325d51e040;
T_95 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x56325cec7e90_0, 0, 32;
    %store/vec4 v0x56325cec8010_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d51e430;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62b6b0, P_0x56325d62b870 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_95.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d23c2e0_0, 0, 32;
T_95.2 ;
    %load/vec4 v0x56325d23c2e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_95.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d23c2e0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d23c2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d2bbdf0, 4, 0;
    %load/vec4 v0x56325d23c2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d23c2e0_0, 0, 32;
    %jmp T_95.2;
T_95.3 ;
    %end;
    .thread T_95;
    .scope S_0x56325d51e040;
T_96 ;
    %wait E_0x56325d612750;
    %load/vec4 v0x56325d23c460_0;
    %load/vec4 v0x56325cf9b640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325ceef680_0;
    %store/vec4 v0x56325ced3f60_0, 0, 9;
    %load/vec4 v0x56325d23c8e0_0;
    %store/vec4 v0x56325ced3c30_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d52cdc0;
    %join;
    %delay 0, 0;
T_96.0 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x56325d51e040;
T_97 ;
    %wait E_0x56325d6126d0;
    %load/vec4 v0x56325ceb2ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0x56325cf07020_0;
    %store/vec4 v0x56325cec73e0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d51ec40;
    %join;
    %load/vec4 v0x56325ced4240_0;
    %store/vec4 v0x56325cecd410_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325cf07020_0;
    %store/vec4 v0x56325cec73e0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d51ec40;
    %join;
    %load/vec4 v0x56325ced4240_0;
    %store/vec4 v0x56325cec7570_0, 0, 8;
    %load/vec4 v0x56325cecd410_0;
    %store/vec4 v0x56325cec7d10_0, 0, 8;
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x56325d5333b0;
T_98 ;
    %wait E_0x56325d45d5c0;
    %load/vec4 v0x56325cf96350_0;
    %parti/s 8, 16, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d465b60, 0, 4;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x56325d51dc50;
T_99 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325d2336d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325d2333d0_0, 0, 8;
    %end;
    .thread T_99;
    .scope S_0x56325d51dc50;
T_100 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x56325d2324d0_0, 0, 32;
    %store/vec4 v0x56325d232650_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d50cf20;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62bec0, P_0x56325d62c080 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_100.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d21e590_0, 0, 32;
T_100.2 ;
    %load/vec4 v0x56325d21e590_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_100.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d21e590_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d21e590_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d184360, 4, 0;
    %load/vec4 v0x56325d21e590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d21e590_0, 0, 32;
    %jmp T_100.2;
T_100.3 ;
    %end;
    .thread T_100;
    .scope S_0x56325d51dc50;
T_101 ;
    %wait E_0x56325d029500;
    %load/vec4 v0x56325d21ea10_0;
    %load/vec4 v0x56325d21e710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d2339d0_0;
    %store/vec4 v0x56325d244cd0_0, 0, 9;
    %load/vec4 v0x56325d21eb90_0;
    %store/vec4 v0x56325d244e30_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d51cde0;
    %join;
    %delay 0, 0;
T_101.0 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x56325d51dc50;
T_102 ;
    %wait E_0x56325d0294c0;
    %load/vec4 v0x56325d226fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x56325d233250_0;
    %store/vec4 v0x56325d278100_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d51ca60;
    %join;
    %load/vec4 v0x56325d244770_0;
    %store/vec4 v0x56325d2327d0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d233250_0;
    %store/vec4 v0x56325d278100_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d51ca60;
    %join;
    %load/vec4 v0x56325d244770_0;
    %store/vec4 v0x56325d232950_0, 0, 8;
    %load/vec4 v0x56325d2327d0_0;
    %store/vec4 v0x56325d2336d0_0, 0, 8;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x56325d5311d0;
T_103 ;
    %wait E_0x56325d45d5c0;
    %load/vec4 v0x56325cf96350_0;
    %parti/s 8, 24, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d465b60, 0, 4;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x56325d51d860;
T_104 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325d1698f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325d1a4070_0, 0, 8;
    %end;
    .thread T_104;
    .scope S_0x56325d51d860;
T_105 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x56325d157950_0, 0, 32;
    %store/vec4 v0x56325d1561c0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d50cbd0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62c6d0, P_0x56325d62c890 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_105.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d139060_0, 0, 32;
T_105.2 ;
    %load/vec4 v0x56325d139060_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_105.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d139060_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d139060_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d129c50, 4, 0;
    %load/vec4 v0x56325d139060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d139060_0, 0, 32;
    %jmp T_105.2;
T_105.3 ;
    %end;
    .thread T_105;
    .scope S_0x56325d51d860;
T_106 ;
    %wait E_0x56325d2fb5b0;
    %load/vec4 v0x56325d144910_0;
    %load/vec4 v0x56325d137ce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d1383c0_0;
    %store/vec4 v0x56325d150300_0, 0, 9;
    %load/vec4 v0x56325d12d910_0;
    %store/vec4 v0x56325d14fac0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d4fe3f0;
    %join;
    %delay 0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x56325d51d860;
T_107 ;
    %wait E_0x56325d2fb570;
    %load/vec4 v0x56325d137fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v0x56325d175520_0;
    %store/vec4 v0x56325d1564c0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d4fe000;
    %join;
    %load/vec4 v0x56325d150040_0;
    %store/vec4 v0x56325d16b7c0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d175520_0;
    %store/vec4 v0x56325d1564c0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d4fe000;
    %join;
    %load/vec4 v0x56325d150040_0;
    %store/vec4 v0x56325d16b660_0, 0, 8;
    %load/vec4 v0x56325d16b7c0_0;
    %store/vec4 v0x56325d1698f0_0, 0, 8;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x56325d51d160;
T_108 ;
    %wait E_0x56325d45d5c0;
    %load/vec4 v0x56325cf96350_0;
    %parti/s 8, 32, 7;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d465b60, 0, 4;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x56325d50c4f0;
T_109 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325d0f8750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56325d0d5660_0, 0, 8;
    %end;
    .thread T_109;
    .scope S_0x56325d50c4f0;
T_110 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x56325d0fb440_0, 0, 32;
    %store/vec4 v0x56325d0fc410_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d50c8c0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62cee0, P_0x56325d62d0a0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_110.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d09f6f0_0, 0, 32;
T_110.2 ;
    %load/vec4 v0x56325d09f6f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_110.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d09f6f0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d09f6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d049880, 4, 0;
    %load/vec4 v0x56325d09f6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d09f6f0_0, 0, 32;
    %jmp T_110.2;
T_110.3 ;
    %end;
    .thread T_110;
    .scope S_0x56325d50c4f0;
T_111 ;
    %wait E_0x56325d5f50c0;
    %load/vec4 v0x56325d09f390_0;
    %load/vec4 v0x56325d09e970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d0e37f0_0;
    %store/vec4 v0x56325d114c90_0, 0, 9;
    %load/vec4 v0x56325d09fab0_0;
    %store/vec4 v0x56325d115110_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d4fc210;
    %join;
    %delay 0, 0;
T_111.0 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x56325d50c4f0;
T_112 ;
    %wait E_0x56325d517be0;
    %load/vec4 v0x56325d09e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x56325d0d50e0_0;
    %store/vec4 v0x56325d1138a0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d4f7c70;
    %join;
    %load/vec4 v0x56325d111cd0_0;
    %store/vec4 v0x56325d0d57c0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d0d50e0_0;
    %store/vec4 v0x56325d1138a0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d4f7c70;
    %join;
    %load/vec4 v0x56325d111cd0_0;
    %store/vec4 v0x56325d0f82e0_0, 0, 8;
    %load/vec4 v0x56325d0d57c0_0;
    %store/vec4 v0x56325d0f8750_0, 0, 8;
T_112.0 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x56325d50d270;
T_113 ;
    %wait E_0x56325d45d5c0;
    %load/vec4 v0x56325cf96350_0;
    %parti/s 8, 40, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d465b60, 0, 4;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x56325d460a50;
T_114 ;
    %wait E_0x56325d45eee0;
    %load/vec4 v0x56325d4a8a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56325d20b400_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x56325d494bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x56325cfebfe0_0;
    %assign/vec4 v0x56325d20b400_0, 0;
    %jmp T_114.3;
T_114.2 ;
    %load/vec4 v0x56325d20b400_0;
    %assign/vec4 v0x56325d20b400_0, 0;
T_114.3 ;
T_114.1 ;
    %load/vec4 v0x56325d4a8a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56325d023ec0_0, 0;
    %jmp T_114.5;
T_114.4 ;
    %load/vec4 v0x56325d462280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.6, 8;
    %load/vec4 v0x56325d023ec0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x56325d023ec0_0, 0;
    %jmp T_114.7;
T_114.6 ;
    %load/vec4 v0x56325d023ec0_0;
    %assign/vec4 v0x56325d023ec0_0, 0;
T_114.7 ;
T_114.5 ;
    %load/vec4 v0x56325d4a8a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d01e970_0, 0;
    %jmp T_114.9;
T_114.8 ;
    %load/vec4 v0x56325d462280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d01e970_0, 0;
    %jmp T_114.11;
T_114.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d01e970_0, 0;
T_114.11 ;
T_114.9 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x56325d460a50;
T_115 ;
    %wait E_0x56325ce60b10;
    %load/vec4 v0x56325cfebfe0_0;
    %load/vec4 v0x56325d023ec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d6137b0_0, 0;
    %load/vec4 v0x56325d20b400_0;
    %load/vec4 v0x56325d023ec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325cf4ba00_0, 0;
    %load/vec4 v0x56325d4bc8b0_0;
    %load/vec4 v0x56325d6137b0_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d494bc0_0, 0;
    %load/vec4 v0x56325cf4aab0_0;
    %load/vec4 v0x56325cf4ba00_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d462280_0, 0;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x56325d460a50;
T_116 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x56325d080a10 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x56325d0809d0 {0 0 0};
    %end;
    .thread T_116;
    .scope S_0x56325d365c60;
T_117 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d12c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56325d5ab280_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x56325d5f51a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x56325d3cbff0_0;
    %load/vec4 v0x56325d495ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d5ab280_0, 0;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v0x56325d5ab280_0;
    %assign/vec4 v0x56325d5ab280_0, 0;
T_117.3 ;
T_117.1 ;
    %load/vec4 v0x56325d12c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56325d564550_0, 0;
    %jmp T_117.5;
T_117.4 ;
    %load/vec4 v0x56325d5f5540_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.6, 8;
    %load/vec4 v0x56325d3cbff0_0;
    %load/vec4 v0x56325d495ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d564550_0, 0;
    %jmp T_117.7;
T_117.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56325d564550_0, 0;
T_117.7 ;
T_117.5 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x56325d365c60;
T_118 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d12c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d57d7f0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x56325d4efd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d57d7f0_0, 0;
    %jmp T_118.3;
T_118.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d57d7f0_0, 0;
T_118.3 ;
T_118.1 ;
    %load/vec4 v0x56325d12c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d57d8b0_0, 0;
    %jmp T_118.5;
T_118.4 ;
    %load/vec4 v0x56325d45e9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d57d8b0_0, 0;
    %jmp T_118.7;
T_118.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d57d8b0_0, 0;
T_118.7 ;
T_118.5 ;
    %load/vec4 v0x56325d5ab320_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x56325d1a3d90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d5ab320_0, 0;
    %jmp T_118;
    .thread T_118;
    .scope S_0x56325d365c60;
T_119 ;
    %wait E_0x56325cf76950;
    %load/vec4 v0x56325d4efc60_0;
    %load/vec4 v0x56325d554670_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d555090_0, 0;
    %load/vec4 v0x56325d45e260_0;
    %inv;
    %load/vec4 v0x56325d4efd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d57d7f0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d555130_0, 0;
    %load/vec4 v0x56325d1a3d90_0;
    %load/vec4 v0x56325d45e1c0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d57d8b0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d45eaa0_0, 0;
    %load/vec4 v0x56325d45e260_0;
    %assign/vec4 v0x56325cf5df20_0, 0;
    %load/vec4 v0x56325d45e1c0_0;
    %assign/vec4 v0x56325cf5de80_0, 0;
    %load/vec4 v0x56325d5ab320_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d45e9e0_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x56325d365c60;
T_120 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56325d5c40f0_0, 0;
    %end;
    .thread T_120;
    .scope S_0x56325d365c60;
T_121 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325cf5e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x56325d18f500_0;
    %assign/vec4 v0x56325d5c40f0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x56325d5c40f0_0;
    %assign/vec4 v0x56325d5c40f0_0, 0;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x56325d365c60;
T_122 ;
    %wait E_0x56325cf77460;
    %load/vec4 v0x56325d188050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56325d188050_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325cf5e060_0, 0;
    %load/vec4 v0x56325cf5e060_0;
    %assign/vec4 v0x56325cf5dfc0_0, 0;
    %load/vec4 v0x56325d5c40f0_0;
    %assign/vec4 v0x56325d5644b0_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x56325d6372b0;
T_123 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d6376b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d6384e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d638440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d6383a0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x56325d638300_0, 0;
    %pushi/vec4 2047, 0, 11;
    %assign/vec4 v0x56325d638260_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x56325d6381c0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x56325d637cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.2, 8;
    %load/vec4 v0x56325d6377f0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_123.3, 8;
T_123.2 ; End of true expr.
    %load/vec4 v0x56325d6384e0_0;
    %jmp/0 T_123.3, 8;
 ; End of false expr.
    %blend;
T_123.3;
    %assign/vec4 v0x56325d6384e0_0, 0;
    %load/vec4 v0x56325d637570_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.4, 8;
    %load/vec4 v0x56325d6383a0_0;
    %jmp/1 T_123.5, 8;
T_123.4 ; End of true expr.
    %load/vec4 v0x56325d637d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.6, 9;
    %load/vec4 v0x56325d6377f0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_123.7, 9;
T_123.6 ; End of true expr.
    %load/vec4 v0x56325d638440_0;
    %jmp/0 T_123.7, 9;
 ; End of false expr.
    %blend;
T_123.7;
    %jmp/0 T_123.5, 8;
 ; End of false expr.
    %blend;
T_123.5;
    %assign/vec4 v0x56325d638440_0, 0;
    %load/vec4 v0x56325d637e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.8, 8;
    %load/vec4 v0x56325d6377f0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_123.9, 8;
T_123.8 ; End of true expr.
    %load/vec4 v0x56325d6383a0_0;
    %jmp/0 T_123.9, 8;
 ; End of false expr.
    %blend;
T_123.9;
    %assign/vec4 v0x56325d6383a0_0, 0;
    %load/vec4 v0x56325d637ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.10, 8;
    %load/vec4 v0x56325d6377f0_0;
    %parti/s 11, 0, 2;
    %jmp/1 T_123.11, 8;
T_123.10 ; End of true expr.
    %load/vec4 v0x56325d638300_0;
    %jmp/0 T_123.11, 8;
 ; End of false expr.
    %blend;
T_123.11;
    %assign/vec4 v0x56325d638300_0, 0;
    %load/vec4 v0x56325d637f70_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.12, 8;
    %load/vec4 v0x56325d6377f0_0;
    %parti/s 11, 0, 2;
    %jmp/1 T_123.13, 8;
T_123.12 ; End of true expr.
    %load/vec4 v0x56325d638260_0;
    %jmp/0 T_123.13, 8;
 ; End of false expr.
    %blend;
T_123.13;
    %assign/vec4 v0x56325d638260_0, 0;
    %load/vec4 v0x56325d638120_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.14, 8;
    %load/vec4 v0x56325d6377f0_0;
    %parti/s 11, 0, 2;
    %jmp/1 T_123.15, 8;
T_123.14 ; End of true expr.
    %load/vec4 v0x56325d6381c0_0;
    %jmp/0 T_123.15, 8;
 ; End of false expr.
    %blend;
T_123.15;
    %assign/vec4 v0x56325d6381c0_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x56325d6372b0;
T_124 ;
    %wait E_0x56325cf31860;
    %load/vec4 v0x56325d637750_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325d637750_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131072, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325d637cf0_0, 0;
    %load/vec4 v0x56325d637750_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325d637750_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131076, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325d637d90_0, 0;
    %load/vec4 v0x56325d637750_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325d637750_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131080, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325d637e30_0, 0;
    %load/vec4 v0x56325d637750_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325d637750_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131084, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325d637ed0_0, 0;
    %load/vec4 v0x56325d637750_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325d637750_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131088, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325d637f70_0, 0;
    %load/vec4 v0x56325d637750_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325d637750_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131092, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325d638120_0, 0;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x56325d6372b0;
T_125 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d637750_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_125.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_125.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_125.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_125.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_125.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_125.5, 6;
    %load/vec4 v0x56325d6377f0_0;
    %assign/vec4 v0x56325d638580_0, 0;
    %jmp T_125.7;
T_125.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56325d6384e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d638580_0, 0;
    %jmp T_125.7;
T_125.1 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56325d638440_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d638580_0, 0;
    %jmp T_125.7;
T_125.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56325d6383a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d638580_0, 0;
    %jmp T_125.7;
T_125.3 ;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x56325d638300_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d638580_0, 0;
    %jmp T_125.7;
T_125.4 ;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x56325d638260_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d638580_0, 0;
    %jmp T_125.7;
T_125.5 ;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x56325d6381c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d638580_0, 0;
    %jmp T_125.7;
T_125.7 ;
    %pop/vec4 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0x56325d63abf0;
T_126 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d63dbc0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d63dc60_0, 0, 16;
    %end;
    .thread T_126;
    .scope S_0x56325d63abf0;
T_127 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325d63cf90_0, 0, 32;
    %store/vec4 v0x56325d63cef0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d63ccc0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d63b380, P_0x56325d63b540 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_127.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d63e5c0_0, 0, 32;
T_127.2 ;
    %load/vec4 v0x56325d63e5c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_127.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d63e5c0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d63e5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d63e660, 4, 0;
    %load/vec4 v0x56325d63e5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d63e5c0_0, 0, 32;
    %jmp T_127.2;
T_127.3 ;
    %end;
    .thread T_127;
    .scope S_0x56325d63abf0;
T_128 ;
    %wait E_0x56325d2d7970;
    %load/vec4 v0x56325d63e480_0;
    %load/vec4 v0x56325d63e160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d63df80_0;
    %store/vec4 v0x56325d63d620_0, 0, 8;
    %load/vec4 v0x56325d63e340_0;
    %store/vec4 v0x56325d63d6c0_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d63d490;
    %join;
    %delay 0, 0;
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x56325d63abf0;
T_129 ;
    %wait E_0x56325d2d7930;
    %load/vec4 v0x56325d63dda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x56325d63d800_0;
    %store/vec4 v0x56325d63d350_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d63d1c0;
    %join;
    %load/vec4 v0x56325d63d3f0_0;
    %store/vec4 v0x56325d63da80_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d63d800_0;
    %store/vec4 v0x56325d63d350_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d63d1c0;
    %join;
    %load/vec4 v0x56325d63d3f0_0;
    %store/vec4 v0x56325d63db20_0, 0, 16;
    %load/vec4 v0x56325d63da80_0;
    %load/vec4 v0x56325d63db20_0;
    %cmp/e;
    %flag_mov 8, 6;
    %jmp/0 T_129.2, 8;
    %load/vec4 v0x56325d63da80_0;
    %jmp/1 T_129.3, 8;
T_129.2 ; End of true expr.
    %pushi/vec4 65535, 65535, 16;
    %jmp/0 T_129.3, 8;
 ; End of false expr.
    %blend;
T_129.3;
    %store/vec4 v0x56325d63dbc0_0, 0, 16;
T_129.0 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x56325d63a6f0;
T_130 ;
    %wait E_0x56325d2e0fa0;
    %load/vec4 v0x56325d63f970_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640450, 0, 4;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x56325d63a450;
T_131 ;
    %wait E_0x56325d45eee0;
    %load/vec4 v0x56325d63fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d640810_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x56325d6404f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x56325d640950_0;
    %assign/vec4 v0x56325d640810_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %load/vec4 v0x56325d640810_0;
    %assign/vec4 v0x56325d640810_0, 0;
T_131.3 ;
T_131.1 ;
    %load/vec4 v0x56325d63fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640770, 0, 4;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0x56325d640810_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x56325d640810_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56325d640810_0;
    %parti/s 7, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640770, 0, 4;
T_131.5 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x56325d63a450;
T_132 ;
    %wait E_0x56325cf179c0;
    %load/vec4 v0x56325d63fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640770, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640770, 0, 4;
    %jmp T_132.1;
T_132.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d640770, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d640770, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640770, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640770, 0, 4;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x56325d63a450;
T_133 ;
    %wait E_0x56325cf17db0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x56325d63f6f0_0, 0, 32;
T_133.0 ;
    %load/vec4 v0x56325d63f6f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_133.1, 5;
    %load/vec4 v0x56325d63f6f0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_133.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d640770, 4;
    %load/vec4 v0x56325d63f6f0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x56325d63f6f0_0;
    %assign/vec4/off/d v0x56325d6403b0_0, 4, 5;
    %jmp T_133.3;
T_133.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d640770, 4;
    %load/vec4 v0x56325d63f6f0_0;
    %part/s 1;
    %load/vec4 v0x56325d6403b0_0;
    %load/vec4 v0x56325d63f6f0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x56325d63f6f0_0;
    %assign/vec4/off/d v0x56325d6403b0_0, 4, 5;
T_133.3 ;
    %load/vec4 v0x56325d63f6f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x56325d63f6f0_0, 0, 32;
    %jmp T_133.0;
T_133.1 ;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x56325d63a450;
T_134 ;
    %wait E_0x56325cf179c0;
    %load/vec4 v0x56325d63fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d640630_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x56325d640160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %load/vec4 v0x56325d640630_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56325d640630_0, 0;
    %jmp T_134.3;
T_134.2 ;
    %load/vec4 v0x56325d640630_0;
    %assign/vec4 v0x56325d640630_0, 0;
T_134.3 ;
T_134.1 ;
    %load/vec4 v0x56325d63fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640590, 0, 4;
    %jmp T_134.5;
T_134.4 ;
    %load/vec4 v0x56325d640630_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x56325d640630_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56325d640630_0;
    %parti/s 7, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640590, 0, 4;
T_134.5 ;
    %load/vec4 v0x56325d63fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d6406d0_0, 0;
    %jmp T_134.7;
T_134.6 ;
    %load/vec4 v0x56325d640160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d6406d0_0, 0;
    %jmp T_134.9;
T_134.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d6406d0_0, 0;
T_134.9 ;
T_134.7 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x56325d63a450;
T_135 ;
    %wait E_0x56325d45eee0;
    %load/vec4 v0x56325d63fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640590, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640590, 0, 4;
    %jmp T_135.1;
T_135.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d640590, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d640590, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640590, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d640590, 0, 4;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x56325d63a450;
T_136 ;
    %wait E_0x56325cf17980;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x56325d63f6f0_0, 0, 32;
T_136.0 ;
    %load/vec4 v0x56325d63f6f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_136.1, 5;
    %load/vec4 v0x56325d63f6f0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_136.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d640590, 4;
    %load/vec4 v0x56325d63f6f0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x56325d63f6f0_0;
    %assign/vec4/off/d v0x56325d6400c0_0, 4, 5;
    %jmp T_136.3;
T_136.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56325d640590, 4;
    %load/vec4 v0x56325d63f6f0_0;
    %part/s 1;
    %load/vec4 v0x56325d6400c0_0;
    %load/vec4 v0x56325d63f6f0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x56325d63f6f0_0;
    %assign/vec4/off/d v0x56325d6400c0_0, 4, 5;
T_136.3 ;
    %load/vec4 v0x56325d63f6f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x56325d63f6f0_0, 0, 32;
    %jmp T_136.0;
T_136.1 ;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x56325d63a450;
T_137 ;
    %wait E_0x56325cf17ff0;
    %load/vec4 v0x56325d640810_0;
    %load/vec4 v0x56325d6400c0_0;
    %sub;
    %cmpi/u 127, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %assign/vec4 v0x56325d640310_0, 0;
    %load/vec4 v0x56325d640950_0;
    %load/vec4 v0x56325d6400c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d640020_0, 0;
    %load/vec4 v0x56325d6403b0_0;
    %load/vec4 v0x56325d640630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d63ff80_0, 0;
    %load/vec4 v0x56325d63fa10_0;
    %load/vec4 v0x56325d640020_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d6404f0_0, 0;
    %load/vec4 v0x56325d63f830_0;
    %load/vec4 v0x56325d63ff80_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d640160_0, 0;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x56325d63a450;
T_138 ;
    %vpi_call 17 178 "$display", "--- Async Fifo lpDataWidth %d bit", P_0x56325ce4ea40 {0 0 0};
    %vpi_call 17 179 "$display", "--- Async Fifo lpBramGenNum %d Block", P_0x56325ce4ea00 {0 0 0};
    %end;
    .thread T_138;
    .scope S_0x56325d64ab10;
T_139 ;
    %wait E_0x56325d277f80;
    %jmp T_139;
    .thread T_139;
    .scope S_0x56325d641390;
T_140 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d644b70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d644c10_0, 0, 16;
    %end;
    .thread T_140;
    .scope S_0x56325d641390;
T_141 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325d643730_0, 0, 32;
    %store/vec4 v0x56325d643690_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d643460;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d641b20, P_0x56325d641ce0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_141.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d645570_0, 0, 32;
T_141.2 ;
    %load/vec4 v0x56325d645570_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_141.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d645570_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d645570_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d645610, 4, 0;
    %load/vec4 v0x56325d645570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d645570_0, 0, 32;
    %jmp T_141.2;
T_141.3 ;
    %end;
    .thread T_141;
    .scope S_0x56325d641390;
T_142 ;
    %wait E_0x56325d24c980;
    %load/vec4 v0x56325d645430_0;
    %load/vec4 v0x56325d645110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d644f30_0;
    %store/vec4 v0x56325d643dc0_0, 0, 8;
    %load/vec4 v0x56325d6452f0_0;
    %store/vec4 v0x56325d643e60_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d643c30;
    %join;
    %delay 0, 0;
T_142.0 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x56325d641390;
T_143 ;
    %wait E_0x56325d24c940;
    %load/vec4 v0x56325d644d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %load/vec4 v0x56325d643fa0_0;
    %store/vec4 v0x56325d643af0_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d643960;
    %join;
    %load/vec4 v0x56325d643b90_0;
    %store/vec4 v0x56325d644a30_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d643fa0_0;
    %store/vec4 v0x56325d643af0_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d643960;
    %join;
    %load/vec4 v0x56325d643b90_0;
    %store/vec4 v0x56325d644ad0_0, 0, 16;
    %load/vec4 v0x56325d644a30_0;
    %store/vec4 v0x56325d644b70_0, 0, 16;
T_143.0 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x56325d640e90;
T_144 ;
    %wait E_0x56325d28dd70;
    %load/vec4 v0x56325d64ae80_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d64b600, 0, 4;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x56325d6460b0;
T_145 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d649080_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d649120_0, 0, 16;
    %end;
    .thread T_145;
    .scope S_0x56325d6460b0;
T_146 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325d648450_0, 0, 32;
    %store/vec4 v0x56325d6483b0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d648180;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d646840, P_0x56325d646a00 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_146.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d649a80_0, 0, 32;
T_146.2 ;
    %load/vec4 v0x56325d649a80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_146.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d649a80_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d649a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d649b20, 4, 0;
    %load/vec4 v0x56325d649a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d649a80_0, 0, 32;
    %jmp T_146.2;
T_146.3 ;
    %end;
    .thread T_146;
    .scope S_0x56325d6460b0;
T_147 ;
    %wait E_0x56325d25a6f0;
    %load/vec4 v0x56325d649940_0;
    %load/vec4 v0x56325d649620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d649440_0;
    %store/vec4 v0x56325d648ae0_0, 0, 8;
    %load/vec4 v0x56325d649800_0;
    %store/vec4 v0x56325d648b80_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d648950;
    %join;
    %delay 0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x56325d6460b0;
T_148 ;
    %wait E_0x56325d25a6b0;
    %load/vec4 v0x56325d649260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x56325d648cc0_0;
    %store/vec4 v0x56325d648810_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d648680;
    %join;
    %load/vec4 v0x56325d6488b0_0;
    %store/vec4 v0x56325d648f40_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d648cc0_0;
    %store/vec4 v0x56325d648810_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d648680;
    %join;
    %load/vec4 v0x56325d6488b0_0;
    %store/vec4 v0x56325d648fe0_0, 0, 16;
    %load/vec4 v0x56325d648f40_0;
    %store/vec4 v0x56325d649080_0, 0, 16;
T_148.0 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x56325d645bb0;
T_149 ;
    %wait E_0x56325d28dd70;
    %load/vec4 v0x56325d64ae80_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d64b600, 0, 4;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x56325d6409f0;
T_150 ;
    %wait E_0x56325d45eee0;
    %load/vec4 v0x56325d64afc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d64b990_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x56325d64b6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x56325d64bad0_0;
    %assign/vec4 v0x56325d64b990_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x56325d64b990_0;
    %assign/vec4 v0x56325d64b990_0, 0;
T_150.3 ;
T_150.1 ;
    %load/vec4 v0x56325d64afc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d64b850_0, 0;
    %jmp T_150.5;
T_150.4 ;
    %load/vec4 v0x56325d64b4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.6, 8;
    %load/vec4 v0x56325d64b850_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56325d64b850_0, 0;
    %jmp T_150.7;
T_150.6 ;
    %load/vec4 v0x56325d64b850_0;
    %assign/vec4 v0x56325d64b850_0, 0;
T_150.7 ;
T_150.5 ;
    %load/vec4 v0x56325d64afc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d64b8f0_0, 0;
    %jmp T_150.9;
T_150.8 ;
    %load/vec4 v0x56325d64b4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d64b8f0_0, 0;
    %jmp T_150.11;
T_150.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d64b8f0_0, 0;
T_150.11 ;
T_150.9 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x56325d6409f0;
T_151 ;
    %wait E_0x56325d28c7b0;
    %load/vec4 v0x56325d64bad0_0;
    %load/vec4 v0x56325d64b850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d64b420_0, 0;
    %load/vec4 v0x56325d64b990_0;
    %load/vec4 v0x56325d64b850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d64b380_0, 0;
    %load/vec4 v0x56325d64af20_0;
    %load/vec4 v0x56325d64b420_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d64b6a0_0, 0;
    %load/vec4 v0x56325d64ade0_0;
    %load/vec4 v0x56325d64b380_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d64b4c0_0, 0;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x56325d6409f0;
T_152 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x56325d640bc0 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x56325d640b80 {0 0 0};
    %end;
    .thread T_152;
    .scope S_0x56325d64bb70;
T_153 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d64c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d64c7c0_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x56325d64c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x56325d64c7c0_0;
    %inv;
    %assign/vec4 v0x56325d64c7c0_0, 0;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0x56325d64c7c0_0;
    %assign/vec4 v0x56325d64c7c0_0, 0;
T_153.3 ;
T_153.1 ;
    %load/vec4 v0x56325d64c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x56325d64c720_0, 0;
    %jmp T_153.5;
T_153.4 ;
    %load/vec4 v0x56325d64c540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.6, 8;
    %load/vec4 v0x56325d64c720_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x56325d64c720_0, 0;
    %jmp T_153.7;
T_153.6 ;
    %load/vec4 v0x56325d64c720_0;
    %assign/vec4 v0x56325d64c720_0, 0;
T_153.7 ;
T_153.5 ;
    %load/vec4 v0x56325d64c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56325d64c860_0, 0;
    %jmp T_153.9;
T_153.8 ;
    %load/vec4 v0x56325d64c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.10, 8;
    %load/vec4 v0x56325d64c860_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56325d64c860_0, 0;
    %jmp T_153.11;
T_153.10 ;
    %load/vec4 v0x56325d64c860_0;
    %assign/vec4 v0x56325d64c860_0, 0;
T_153.11 ;
T_153.9 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x56325d64bb70;
T_154 ;
    %wait E_0x56325d236320;
    %load/vec4 v0x56325d64c7c0_0;
    %load/vec4 v0x56325d64c860_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d64c720_0;
    %pushi/vec4 127, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 2, 3;
    %cmp/x;
    %jmp/1 T_154.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_154.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d64c5e0_0, 0;
    %jmp T_154.3;
T_154.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d64c5e0_0, 0;
    %jmp T_154.3;
T_154.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d64c5e0_0, 0;
    %jmp T_154.3;
T_154.3 ;
    %pop/vec4 1;
    %load/vec4 v0x56325d64c1b0_0;
    %load/vec4 v0x56325d64c7c0_0;
    %and;
    %assign/vec4 v0x56325d64c540_0, 0;
    %load/vec4 v0x56325d64c7c0_0;
    %inv;
    %assign/vec4 v0x56325d64c680_0, 0;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x56325d639b80;
T_155 ;
    %wait E_0x56325cf16fc0;
    %load/vec4 v0x56325d64d350_0;
    %assign/vec4 v0x56325d64db40_0, 0;
    %load/vec4 v0x56325d64d2b0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x56325d64d2b0_0;
    %parti/s 4, 25, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d64e890_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d64dbe0_0, 0;
    %load/vec4 v0x56325d64d210_0;
    %load/vec4 v0x56325d64e7f0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d64daa0_0, 0;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x56325d639b80;
T_156 ;
    %wait E_0x56325cf16f80;
    %load/vec4 v0x56325d64d3f0_0;
    %load/vec4 v0x56325d64eb10_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d64da00_0, 0;
    %load/vec4 v0x56325d64d3f0_0;
    %load/vec4 v0x56325d64eb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d64e750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d64e9d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_156.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d64dc80_0, 0;
    %jmp T_156.2;
T_156.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d64dc80_0, 0;
    %jmp T_156.2;
T_156.2 ;
    %pop/vec4 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x56325d639b80;
T_157 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d64d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d64e6b0_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x56325d64e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x56325d64e6b0_0;
    %inv;
    %assign/vec4 v0x56325d64e6b0_0, 0;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x56325d64e6b0_0;
    %assign/vec4 v0x56325d64e6b0_0, 0;
T_157.3 ;
T_157.1 ;
    %load/vec4 v0x56325d64dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.4, 8;
    %load/vec4 v0x56325d64d030_0;
    %load/vec4 v0x56325d64e4d0_0;
    %add;
    %assign/vec4 v0x56325d64e430_0, 0;
    %jmp T_157.5;
T_157.4 ;
    %load/vec4 v0x56325d64de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.6, 8;
    %load/vec4 v0x56325d64e430_0;
    %load/vec4 v0x56325d64cef0_0;
    %add;
    %assign/vec4 v0x56325d64e430_0, 0;
    %jmp T_157.7;
T_157.6 ;
    %load/vec4 v0x56325d64e430_0;
    %assign/vec4 v0x56325d64e430_0, 0;
T_157.7 ;
T_157.5 ;
    %load/vec4 v0x56325d64e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56325d64e610_0, 0;
    %jmp T_157.9;
T_157.8 ;
    %load/vec4 v0x56325d64d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.10, 8;
    %load/vec4 v0x56325d64e610_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56325d64e610_0, 0;
    %jmp T_157.11;
T_157.10 ;
    %load/vec4 v0x56325d64e610_0;
    %assign/vec4 v0x56325d64e610_0, 0;
T_157.11 ;
T_157.9 ;
    %load/vec4 v0x56325d64d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d64e570_0, 0;
    %jmp T_157.13;
T_157.12 ;
    %load/vec4 v0x56325d64e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d64e570_0, 0;
    %jmp T_157.15;
T_157.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d64e570_0, 0;
T_157.15 ;
T_157.13 ;
    %load/vec4 v0x56325d64d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.16, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x56325d64e4d0_0, 0;
    %jmp T_157.17;
T_157.16 ;
    %load/vec4 v0x56325d64df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.18, 8;
    %load/vec4 v0x56325d64e430_0;
    %load/vec4 v0x56325d64cf90_0;
    %sub;
    %assign/vec4 v0x56325d64e4d0_0, 0;
    %jmp T_157.19;
T_157.18 ;
    %load/vec4 v0x56325d64e4d0_0;
    %assign/vec4 v0x56325d64e4d0_0, 0;
T_157.19 ;
T_157.17 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x56325d639b80;
T_158 ;
    %wait E_0x56325cf17420;
    %load/vec4 v0x56325d64e6b0_0;
    %inv;
    %assign/vec4 v0x56325d64dfa0_0, 0;
    %load/vec4 v0x56325d64d490_0;
    %load/vec4 v0x56325d64e6b0_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x56325d64e0e0_0, 0;
    %load/vec4 v0x56325d64cf90_0;
    %load/vec4 v0x56325d64e430_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x56325d64e040_0, 0;
    %load/vec4 v0x56325d64ebb0_0;
    %inv;
    %load/vec4 v0x56325d64e6b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d64e040_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d64de60_0, 0;
    %load/vec4 v0x56325d64e040_0;
    %load/vec4 v0x56325d64d0d0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d64df00_0, 0;
    %load/vec4 v0x56325d64e610_0;
    %load/vec4 v0x56325d64e6b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d64ebb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d64e040_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %dup/vec4;
    %pushi/vec4 27, 3, 32;
    %cmp/x;
    %jmp/1 T_158.0, 4;
    %dup/vec4;
    %pushi/vec4 4294967293, 4294967288, 32;
    %cmp/x;
    %jmp/1 T_158.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d64e180_0, 0;
    %jmp T_158.3;
T_158.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d64e180_0, 0;
    %jmp T_158.3;
T_158.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d64e180_0, 0;
    %jmp T_158.3;
T_158.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0x56325d64e430_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d64dd20_0, 4, 5;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d64dd20_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d64dd20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d64dd20_0, 4, 5;
    %load/vec4 v0x56325d64ebb0_0;
    %inv;
    %load/vec4 v0x56325d64e6b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325d64e040_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d64ddc0_0, 0;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x56325d638620;
T_159 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d639250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56325d639a40_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x56325d639a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_159.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_159.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_159.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56325d639a40_0, 0;
    %jmp T_159.6;
T_159.2 ;
    %load/vec4 v0x56325d6392f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_159.8, 8;
T_159.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_159.8, 8;
 ; End of false expr.
    %blend;
T_159.8;
    %assign/vec4 v0x56325d639a40_0, 0;
    %jmp T_159.6;
T_159.3 ;
    %load/vec4 v0x56325d639610_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_159.10, 8;
T_159.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_159.10, 8;
 ; End of false expr.
    %blend;
T_159.10;
    %assign/vec4 v0x56325d639a40_0, 0;
    %jmp T_159.6;
T_159.4 ;
    %load/vec4 v0x56325d6394d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_159.12, 8;
T_159.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_159.12, 8;
 ; End of false expr.
    %blend;
T_159.12;
    %assign/vec4 v0x56325d639a40_0, 0;
    %jmp T_159.6;
T_159.6 ;
    %pop/vec4 1;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x56325d638620;
T_160 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d639570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %load/vec4 v0x56325d639900_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x56325d6392f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d639900_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x56325d639900_0;
    %assign/vec4 v0x56325d639900_0, 0;
T_160.1 ;
    %load/vec4 v0x56325d639250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d639ae0_0, 0;
    %jmp T_160.3;
T_160.2 ;
    %load/vec4 v0x56325d6396b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d639ae0_0, 0;
    %jmp T_160.5;
T_160.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d639ae0_0, 0;
T_160.5 ;
T_160.3 ;
    %load/vec4 v0x56325d639a40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_160.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56325d6399a0_0, 0;
    %jmp T_160.7;
T_160.6 ;
    %load/vec4 v0x56325d6394d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.8, 8;
    %load/vec4 v0x56325d6399a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56325d6399a0_0, 0;
    %jmp T_160.9;
T_160.8 ;
    %load/vec4 v0x56325d6399a0_0;
    %assign/vec4 v0x56325d6399a0_0, 0;
T_160.9 ;
T_160.7 ;
    %load/vec4 v0x56325d639a40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_160.10, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56325d639860_0, 0;
    %jmp T_160.11;
T_160.10 ;
    %load/vec4 v0x56325d6394d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.12, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56325d639860_0, 0;
    %jmp T_160.13;
T_160.12 ;
    %load/vec4 v0x56325d639860_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x56325d639860_0, 0;
T_160.13 ;
T_160.11 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x56325d638620;
T_161 ;
    %wait E_0x56325cf251f0;
    %load/vec4 v0x56325d639860_0;
    %pushi/vec4 3200, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d6394d0_0, 0;
    %load/vec4 v0x56325d6399a0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d639610_0, 0;
    %load/vec4 v0x56325d6394d0_0;
    %load/vec4 v0x56325d639a40_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d639570_0, 0;
    %load/vec4 v0x56325d6394d0_0;
    %load/vec4 v0x56325d639610_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x56325d6396b0_0, 0;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x56325d636360;
T_162 ;
    %wait E_0x56325ceb4850;
    %load/vec4 v0x56325d636700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56325d636f20_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x56325d636ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56325d636f20_0, 0;
    %jmp T_162.3;
T_162.2 ;
    %load/vec4 v0x56325d636f20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56325d636f20_0, 0;
T_162.3 ;
T_162.1 ;
    %load/vec4 v0x56325d636700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d636de0_0, 0;
    %jmp T_162.5;
T_162.4 ;
    %load/vec4 v0x56325d636ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.6, 8;
    %load/vec4 v0x56325d636de0_0;
    %inv;
    %assign/vec4 v0x56325d636de0_0, 0;
    %jmp T_162.7;
T_162.6 ;
    %load/vec4 v0x56325d636de0_0;
    %assign/vec4 v0x56325d636de0_0, 0;
T_162.7 ;
T_162.5 ;
    %load/vec4 v0x56325d636700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.8, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d636fc0_0, 0;
    %jmp T_162.9;
T_162.8 ;
    %load/vec4 v0x56325d636fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56325d636fc0_0, 0;
T_162.9 ;
    %load/vec4 v0x56325d636700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d636e80_0, 0;
    %jmp T_162.11;
T_162.10 ;
    %load/vec4 v0x56325d636b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.12, 8;
    %load/vec4 v0x56325d636e80_0;
    %inv;
    %assign/vec4 v0x56325d636e80_0, 0;
    %jmp T_162.13;
T_162.12 ;
    %load/vec4 v0x56325d636e80_0;
    %assign/vec4 v0x56325d636e80_0, 0;
T_162.13 ;
T_162.11 ;
    %load/vec4 v0x56325d636b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.14, 8;
    %load/vec4 v0x56325d636ca0_0;
    %assign/vec4 v0x56325d637210_0, 0;
    %jmp T_162.15;
T_162.14 ;
    %load/vec4 v0x56325d636d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.16, 8;
    %load/vec4 v0x56325d637210_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x56325d637210_0, 0;
    %jmp T_162.17;
T_162.16 ;
    %load/vec4 v0x56325d637210_0;
    %assign/vec4 v0x56325d637210_0, 0;
T_162.17 ;
T_162.15 ;
    %load/vec4 v0x56325d636700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d637170_0, 0;
    %jmp T_162.19;
T_162.18 ;
    %load/vec4 v0x56325d636c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d637170_0, 0;
    %jmp T_162.21;
T_162.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d637170_0, 0;
T_162.21 ;
T_162.19 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x56325d636360;
T_163 ;
    %wait E_0x56325ceb4c60;
    %load/vec4 v0x56325d636f20_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d636ac0_0, 0;
    %load/vec4 v0x56325d636fc0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d636b60_0, 0;
    %load/vec4 v0x56325d636ac0_0;
    %load/vec4 v0x56325d636de0_0;
    %and;
    %assign/vec4 v0x56325d636d40_0, 0;
    %load/vec4 v0x56325d636b60_0;
    %load/vec4 v0x56325d636e80_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d636c00_0, 0;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x56325d636360;
T_164 ;
    %wait E_0x56325ceb4c20;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 17, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 18, 6;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 19, 6;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 21, 6;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 22, 6;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 23, 6;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 25, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 26, 6;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 27, 6;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 28, 6;
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 29, 6;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %load/vec4 v0x56325d6365c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d636ca0_0, 4, 5;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x56325d635d50;
T_165 ;
    %wait E_0x56325d550790;
    %pushi/vec4 0, 0, 15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d64fa10_0, 4, 5;
    %load/vec4 v0x56325d64ff10_0;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d64fa10_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56325d64fa10_0, 4, 5;
    %load/vec4 v0x56325d6500f0_0;
    %assign/vec4 v0x56325d64fab0_0, 0;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x56325d4f07c0;
T_166 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d44bff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d3efa90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56325d3f4ce0_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x56325d3f4c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.2, 8;
    %load/vec4 v0x56325d561820_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_166.3, 8;
T_166.2 ; End of true expr.
    %load/vec4 v0x56325d3efa90_0;
    %jmp/0 T_166.3, 8;
 ; End of false expr.
    %blend;
T_166.3;
    %assign/vec4 v0x56325d3efa90_0, 0;
    %load/vec4 v0x56325d451070_0;
    %assign/vec4 v0x56325d3f4ce0_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x56325d4f07c0;
T_167 ;
    %wait E_0x56325cf31860;
    %load/vec4 v0x56325d561780_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x56325d561780_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x56325d3f4c20_0, 0;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x56325d4f07c0;
T_168 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d561780_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_168.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_168.1, 6;
    %load/vec4 v0x56325d561820_0;
    %assign/vec4 v0x56325d3efb50_0, 0;
    %jmp T_168.3;
T_168.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56325d3efa90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d3efb50_0, 0;
    %jmp T_168.3;
T_168.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56325d451070_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325d3efb50_0, 0;
    %jmp T_168.3;
T_168.3 ;
    %pop/vec4 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0x56325d6321d0;
T_169 ;
    %wait E_0x56325d19a930;
    %jmp T_169;
    .thread T_169;
    .scope S_0x56325cfbc630;
T_170 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d630740_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d6307e0_0, 0, 16;
    %end;
    .thread T_170;
    .scope S_0x56325cfbc630;
T_171 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325d00cbb0_0, 0, 32;
    %store/vec4 v0x56325d20afe0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d021b60;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62ff40, P_0x56325d630100 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_171.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d631140_0, 0, 32;
T_171.2 ;
    %load/vec4 v0x56325d631140_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_171.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d631140_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d631140_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d6311e0, 4, 0;
    %load/vec4 v0x56325d631140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d631140_0, 0, 32;
    %jmp T_171.2;
T_171.3 ;
    %end;
    .thread T_171;
    .scope S_0x56325cfbc630;
T_172 ;
    %wait E_0x56325cee4350;
    %load/vec4 v0x56325d631000_0;
    %load/vec4 v0x56325d630ce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d630b00_0;
    %store/vec4 v0x56325cfd76e0_0, 0, 8;
    %load/vec4 v0x56325d630ec0_0;
    %store/vec4 v0x56325d021e00_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d630150;
    %join;
    %delay 0, 0;
T_172.0 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x56325cfbc630;
T_173 ;
    %wait E_0x56325cfb2cc0;
    %load/vec4 v0x56325d630920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %load/vec4 v0x56325d630380_0;
    %store/vec4 v0x56325cffc430_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325cf744a0;
    %join;
    %load/vec4 v0x56325cfebcb0_0;
    %store/vec4 v0x56325d630600_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d630380_0;
    %store/vec4 v0x56325cffc430_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325cf744a0;
    %join;
    %load/vec4 v0x56325cfebcb0_0;
    %store/vec4 v0x56325d6306a0_0, 0, 16;
    %load/vec4 v0x56325d630600_0;
    %store/vec4 v0x56325d630740_0, 0, 16;
T_173.0 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x56325cf71230;
T_174 ;
    %wait E_0x56325ce8eef0;
    %load/vec4 v0x56325d632540_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d632cc0, 0, 4;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x56325cea7a70;
T_175 ;
    %wait E_0x56325d45eee0;
    %load/vec4 v0x56325d632680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d633050_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x56325d632d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x56325d633190_0;
    %assign/vec4 v0x56325d633050_0, 0;
    %jmp T_175.3;
T_175.2 ;
    %load/vec4 v0x56325d633050_0;
    %assign/vec4 v0x56325d633050_0, 0;
T_175.3 ;
T_175.1 ;
    %load/vec4 v0x56325d632680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d632f10_0, 0;
    %jmp T_175.5;
T_175.4 ;
    %load/vec4 v0x56325d632b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.6, 8;
    %load/vec4 v0x56325d632f10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56325d632f10_0, 0;
    %jmp T_175.7;
T_175.6 ;
    %load/vec4 v0x56325d632f10_0;
    %assign/vec4 v0x56325d632f10_0, 0;
T_175.7 ;
T_175.5 ;
    %load/vec4 v0x56325d632680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d632fb0_0, 0;
    %jmp T_175.9;
T_175.8 ;
    %load/vec4 v0x56325d632b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d632fb0_0, 0;
    %jmp T_175.11;
T_175.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d632fb0_0, 0;
T_175.11 ;
T_175.9 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x56325cea7a70;
T_176 ;
    %wait E_0x56325d168c00;
    %load/vec4 v0x56325d633190_0;
    %load/vec4 v0x56325d632f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d632ae0_0, 0;
    %load/vec4 v0x56325d633050_0;
    %load/vec4 v0x56325d632f10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d632a40_0, 0;
    %load/vec4 v0x56325d6325e0_0;
    %load/vec4 v0x56325d632ae0_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d632d60_0, 0;
    %load/vec4 v0x56325d6324a0_0;
    %load/vec4 v0x56325d632a40_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d632b80_0, 0;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x56325cea7a70;
T_177 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x56325cea7c90 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x56325cea7c50 {0 0 0};
    %end;
    .thread T_177;
    .scope S_0x56325d1838a0;
T_178 ;
    %wait E_0x56325d09da00;
    %jmp T_178;
    .thread T_178;
    .scope S_0x56325d4d6480;
T_179 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d462b20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d462c00_0, 0, 16;
    %end;
    .thread T_179;
    .scope S_0x56325d4d6480;
T_180 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325d473c80_0, 0, 32;
    %store/vec4 v0x56325d481cf0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d4d6800;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62e710, P_0x56325d62e8d0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_180.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d0fd2e0_0, 0, 32;
T_180.2 ;
    %load/vec4 v0x56325d0fd2e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_180.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d0fd2e0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d0fd2e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d0fd3c0, 4, 0;
    %load/vec4 v0x56325d0fd2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d0fd2e0_0, 0, 32;
    %jmp T_180.2;
T_180.3 ;
    %end;
    .thread T_180;
    .scope S_0x56325d4d6480;
T_181 ;
    %wait E_0x56325d486140;
    %load/vec4 v0x56325d0d2720_0;
    %load/vec4 v0x56325d09d960_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d09d720_0;
    %store/vec4 v0x56325d5430f0_0, 0, 8;
    %load/vec4 v0x56325d0d25a0_0;
    %store/vec4 v0x56325d5431f0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d473470;
    %join;
    %delay 0, 0;
T_181.0 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x56325d4d6480;
T_182 ;
    %wait E_0x56325ced6980;
    %load/vec4 v0x56325d460370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %load/vec4 v0x56325d4625e0_0;
    %store/vec4 v0x56325d473890_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d4d6fe0;
    %join;
    %load/vec4 v0x56325d473970_0;
    %store/vec4 v0x56325d5f37d0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d4625e0_0;
    %store/vec4 v0x56325d473890_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d4d6fe0;
    %join;
    %load/vec4 v0x56325d473970_0;
    %store/vec4 v0x56325d5f38b0_0, 0, 16;
    %load/vec4 v0x56325d5f37d0_0;
    %store/vec4 v0x56325d462b20_0, 0, 16;
T_182.0 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x56325d4d5d80;
T_183 ;
    %wait E_0x56325cfa1830;
    %load/vec4 v0x56325d1acc80_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d21e0f0, 0, 4;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x56325d473080;
T_184 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d19a4b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d19a590_0, 0, 16;
    %end;
    .thread T_184;
    .scope S_0x56325d473080;
T_185 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325d129400_0, 0, 32;
    %store/vec4 v0x56325d126850_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d12bff0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62ef20, P_0x56325d62f0e0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_185.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d168a80_0, 0, 32;
T_185.2 ;
    %load/vec4 v0x56325d168a80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_185.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d168a80_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d168a80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d168b60, 4, 0;
    %load/vec4 v0x56325d168a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d168a80_0, 0, 32;
    %jmp T_185.2;
T_185.3 ;
    %end;
    .thread T_185;
    .scope S_0x56325d473080;
T_186 ;
    %wait E_0x56325d0f7f60;
    %load/vec4 v0x56325d168900_0;
    %load/vec4 v0x56325d1a36a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d1a34a0_0;
    %store/vec4 v0x56325d0fadd0_0, 0, 8;
    %load/vec4 v0x56325d168780_0;
    %store/vec4 v0x56325d1b7cb0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d1b7a70;
    %join;
    %delay 0, 0;
T_186.0 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x56325d473080;
T_187 ;
    %wait E_0x56325d473dd0;
    %load/vec4 v0x56325d19a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %load/vec4 v0x56325d12c290_0;
    %store/vec4 v0x56325d12ec00_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d134f60;
    %join;
    %load/vec4 v0x56325d103c80_0;
    %store/vec4 v0x56325d1af5b0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d12c290_0;
    %store/vec4 v0x56325d12ec00_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d134f60;
    %join;
    %load/vec4 v0x56325d103c80_0;
    %store/vec4 v0x56325d1af690_0, 0, 16;
    %load/vec4 v0x56325d1af5b0_0;
    %store/vec4 v0x56325d19a4b0_0, 0, 16;
T_187.0 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x56325d4728a0;
T_188 ;
    %wait E_0x56325cfa1830;
    %load/vec4 v0x56325d1acc80_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d21e0f0, 0, 4;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x56325d4d5a00;
T_189 ;
    %wait E_0x56325d45eee0;
    %load/vec4 v0x56325d1ace30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d224170_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x56325d21e1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x56325d224310_0;
    %assign/vec4 v0x56325d224170_0, 0;
    %jmp T_189.3;
T_189.2 ;
    %load/vec4 v0x56325d224170_0;
    %assign/vec4 v0x56325d224170_0, 0;
T_189.3 ;
T_189.1 ;
    %load/vec4 v0x56325d1ace30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d21e380_0, 0;
    %jmp T_189.5;
T_189.4 ;
    %load/vec4 v0x56325d21df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v0x56325d21e380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56325d21e380_0, 0;
    %jmp T_189.7;
T_189.6 ;
    %load/vec4 v0x56325d21e380_0;
    %assign/vec4 v0x56325d21e380_0, 0;
T_189.7 ;
T_189.5 ;
    %load/vec4 v0x56325d1ace30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d2240b0_0, 0;
    %jmp T_189.9;
T_189.8 ;
    %load/vec4 v0x56325d21df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d2240b0_0, 0;
    %jmp T_189.11;
T_189.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d2240b0_0, 0;
T_189.11 ;
T_189.9 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x56325d4d5a00;
T_190 ;
    %wait E_0x56325d4af3f0;
    %load/vec4 v0x56325d224310_0;
    %load/vec4 v0x56325d21e380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d1a65f0_0, 0;
    %load/vec4 v0x56325d224170_0;
    %load/vec4 v0x56325d21e380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d1a6530_0, 0;
    %load/vec4 v0x56325d1acd40_0;
    %load/vec4 v0x56325d1a65f0_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d21e1d0_0, 0;
    %load/vec4 v0x56325d1acbe0_0;
    %load/vec4 v0x56325d1a6530_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d21df90_0, 0;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x56325d4d5a00;
T_191 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x56325d5aa9d0 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x56325d5aa990 {0 0 0};
    %end;
    .thread T_191;
    .scope S_0x56325ce3cdd0;
T_192 ;
    %wait E_0x56325d187c10;
    %jmp T_192;
    .thread T_192;
    .scope S_0x56325d2886a0;
T_193 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325cec6e10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325ced32b0_0, 0, 16;
    %end;
    .thread T_193;
    .scope S_0x56325d2886a0;
T_194 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325cf9b320_0, 0, 32;
    %store/vec4 v0x56325cf24f90_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325ceee670;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62f730, P_0x56325d62f8f0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_194.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325cee40d0_0, 0, 32;
T_194.2 ;
    %load/vec4 v0x56325cee40d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_194.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325cee40d0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325cee40d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325cee41b0, 4, 0;
    %load/vec4 v0x56325cee40d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325cee40d0_0, 0, 32;
    %jmp T_194.2;
T_194.3 ;
    %end;
    .thread T_194;
    .scope S_0x56325d2886a0;
T_195 ;
    %wait E_0x56325d183b40;
    %load/vec4 v0x56325cee3f70_0;
    %load/vec4 v0x56325cedaf00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325ced36b0_0;
    %store/vec4 v0x56325d2e05e0_0, 0, 8;
    %load/vec4 v0x56325cedb140_0;
    %store/vec4 v0x56325cf64a40_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325cf64800;
    %join;
    %delay 0, 0;
T_195.0 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x56325d2886a0;
T_196 ;
    %wait E_0x56325d1a6690;
    %load/vec4 v0x56325ced3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x56325cf64c20_0;
    %store/vec4 v0x56325d23bf40_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325cf06290;
    %join;
    %load/vec4 v0x56325cf15f80_0;
    %store/vec4 v0x56325cec6c50_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325cf64c20_0;
    %store/vec4 v0x56325d23bf40_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325cf06290;
    %join;
    %load/vec4 v0x56325cf15f80_0;
    %store/vec4 v0x56325cec6d30_0, 0, 16;
    %load/vec4 v0x56325cec6c50_0;
    %store/vec4 v0x56325cec6e10_0, 0, 16;
T_196.0 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x56325d231370;
T_197 ;
    %wait E_0x56325d224530;
    %load/vec4 v0x56325d2e59a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325ce83090, 0, 4;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x56325d226720;
T_198 ;
    %wait E_0x56325d45eee0;
    %load/vec4 v0x56325d2e5b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325ce8eb30_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x56325ce83150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %load/vec4 v0x56325ce8ed50_0;
    %assign/vec4 v0x56325ce8eb30_0, 0;
    %jmp T_198.3;
T_198.2 ;
    %load/vec4 v0x56325ce8eb30_0;
    %assign/vec4 v0x56325ce8eb30_0, 0;
T_198.3 ;
T_198.1 ;
    %load/vec4 v0x56325d2e5b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325ce83300_0, 0;
    %jmp T_198.5;
T_198.4 ;
    %load/vec4 v0x56325ce82f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.6, 8;
    %load/vec4 v0x56325ce83300_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56325ce83300_0, 0;
    %jmp T_198.7;
T_198.6 ;
    %load/vec4 v0x56325ce83300_0;
    %assign/vec4 v0x56325ce83300_0, 0;
T_198.7 ;
T_198.5 ;
    %load/vec4 v0x56325d2e5b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325ce8ea70_0, 0;
    %jmp T_198.9;
T_198.8 ;
    %load/vec4 v0x56325ce82f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325ce8ea70_0, 0;
    %jmp T_198.11;
T_198.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325ce8ea70_0, 0;
T_198.11 ;
T_198.9 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x56325d226720;
T_199 ;
    %wait E_0x56325d462ca0;
    %load/vec4 v0x56325ce8ed50_0;
    %load/vec4 v0x56325ce83300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d0279e0_0, 0;
    %load/vec4 v0x56325ce8eb30_0;
    %load/vec4 v0x56325ce83300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d027920_0, 0;
    %load/vec4 v0x56325d2e5a40_0;
    %load/vec4 v0x56325d0279e0_0;
    %inv;
    %and;
    %assign/vec4 v0x56325ce83150_0, 0;
    %load/vec4 v0x56325d2e5900_0;
    %load/vec4 v0x56325d027920_0;
    %inv;
    %and;
    %assign/vec4 v0x56325ce82f30_0, 0;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x56325d226720;
T_200 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x56325d2268f0 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x56325d2268b0 {0 0 0};
    %end;
    .thread T_200;
    .scope S_0x56325d4d73d0;
T_201 ;
    %wait E_0x56325cedfd50;
    %jmp T_201;
    .thread T_201;
    .scope S_0x56325d57a3b0;
T_202 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d5a7920_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d5a7550_0, 0, 16;
    %end;
    .thread T_202;
    .scope S_0x56325d57a3b0;
T_203 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325d5b0bd0_0, 0, 32;
    %store/vec4 v0x56325d5b10a0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d57a6a0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62d6f0, P_0x56325d62d8b0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_203.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d5982b0_0, 0, 32;
T_203.2 ;
    %load/vec4 v0x56325d5982b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_203.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d5982b0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d5982b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d597e00, 4, 0;
    %load/vec4 v0x56325d5982b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d5982b0_0, 0, 32;
    %jmp T_203.2;
T_203.3 ;
    %end;
    .thread T_203;
    .scope S_0x56325d57a3b0;
T_204 ;
    %wait E_0x56325d561310;
    %load/vec4 v0x56325d598680_0;
    %load/vec4 v0x56325d598df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d5a6f90_0;
    %store/vec4 v0x56325d5b04d0_0, 0, 8;
    %load/vec4 v0x56325d598ac0_0;
    %store/vec4 v0x56325d5b0150_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d579d10;
    %join;
    %delay 0, 0;
T_204.0 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x56325d57a3b0;
T_205 ;
    %wait E_0x56325cfadb60;
    %load/vec4 v0x56325d5a7200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %load/vec4 v0x56325d5afdd0_0;
    %store/vec4 v0x56325d5b0850_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d579a00;
    %join;
    %load/vec4 v0x56325d5b0930_0;
    %store/vec4 v0x56325d5a6820_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d5afdd0_0;
    %store/vec4 v0x56325d5b0850_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d579a00;
    %join;
    %load/vec4 v0x56325d5b0930_0;
    %store/vec4 v0x56325d5a7840_0, 0, 16;
    %load/vec4 v0x56325d5a6820_0;
    %store/vec4 v0x56325d5a7920_0, 0, 16;
T_205.0 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x56325d4f1360;
T_206 ;
    %wait E_0x56325cfa1830;
    %load/vec4 v0x56325d4c3970_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d4c1f00, 0, 4;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x56325d584790;
T_207 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d561b90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56325d457850_0, 0, 16;
    %end;
    .thread T_207;
    .scope S_0x56325d584790;
T_208 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56325d5c9f10_0, 0, 32;
    %store/vec4 v0x56325d5ca300_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x56325d582cb0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x56325d62df00, P_0x56325d62e0c0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_208.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d466900_0, 0, 32;
T_208.2 ;
    %load/vec4 v0x56325d466900_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_208.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x56325d466900_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x56325d466900_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x56325d4669e0, 4, 0;
    %load/vec4 v0x56325d466900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d466900_0, 0, 32;
    %jmp T_208.2;
T_208.3 ;
    %end;
    .thread T_208;
    .scope S_0x56325d584790;
T_209 ;
    %wait E_0x56325cee0140;
    %load/vec4 v0x56325d46ca70_0;
    %load/vec4 v0x56325d5f6260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %delay 0, 0;
    %load/vec4 v0x56325d5f65a0_0;
    %store/vec4 v0x56325d5c9730_0, 0, 8;
    %load/vec4 v0x56325d46cd90_0;
    %store/vec4 v0x56325d5c93b0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x56325d5837a0;
    %join;
    %delay 0, 0;
T_209.0 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0x56325d584790;
T_210 ;
    %wait E_0x56325d5ca800;
    %load/vec4 v0x56325d5f5a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.0, 8;
    %load/vec4 v0x56325d5c9030_0;
    %store/vec4 v0x56325d5c9b20_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d5833b0;
    %join;
    %load/vec4 v0x56325d5c9c00_0;
    %store/vec4 v0x56325d5c8a10_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x56325d5c9030_0;
    %store/vec4 v0x56325d5c9b20_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x56325d5833b0;
    %join;
    %load/vec4 v0x56325d5c9c00_0;
    %store/vec4 v0x56325d561ab0_0, 0, 16;
    %load/vec4 v0x56325d5c8a10_0;
    %store/vec4 v0x56325d561b90_0, 0, 16;
T_210.0 ;
    %jmp T_210;
    .thread T_210;
    .scope S_0x56325d57a060;
T_211 ;
    %wait E_0x56325cfa1830;
    %load/vec4 v0x56325d4c3970_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d4c1f00, 0, 4;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x56325d4f0f80;
T_212 ;
    %wait E_0x56325d45eee0;
    %load/vec4 v0x56325d4c3550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d4afbc0_0, 0;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v0x56325d4c1b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.2, 8;
    %load/vec4 v0x56325d4af7c0_0;
    %assign/vec4 v0x56325d4afbc0_0, 0;
    %jmp T_212.3;
T_212.2 ;
    %load/vec4 v0x56325d4afbc0_0;
    %assign/vec4 v0x56325d4afbc0_0, 0;
T_212.3 ;
T_212.1 ;
    %load/vec4 v0x56325d4c3550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56325d4c1c20_0, 0;
    %jmp T_212.5;
T_212.4 ;
    %load/vec4 v0x56325d4c2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.6, 8;
    %load/vec4 v0x56325d4c1c20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56325d4c1c20_0, 0;
    %jmp T_212.7;
T_212.6 ;
    %load/vec4 v0x56325d4c1c20_0;
    %assign/vec4 v0x56325d4c1c20_0, 0;
T_212.7 ;
T_212.5 ;
    %load/vec4 v0x56325d4c3550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d4afb00_0, 0;
    %jmp T_212.9;
T_212.8 ;
    %load/vec4 v0x56325d4c2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d4afb00_0, 0;
    %jmp T_212.11;
T_212.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d4afb00_0, 0;
T_212.11 ;
T_212.9 ;
    %jmp T_212;
    .thread T_212;
    .scope S_0x56325d4f0f80;
T_213 ;
    %wait E_0x56325d45ca90;
    %load/vec4 v0x56325d4af7c0_0;
    %load/vec4 v0x56325d4c1c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d4c2a40_0, 0;
    %load/vec4 v0x56325d4afbc0_0;
    %load/vec4 v0x56325d4c1c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56325d4c2980_0, 0;
    %load/vec4 v0x56325d4c3a30_0;
    %load/vec4 v0x56325d4c2a40_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d4c1b80_0, 0;
    %load/vec4 v0x56325d4c3e20_0;
    %load/vec4 v0x56325d4c2980_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d4c2280_0, 0;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x56325d4f0f80;
T_214 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x56325d036f20 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x56325d036ee0 {0 0 0};
    %end;
    .thread T_214;
    .scope S_0x56325d4f0ba0;
T_215 ;
    %wait E_0x56325cfa8780;
    %load/vec4 v0x56325d6346a0_0;
    %inv;
    %assign/vec4 v0x56325d634380_0, 0;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0x56325d4f0ba0;
T_216 ;
    %wait E_0x56325d3e58a0;
    %load/vec4 v0x56325d633c30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56325d633c30_0;
    %parti/s 1, 30, 6;
    %and;
    %assign/vec4 v0x56325d6342e0_0, 0;
    %load/vec4 v0x56325d634560_0;
    %inv;
    %assign/vec4 v0x56325d634240_0, 0;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x56325d4f1740;
T_217 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d554710_0;
    %assign/vec4 v0x56325d4f04a0_0, 0;
    %load/vec4 v0x56325d5a8b30_0;
    %assign/vec4 v0x56325d437b60_0, 0;
    %load/vec4 v0x56325d5beab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %load/vec4 v0x56325d57b990_0;
    %inv;
    %assign/vec4 v0x56325d430300_0, 0;
    %load/vec4 v0x56325d57b990_0;
    %assign/vec4 v0x56325d43cd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d430240_0, 0;
    %jmp T_217.1;
T_217.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d430300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d43cd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d430240_0, 0;
T_217.1 ;
    %load/vec4 v0x56325d43cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.2, 8;
    %load/vec4 v0x56325d5c2180_0;
    %assign/vec4 v0x56325d444610_0, 0;
    %jmp T_217.3;
T_217.2 ;
    %load/vec4 v0x56325d444610_0;
    %assign/vec4 v0x56325d444610_0, 0;
T_217.3 ;
    %load/vec4 v0x56325d57ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d43cca0_0, 0;
    %jmp T_217.5;
T_217.4 ;
    %load/vec4 v0x56325d43cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56325d43cca0_0, 0;
    %jmp T_217.7;
T_217.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325d43cca0_0, 0;
T_217.7 ;
T_217.5 ;
    %jmp T_217;
    .thread T_217;
    .scope S_0x56325d555410;
T_218 ;
    %wait E_0x56325cf32b60;
    %load/vec4 v0x56325d635cb0_0;
    %assign/vec4 v0x56325d635990_0, 0;
    %load/vec4 v0x56325d635ad0_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x56325d6357b0_0, 0;
    %load/vec4 v0x56325d635ad0_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0x56325d6358f0_0, 0;
    %load/vec4 v0x56325d635ad0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x56325d635850_0, 0;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x56325d474a10;
T_219 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56325d656830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56325d6560b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56325d656ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56325d6561f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56325d6571c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56325d657120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d655aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d655a00_0, 0, 32;
    %end;
    .thread T_219;
    .scope S_0x56325d474a10;
T_220 ;
    %delay 2000, 0;
    %load/vec4 v0x56325d656830_0;
    %inv;
    %store/vec4 v0x56325d656830_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0x56325d474a10;
T_221 ;
    %delay 3000, 0;
    %load/vec4 v0x56325d6560b0_0;
    %inv;
    %store/vec4 v0x56325d6560b0_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0x56325d474a10;
T_222 ;
    %vpi_call 2 154 "$display", "--- lpRamAdrsWidth %d bit", P_0x56325d627c20 {0 0 0};
    %vpi_call 2 155 "$display", "--- lpUfiBlockConnectNum %d bit", P_0x56325d627e20 {0 0 0};
    %end;
    .thread T_222;
    .scope S_0x56325d474a10;
T_223 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d653630_0, 0, 32;
T_223.0 ;
    %load/vec4 v0x56325d653630_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_223.1, 5;
    %load/vec4 v0x56325d653630_0;
    %pad/s 16;
    %ix/getv/s 3, v0x56325d653630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d653950, 0, 4;
    %load/vec4 v0x56325d653630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56325d653630_0, 0, 32;
    %jmp T_223.0;
T_223.1 ;
    %end;
    .thread T_223;
    .scope S_0x56325d474a10;
T_224 ;
    %wait E_0x56325cf31820;
    %load/vec4 v0x56325d653810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_224.0, 8;
    %load/vec4 v0x56325d657080_0;
    %load/vec4 v0x56325d655b40_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d653950, 0, 4;
    %jmp T_224.1;
T_224.0 ;
    %load/vec4 v0x56325d655b40_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56325d653950, 4;
    %load/vec4 v0x56325d655b40_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56325d653950, 0, 4;
T_224.1 ;
    %jmp T_224;
    .thread T_224;
    .scope S_0x56325d474a10;
T_225 ;
    %wait E_0x56325d46c930;
    %load/vec4 v0x56325d655b40_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x56325d653950, 4;
    %assign/vec4 v0x56325d6538b0_0, 0;
    %load/vec4 v0x56325d655c80_0;
    %inv;
    %load/vec4 v0x56325d655be0_0;
    %inv;
    %and;
    %assign/vec4 v0x56325d653810_0, 0;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x56325d474a10;
T_226 ;
    %vpi_call 2 393 "$dumpfile", "UFIB_tb.vcd" {0 0 0};
    %vpi_call 2 394 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56325d474a10 {0 0 0};
    %vpi_call 2 395 "$display", " ----- SIM START !!" {0 0 0};
    %fork TD_UFIB_tb.reset_init, S_0x56325d652be0;
    %join;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x56325d6529b0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1073938432, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1073872908, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1073872912, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1073872916, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1073872904, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56325d652fa0_0, 0, 32;
    %pushi/vec4 1073872900, 0, 32;
    %store/vec4 v0x56325d652f00_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x56325d652d70;
    %join;
    %delay 120000000, 0;
    %vpi_call 2 414 "$display", " ----- SIM END !!" {0 0 0};
    %vpi_call 2 415 "$finish" {0 0 0};
    %end;
    .thread T_226;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "UFIB_tb.v";
    "../../MicroControllerBlock/MicroControllerBlock.v";
    "../../common/fifo/SyncFifoController.v";
    "../../common/fifo/TrionSDPBRAM.v";
    "/tools/efinity/2023.1/sim_models/verilog/efx_ram_5k.v";
    "../../MicroControllerBlock/MicroControllerCsr.v";
    "../../RAMBlock/RAMBlock.v";
    "../../RAMBlock/RAMIfPortUnit.v";
    "../../RAMBlock/RAMCsr.v";
    "../../RAMBlock/RamReadWriteArbiter.v";
    "../../SynthesizerBlock/SynthesizerBlock.v";
    "../../SynthesizerBlock/I2SSignalGen.v";
    "../../SynthesizerBlock/SynthesizerCsr.v";
    "../../common/Serial/UartRX.v";
    "../UfibReadDmaUnit.v";
    "../../common/fifo/ASyncFifoController.v";
    "../UfibBurstCnt.v";
    "../UFIB.v";
