Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: wrapper_proc_7seg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "wrapper_proc_7seg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "wrapper_proc_7seg"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : wrapper_proc_7seg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vboxsrv/desktop/processor/sign_gen.vhd" in Library work.
Architecture behavioral of Entity sig_gen is up to date.
Compiling vhdl file "//vboxsrv/desktop/processor/hex_to_7seg.vhd" in Library work.
Architecture behavioral of Entity hex_to_7seg is up to date.
Compiling vhdl file "//vboxsrv/desktop/processor/ProgramCounter.vhd" in Library work.
Architecture behavioral of Entity programcounter is up to date.
Compiling vhdl file "//vboxsrv/desktop/processor/RAM256.vhd" in Library work.
Architecture behavioral of Entity rom256 is up to date.
Compiling vhdl file "//vboxsrv/desktop/processor/decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "//vboxsrv/desktop/processor/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "//vboxsrv/desktop/processor/Memory8x8.vhd" in Library work.
Architecture behavioral of Entity memory8x8 is up to date.
Compiling vhdl file "//vboxsrv/desktop/processor/proc_structure.vhd" in Library work.
Architecture behavioral of Entity proc_structure is up to date.
Compiling vhdl file "//vboxsrv/desktop/processor/seven_seg_multiplex.vhd" in Library work.
Architecture behavioral of Entity seven_seg_multiplex is up to date.
Compiling vhdl file "//vboxsrv/desktop/processor/wrapper_proc_7seg.vhd" in Library work.
Entity <wrapper_proc_7seg> compiled.
Entity <wrapper_proc_7seg> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <wrapper_proc_7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <proc_structure> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seven_seg_multiplex> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sig_gen> in library <work> (architecture <behavioral>) with generics.
	CLK_PER = 24999

Analyzing hierarchy for entity <ProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM256> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Memory8x8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sig_gen> in library <work> (architecture <behavioral>) with generics.
	CLK_PER = 2499

Analyzing hierarchy for entity <hex_to_7seg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <wrapper_proc_7seg> in library <work> (Architecture <behavioral>).
Entity <wrapper_proc_7seg> analyzed. Unit <wrapper_proc_7seg> generated.

Analyzing Entity <proc_structure> in library <work> (Architecture <behavioral>).
Entity <proc_structure> analyzed. Unit <proc_structure> generated.

Analyzing Entity <ProgramCounter> in library <work> (Architecture <behavioral>).
Entity <ProgramCounter> analyzed. Unit <ProgramCounter> generated.

Analyzing Entity <ROM256> in library <work> (Architecture <behavioral>).
Entity <ROM256> analyzed. Unit <ROM256> generated.

Analyzing Entity <decoder> in library <work> (Architecture <behavioral>).
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <Memory8x8> in library <work> (Architecture <behavioral>).
Entity <Memory8x8> analyzed. Unit <Memory8x8> generated.

Analyzing Entity <seven_seg_multiplex> in library <work> (Architecture <behavioral>).
Entity <seven_seg_multiplex> analyzed. Unit <seven_seg_multiplex> generated.

Analyzing generic Entity <sig_gen.2> in library <work> (Architecture <behavioral>).
	CLK_PER = 2499
Entity <sig_gen.2> analyzed. Unit <sig_gen.2> generated.

Analyzing Entity <hex_to_7seg> in library <work> (Architecture <behavioral>).
Entity <hex_to_7seg> analyzed. Unit <hex_to_7seg> generated.

Analyzing generic Entity <sig_gen.1> in library <work> (Architecture <behavioral>).
	CLK_PER = 24999
Entity <sig_gen.1> analyzed. Unit <sig_gen.1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sig_gen_1>.
    Related source file is "//vboxsrv/desktop/processor/sign_gen.vhd".
    Found 1-bit register for signal <clk_sig>.
    Found 32-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <sig_gen_1> synthesized.


Synthesizing Unit <ProgramCounter>.
    Related source file is "//vboxsrv/desktop/processor/ProgramCounter.vhd".
    Found 8-bit up accumulator for signal <curnum>.
    Summary:
	inferred   1 Accumulator(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <ROM256>.
    Related source file is "//vboxsrv/desktop/processor/RAM256.vhd".
    Found 256x16-bit ROM for signal <instruction$rom0000> created at line 66.
    Found 16-bit register for signal <instruction>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <ROM256> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "//vboxsrv/desktop/processor/decoder.vhd".
    Found 16x1-bit ROM for signal <wrt>.
    Found 8-bit comparator equal for signal <branch$cmp_eq0003> created at line 84.
    Found 8-bit comparator less for signal <branch$cmp_lt0000> created at line 84.
    Found 8-bit comparator not equal for signal <branch$cmp_ne0000> created at line 84.
    Summary:
	inferred   1 ROM(s).
	inferred   3 Comparator(s).
Unit <decoder> synthesized.


Synthesizing Unit <alu>.
    Related source file is "//vboxsrv/desktop/processor/alu.vhd".
    Found 8-bit addsub for signal <Rd$addsub0000>.
    Found 8-bit shifter logical left for signal <Rd$shift0004> created at line 46.
    Found 8-bit shifter arithmetic right for signal <Rd$shift0005> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu> synthesized.


Synthesizing Unit <Memory8x8>.
    Related source file is "//vboxsrv/desktop/processor/Memory8x8.vhd".
    Found 8-bit 8-to-1 multiplexer for signal <Rs1_cont>.
    Found 8-bit 8-to-1 multiplexer for signal <Rs2_cont>.
    Found 64-bit register for signal <ram>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Memory8x8> synthesized.


Synthesizing Unit <sig_gen_2>.
    Related source file is "//vboxsrv/desktop/processor/sign_gen.vhd".
    Found 1-bit register for signal <clk_sig>.
    Found 32-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <sig_gen_2> synthesized.


Synthesizing Unit <hex_to_7seg>.
    Related source file is "//vboxsrv/desktop/processor/hex_to_7seg.vhd".
    Found 16x7-bit ROM for signal <seven_seg_output>.
    Summary:
	inferred   1 ROM(s).
Unit <hex_to_7seg> synthesized.


Synthesizing Unit <proc_structure>.
    Related source file is "//vboxsrv/desktop/processor/proc_structure.vhd".
Unit <proc_structure> synthesized.


Synthesizing Unit <seven_seg_multiplex>.
    Related source file is "//vboxsrv/desktop/processor/seven_seg_multiplex.vhd".
    Found 1-of-4 decoder for signal <segment_enable>.
    Found 2-bit up counter for signal <count>.
    Found 4-bit 4-to-1 multiplexer for signal <hex_nibble>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <seven_seg_multiplex> synthesized.


Synthesizing Unit <wrapper_proc_7seg>.
    Related source file is "//vboxsrv/desktop/processor/wrapper_proc_7seg.vhd".
WARNING:Xst:646 - Signal <slow_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Rs2_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Rd_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_out<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <wrapper_proc_7seg> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x1-bit ROM                                          : 1
 16x7-bit ROM                                          : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 11
 1-bit register                                        : 2
 16-bit register                                       : 1
 8-bit register                                        : 8
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 3
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <Inst_sig_gen> is unconnected in block <wrapper_proc_7seg>.
   It will be removed from the design.

Synthesizing (advanced) Unit <ROM256>.
INFO:Xst:3044 - The ROM <Mrom_instruction_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <instruction>.
INFO:Xst:3225 - The RAM <Mrom_instruction_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <instruction>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM256> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x16-bit single-port block RAM                      : 1
# ROMs                                                 : 2
 16x1-bit ROM                                          : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 3
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 17
 1-bit 8-to-1 multiplexer                              : 16
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Inst_sig_gen/clk_sig> of sequential type is unconnected in block <wrapper_proc_7seg>.
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: Rd_shift0003<7>.

Optimizing unit <wrapper_proc_7seg> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <decoder> ...

Optimizing unit <alu> ...

Optimizing unit <Memory8x8> ...

Optimizing unit <proc_structure> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block wrapper_proc_7seg, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : wrapper_proc_7seg.ngr
Top Level Output File Name         : wrapper_proc_7seg
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 484
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 18
#      LUT2_D                      : 2
#      LUT3                        : 97
#      LUT3_D                      : 2
#      LUT3_L                      : 6
#      LUT4                        : 126
#      LUT4_D                      : 9
#      LUT4_L                      : 18
#      MUXCY                       : 61
#      MUXF5                       : 45
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 107
#      FDC                         : 2
#      FDE                         : 1
#      FDR                         : 32
#      FDRE                        : 72
# RAMS                             : 1
#      RAMB16_S18                  : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      168  out of    960    17%  
 Number of Slice Flip Flops:            107  out of   1920     5%  
 Number of 4 input LUTs:                312  out of   1920    16%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     83    21%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+---------------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)                 | Load  |
---------------------------------------------+---------------------------------------+-------+
clk                                          | BUFGP                                 | 33    |
Inst_seven_seg_multiplex/Inst_sig_gen/clk_sig| NONE(Inst_seven_seg_multiplex/count_0)| 2     |
btn                                          | BUFGP                                 | 73    |
---------------------------------------------+---------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.011ns (Maximum Frequency: 66.618MHz)
   Minimum input arrival time before clock: 13.829ns
   Maximum output required time after clock: 18.002ns
   Maximum combinational path delay: 16.820ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            Inst_seven_seg_multiplex/Inst_sig_gen/cnt_8 (FF)
  Destination:       Inst_seven_seg_multiplex/Inst_sig_gen/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_seven_seg_multiplex/Inst_sig_gen/cnt_8 to Inst_seven_seg_multiplex/Inst_sig_gen/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_8 (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_8)
     LUT4:I0->O            1   0.704   0.000  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_lut<0> (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<0> (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<1> (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<2> (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<3> (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<4> (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<5> (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<6> (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000_wg_cy<7> (Inst_seven_seg_multiplex/Inst_sig_gen/cnt_cmp_eq0000)
     FDR:R                     0.911          Inst_seven_seg_multiplex/Inst_sig_gen/cnt_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_seven_seg_multiplex/Inst_sig_gen/clk_sig'
  Clock period: 3.023ns (frequency: 330.797MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.023ns (Levels of Logic = 1)
  Source:            Inst_seven_seg_multiplex/count_0 (FF)
  Destination:       Inst_seven_seg_multiplex/count_0 (FF)
  Source Clock:      Inst_seven_seg_multiplex/Inst_sig_gen/clk_sig rising
  Destination Clock: Inst_seven_seg_multiplex/Inst_sig_gen/clk_sig rising

  Data Path: Inst_seven_seg_multiplex/count_0 to Inst_seven_seg_multiplex/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.591   1.000  Inst_seven_seg_multiplex/count_0 (Inst_seven_seg_multiplex/count_0)
     INV:I->O              1   0.704   0.420  Inst_seven_seg_multiplex/Mcount_count_xor<0>11_INV_0 (Result<0>1)
     FDC:D                     0.308          Inst_seven_seg_multiplex/count_0
    ----------------------------------------
    Total                      3.023ns (1.603ns logic, 1.420ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn'
  Clock period: 15.011ns (frequency: 66.618MHz)
  Total number of paths / destination ports: 75131 / 152
-------------------------------------------------------------------------
Delay:               15.011ns (Levels of Logic = 21)
  Source:            Inst_top_processor/Program_Register/Mrom_instruction_rom0000 (RAM)
  Destination:       Inst_top_processor/Program_Counter/curnum_7 (FF)
  Source Clock:      btn rising
  Destination Clock: btn rising

  Data Path: Inst_top_processor/Program_Register/Mrom_instruction_rom0000 to Inst_top_processor/Program_Counter/curnum_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18:CLK->DO6   14   2.800   1.035  Inst_top_processor/Program_Register/Mrom_instruction_rom0000 (Inst_top_processor/instruction<6>)
     LUT3:I2->O           10   0.704   0.917  Inst_top_processor/Rs1_address<0>1 (Inst_top_processor/Rs1_address<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_top_processor/Register_File/mux3_6 (Inst_top_processor/Register_File/mux3_6)
     MUXF5:I0->O           1   0.321   0.000  Inst_top_processor/Register_File/mux3_4_f5 (Inst_top_processor/Register_File/mux3_4_f5)
     MUXF6:I0->O          14   0.521   1.079  Inst_top_processor/Register_File/mux3_2_f6 (Rs1_out<3>)
     LUT2:I1->O            1   0.704   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_lut<3> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<3> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<4> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<5> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<6> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<6>)
     MUXCY:CI->O           3   0.459   0.706  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<7> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<7>)
     LUT4:I0->O            1   0.704   0.000  Inst_top_processor/Decode_Unit/branch_F (N125)
     MUXF5:I0->O           8   0.321   0.761  Inst_top_processor/Decode_Unit/branch (Inst_top_processor/branch)
     LUT4:I3->O            1   0.704   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_lut<0> (Inst_top_processor/Program_Counter/Maccum_curnum_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<0> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<1> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<2> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<3> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<4> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<5> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<6> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<6>)
     XORCY:CI->O           1   0.804   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_xor<7> (Inst_top_processor/Program_Counter/Result<7>)
     FDRE:D                    0.308          Inst_top_processor/Program_Counter/curnum_7
    ----------------------------------------
    Total                     15.011ns (10.513ns logic, 4.498ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btn'
  Total number of paths / destination ports: 38312 / 152
-------------------------------------------------------------------------
Offset:              13.829ns (Levels of Logic = 22)
  Source:            reg_no<0> (PAD)
  Destination:       Inst_top_processor/Program_Counter/curnum_7 (FF)
  Destination Clock: btn rising

  Data Path: reg_no<0> to Inst_top_processor/Program_Counter/curnum_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.218   1.435  reg_no_0_IBUF (reg_no_0_IBUF)
     LUT3:I0->O           10   0.704   0.917  Inst_top_processor/Rs1_address<0>1 (Inst_top_processor/Rs1_address<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_top_processor/Register_File/mux3_6 (Inst_top_processor/Register_File/mux3_6)
     MUXF5:I0->O           1   0.321   0.000  Inst_top_processor/Register_File/mux3_4_f5 (Inst_top_processor/Register_File/mux3_4_f5)
     MUXF6:I0->O          14   0.521   1.079  Inst_top_processor/Register_File/mux3_2_f6 (Rs1_out<3>)
     LUT2:I1->O            1   0.704   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_lut<3> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<3> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<4> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<5> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<6> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<6>)
     MUXCY:CI->O           3   0.459   0.706  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<7> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<7>)
     LUT4:I0->O            1   0.704   0.000  Inst_top_processor/Decode_Unit/branch_F (N125)
     MUXF5:I0->O           8   0.321   0.761  Inst_top_processor/Decode_Unit/branch (Inst_top_processor/branch)
     LUT4:I3->O            1   0.704   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_lut<0> (Inst_top_processor/Program_Counter/Maccum_curnum_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<0> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<1> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<2> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<3> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<4> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<5> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_cy<6> (Inst_top_processor/Program_Counter/Maccum_curnum_cy<6>)
     XORCY:CI->O           1   0.804   0.000  Inst_top_processor/Program_Counter/Maccum_curnum_xor<7> (Inst_top_processor/Program_Counter/Result<7>)
     FDRE:D                    0.308          Inst_top_processor/Program_Counter/curnum_7
    ----------------------------------------
    Total                     13.829ns (8.931ns logic, 4.898ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_seven_seg_multiplex/Inst_sig_gen/clk_sig'
  Total number of paths / destination ports: 113 / 11
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 4)
  Source:            Inst_seven_seg_multiplex/count_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      Inst_seven_seg_multiplex/Inst_sig_gen/clk_sig rising

  Data Path: Inst_seven_seg_multiplex/count_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.591   1.175  Inst_seven_seg_multiplex/count_0 (Inst_seven_seg_multiplex/count_0)
     LUT3:I0->O            1   0.704   0.000  Inst_seven_seg_multiplex/Mmux_hex_nibble_3 (Inst_seven_seg_multiplex/Mmux_hex_nibble_3)
     MUXF5:I1->O           7   0.321   0.883  Inst_seven_seg_multiplex/Mmux_hex_nibble_2_f5 (Inst_seven_seg_multiplex/hex_nibble<0>)
     LUT4:I0->O            1   0.704   0.420  Inst_seven_seg_multiplex/Inst_hex_to_7seg/Mrom_seven_seg_output61 (seg_6_OBUF)
     OBUF:I->O                 3.272          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      8.070ns (5.592ns logic, 2.478ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btn'
  Total number of paths / destination ports: 4368 / 7
-------------------------------------------------------------------------
Offset:              18.002ns (Levels of Logic = 15)
  Source:            Inst_top_processor/Program_Register/Mrom_instruction_rom0000 (RAM)
  Destination:       seg<6> (PAD)
  Source Clock:      btn rising

  Data Path: Inst_top_processor/Program_Register/Mrom_instruction_rom0000 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18:CLK->DO6   14   2.800   1.035  Inst_top_processor/Program_Register/Mrom_instruction_rom0000 (Inst_top_processor/instruction<6>)
     LUT3:I2->O           10   0.704   0.917  Inst_top_processor/Rs1_address<0>1 (Inst_top_processor/Rs1_address<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_top_processor/Register_File/mux3_6 (Inst_top_processor/Register_File/mux3_6)
     MUXF5:I0->O           1   0.321   0.000  Inst_top_processor/Register_File/mux3_4_f5 (Inst_top_processor/Register_File/mux3_4_f5)
     MUXF6:I0->O          14   0.521   1.079  Inst_top_processor/Register_File/mux3_2_f6 (Rs1_out<3>)
     LUT2:I1->O            1   0.704   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_lut<3> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<3> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<4> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<5> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<6> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<6>)
     MUXCY:CI->O           3   0.459   0.610  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<7> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<7>)
     LUT4:I1->O            1   0.704   0.499  Inst_top_processor/Decode_Unit/halt_and0000 (hlt)
     LUT3:I1->O            1   0.704   0.000  Inst_seven_seg_multiplex/Mmux_hex_nibble_4 (Inst_seven_seg_multiplex/Mmux_hex_nibble_4)
     MUXF5:I0->O           7   0.321   0.883  Inst_seven_seg_multiplex/Mmux_hex_nibble_2_f5 (Inst_seven_seg_multiplex/hex_nibble<0>)
     LUT4:I0->O            1   0.704   0.420  Inst_seven_seg_multiplex/Inst_hex_to_7seg/Mrom_seven_seg_output61 (seg_6_OBUF)
     OBUF:I->O                 3.272          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                     18.002ns (12.559ns logic, 5.443ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3262 / 7
-------------------------------------------------------------------------
Delay:               16.820ns (Levels of Logic = 16)
  Source:            reg_no<0> (PAD)
  Destination:       seg<6> (PAD)

  Data Path: reg_no<0> to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.218   1.435  reg_no_0_IBUF (reg_no_0_IBUF)
     LUT3:I0->O           10   0.704   0.917  Inst_top_processor/Rs1_address<0>1 (Inst_top_processor/Rs1_address<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_top_processor/Register_File/mux3_6 (Inst_top_processor/Register_File/mux3_6)
     MUXF5:I0->O           1   0.321   0.000  Inst_top_processor/Register_File/mux3_4_f5 (Inst_top_processor/Register_File/mux3_4_f5)
     MUXF6:I0->O          14   0.521   1.079  Inst_top_processor/Register_File/mux3_2_f6 (Rs1_out<3>)
     LUT2:I1->O            1   0.704   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_lut<3> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<3> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<4> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<5> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<6> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<6>)
     MUXCY:CI->O           3   0.459   0.610  Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<7> (Inst_top_processor/Decode_Unit/Mcompar_branch_cmp_lt0000_cy<7>)
     LUT4:I1->O            1   0.704   0.499  Inst_top_processor/Decode_Unit/halt_and0000 (hlt)
     LUT3:I1->O            1   0.704   0.000  Inst_seven_seg_multiplex/Mmux_hex_nibble_4 (Inst_seven_seg_multiplex/Mmux_hex_nibble_4)
     MUXF5:I0->O           7   0.321   0.883  Inst_seven_seg_multiplex/Mmux_hex_nibble_2_f5 (Inst_seven_seg_multiplex/hex_nibble<0>)
     LUT4:I0->O            1   0.704   0.420  Inst_seven_seg_multiplex/Inst_hex_to_7seg/Mrom_seven_seg_output61 (seg_6_OBUF)
     OBUF:I->O                 3.272          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                     16.820ns (10.977ns logic, 5.843ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.31 secs
 
--> 

Total memory usage is 283248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    4 (   0 filtered)

