logics to design 

generate a full N bit adder using loop
work on shift register logic
