Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 19 06:02:09 2021
| Host         : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command      : report_timing -max_paths 10 -file ./report/pqcrystals_fips202_ref_sha3_256_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a75tl-ftg256
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
--------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.678ns  (logic 0.610ns (4.460%)  route 13.068ns (95.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        13.068    14.716    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X53Y142        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X53Y142        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[4]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X53Y142        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[4]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.386ns  (logic 0.610ns (4.557%)  route 12.776ns (95.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        12.776    14.424    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X57Y141        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X57Y141        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[4]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X57Y141        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[4]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 0.610ns (4.617%)  route 12.601ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        12.601    14.249    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X55Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X55Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[48]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X55Y140        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[48]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 0.610ns (4.617%)  route 12.601ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        12.601    14.249    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X55Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X55Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[35]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X55Y140        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[35]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 0.610ns (4.617%)  route 12.601ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        12.601    14.249    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X55Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X55Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[48]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X55Y140        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[48]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.983ns  (logic 0.610ns (4.698%)  route 12.373ns (95.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        12.373    14.021    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X48Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X48Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[21]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X48Y140        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[21]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.983ns  (logic 0.610ns (4.698%)  route 12.373ns (95.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        12.373    14.021    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X48Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X48Y140        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[21]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X48Y140        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[21]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.841ns  (logic 0.610ns (4.750%)  route 12.231ns (95.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        12.231    13.879    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X43Y138        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X43Y138        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[0]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X43Y138        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Agi_reg_3650_reg[0]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.841ns  (logic 0.610ns (4.750%)  route 12.231ns (95.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        12.231    13.879    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X43Y138        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X43Y138        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[0]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X43Y138        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[0]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.539ns  (logic 0.610ns (4.865%)  route 11.929ns (95.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6703, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X38Y114        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_reg[5]/Q
                         net (fo=137, routed)        11.929    13.577    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_CS_fsm_state6
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=6703, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/ap_clk
    SLICE_X49Y138        FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[52]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X49Y138        FDRE (Setup_fdre_C_CE)      -0.344    15.607    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_804/grp_KeccakF1600_StatePer_fu_736/Ago_reg_3655_reg[52]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  2.030    




