Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilink_Project/adder_4bits/adder_4bits_tb_isim_beh.exe -prj C:/Xilink_Project/adder_4bits/adder_4bits_tb_beh.prj work.adder_4bits_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilink_Project/adder_4bits/adder_1bit.v" into library work
Analyzing Verilog file "C:/Xilink_Project/adder_4bits/adder_4bits.v" into library work
Analyzing Verilog file "C:/Xilink_Project/adder_4bits/adder_4bits_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module adder_1bit
Compiling module adder_4bits
Compiling module adder_4bits_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Xilink_Project/adder_4bits/adder_4bits_tb_isim_beh.exe
Fuse Memory Usage: 30248 KB
Fuse CPU Usage: 218 ms
