Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 16:34:51 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_GM/UniformILPNew/fir_GM_UniformILPNew_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.199ns (38.270%)  route 1.934ns (61.730%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 5.671 - 4.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.155ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3075, routed)        1.215     2.152    Sum7_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y407       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y407       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.230 r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/Q
                         net (fo=1, routed)           0.164     2.394    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/Q[9]
    SLICE_X121Y409       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.519 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__0/O
                         net (fo=1, routed)           0.106     2.625    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__0_n_0
    SLICE_X122Y408       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     2.716 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__0/O
                         net (fo=1, routed)           0.091     2.807    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__0_n_0
    SLICE_X122Y408       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     2.907 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__0/O
                         net (fo=1, routed)           0.047     2.954    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__0_n_0
    SLICE_X122Y408       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.055 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__0/O
                         net (fo=4, routed)           0.259     3.314    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X120Y405       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.404 r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__0/O
                         net (fo=1, routed)           0.009     3.413    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X120Y405       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.603 r  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.629    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X120Y406       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.644 r  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.670    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X120Y407       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.685 r  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.711    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X120Y408       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.787 f  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[1]
                         net (fo=6, routed)           0.352     4.139    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level5[26]
    SLICE_X118Y406       LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167     4.306 f  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__0/O
                         net (fo=1, routed)           0.243     4.549    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__0_n_0
    SLICE_X121Y406       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     4.649 f  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__0/O
                         net (fo=6, routed)           0.242     4.891    Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__0_n_0
    SLICE_X118Y406       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.942 r  Sum7_1_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__0/O
                         net (fo=13, routed)          0.343     5.285    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X120Y405       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3075, routed)        1.024     5.671    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X120Y405       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.359     6.029    
                         clock uncertainty           -0.035     5.994    
    SLICE_X120Y405       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     5.920    Sum7_1_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  0.635    




