============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sun Apr 28 17:14:34 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.411355s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (47.6%)

RUN-1004 : used memory is 295 MB, reserved memory is 272 MB, peak memory is 300 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 109 trigger nets, 109 data nets.
KIT-1004 : Chipwatcher code = 0101000110100111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_DIN_NUM=109,BUS_CTRL_NUM=250,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb01001101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb010110110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=272) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=272) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_DIN_NUM=109,BUS_CTRL_NUM=250,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb01001101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb010110110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_DIN_NUM=109,BUS_CTRL_NUM=250,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb01001101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb010110110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_DIN_NUM=109,BUS_CTRL_NUM=250,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb01001101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb010110110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=272)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=272)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_DIN_NUM=109,BUS_CTRL_NUM=250,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb01001101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb010110110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_DIN_NUM=109,BUS_CTRL_NUM=250,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0100011,32'sb0101001,32'sb0101101,32'sb01001101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01010110,32'sb01100110,32'sb01110010,32'sb010110110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 27107/36 useful/useless nets, 15543/19 useful/useless insts
SYN-1016 : Merged 40 instances.
SYN-1032 : 26488/6 useful/useless nets, 16329/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 26472/16 useful/useless nets, 16317/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 792 better
SYN-1014 : Optimize round 2
SYN-1032 : 25827/75 useful/useless nets, 15672/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.817673s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (67.0%)

RUN-1004 : used memory is 313 MB, reserved memory is 289 MB, peak memory is 315 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 106 instances.
SYN-2501 : Optimize round 1, 214 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 26677/2 useful/useless nets, 16534/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 86687, tnet num: 18229, tinst num: 16533, tnode num: 101647, tedge num: 140130.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 443 (3.12), #lev = 7 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 443 (3.12), #lev = 7 (1.47)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 923 instances into 443 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 753 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 268 adder to BLE ...
SYN-4008 : Packed 268 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.920564s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (58.3%)

RUN-1004 : used memory is 319 MB, reserved memory is 294 MB, peak memory is 451 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.940545s wall, 2.968750s user + 0.062500s system = 3.031250s CPU (61.4%)

RUN-1004 : used memory is 320 MB, reserved memory is 295 MB, peak memory is 451 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25511/16 useful/useless nets, 15339/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (562 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15339 instances
RUN-0007 : 8994 luts, 3275 seqs, 1970 mslices, 962 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 25511 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 14676 nets have 2 pins
RUN-1001 : 9467 nets have [3 - 5] pins
RUN-1001 : 697 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     217     
RUN-1001 :   No   |  No   |  Yes  |    1342     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     913     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  51   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 66
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15337 instances, 8994 luts, 3275 seqs, 2932 slices, 873 macros(2932 instances: 1970 mslices 962 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 84057, tnet num: 17061, tinst num: 15337, tnode num: 98810, tedge num: 137359.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.285488s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (74.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.54048e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15337.
PHY-3001 : Level 1 #clusters 2058.
PHY-3001 : End clustering;  0.129713s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (48.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.18048e+06, overlap = 889.188
PHY-3002 : Step(2): len = 1.03309e+06, overlap = 985.312
PHY-3002 : Step(3): len = 705478, overlap = 1240.34
PHY-3002 : Step(4): len = 607388, overlap = 1351.19
PHY-3002 : Step(5): len = 471148, overlap = 1513.22
PHY-3002 : Step(6): len = 402799, overlap = 1601.22
PHY-3002 : Step(7): len = 330275, overlap = 1749.22
PHY-3002 : Step(8): len = 283817, overlap = 1791.84
PHY-3002 : Step(9): len = 238489, overlap = 1855.06
PHY-3002 : Step(10): len = 210429, overlap = 1893.38
PHY-3002 : Step(11): len = 187240, overlap = 1922.12
PHY-3002 : Step(12): len = 168958, overlap = 1975.66
PHY-3002 : Step(13): len = 156301, overlap = 1986.31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.02733e-07
PHY-3002 : Step(14): len = 158206, overlap = 1987.28
PHY-3002 : Step(15): len = 180118, overlap = 1951.38
PHY-3002 : Step(16): len = 162762, overlap = 1889.69
PHY-3002 : Step(17): len = 164447, overlap = 1885.84
PHY-3002 : Step(18): len = 150764, overlap = 1868.88
PHY-3002 : Step(19): len = 150766, overlap = 1872.34
PHY-3002 : Step(20): len = 143935, overlap = 1865.78
PHY-3002 : Step(21): len = 145568, overlap = 1858.34
PHY-3002 : Step(22): len = 139268, overlap = 1830.28
PHY-3002 : Step(23): len = 140395, overlap = 1828.03
PHY-3002 : Step(24): len = 134874, overlap = 1815.47
PHY-3002 : Step(25): len = 137356, overlap = 1826.84
PHY-3002 : Step(26): len = 133130, overlap = 1842.88
PHY-3002 : Step(27): len = 134272, overlap = 1862.91
PHY-3002 : Step(28): len = 132434, overlap = 1873.88
PHY-3002 : Step(29): len = 131840, overlap = 1877.06
PHY-3002 : Step(30): len = 131544, overlap = 1877.69
PHY-3002 : Step(31): len = 129887, overlap = 1889.03
PHY-3002 : Step(32): len = 128216, overlap = 1868.84
PHY-3002 : Step(33): len = 126523, overlap = 1877.75
PHY-3002 : Step(34): len = 124189, overlap = 1902.81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.05466e-07
PHY-3002 : Step(35): len = 131726, overlap = 1864.28
PHY-3002 : Step(36): len = 144187, overlap = 1807.88
PHY-3002 : Step(37): len = 145016, overlap = 1788.78
PHY-3002 : Step(38): len = 149968, overlap = 1733.06
PHY-3002 : Step(39): len = 149263, overlap = 1716.34
PHY-3002 : Step(40): len = 150038, overlap = 1717.81
PHY-3002 : Step(41): len = 148857, overlap = 1718.09
PHY-3002 : Step(42): len = 149606, overlap = 1692.25
PHY-3002 : Step(43): len = 147700, overlap = 1696.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.21093e-06
PHY-3002 : Step(44): len = 160795, overlap = 1715.94
PHY-3002 : Step(45): len = 172857, overlap = 1693.75
PHY-3002 : Step(46): len = 174607, overlap = 1645.5
PHY-3002 : Step(47): len = 177230, overlap = 1651.28
PHY-3002 : Step(48): len = 176148, overlap = 1648.38
PHY-3002 : Step(49): len = 177175, overlap = 1644.62
PHY-3002 : Step(50): len = 174091, overlap = 1597.56
PHY-3002 : Step(51): len = 173631, overlap = 1572.62
PHY-3002 : Step(52): len = 172259, overlap = 1554.31
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.42187e-06
PHY-3002 : Step(53): len = 193221, overlap = 1533.06
PHY-3002 : Step(54): len = 205799, overlap = 1457.28
PHY-3002 : Step(55): len = 212013, overlap = 1375.66
PHY-3002 : Step(56): len = 215511, overlap = 1407.91
PHY-3002 : Step(57): len = 212658, overlap = 1427.06
PHY-3002 : Step(58): len = 214689, overlap = 1419.88
PHY-3002 : Step(59): len = 211281, overlap = 1441.44
PHY-3002 : Step(60): len = 212631, overlap = 1462.81
PHY-3002 : Step(61): len = 210242, overlap = 1442.34
PHY-3002 : Step(62): len = 210970, overlap = 1480.97
PHY-3002 : Step(63): len = 209131, overlap = 1446.81
PHY-3002 : Step(64): len = 209967, overlap = 1404.38
PHY-3002 : Step(65): len = 208776, overlap = 1402.12
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.84373e-06
PHY-3002 : Step(66): len = 222251, overlap = 1357.78
PHY-3002 : Step(67): len = 232744, overlap = 1351.84
PHY-3002 : Step(68): len = 235282, overlap = 1339.81
PHY-3002 : Step(69): len = 237839, overlap = 1321.12
PHY-3002 : Step(70): len = 238819, overlap = 1327.25
PHY-3002 : Step(71): len = 239345, overlap = 1284.81
PHY-3002 : Step(72): len = 236611, overlap = 1246.56
PHY-3002 : Step(73): len = 236210, overlap = 1214.94
PHY-3002 : Step(74): len = 233961, overlap = 1196.19
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.68746e-06
PHY-3002 : Step(75): len = 247440, overlap = 1199.56
PHY-3002 : Step(76): len = 260028, overlap = 1206.88
PHY-3002 : Step(77): len = 264754, overlap = 1155.22
PHY-3002 : Step(78): len = 269162, overlap = 1130.03
PHY-3002 : Step(79): len = 272826, overlap = 1093.19
PHY-3002 : Step(80): len = 275734, overlap = 1058.78
PHY-3002 : Step(81): len = 273328, overlap = 1060.09
PHY-3002 : Step(82): len = 274744, overlap = 1081.22
PHY-3002 : Step(83): len = 274177, overlap = 1040.66
PHY-3002 : Step(84): len = 275536, overlap = 1034.62
PHY-3002 : Step(85): len = 272281, overlap = 1039.72
PHY-3002 : Step(86): len = 272983, overlap = 1033.84
PHY-3002 : Step(87): len = 273253, overlap = 1016.62
PHY-3002 : Step(88): len = 275065, overlap = 1005.44
PHY-3002 : Step(89): len = 274105, overlap = 1015.72
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.93749e-05
PHY-3002 : Step(90): len = 288588, overlap = 992.125
PHY-3002 : Step(91): len = 302278, overlap = 946.094
PHY-3002 : Step(92): len = 308131, overlap = 863.75
PHY-3002 : Step(93): len = 310508, overlap = 818.906
PHY-3002 : Step(94): len = 310598, overlap = 803.875
PHY-3002 : Step(95): len = 312294, overlap = 805.875
PHY-3002 : Step(96): len = 311114, overlap = 853.031
PHY-3002 : Step(97): len = 311885, overlap = 848.344
PHY-3002 : Step(98): len = 311547, overlap = 834.438
PHY-3002 : Step(99): len = 311371, overlap = 842.906
PHY-3002 : Step(100): len = 309061, overlap = 849.781
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.87401e-05
PHY-3002 : Step(101): len = 320958, overlap = 824.844
PHY-3002 : Step(102): len = 331297, overlap = 808.062
PHY-3002 : Step(103): len = 333916, overlap = 788.875
PHY-3002 : Step(104): len = 335577, overlap = 782.344
PHY-3002 : Step(105): len = 337767, overlap = 783.25
PHY-3002 : Step(106): len = 339563, overlap = 757.656
PHY-3002 : Step(107): len = 339540, overlap = 748.438
PHY-3002 : Step(108): len = 340117, overlap = 750.062
PHY-3002 : Step(109): len = 339602, overlap = 742.25
PHY-3002 : Step(110): len = 339618, overlap = 755.031
PHY-3002 : Step(111): len = 339870, overlap = 777.125
PHY-3002 : Step(112): len = 340887, overlap = 788.969
PHY-3002 : Step(113): len = 339843, overlap = 804.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.74803e-05
PHY-3002 : Step(114): len = 349822, overlap = 798.281
PHY-3002 : Step(115): len = 356445, overlap = 776.062
PHY-3002 : Step(116): len = 357766, overlap = 772.844
PHY-3002 : Step(117): len = 358321, overlap = 766.688
PHY-3002 : Step(118): len = 359330, overlap = 755.688
PHY-3002 : Step(119): len = 360319, overlap = 761.688
PHY-3002 : Step(120): len = 358851, overlap = 736.406
PHY-3002 : Step(121): len = 358538, overlap = 737.594
PHY-3002 : Step(122): len = 359893, overlap = 712.562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000154961
PHY-3002 : Step(123): len = 366701, overlap = 678.969
PHY-3002 : Step(124): len = 371387, overlap = 641.781
PHY-3002 : Step(125): len = 372534, overlap = 637.938
PHY-3002 : Step(126): len = 373553, overlap = 653.062
PHY-3002 : Step(127): len = 375407, overlap = 645.562
PHY-3002 : Step(128): len = 377071, overlap = 618.406
PHY-3002 : Step(129): len = 377144, overlap = 598.094
PHY-3002 : Step(130): len = 377371, overlap = 589.312
PHY-3002 : Step(131): len = 378050, overlap = 575.875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000307892
PHY-3002 : Step(132): len = 381959, overlap = 576.719
PHY-3002 : Step(133): len = 385902, overlap = 571.406
PHY-3002 : Step(134): len = 387553, overlap = 562.438
PHY-3002 : Step(135): len = 388697, overlap = 557.656
PHY-3002 : Step(136): len = 389673, overlap = 545.781
PHY-3002 : Step(137): len = 390801, overlap = 550.719
PHY-3002 : Step(138): len = 391368, overlap = 539.375
PHY-3002 : Step(139): len = 392141, overlap = 538.812
PHY-3002 : Step(140): len = 393096, overlap = 533.625
PHY-3002 : Step(141): len = 394073, overlap = 522.375
PHY-3002 : Step(142): len = 394527, overlap = 528.125
PHY-3002 : Step(143): len = 395120, overlap = 527.531
PHY-3002 : Step(144): len = 395427, overlap = 520.312
PHY-3002 : Step(145): len = 395360, overlap = 512.844
PHY-3002 : Step(146): len = 394709, overlap = 521.281
PHY-3002 : Step(147): len = 394440, overlap = 527.281
PHY-3002 : Step(148): len = 394587, overlap = 517.125
PHY-3002 : Step(149): len = 394738, overlap = 522.406
PHY-3002 : Step(150): len = 394556, overlap = 526.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000585254
PHY-3002 : Step(151): len = 396914, overlap = 536.406
PHY-3002 : Step(152): len = 399160, overlap = 525.125
PHY-3002 : Step(153): len = 400284, overlap = 525.906
PHY-3002 : Step(154): len = 400910, overlap = 525.094
PHY-3002 : Step(155): len = 401448, overlap = 522.312
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00104932
PHY-3002 : Step(156): len = 402581, overlap = 522.031
PHY-3002 : Step(157): len = 403971, overlap = 530.844
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023377s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 0/25511.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 574304, over cnt = 1745(4%), over = 15603, worst = 348
PHY-1001 : End global iterations;  0.484306s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (25.8%)

PHY-1001 : Congestion index: top1 = 144.27, top5 = 95.60, top10 = 76.31, top15 = 65.33.
PHY-3001 : End congestion estimation;  0.700327s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (35.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490568s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (15.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.80914e-05
PHY-3002 : Step(158): len = 441345, overlap = 416.625
PHY-3002 : Step(159): len = 442970, overlap = 395.281
PHY-3002 : Step(160): len = 432983, overlap = 346.656
PHY-3002 : Step(161): len = 420157, overlap = 355.625
PHY-3002 : Step(162): len = 420140, overlap = 339.156
PHY-3002 : Step(163): len = 410916, overlap = 341.625
PHY-3002 : Step(164): len = 407664, overlap = 340.219
PHY-3002 : Step(165): len = 408012, overlap = 335.469
PHY-3002 : Step(166): len = 405463, overlap = 319.156
PHY-3002 : Step(167): len = 404277, overlap = 321.906
PHY-3002 : Step(168): len = 400442, overlap = 324.5
PHY-3002 : Step(169): len = 400126, overlap = 326.656
PHY-3002 : Step(170): len = 396712, overlap = 324.812
PHY-3002 : Step(171): len = 395350, overlap = 329.906
PHY-3002 : Step(172): len = 395380, overlap = 322.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000116183
PHY-3002 : Step(173): len = 397594, overlap = 313.75
PHY-3002 : Step(174): len = 397594, overlap = 313.75
PHY-3002 : Step(175): len = 397945, overlap = 315.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000199065
PHY-3002 : Step(176): len = 408676, overlap = 305.25
PHY-3002 : Step(177): len = 415558, overlap = 300.844
PHY-3002 : Step(178): len = 423034, overlap = 296.875
PHY-3002 : Step(179): len = 420802, overlap = 288.719
PHY-3002 : Step(180): len = 420079, overlap = 284.375
PHY-3002 : Step(181): len = 417343, overlap = 282.344
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 261/25511.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 562696, over cnt = 2372(6%), over = 17095, worst = 185
PHY-1001 : End global iterations;  0.598646s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (39.2%)

PHY-1001 : Congestion index: top1 = 131.85, top5 = 87.76, top10 = 72.60, top15 = 64.23.
PHY-3001 : End congestion estimation;  0.843246s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (38.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.458367s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (47.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.94947e-05
PHY-3002 : Step(182): len = 421241, overlap = 741.719
PHY-3002 : Step(183): len = 425466, overlap = 710.969
PHY-3002 : Step(184): len = 419021, overlap = 660.812
PHY-3002 : Step(185): len = 418339, overlap = 652.5
PHY-3002 : Step(186): len = 410057, overlap = 593.594
PHY-3002 : Step(187): len = 408321, overlap = 565.938
PHY-3002 : Step(188): len = 408107, overlap = 557.625
PHY-3002 : Step(189): len = 403942, overlap = 525.719
PHY-3002 : Step(190): len = 403286, overlap = 512.188
PHY-3002 : Step(191): len = 400604, overlap = 475.469
PHY-3002 : Step(192): len = 396940, overlap = 467.562
PHY-3002 : Step(193): len = 395785, overlap = 471.062
PHY-3002 : Step(194): len = 389826, overlap = 468.938
PHY-3002 : Step(195): len = 388983, overlap = 481.688
PHY-3002 : Step(196): len = 385296, overlap = 498.219
PHY-3002 : Step(197): len = 385296, overlap = 498.219
PHY-3002 : Step(198): len = 382166, overlap = 504.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.89895e-05
PHY-3002 : Step(199): len = 388342, overlap = 484.125
PHY-3002 : Step(200): len = 389997, overlap = 474.969
PHY-3002 : Step(201): len = 396758, overlap = 434.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117979
PHY-3002 : Step(202): len = 399016, overlap = 416.531
PHY-3002 : Step(203): len = 400901, overlap = 411.562
PHY-3002 : Step(204): len = 412327, overlap = 394.625
PHY-3002 : Step(205): len = 415448, overlap = 383.969
PHY-3002 : Step(206): len = 416055, overlap = 370.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000235958
PHY-3002 : Step(207): len = 417529, overlap = 364.031
PHY-3002 : Step(208): len = 417529, overlap = 364.031
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 84057, tnet num: 17061, tinst num: 15337, tnode num: 98810, tedge num: 137359.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.027057s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (86.7%)

RUN-1004 : used memory is 550 MB, reserved memory is 531 MB, peak memory is 589 MB
OPT-1001 : Total overflow 943.41 peak overflow 9.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 599/25511.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600752, over cnt = 3068(8%), over = 16306, worst = 67
PHY-1001 : End global iterations;  0.795837s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (72.6%)

PHY-1001 : Congestion index: top1 = 78.02, top5 = 64.78, top10 = 57.99, top15 = 53.84.
PHY-1001 : End incremental global routing;  0.998020s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (64.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.497771s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (72.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.791983s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (70.6%)

OPT-1001 : Current memory(MB): used = 569, reserve = 551, peak = 589.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 17158/25511.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600752, over cnt = 3068(8%), over = 16306, worst = 67
PHY-1002 : len = 717536, over cnt = 2985(8%), over = 9696, worst = 45
PHY-1002 : len = 816832, over cnt = 1905(5%), over = 4882, worst = 40
PHY-1002 : len = 903936, over cnt = 620(1%), over = 1067, worst = 26
PHY-1002 : len = 935384, over cnt = 25(0%), over = 31, worst = 4
PHY-1001 : End global iterations;  1.924222s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (94.2%)

PHY-1001 : Congestion index: top1 = 64.20, top5 = 58.18, top10 = 54.78, top15 = 52.32.
OPT-1001 : End congestion update;  2.174663s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (93.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 17061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349949s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (62.5%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.524743s wall, 2.234375s user + 0.015625s system = 2.250000s CPU (89.1%)

OPT-1001 : Current memory(MB): used = 574, reserve = 557, peak = 589.
OPT-1001 : End physical optimization;  5.503271s wall, 4.500000s user + 0.046875s system = 4.546875s CPU (82.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8994 LUT to BLE ...
SYN-4008 : Packed 8994 LUT and 1225 SEQ to BLE.
SYN-4003 : Packing 2050 remaining SEQ's ...
SYN-4005 : Packed 1659 SEQ with LUT/SLICE
SYN-4006 : 6215 single LUT's are left
SYN-4006 : 391 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9385/12823 primitive instances ...
SYN-4036 : The kept net VGA_PSEL is useless
SYN-4036 : The kept net VGA_PSEL is useless
PHY-3001 : End packing;  0.655077s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (85.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8039 instances
RUN-1001 : 3951 mslices, 3950 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 24487 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13413 nets have 2 pins
RUN-1001 : 9630 nets have [3 - 5] pins
RUN-1001 : 754 nets have [6 - 10] pins
RUN-1001 : 365 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
PHY-3001 : design contains 8037 instances, 7901 slices, 873 macros(2932 instances: 1970 mslices 962 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 430854, Over = 512.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 12654/24487.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 876448, over cnt = 2197(6%), over = 3565, worst = 9
PHY-1002 : len = 876808, over cnt = 1630(4%), over = 2185, worst = 8
PHY-1002 : len = 892144, over cnt = 624(1%), over = 723, worst = 5
PHY-1002 : len = 899808, over cnt = 319(0%), over = 348, worst = 3
PHY-1002 : len = 914928, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.574215s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (58.6%)

PHY-1001 : Congestion index: top1 = 63.25, top5 = 57.01, top10 = 53.28, top15 = 50.77.
PHY-3001 : End congestion estimation;  1.893384s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (57.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80531, tnet num: 16037, tinst num: 8037, tnode num: 92523, tedge num: 134133.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.293918s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (60.4%)

RUN-1004 : used memory is 608 MB, reserved memory is 593 MB, peak memory is 608 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.817813s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (61.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13826e-05
PHY-3002 : Step(209): len = 415788, overlap = 521.25
PHY-3002 : Step(210): len = 414422, overlap = 531.25
PHY-3002 : Step(211): len = 408819, overlap = 548.75
PHY-3002 : Step(212): len = 406052, overlap = 561
PHY-3002 : Step(213): len = 403608, overlap = 571.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27651e-05
PHY-3002 : Step(214): len = 407048, overlap = 559.75
PHY-3002 : Step(215): len = 408713, overlap = 556.25
PHY-3002 : Step(216): len = 414870, overlap = 547
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55303e-05
PHY-3002 : Step(217): len = 425650, overlap = 514.5
PHY-3002 : Step(218): len = 430267, overlap = 506.75
PHY-3002 : Step(219): len = 439445, overlap = 484.5
PHY-3002 : Step(220): len = 443506, overlap = 477
PHY-3002 : Step(221): len = 447654, overlap = 464.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.10605e-05
PHY-3002 : Step(222): len = 456071, overlap = 455.25
PHY-3002 : Step(223): len = 459297, overlap = 448.75
PHY-3002 : Step(224): len = 472395, overlap = 423
PHY-3002 : Step(225): len = 476015, overlap = 414.5
PHY-3002 : Step(226): len = 476078, overlap = 406.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.615799s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (2.5%)

PHY-3001 : Trial Legalized: Len = 682922
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 458/24487.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 908384, over cnt = 3627(10%), over = 6565, worst = 8
PHY-1002 : len = 929952, over cnt = 2495(7%), over = 4050, worst = 6
PHY-1002 : len = 965304, over cnt = 1071(3%), over = 1660, worst = 6
PHY-1002 : len = 983968, over cnt = 353(1%), over = 508, worst = 6
PHY-1002 : len = 993480, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global iterations;  2.823578s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (62.0%)

PHY-1001 : Congestion index: top1 = 59.87, top5 = 54.33, top10 = 51.44, top15 = 49.53.
PHY-3001 : End congestion estimation;  3.196402s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (60.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.492245s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (63.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100967
PHY-3002 : Step(227): len = 581475, overlap = 161.75
PHY-3002 : Step(228): len = 549639, overlap = 215.5
PHY-3002 : Step(229): len = 534401, overlap = 221.25
PHY-3002 : Step(230): len = 523528, overlap = 223
PHY-3002 : Step(231): len = 516969, overlap = 219.5
PHY-3002 : Step(232): len = 512590, overlap = 216
PHY-3002 : Step(233): len = 509263, overlap = 215.75
PHY-3002 : Step(234): len = 508314, overlap = 221
PHY-3002 : Step(235): len = 507643, overlap = 220.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000201934
PHY-3002 : Step(236): len = 518482, overlap = 213.75
PHY-3002 : Step(237): len = 527261, overlap = 204.5
PHY-3002 : Step(238): len = 528937, overlap = 202
PHY-3002 : Step(239): len = 530144, overlap = 202.75
PHY-3002 : Step(240): len = 532521, overlap = 202
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000363412
PHY-3002 : Step(241): len = 541940, overlap = 197.75
PHY-3002 : Step(242): len = 552986, overlap = 190.25
PHY-3002 : Step(243): len = 561985, overlap = 184.5
PHY-3002 : Step(244): len = 563056, overlap = 182.25
PHY-3002 : Step(245): len = 562735, overlap = 187
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018908s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 621900, Over = 0
PHY-3001 : Spreading special nets. 68 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.068014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 113 instances has been re-located, deltaX = 45, deltaY = 92, maxDist = 3.
PHY-3001 : Final: Len = 624602, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80531, tnet num: 16037, tinst num: 8037, tnode num: 92523, tedge num: 134133.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.384882s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (80.1%)

RUN-1004 : used memory is 604 MB, reserved memory is 592 MB, peak memory is 640 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 2390/24487.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 868152, over cnt = 3488(9%), over = 6084, worst = 7
PHY-1002 : len = 893096, over cnt = 2081(5%), over = 3098, worst = 6
PHY-1002 : len = 914016, over cnt = 1042(2%), over = 1511, worst = 6
PHY-1002 : len = 922304, over cnt = 673(1%), over = 949, worst = 6
PHY-1002 : len = 941560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  2.819702s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (76.5%)

PHY-1001 : Congestion index: top1 = 57.09, top5 = 52.54, top10 = 49.95, top15 = 48.02.
PHY-1001 : End incremental global routing;  3.158605s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (78.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.584253s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (61.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.087072s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (76.5%)

OPT-1001 : Current memory(MB): used = 620, reserve = 609, peak = 640.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 15009/24487.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 941560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 941560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 941560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 941560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.682254s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (71.0%)

PHY-1001 : Congestion index: top1 = 57.09, top5 = 52.54, top10 = 49.95, top15 = 48.02.
OPT-1001 : End congestion update;  1.047952s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (76.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.394749s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (79.2%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.442834s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (76.9%)

OPT-1001 : Current memory(MB): used = 627, reserve = 616, peak = 640.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.366730s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (93.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 15009/24487.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 941560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 941560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 941560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 941560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.703439s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (62.2%)

PHY-1001 : Congestion index: top1 = 57.09, top5 = 52.54, top10 = 49.95, top15 = 48.02.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.367547s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (85.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  8.886846s wall, 6.843750s user + 0.000000s system = 6.843750s CPU (77.0%)

RUN-1003 : finish command "place" in  37.950185s wall, 19.031250s user + 0.187500s system = 19.218750s CPU (50.6%)

RUN-1004 : used memory is 589 MB, reserved memory is 575 MB, peak memory is 640 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.507077s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (131.7%)

RUN-1004 : used memory is 589 MB, reserved memory is 575 MB, peak memory is 645 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 8039 instances
RUN-1001 : 3951 mslices, 3950 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 24487 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13413 nets have 2 pins
RUN-1001 : 9630 nets have [3 - 5] pins
RUN-1001 : 754 nets have [6 - 10] pins
RUN-1001 : 365 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80531, tnet num: 16037, tinst num: 8037, tnode num: 92523, tedge num: 134133.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.277850s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (66.0%)

RUN-1004 : used memory is 586 MB, reserved memory is 578 MB, peak memory is 645 MB
PHY-1001 : 3951 mslices, 3950 lslices, 101 pads, 28 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 850888, over cnt = 3581(10%), over = 6573, worst = 8
PHY-1002 : len = 880152, over cnt = 2226(6%), over = 3401, worst = 8
PHY-1002 : len = 908496, over cnt = 901(2%), over = 1268, worst = 8
PHY-1002 : len = 929496, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 929640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.623474s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (72.1%)

PHY-1001 : Congestion index: top1 = 56.23, top5 = 52.39, top10 = 49.48, top15 = 47.41.
PHY-1001 : End global routing;  2.980511s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (72.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 637, reserve = 626, peak = 645.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net rd_data[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[14] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[7] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 913, reserve = 904, peak = 913.
PHY-1001 : End build detailed router design. 3.210183s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (46.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 170024, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.618209s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (71.5%)

PHY-1001 : Current memory(MB): used = 948, reserve = 940, peak = 948.
PHY-1001 : End phase 1; 1.624385s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (71.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1022 : len = 2.95541e+06, over cnt = 3074(0%), over = 3094, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 966, reserve = 959, peak = 966.
PHY-1001 : End initial routed; 26.900558s wall, 10.296875s user + 0.109375s system = 10.406250s CPU (38.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15441(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.389023s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (32.7%)

PHY-1001 : Current memory(MB): used = 981, reserve = 974, peak = 981.
PHY-1001 : End phase 2; 29.289690s wall, 11.078125s user + 0.109375s system = 11.187500s CPU (38.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.95541e+06, over cnt = 3074(0%), over = 3094, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.123466s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.86018e+06, over cnt = 1618(0%), over = 1622, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.172931s wall, 2.437500s user + 0.015625s system = 2.453125s CPU (77.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.83203e+06, over cnt = 536(0%), over = 536, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.857342s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (73.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.83298e+06, over cnt = 123(0%), over = 123, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.850544s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (34.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.83483e+06, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.482605s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (29.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.83626e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.438087s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (21.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.83659e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.267887s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (35.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.83662e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.273416s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (17.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.83663e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.162280s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (77.0%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.83669e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.174823s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (53.6%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.8367e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.152916s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15441(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.278759s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (53.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 791 feed throughs used by 463 nets
PHY-1001 : End commit to database; 1.914637s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (65.3%)

PHY-1001 : Current memory(MB): used = 1079, reserve = 1076, peak = 1079.
PHY-1001 : End phase 3; 12.443919s wall, 7.093750s user + 0.125000s system = 7.218750s CPU (58.0%)

PHY-1003 : Routed, final wirelength = 2.8367e+06
PHY-1001 : Current memory(MB): used = 1084, reserve = 1082, peak = 1084.
PHY-1001 : End export database. 0.051048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  46.945054s wall, 20.984375s user + 0.265625s system = 21.250000s CPU (45.3%)

RUN-1003 : finish command "route" in  51.885294s wall, 24.453125s user + 0.312500s system = 24.765625s CPU (47.7%)

RUN-1004 : used memory is 1014 MB, reserved memory is 1016 MB, peak memory is 1084 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15229   out of  19600   77.70%
#reg                     3343   out of  19600   17.06%
#le                     15618
  #lut only             12275   out of  15618   78.60%
  #reg only               389   out of  15618    2.49%
  #lut&reg               2954   out of  15618   18.91%
#dsp                        3   out of     29   10.34%
#bram                      20   out of     64   31.25%
  #bram9k                  20
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2129
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               313
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    244
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    198
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    42
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15618  |14601   |628     |3359    |28      |3       |
|  ISP                               |AHBISP                                      |8118   |7814    |202     |551     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7644   |7509    |76      |260     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1780   |1774    |6       |28      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1780   |1774    |6       |25      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1769   |1763    |6       |24      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |43     |37      |6       |26      |2       |0       |
|    u_demosaic                      |demosaic                                    |369    |214     |114     |220     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |129    |63      |34      |81      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |79     |46      |27      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |132    |87      |45      |71      |0       |0       |
|    u_gamma                         |gamma                                       |4      |4       |0       |4       |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |4      |4       |0       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |13     |13      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |22     |22      |0       |18      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |7      |7       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |0       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |33     |5       |0       |33      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |3      |3       |0       |3       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |20     |20      |0       |12      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |626    |527     |99      |321     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |282    |248     |34      |152     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |675    |513     |103     |339     |5       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |334    |218     |57      |214     |5       |0       |
|      rd_fifo_data                  |fifo_data                                   |149    |90      |21      |116     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |15     |8       |0       |13      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |35     |20      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |36     |23      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |85     |52      |12      |72      |3       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |17     |7       |0       |17      |3       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |20     |16      |0       |20      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |22     |17      |0       |22      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |341    |295     |46      |125     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |60     |48      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |63     |63      |0       |15      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |52     |48      |4       |31      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |96     |78      |18      |28      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |70     |58      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5047   |4986    |51      |1338    |0       |3       |
|  cw_top                            |CW_TOP_WRAPPER                              |1052   |691     |173     |713     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |1052   |691     |173     |713     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |539    |357     |0       |521     |0       |0       |
|        reg_inst                    |register                                    |539    |357     |0       |521     |0       |0       |
|      trigger_inst                  |trigger                                     |513    |334     |173     |192     |0       |0       |
|        bus_inst                    |bus_top                                     |320    |204     |116     |103     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |94     |60      |34      |30      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                     |21     |13      |8       |9       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                     |16     |10      |6       |8       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                     |94     |60      |34      |29      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                     |88     |54      |34      |20      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |113    |84      |29      |57      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13366  
    #2          2       8077   
    #3          3        972   
    #4          4        581   
    #5        5-10       794   
    #6        11-50      530   
    #7       51-100      22    
    #8       101-500     47    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.962242s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (83.6%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1017 MB, peak memory is 1084 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80531, tnet num: 16037, tinst num: 8037, tnode num: 92523, tedge num: 134133.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.246642s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (68.9%)

RUN-1004 : used memory is 1021 MB, reserved memory is 1023 MB, peak memory is 1084 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 16037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 046c720f95936810d39abc7b7b3e02dba6b31ce7313d98687e6f1df3de5bc364 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 8037
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24487, pip num: 189362
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 791
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3177 valid insts, and 498551 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110010101000110100111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  40.150444s wall, 200.875000s user + 1.500000s system = 202.375000s CPU (504.0%)

RUN-1004 : used memory is 1117 MB, reserved memory is 1119 MB, peak memory is 1292 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240428_171434.log"
