<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › init.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>init.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/kernel/cpu/init.c</span>
<span class="cm"> *</span>
<span class="cm"> * CPU init code</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002 - 2009  Paul Mundt</span>
<span class="cm"> * Copyright (C) 2003  Richard Curnow</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/log2.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/cache.h&gt;</span>
<span class="cp">#include &lt;asm/elf.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/smp.h&gt;</span>
<span class="cp">#include &lt;asm/sh_bios.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>

<span class="cp">#ifdef CONFIG_SH_FPU</span>
<span class="cp">#define cpu_has_fpu	1</span>
<span class="cp">#else</span>
<span class="cp">#define cpu_has_fpu	0</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_SH_DSP</span>
<span class="cp">#define cpu_has_dsp	1</span>
<span class="cp">#else</span>
<span class="cp">#define cpu_has_dsp	0</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Generic wrapper for command line arguments to disable on-chip</span>
<span class="cm"> * peripherals (nofpu, nodsp, and so forth).</span>
<span class="cm"> */</span>
<span class="cp">#define onchip_setup(x)					\</span>
<span class="cp">static int x##_disabled __cpuinitdata = !cpu_has_##x;	\</span>
<span class="cp">							\</span>
<span class="cp">static int __cpuinit x##_setup(char *opts)			\</span>
<span class="cp">{							\</span>
<span class="cp">	x##_disabled = 1;				\</span>
<span class="cp">	return 1;					\</span>
<span class="cp">}							\</span>
<span class="cp">__setup(&quot;no&quot; __stringify(x), x##_setup);</span>

<span class="n">onchip_setup</span><span class="p">(</span><span class="n">fpu</span><span class="p">);</span>
<span class="n">onchip_setup</span><span class="p">(</span><span class="n">dsp</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SPECULATIVE_EXECUTION</span>
<span class="cp">#define CPUOPM		0xff2f0000</span>
<span class="cp">#define CPUOPM_RABD	(1 &lt;&lt; 5)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">speculative_execution_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Clear RABD */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">CPUOPM</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CPUOPM_RABD</span><span class="p">,</span> <span class="n">CPUOPM</span><span class="p">);</span>

	<span class="cm">/* Flush the update */</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">CPUOPM</span><span class="p">);</span>
	<span class="n">ctrl_barrier</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define speculative_execution_init()	do { } while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_CPU_SH4A</span>
<span class="cp">#define EXPMASK			0xff2f0004</span>
<span class="cp">#define EXPMASK_RTEDS		(1 &lt;&lt; 0)</span>
<span class="cp">#define EXPMASK_BRDSSLP		(1 &lt;&lt; 1)</span>
<span class="cp">#define EXPMASK_MMCAW		(1 &lt;&lt; 4)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">expmask_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">expmask</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXPMASK</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Future proofing.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Disable support for slottable sleep instruction, non-nop</span>
<span class="cm">	 * instructions in the rte delay slot, and associative writes to</span>
<span class="cm">	 * the memory-mapped cache array.</span>
<span class="cm">	 */</span>
	<span class="n">expmask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">EXPMASK_RTEDS</span> <span class="o">|</span> <span class="n">EXPMASK_BRDSSLP</span> <span class="o">|</span> <span class="n">EXPMASK_MMCAW</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">expmask</span><span class="p">,</span> <span class="n">EXPMASK</span><span class="p">);</span>
	<span class="n">ctrl_barrier</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define expmask_init()	do { } while (0)</span>
<span class="cp">#endif</span>

<span class="cm">/* 2nd-level cache init */</span>
<span class="kt">void</span> <span class="nf">__attribute__</span> <span class="p">((</span><span class="n">weak</span><span class="p">))</span> <span class="n">l2_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Generic first-level cache init</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_SUPERH32</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ccr</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">jump_to_uncached</span><span class="p">();</span>
	<span class="n">ccr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">CCR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * At this point we don&#39;t know whether the cache is enabled or not - a</span>
<span class="cm">	 * bootloader may have enabled it.  There are at least 2 things that</span>
<span class="cm">	 * could be dirty in the cache at this point:</span>
<span class="cm">	 * 1. kernel command line set up by boot loader</span>
<span class="cm">	 * 2. spilled registers from the prolog of this function</span>
<span class="cm">	 * =&gt; before re-initialising the cache, we must do a purge of the whole</span>
<span class="cm">	 * cache out to memory for safety.  As long as nothing is spilled</span>
<span class="cm">	 * during the loop to lines that have already been done, this is safe.</span>
<span class="cm">	 * - RPC</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ccr</span> <span class="o">&amp;</span> <span class="n">CCR_CACHE_ENABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ways</span><span class="p">,</span> <span class="n">waysize</span><span class="p">,</span> <span class="n">addrstart</span><span class="p">;</span>

		<span class="n">waysize</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span><span class="p">;</span>

<span class="cp">#ifdef CCR_CACHE_ORA</span>
		<span class="cm">/*</span>
<span class="cm">		 * If the OC is already in RAM mode, we only have</span>
<span class="cm">		 * half of the entries to flush..</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ccr</span> <span class="o">&amp;</span> <span class="n">CCR_CACHE_ORA</span><span class="p">)</span>
			<span class="n">waysize</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>

		<span class="n">waysize</span> <span class="o">&lt;&lt;=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_shift</span><span class="p">;</span>

<span class="cp">#ifdef CCR_CACHE_EMODE</span>
		<span class="cm">/* If EMODE is not set, we only have 1 way to flush. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ccr</span> <span class="o">&amp;</span> <span class="n">CCR_CACHE_EMODE</span><span class="p">))</span>
			<span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span>
<span class="cp">#endif</span>
			<span class="n">ways</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>

		<span class="n">addrstart</span> <span class="o">=</span> <span class="n">CACHE_OC_ADDRESS_ARRAY</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addrstart</span><span class="p">;</span>
			     <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">addrstart</span> <span class="o">+</span> <span class="n">waysize</span><span class="p">;</span>
			     <span class="n">addr</span> <span class="o">+=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">)</span>
				<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

			<span class="n">addrstart</span> <span class="o">+=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_incr</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">ways</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Default CCR values .. enable the caches</span>
<span class="cm">	 * and invalidate them immediately..</span>
<span class="cm">	 */</span>
	<span class="n">flags</span> <span class="o">=</span> <span class="n">CCR_CACHE_ENABLE</span> <span class="o">|</span> <span class="n">CCR_CACHE_INVALIDATE</span><span class="p">;</span>

<span class="cp">#ifdef CCR_CACHE_EMODE</span>
	<span class="cm">/* Force EMODE if possible */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="n">CCR_CACHE_EMODE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CCR_CACHE_EMODE</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_CACHE_WRITETHROUGH)</span>
	<span class="cm">/* Write-through */</span>
	<span class="n">flags</span> <span class="o">|=</span> <span class="n">CCR_CACHE_WT</span><span class="p">;</span>
<span class="cp">#elif defined(CONFIG_CACHE_WRITEBACK)</span>
	<span class="cm">/* Write-back */</span>
	<span class="n">flags</span> <span class="o">|=</span> <span class="n">CCR_CACHE_CB</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="cm">/* Off */</span>
	<span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CCR_CACHE_ENABLE</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">l2_cache_init</span><span class="p">();</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">flags</span><span class="p">,</span> <span class="n">CCR</span><span class="p">);</span>
	<span class="n">back_to_cached</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define cache_init()	do { } while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#define CSHAPE(totalsize, linesize, assoc) \</span>
<span class="cp">	((totalsize &amp; ~0xff) | (linesize &lt;&lt; 4) | assoc)</span>

<span class="cp">#define CACHE_DESC_SHAPE(desc)	\</span>
<span class="cp">	CSHAPE((desc).way_size * (desc).ways, ilog2((desc).linesz), (desc).ways)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">detect_cache_shape</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">l1d_cache_shape</span> <span class="o">=</span> <span class="n">CACHE_DESC_SHAPE</span><span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SH_CACHE_COMBINED</span><span class="p">)</span>
		<span class="n">l1i_cache_shape</span> <span class="o">=</span> <span class="n">l1d_cache_shape</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">l1i_cache_shape</span> <span class="o">=</span> <span class="n">CACHE_DESC_SHAPE</span><span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPU_HAS_L2_CACHE</span><span class="p">)</span>
		<span class="n">l2_cache_shape</span> <span class="o">=</span> <span class="n">CACHE_DESC_SHAPE</span><span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">scache</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">l2_cache_shape</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span> <span class="cm">/* No S-cache */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">fpu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Disable the FPU */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fpu_disabled</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPU_HAS_FPU</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;FPU Disabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CPU_HAS_FPU</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">disable_fpu</span><span class="p">();</span>
	<span class="n">clear_used_math</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SH_DSP</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">release_dsp</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sr</span><span class="p">;</span>

	<span class="cm">/* Clear SR.DSP bit */</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span>
		<span class="s">&quot;stc</span><span class="se">\t</span><span class="s">sr, %0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;and</span><span class="se">\t</span><span class="s">%1, %0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;ldc</span><span class="se">\t</span><span class="s">%0, sr</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">sr</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">~</span><span class="n">SR_DSP</span><span class="p">)</span>
	<span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">dsp_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set the SR.DSP bit, wait for one instruction, and then read</span>
<span class="cm">	 * back the SR value.</span>
<span class="cm">	 */</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span>
		<span class="s">&quot;stc</span><span class="se">\t</span><span class="s">sr, %0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;or</span><span class="se">\t</span><span class="s">%1, %0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;ldc</span><span class="se">\t</span><span class="s">%0, sr</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;nop</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;stc</span><span class="se">\t</span><span class="s">sr, %0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">sr</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">SR_DSP</span><span class="p">)</span>
	<span class="p">);</span>

	<span class="cm">/* If the DSP bit is still set, this CPU has a DSP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="n">SR_DSP</span><span class="p">)</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">CPU_HAS_DSP</span><span class="p">;</span>

	<span class="cm">/* Disable the DSP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dsp_disabled</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPU_HAS_DSP</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;DSP Disabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CPU_HAS_DSP</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Now that we&#39;ve determined the DSP status, clear the DSP bit. */</span>
	<span class="n">release_dsp</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">dsp_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SH_DSP */</span><span class="cp"></span>

<span class="cm">/**</span>
<span class="cm"> * cpu_init</span>
<span class="cm"> *</span>
<span class="cm"> * This is our initial entry point for each CPU, and is invoked on the</span>
<span class="cm"> * boot CPU prior to calling start_kernel(). For SMP, a combination of</span>
<span class="cm"> * this and start_secondary() will bring up each processor to a ready</span>
<span class="cm"> * state prior to hand forking the idle loop.</span>
<span class="cm"> *</span>
<span class="cm"> * We do all of the basic processor init here, including setting up</span>
<span class="cm"> * the caches, FPU, DSP, etc. By the time start_kernel() is hit (and</span>
<span class="cm"> * subsequently platform_setup()) things like determining the CPU</span>
<span class="cm"> * subtype and initial configuration will all be done.</span>
<span class="cm"> *</span>
<span class="cm"> * Each processor family is still responsible for doing its own probing</span>
<span class="cm"> * and cache configuration in cpu_probe().</span>
<span class="cm"> */</span>
<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">cpu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">current_thread_info</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">=</span> <span class="n">hard_smp_processor_id</span><span class="p">();</span>

	<span class="cm">/* First, probe the CPU */</span>
	<span class="n">cpu_probe</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">CPU_SH_NONE</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Unknown CPU&quot;</span><span class="p">);</span>

	<span class="cm">/* First setup the rest of the I-cache info */</span>
	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">entry_mask</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">way_incr</span> <span class="o">-</span>
				      <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>

	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">way_size</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span>
				    <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>

	<span class="cm">/* And the D-cache too */</span>
	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">entry_mask</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_incr</span> <span class="o">-</span>
				      <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>

	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_size</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span>
				    <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>

	<span class="cm">/* Init the cache */</span>
	<span class="n">cache_init</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">raw_smp_processor_id</span><span class="p">()</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">shm_align_mask</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span>
				       <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">dcache</span><span class="p">.</span><span class="n">way_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
				       <span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* Boot CPU sets the cache shape */</span>
		<span class="n">detect_cache_shape</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">fpu_init</span><span class="p">();</span>
	<span class="n">dsp_init</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize the per-CPU ASID cache very early, since the</span>
<span class="cm">	 * TLB flushing routines depend on this being setup.</span>
<span class="cm">	 */</span>
	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">asid_cache</span> <span class="o">=</span> <span class="n">NO_CONTEXT</span><span class="p">;</span>

	<span class="n">current_cpu_data</span><span class="p">.</span><span class="n">phys_bits</span> <span class="o">=</span> <span class="n">__in_29bit_mode</span><span class="p">()</span> <span class="o">?</span> <span class="mi">29</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>

	<span class="n">speculative_execution_init</span><span class="p">();</span>
	<span class="n">expmask_init</span><span class="p">();</span>

	<span class="cm">/* Do the rest of the boot processor setup */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">raw_smp_processor_id</span><span class="p">()</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Save off the BIOS VBR, if there is one */</span>
		<span class="n">sh_bios_vbr_init</span><span class="p">();</span>

		<span class="cm">/*</span>
<span class="cm">		 * Setup VBR for boot CPU. Secondary CPUs do this through</span>
<span class="cm">		 * start_secondary().</span>
<span class="cm">		 */</span>
		<span class="n">per_cpu_trap_init</span><span class="p">();</span>

		<span class="cm">/*</span>
<span class="cm">		 * Boot processor to setup the FP and extended state</span>
<span class="cm">		 * context info.</span>
<span class="cm">		 */</span>
		<span class="n">init_thread_xstate</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
