regmap:
  - name: U_CTRL
    description: UART Configuration Register
    address: '0x00'
    bitfields:
      - name: EN
        description: Enable UART
        reset: 0
        width: 1
        lsb: 0
        access: rw
        hardware: o
        enums: []
      - name: STRTX
        description: Start Transmission (1 cycle pulse)
        reset: 0
        width: 1
        lsb: 1
        access: rw
        hardware: o
        enums: []
      - name: BR
        description: Baud Rate Selector
        reset: 15
        width: 4
        lsb: 4
        access: rw
        hardware: o
        enums:
          - name: BR_600
            value: 0
            description: 600 bps
          - name: BR_1200
            value: 1
            description: 1200 bps
          - name: BR_2400
            value: 2
            description: 2400 bps
          - name: BR_4800
            value: 3
            description: 4800 bps
          - name: BR_9600
            value: 4
            description: 9600 bps
          - name: BR_14400
            value: 5
            description: 14400 bps
          - name: BR_19200
            value: 6
            description: 19200 bps
          - name: BR_38400
            value: 7
            description: 38400 bps
          - name: BR_56000
            value: 8
            description: 56000 bps
          - name: BR_57600
            value: 9
            description: 57600 bps
          - name: BR_115200
            value: 15
            description: 115200 bps
      - name: CLK
        description: System Clock Frequency (in MHz or other unit, implementation-defined)
        reset: 0
        width: 8
        lsb: 8
        access: rw
        hardware: o
        enums: []

  - name: U_STAT
    description: UART Status Register
    address: '0x04'
    bitfields:
      - name: TBUSY
        description: Transmitter Busy
        reset: 0
        width: 1
        lsb: 0
        access: ro
        hardware: i
        enums: []
      - name: RXNE
        description: Receive Buffer Not Empty
        reset: 0
        width: 1
        lsb: 1
        access: ro
        hardware: i
        enums: []

  - name: U_TXDATA
    description: UART Transmit Data Register
    address: '0x08'
    bitfields:
      - name: DATA
        description: Data To Transmit
        reset: 0
        width: 8
        lsb: 0
        access: rw
        hardware: o
        enums: []

  - name: U_RXDATA
    description: UART Receive Data Register
    address: '0x0C'
    bitfields:
      - name: DATA
        description: Received Data
        reset: 0
        width: 8
        lsb: 0
        access: ro
        hardware: i
        enums: []
