$date
	Tue Sep  9 13:57:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module qspi_fsm_tb $end
$var wire 1 ! tx_ren $end
$var wire 1 " sclk $end
$var wire 1 # rx_wen $end
$var wire 32 $ rx_data_fifo [31:0] $end
$var wire 1 % io3 $end
$var wire 1 & io2 $end
$var wire 1 ' io1 $end
$var wire 1 ( io0 $end
$var wire 1 ) done $end
$var wire 1 * cs_n $end
$var reg 32 + addr [31:0] $end
$var reg 2 , addr_bytes_sel [1:0] $end
$var reg 2 - addr_lanes_sel [1:0] $end
$var reg 2 . cap_dual [1:0] $end
$var reg 8 / cap_neg [7:0] $end
$var reg 8 0 cap_pos [7:0] $end
$var reg 1 1 clk $end
$var reg 32 2 clk_div [31:0] $end
$var reg 2 3 cmd_lanes_sel [1:0] $end
$var reg 8 4 cmd_opcode [7:0] $end
$var reg 1 5 cpha $end
$var reg 1 6 cpol $end
$var reg 2 7 data_lanes_sel [1:0] $end
$var reg 1 8 dir $end
$var reg 4 9 dummy_cycles [3:0] $end
$var reg 32 : len_bytes [31:0] $end
$var reg 8 ; mode_bits [7:0] $end
$var reg 1 < mode_en $end
$var reg 1 = resetn $end
$var reg 1 > rx_full $end
$var reg 1 ? start $end
$var reg 32 @ tx_data_fifo [31:0] $end
$var reg 1 A tx_empty $end
$var integer 32 B i [31:0] $end
$scope module dut $end
$var wire 32 C addr [31:0] $end
$var wire 2 D addr_bytes_sel [1:0] $end
$var wire 2 E addr_lanes_sel [1:0] $end
$var wire 1 F bit_tick $end
$var wire 1 1 clk $end
$var wire 32 G clk_div [31:0] $end
$var wire 2 H cmd_lanes_sel [1:0] $end
$var wire 8 I cmd_opcode [7:0] $end
$var wire 1 5 cpha $end
$var wire 1 6 cpol $end
$var wire 1 J cs_auto $end
$var wire 2 K cs_delay [1:0] $end
$var wire 2 L data_lanes_sel [1:0] $end
$var wire 1 8 dir $end
$var wire 1 ) done $end
$var wire 4 M dummy_cycles [3:0] $end
$var wire 1 N leading_edge $end
$var wire 32 O len_bytes [31:0] $end
$var wire 8 P mode_bits [7:0] $end
$var wire 1 < mode_en $end
$var wire 1 Q quad_en $end
$var wire 1 = resetn $end
$var wire 1 > rx_full $end
$var wire 1 ? start $end
$var wire 1 R trailing_edge $end
$var wire 32 S tx_data_fifo [31:0] $end
$var wire 1 A tx_empty $end
$var wire 1 ! tx_ren $end
$var wire 1 T xip_cont_read $end
$var wire 1 U shift_pulse $end
$var wire 1 " sclk $end
$var wire 1 V sample_pulse $end
$var wire 4 W io_di [3:0] $end
$var wire 1 % io3 $end
$var wire 1 & io2 $end
$var wire 1 ' io1 $end
$var wire 1 ( io0 $end
$var wire 6 X addr_bits [5:0] $end
$var reg 3 Y addr_lanes_eff [2:0] $end
$var reg 6 Z bit_cnt [5:0] $end
$var reg 6 [ bit_cnt_n [5:0] $end
$var reg 32 \ byte_cnt [31:0] $end
$var reg 32 ] byte_cnt_n [31:0] $end
$var reg 3 ^ cmd_lanes_eff [2:0] $end
$var reg 8 _ cs_cnt [7:0] $end
$var reg 8 ` cs_cnt_n [7:0] $end
$var reg 1 * cs_n $end
$var reg 1 a cs_n_n $end
$var reg 3 b data_lanes_eff [2:0] $end
$var reg 4 c dummy_cnt [3:0] $end
$var reg 4 d dummy_cnt_n [3:0] $end
$var reg 4 e in_bits [3:0] $end
$var reg 4 f io_oe [3:0] $end
$var reg 4 g io_oe_n [3:0] $end
$var reg 1 h is_write_cmd $end
$var reg 1 i is_write_cmd_n $end
$var reg 3 j lanes [2:0] $end
$var reg 3 k lanes_n [2:0] $end
$var reg 4 l out_bits [3:0] $end
$var reg 1 m post_hold_write $end
$var reg 1 n post_hold_write_n $end
$var reg 1 o rd_warmup $end
$var reg 4 p rd_warmup_cnt [3:0] $end
$var reg 4 q rd_warmup_cnt_n [3:0] $end
$var reg 1 r rd_warmup_n $end
$var reg 32 s rx_data_fifo [31:0] $end
$var reg 1 # rx_wen $end
$var reg 1 t sclk_armed $end
$var reg 32 u sclk_cnt [31:0] $end
$var reg 1 v sclk_edge $end
$var reg 1 w sclk_en $end
$var reg 1 x sclk_en_n $end
$var reg 1 y sclk_q $end
$var reg 1 z sclk_q_prev $end
$var reg 32 { shreg [31:0] $end
$var reg 32 | shreg_n [31:0] $end
$var reg 4 } state [3:0] $end
$var reg 4 ~ state_n [3:0] $end
$scope function lane_decode $end
$var reg 2 !" sel [1:0] $end
$upscope $end
$scope function lane_mask $end
$var reg 3 "" lanes [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
0z
0y
0x
0w
0v
b0 u
0t
b0 s
0r
b0 q
b0 p
0o
0n
0m
b0 l
b1 k
b1 j
0i
0h
b0 g
b0 f
b0z e
b0 d
b0 c
b1 b
1a
b0 `
b0 _
b1 ^
b0 ]
b0 \
b0 [
b0 Z
b1 Y
b0 X
bz W
0V
0U
0T
b0 S
0R
0Q
b0 P
b0 O
0N
b0 M
b0 L
b0 K
1J
b110 I
b0 H
b0 G
0F
b0 E
b0 D
b0 C
bx B
1A
b0 @
0?
0>
0=
0<
b0 ;
b0 :
b0 9
08
b0 7
06
05
b110 4
b0 3
b0 2
01
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
1*
0)
z(
z'
z&
z%
b0 $
0#
0"
0!
$end
#5000
11
#10000
01
#15000
11
#20000
01
1=
#25000
1n
1i
b110000000000000000000000000 |
b1 ~
1?
11
#30000
01
#35000
b10 ~
0a
1m
1h
b110000000000000000000000000 {
b1 }
0?
11
#40000
01
#45000
b0 B
b1 g
b1 ""
1x
0*
b10 }
11
#50000
01
#55000
bz0 W
0(
1w
b1 f
11
#60000
01
#65000
1t
11
#70000
01
#75000
b1 [
b1100000000000000000000000000 |
1x
b1 g
1F
1V
1N
1"
1v
1y
11
#80000
01
#85000
1U
0F
0V
b1 B
1R
0N
b1 [
b1100000000000000000000000000 |
1x
b1 g
0"
b1 Z
b1100000000000000000000000000 {
0y
1z
1v
11
#90000
01
#95000
b10 [
b11000000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#100000
01
#105000
1U
0F
0V
b10 B
1R
0N
b10 [
b11000000000000000000000000000 |
1x
b1 g
0"
b10 Z
b11000000000000000000000000000 {
0y
1z
1v
11
#110000
01
#115000
b11 [
b110000000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#120000
01
#125000
1U
0F
0V
b11 B
1R
0N
b11 [
b110000000000000000000000000000 |
1x
b1 g
0"
b11 Z
b110000000000000000000000000000 {
0y
1z
1v
11
#130000
01
#135000
b100 [
b1100000000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#140000
01
#145000
1U
0F
0V
b100 B
1R
0N
b100 [
b1100000000000000000000000000000 |
1x
b1 g
0"
b100 Z
b1100000000000000000000000000000 {
0y
1z
1v
11
#150000
01
#155000
b101 [
b11000000000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#160000
01
#165000
bz1 W
1(
1U
0F
0V
b101 B
1R
0N
b101 [
b11000000000000000000000000000000 |
1x
b1 g
b1 l
0"
b101 Z
b11000000000000000000000000000000 {
0y
1z
1v
11
#170000
01
#175000
b110 [
b10000000000000000000000000000000 |
1x
b1 g
0U
1F
1V
b1 0
0R
1N
1"
1y
0z
1v
11
#180000
01
#185000
1U
0F
0V
b110 B
b1 /
1R
0N
b110 [
b10000000000000000000000000000000 |
1x
b1 g
0"
b110 Z
b10000000000000000000000000000000 {
0y
1z
1v
11
#190000
01
#195000
b111 [
b0 |
1x
b1 g
0U
1F
1V
b11 0
0R
1N
1"
1y
0z
1v
11
#200000
01
#205000
bz0 W
0(
1U
0F
0V
b111 B
b11 /
1R
0N
b0 `
b10 ~
b111 [
1x
b1 g
b0 l
0"
b111 Z
b0 {
0y
1z
1v
11
#210000
01
#215000
b1000 `
b1000 ~
b0 [
1x
b1 g
0U
1F
1V
b110 0
0R
1N
1"
1y
0z
1v
11
#220000
01
#225000
1U
0F
0V
b1000 B
b110 /
1R
0N
b111 `
1a
0x
b0 g
0"
b1000 _
b0 Z
b1000 }
0y
1z
1v
11
#230000
01
#235000
0U
1F
1V
0R
1N
bz W
z(
b110 `
1y
0z
1v
b111 _
0w
b0 f
1*
11
#240000
01
#245000
0F
0V
b101 `
0N
b110 _
0t
0y
0v
11
#250000
01
#255000
b100 `
b101 _
11
#260000
01
#265000
b11 `
b100 _
11
#270000
01
#275000
b10 `
b11 _
11
#280000
01
#285000
b1 `
b10 _
11
#290000
01
#295000
b0 `
b1 _
11
#300000
01
#305000
1)
b0 ~
b0 _
11
#310000
01
#315000
0)
b0 }
11
#320000
01
#325000
11
#330000
01
#335000
11
#340000
01
#345000
11
#350000
01
#355000
b10 ^
b0 !"
b10101011 4
b10101011 I
b1 3
b1 H
11
#360000
01
#365000
b10101011000000000000000000000000 |
b10 k
b1 ~
1?
11
#370000
01
#375000
b0zz e
b10 l
b10 ~
0a
b10101011000000000000000000000000 {
b10 j
b1 }
0?
11
#380000
01
#385000
b11 g
b10 ""
1x
0*
b10 }
11
#390000
01
#395000
1x
b11 g
b10 e
0(
bz10 W
1'
1w
b11 f
11
#400000
01
#405000
1t
11
#410000
01
#415000
b10 [
b10101100000000000000000000000000 |
1x
b11 g
1F
1V
b10 .
1N
1"
1v
1y
11
#420000
01
#425000
1U
0F
0V
1R
0N
b10 [
b10101100000000000000000000000000 |
1x
b11 g
0"
b10 Z
b10101100000000000000000000000000 {
0y
1z
1v
11
#430000
01
#435000
b100 [
b10110000000000000000000000000000 |
1x
b11 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#440000
01
#445000
1U
0F
0V
1R
0N
b100 [
b10110000000000000000000000000000 |
1x
b11 g
0"
b100 Z
b10110000000000000000000000000000 {
0y
1z
1v
11
#450000
01
#455000
b110 [
b11000000000000000000000000000000 |
1x
b11 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#460000
01
#465000
b11 e
bz11 W
1(
1U
0F
0V
1R
0N
b0 `
b10 ~
b110 [
b11000000000000000000000000000000 |
1x
b11 g
b11 l
0"
b110 Z
b11000000000000000000000000000000 {
0y
1z
1v
11
#470000
01
#475000
b1000 `
b1000 ~
b0 [
b0 |
1x
b11 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#480000
01
#485000
b0 e
0(
bz00 W
0'
1U
0F
0V
1R
0N
b0 l
b111 `
1a
0x
b0 g
0"
b1000 _
b0 Z
b0 {
b1000 }
0y
1z
1v
11
#490000
01
#495000
0U
1F
1V
b0zz e
0R
1N
z(
bz W
z'
b110 `
1y
0z
1v
b111 _
0w
b0 f
1*
11
#500000
01
#505000
0F
0V
b101 `
0N
b110 _
0t
0y
0v
11
#510000
01
#515000
b100 `
b101 _
11
#520000
01
#525000
b11 `
b100 _
11
#530000
01
#535000
b10 `
b11 _
11
#540000
01
#545000
b1 `
b10 _
11
#550000
01
#555000
b0 `
b1 _
11
#560000
01
#565000
b1 ^
b1000 9
b1000 M
b1011 4
b1011 I
b0 3
b0 H
1)
b0 ~
b0 _
11
#570000
01
#575000
0)
b1011000000000000000000000000 |
b1 k
b1 ~
b0 }
1?
11
#580000
01
#585000
b0z e
b10 ~
0a
b1011000000000000000000000000 {
b1 j
b1 }
0?
11
#590000
01
#595000
b1 g
b1 ""
1x
0*
b10 }
11
#600000
01
#605000
bz0 W
0(
1w
b1 f
11
#610000
01
#615000
1t
11
#620000
01
#625000
b1 [
b10110000000000000000000000000 |
1x
b1 g
1F
1V
1N
1"
1v
1y
11
#630000
01
#635000
1U
0F
0V
1R
0N
0"
b1 [
b10110000000000000000000000000 |
1x
b1 g
0y
1z
1v
b1 Z
b10110000000000000000000000000 {
11
#640000
01
#645000
b10 [
b101100000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#650000
01
#655000
1U
0F
0V
1R
0N
0"
b10 [
b101100000000000000000000000000 |
1x
b1 g
0y
1z
1v
b10 Z
b101100000000000000000000000000 {
11
#660000
01
#665000
b11 [
b1011000000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#670000
01
#675000
1U
0F
0V
1R
0N
0"
b11 [
b1011000000000000000000000000000 |
1x
b1 g
0y
1z
1v
b11 Z
b1011000000000000000000000000000 {
11
#680000
01
#685000
b100 [
b10110000000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#690000
01
#695000
1U
0F
0V
bz1 W
1(
1R
0N
0"
b100 [
b10110000000000000000000000000000 |
1x
b1 g
b1 l
0y
1z
1v
b100 Z
b10110000000000000000000000000000 {
11
#700000
01
#705000
b101 [
b1100000000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#710000
01
#715000
1U
0F
0V
bz0 W
0(
1R
0N
0"
b101 [
b1100000000000000000000000000000 |
1x
b1 g
b0 l
0y
1z
1v
b101 Z
b1100000000000000000000000000000 {
11
#720000
01
#725000
b110 [
b11000000000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#730000
01
#735000
1U
0F
0V
bz1 W
1(
1R
0N
0"
b110 [
b11000000000000000000000000000000 |
1x
b1 g
b1 l
0y
1z
1v
b110 Z
b11000000000000000000000000000000 {
11
#740000
01
#745000
b111 [
b10000000000000000000000000000000 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#750000
01
#755000
1U
0F
0V
1R
0N
0"
b0 d
b10 ~
b111 [
b10000000000000000000000000000000 |
1x
b1 g
0y
1z
1v
b111 Z
b10000000000000000000000000000000 {
11
#760000
01
#765000
b1000 d
b101 ~
b0 [
b0 |
1x
b1 g
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#770000
01
#775000
1U
0F
0V
bz0 W
0(
1R
0N
0"
b0 l
b1000 d
1x
b0 g
0y
1z
1v
b1000 c
b0 Z
b0 {
b101 }
11
#780000
01
#785000
b111 d
1x
0U
1F
1V
bz W
z(
0R
1N
1"
b0 f
1y
0z
1v
11
#790000
01
#795000
1U
0F
0V
1R
0N
0"
b111 d
1x
0y
1z
1v
b111 c
11
#800000
01
#805000
b110 d
1x
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#810000
01
#815000
1U
0F
0V
1R
0N
0"
b110 d
1x
0y
1z
1v
b110 c
11
#820000
01
#825000
b101 d
1x
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#830000
01
#835000
1U
0F
0V
1R
0N
0"
b101 d
1x
0y
1z
1v
b101 c
11
#840000
01
#845000
b100 d
1x
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#850000
01
#855000
1U
0F
0V
1R
0N
0"
b100 d
1x
0y
1z
1v
b100 c
11
#860000
01
#865000
b11 d
1x
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#870000
01
#875000
1U
0F
0V
1R
0N
0"
b11 d
1x
0y
1z
1v
b11 c
11
#880000
01
#885000
b10 d
1x
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#890000
01
#895000
1U
0F
0V
1R
0N
0"
b10 d
1x
0y
1z
1v
b10 c
11
#900000
01
#905000
b1 d
1x
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#910000
01
#915000
1U
0F
0V
1R
0N
0"
b0 `
b101 ~
b1 d
1x
0y
1z
1v
b1 c
11
#920000
01
#925000
b1000 `
b1000 ~
b0 d
1x
0U
1F
1V
0R
1N
1"
1y
0z
1v
11
#930000
01
#935000
1U
0F
0V
1R
0N
0"
b111 `
1a
0x
0y
1z
1v
b1000 _
b0 c
b1000 }
11
#940000
01
#945000
0U
1F
1V
0R
1N
b110 `
b111 _
0w
1*
1y
0z
1v
11
#950000
01
#955000
0F
0V
0N
b101 `
0t
0y
0v
b110 _
11
#960000
01
#965000
b100 `
b101 _
11
#970000
01
#975000
b11 `
b100 _
11
#980000
01
#985000
b10 `
b11 _
11
#990000
01
#995000
b1 `
b10 _
11
#1000000
01
#1005000
b0 `
b1 _
11
#1010000
01
#1015000
1)
b0 ~
b0 _
11
