{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443621180766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443621180776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 15:53:00 2015 " "Processing started: Wed Sep 30 15:53:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443621180776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443621180776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443621180777 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1443621181516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_fifo_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fcs_check_serial_test-behavior " "Found design unit 1: fcs_check_serial_test-behavior" {  } { { "async_fifo_test.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo_test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201829 ""} { "Info" "ISGN_ENTITY_NAME" "1 fcs_check_serial_test " "Found entity 1: fcs_check_serial_test" {  } { { "async_fifo_test.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443621201829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_fifo-arch " "Found design unit 1: async_fifo-arch" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201836 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443621201836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_port_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_memory-arch " "Found design unit 1: dual_port_memory-arch" {  } { { "dual_port_memory.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/dual_port_memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201839 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_memory " "Found entity 1: dual_port_memory" {  } { { "dual_port_memory.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/dual_port_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443621201839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_control-arch " "Found design unit 1: sync_control-arch" {  } { { "sync_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/sync_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201843 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_control " "Found entity 1: sync_control" {  } { { "sync_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/sync_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443621201843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_control-arch " "Found design unit 1: fifo_control-arch" {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201846 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_control " "Found entity 1: fifo_control" {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443621201846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443621201846 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "wptr std_logic async_fifo.vhd(106) " "VHDL error at async_fifo.vhd(106): type of identifier \"wptr\" does not agree with its usage as \"std_logic\" type" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 106 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1443621201849 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443621202040 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 30 15:53:22 2015 " "Processing ended: Wed Sep 30 15:53:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443621202040 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443621202040 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443621202040 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443621202040 ""}
