[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS73501DRVR production of TEXAS INSTRUMENTS from the text:GNDEN NRIN OUT\nTPS735\nOptional bypass capacitor, C ,NRto reduce output noise\nand increase PSRROptional input capacitor, C ,INto improve source\nimpedance, noise, and PSRR\nV\nVIN\nEN2.2 µF\nCeramicVOUT\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018\nTPS735 500-mA, LowQuiescent Current, LowNoise, HighPSRR,\nLow-Dropout Linear Regulator\n11Features\n1•Input Voltage: 2.7Vto6.5V\n•500-mA Low-Dropout Regulator With EN\n•Low IQ:45μA\n•Multiple Output Voltage Versions Available:\n–Fixed Outputs of1.2Vto4.3V\n–Adjustable Outputs from 1.25 Vto6V\n•High PSRR: 68dBat1kHz\n•Low Noise: 13.2μVRMS\n•Fast Start-Up Time: 45μs\n•Stable With aCeramic, 2.2-μF,Low-ESR Output\nCapacitor\n•Excellent Load andLine Transient Response\n•2%Overall Accuracy (Load, Line, and\nTemperature, VOUT>2.2V)\n•Very Low Dropout: 280mVat500mA\n•2-mm ×2-mm WSON-6 and\n3-mm ×3-mm SON-8 Packages\n2Applications\n•Post DC-DC Converter Ripple Filtering\n•IPNetwork Cameras\n•Macro Base Stations\n•Thermostats3Description\nThe TPS735 low-dropout (LDO), low-power linear\nregulator offers excellent ACperformance with very\nlowground current. High power-supply rejection ratio\n(PSRR), lownoise, fast start-up, and excellent line\nand load transient responses are provided while\nconsuming avery low45-μA(typical) ground current.\nThe TPS735 device isstable with ceramic capacitors\nand uses anadvanced BiCMOS fabrication process\ntoyield atypical dropout voltage of280 mVat500-\nmA output. The TPS735 device uses aprecision\nvoltage reference and feedback loop toachieve\noverall accuracy of2%(VOUT>2.2V)over allload,\nline, process, andtemperature variations. This device\nisfully specified from TJ=–40°Cto+125 °Cand is\noffered inalow-profile, 3mm ×3mm SON-8\npackage anda2mm×2mmWSON-6 package.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS735WSON (6) 2.00 mm×2.00 mm\nSON (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application\n2TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 7\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagrams ..................................... 10\n7.3 Feature Description ................................................. 11\n7.4 Device Functional Modes ........................................ 128Application andImplementation ........................ 13\n8.1 Application Information ............................................ 13\n8.2 Typical Applications ................................................ 13\n9Power Supply Recommendations ...................... 16\n10Layout ................................................................... 16\n10.1 Layout Guidelines ................................................. 16\n10.2 Layout Example .................................................... 16\n10.3 Power Dissipation ................................................. 17\n10.4 Estimating Junction Temperature ......................... 18\n10.5 Package Mounting ................................................ 19\n11Device andDocumentation Support ................. 20\n11.1 Device Support ...................................................... 20\n11.2 Documentation Support ........................................ 20\n11.3 Trademarks ........................................................... 20\n11.4 Electrostatic Discharge Caution ............................ 20\n11.5 Glossary ................................................................ 20\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 20\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision L(January 2015) toRevision M Page\n•Updated data sheet texttolatest data sheet andtranslation standards ............................................................................... 1\n•Changed "Ultra-Low Noise "to"Low Noise "indocument title............................................................................................... 1\n•Changed Low IQfrom 46μAto45μAinFeatures ,Description ,andApplication Information sections. ................................ 1\n•Changed "Standard "to"Ceramic "inFeatures list................................................................................................................. 1\n•Changed 6-pin package from "SON "to"WSON "inFeatures list......................................................................................... 1\n•Deleted printers, WiFi®,WiMax Modules, cellular phones, smart phones andmicroprocessor power from\nApplications section ............................................................................................................................................................... 1\n•Added post DC/DC ripple filtering, IPnetwork cameras, macro base stations, andthermostats toApplications section .....1\n•Changed TAtoTJinDescription section ............................................................................................................................... 1\n•Changed 6-pin package from "SON "to"WSON "inDescription section .............................................................................. 1\n•Changed package inDevice Information table from VSON (6)toWSON (6)........................................................................ 1\n•Changed 6-pin DRB package designator from "VSON "to"SON "inPinConfigurations andFunctions section .................. 4\n•Changed 6-pin DRV package designator from "VSON "to"WSON "inPinConfigurations andFunctions section .............. 4\n•Added "feedback resistor "parameter toRecommended Operating Conditions table ........................................................... 5\n•Changed DRV package designator from "VSON "to"WSON "inThermal Information table ................................................ 6\n•Changed DRB package designator from "VSON "to"SON "inThermal Information table ................................................... 6\n•Changed TPS735 Ground PinCurrent (Disable) vsTemperature inTypical Characteristics section ................................... 8\n•Changed TPS735 Dropout Voltage vsOutput Current inTypical Characteristics section ..................................................... 8\n•Updated Equation 1............................................................................................................................................................. 14\n•Changed x-axis scale from "10ms/div "to"10µs/div "inFigure 17..................................................................................... 15\n•Changed x-axis scale from "10ms/div "to"10µs/div "inFigure 18..................................................................................... 15\n•Changed VOUTstarting value to0VinFigure 19................................................................................................................ 15\n•Updated Equation 2............................................................................................................................................................. 17\n•Updated Equation 3............................................................................................................................................................. 17\n•Changed DRV package designator from "SON "to"WSON "inMeasuring Points forTTandTB......................................... 19\n3TPS735\nwww.ti.com SBVS087M –JUNE 2008 –REVISED JUNE 2018\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments IncorporatedRevision History (continued)\n•Deleted references tothermal information documents inRelated Documentation section ................................................ 20\nChanges from Revision K(August, 2013) toRevision L Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information sections ............................................................................................... 1\n•Added firstbullet item inFeatures list................................................................................................................................... 1\n•Changed fourth bullet item inFeatures listto"fixed outputs of1.2V".................................................................................. 1\n•Changed eighth bullet item inFeatures list........................................................................................................................... 1\n•Changed lastbullet inFeatures list....................................................................................................................................... 1\n•Changed lastApplications listitem ........................................................................................................................................ 1\n•Changed PinConfiguration andFunctions section; updated table format andpindescriptions tomeet new standards .....4\n•Changed CNRvalue notation from 0.01 µFto10nFthroughout Electrical Characteristics .................................................... 7\n•Changed feedback voltage parameter values andmeasured testconditions ....................................................................... 7\n•Changed output current limit maximum specified value ........................................................................................................ 7\n•Changed power-supply rejection ratio typical specified values for100Hz,10kHz, and100kHzfrequency test\nconditions ............................................................................................................................................................................... 7\n•Added note (1)toFigure 1.................................................................................................................................................... 8\n•Changed y-axis titleforFigure 6............................................................................................................................................ 8\n•Changed y-axis titleforFigure 7............................................................................................................................................ 8\n•Changed footnote forFigure 13............................................................................................................................................ 10\n•Changed reference tonoise-reduction capacitor (CNR)tofeed-forward capacitor (CFF)inTransient Response ................. 11\n•Changed noise-reduction capacitor tofeed-forward capacitor inFigure 16........................................................................ 13\n•Changed references to"noise-reduction capacitor "(CNR)to"feed-forward capacitor "(CFF)andsection titlefrom\n"Feedback Capacitor Requirements "to"Feed-forward Capacitor Requirements "inFeed-Forward Capacitor\nRequirements section ........................................................................................................................................................... 14\n•Changed CNRvalue notation from 0.01 µFto10nFinOutput Noise section ...................................................................... 14\nChanges from Revision J(May, 2011) toRevision K Page\n•Added lastsentence tofirstparagraph ofStartup andNoise Reduction Capacitor section ................................................ 11\nChanges from Revision I(April, 2011) toRevision J Page\n•Replaced theDissipation Ratings with Thermal Information .................................................................................................. 6\n•Revised conditions forTypical Characteristics toinclude statement about TPS73525 device availability ............................ 8\n•Added Estimating Junction Temperature section ................................................................................................................. 18\n•Updated Power Dissipation section ...................................................................................................................................... 19\nChanges from Revision H(November, 2009) toRevision I Page\n•Corrected typo inElectrical Characteristics table forVOUTspecification, DRV package testconditions, VOUT≤2.2V ........... 7\nChanges from Revision G(March 2009) toRevision H Page\n•Revised bullet point inFeatures listtoshow very lowdropout of280mV............................................................................. 1\n•Changed dropout voltage typical specification from 250mV to280mV .................................................................................. 7\n1 OUT 8  IN\n2 NC 7  NC\n3 FB,NR 6  NC\n4 GND 5  EN\nNot to scaleThermal\nPad\n1 OUT 6  IN\n2 FB,NR 5  NC\n3 GND 4  EN\nNot to scaleThermal \nPad\n4TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nDRB Package\n8-Pin SON With Exposed Thermal Pad\nTopViewDRV Package\n6-Pin WSON With Exposed Thermal Pad\nTopView\nNC-Nointernal connection\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAMENO\nDRV DRB\nIN 6 8 IInput supply. A0.1-µFto1-µF,lowESR capacitor must beplaced from thispintoground\nnear thedevice.\nGND 3 4 — Ground. Thepadmust betiedtoGND.\nEN 4 5 IDriving theenable pin(EN) high turns ontheregulator. Driving thispinlowputs theregulator\nintoshutdown mode. TheENpincanbeconnected totheINpinifnotused.\nNR 2 3 —This pinisonly available forthefixed voltage versions. Connecting anexternal capacitor to\nthispinbypasses noise thatisgenerated bytheinternal band gapandallows theoutput\nnoise tobereduced tovery lowlevels. Themaximum recommended capacitor is0.01μF.\nFB 2 3 IThis pinisonly available fortheadjustable version. TheFBpinistheinput tothecontrol-loop\nerror amplifier, andisused tosettheoutput voltage ofthedevice. This pinmust notbeleft\nfloating.\nOUT 1 1 OThis pinistheoutput oftheregulator. Asmall, 2.2-μFceramic capacitor isrequired from this\npintoground toassure stability. Theminimum output capacitance required forstability is2\nµF.\nNC 5 2,6,7 — Notinternally connected.\nThermal pad —\n5TPS735\nwww.ti.com SBVS087M –JUNE 2008 –REVISED JUNE 2018\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed asAbsolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings only,\nandfunctional operation ofthedevice atthese oranyother conditions beyond those indicated asRecommended Operating Conditions\nisnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nat–40°C≤TJandTA≤+125 °C(unless otherwise noted). Allvoltages arewith respect toGND.(1)\nMIN MAX UNIT\nVIN\nVoltage–0.3 7 V\nVEN –0.3 VIN+0.3 V\nVFB –0.3 1.6 V\nVOUT –0.3 VIN+0.3 V\nIOUT Current Internally limited A\nPD(tot) Continuous total power dissipation See Thermal Information\nTJ Operating junction temperature –40 150 °C\nTstg Storage temperature –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000 V\nCharged device model (CDM), perJEDEC specification JESD22-C101, all\npins(2) ±500 V\n(1) When operating atTJnear 125°C,IOUT(min) is500μA.\n(2) Adjustable version only.6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 2.7 6.5 V\nVOUT Output voltage VFB 6 V\nIOUT Output current(1)0 500 mA\nTA Operating free-air temperature –40 125 °C\nCIN Input capacitor 1 µF\nCOUT Output capacitor 2 µF\nCNR Noise reduction capacitor 10 nF\nCFF Feed-forward capacitor(2)3 22 1000 pF\nR2 Feedback resistor(2)110 kΩ\n6TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.\n(2) Thermal data fortheDRB, DCQ, andDRV packages arederived bythermal simulations based onJEDEC-standard methodology as\nspecified intheJESD51 series. Thefollowing assumptions areused inthesimulations:\n(a) i.DRB: The exposed pad isconnected tothe PCB ground layer through a2x2thermal via array.\nii.DRV: The exposed padisconnected tothePCB ground layer through a2x2thermal viaarray. Due tosize limitation ofthermal\npad, 0.8-mm pitch array isused which isofftheJEDEC standard.\n(b)i.DRB: The topandbottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\niiDRV: The topand bottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\n(c)These data were generated with only asingle device atthecenter ofaJEDEC high-K (2s2p) board with 3-in×3-incopper area. To\nunderstand theeffects ofthecopper area onthermal performance, seethePower Dissipation andEstimating Junction Temperature\nsections.\n(3) Thejunction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, high-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(4) Thejunction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthetopofthepackage. Nospecific JEDEC-\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(5) Thejunction-to-top characterization parameter, ψJT,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data toobtainθJAusing aprocedure described inJESD51-2a (sections 6and7).\n(6) Thejunction-to-board characterization parameter, ψJB,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data toobtainθJAusing aprocedure described inJESD51-2a (sections 6and7).\n(7) Thejunction-to-case (bottom) thermal resistance isobtained bysimulating acold plate testontheexposed (power) pad. Nospecific\nJEDEC standard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.6.4 Thermal Information\nTHERMAL METRIC(1)TPS735(2)\nUNIT DRB (SON) DRV (WSON)\n8PINS 6PINS\nRθJA Junction-to-ambient thermal resistance(3)52.2 65.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance(4)59.4 85.6 °C/W\nRθJB Junction-to-board thermal resistance 19.3 34.7 °C/W\nψJT Junction-to-top characterization parameter(5)2 1.6 °C/W\nψJB Junction-to-board characterization parameter(6)19.3 35.1 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance(7)11.8 5.8 °C/W\n7TPS735\nwww.ti.com SBVS087M –JUNE 2008 –REVISED JUNE 2018\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated(1) Minimum VIN=VOUT+VDOor2.7V,whichever isgreater.\n(2) VDOisnotmeasured forthisfamily ofdevices with VOUT(nom) <2.8Vbecause theminimum VIN=2.7V.6.5 Electrical Characteristics\nover operating temperature range (–40°C≤TJ≤125°C),VIN=VOUT(nom) +0.5Vor2.7V(whichever isgreater), IOUT=1mA,\nVEN=VIN,COUT=2.2μF,andCNR=10nF(unless otherwise noted). Fortheadjustable version (TPS73501), VOUT=3V.\nTypical values areatTA=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage(1)2.7 6.5 V\nVFBInternal reference (adjustable\nversion only)TJ=25°C 1.196 1.208 1.220 V\nVOUTOutput voltage range\n(adjustable version only)VFB 6 V\nDCoutput accuracy(1) 1mA≤IOUT≤500mA,\nVOUT+0.5V≤VIN<6.5VVOUT>2.2V –2% ±1% 2%\nVOUT≤2.2V –3% ±1% 3%\nΔVOUT(ΔVIN) Line regulation(1)VOUT(nom) +0.5V≤VIN≤6.5V 0.02 %/V\nΔVOUT(ΔIOUT) Load regulation 500µA≤IOUT≤500mA 0.005 %/mA\nVDODropout voltage(2)\n(VIN=VOUT(nom) –0.1V)IOUT=500mA 280 500 mV\nILIM Output current limitVOUT=0.9×VOUT(nom) ,VIN=VOUT(nom) +0.9V\nVIN≥2.7V800 1170 1900 mA\nIGND Ground pincurrent 10mA≤IOUT≤500mA 45 65 μA\nISHDN Shutdown current VEN≤0V 0.15 1μA\nIFBFeedback pincurrent\n(adjustable version only)VOUT(nom) =1.2V –0.5 0.5 μA\nPSRR Power-supply rejection ratioVIN=3.85 V\nVOUT=2.85 V\nCNR=0.01 µF\nIOUT=100mAf=100Hz 66\ndBf=1kHz 68\nf=10kHz 44\nf=100kHz 22\nVn Output noise voltageBW=10Hzto100kHz,\nVOUT=2.8VCNR=10nF 11×VOUTμVRMSCNR=none 95×VOUT\ntSTR Start-up timeCNR=none 45\nμsCNR=1nF 45\nCNR=10nF 50\nCNR=47nF 50\nVEN(HI) Enable high (enabled) 1.2 V\nVEN(LO) Enable low(shutdown) 0.4 V\nIEN(HI) Enable pincurrent, enabled VEN=VIN=6.5V 0.03 1μA\nTsd Thermal shutdown temperatureShutdown, temperature increasing 165\n°C\nReset, temperature decreasing 145\nUVLO Undervoltage lockout VINrising 1.9 2.2 2.65 V\nVhys Hysteresis VINfalling 70 mV\n60\n50\n40\n30\n20\n10\n0Current on the GND Pin ( A)/c109\n0 50 100 150 200 250 300 350 400 450 500\nOutput Current (mA)T = 25°CJT = 85°CJT = 125°CJ\nT = 0°CJ\nT = –40°CJ\n500\n450\n400\n350\n300\n250\n200\n150\n100\n50\n0Ground Pin Current (nA)\n/c4540/c4525 /c4510 5 20 35 50 65 80 95 110 125\nJunction Temperature ( ) °CV = 3.3 VINV = 5 VINV = 6.5 VIN\n2.86\n2.85\n2.84\n2.83\n2.82\n2.81\n2.8\n2.79\n2.78\n2.77\n2.76\n2.75\n2.74Output Voltage (V)\n0 50 100 150 200 250 300 350 400 450 500\nLoad (mA)T = 85°CJT = 125°CJ\nT = –40°CJ\n2.55\n2.54\n2.53\n2.52\n2.51\n2.5\n2.49\n2.48\n2.47\n2.46\n2.45Output Voltage (V)\n0 50 100 150 200 250 300 350 400 450 500\nLoad (mA)T = 25°CJT = 85°CJT = 125°CJ\nT = 0°CJ\nT = –40°CJ\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n0.1\n0.2\n0.3\n0.4\n0.5/c45\n/c45\n/c45\n/c45\n/c45Change in Output Voltage (%)\n3 3.5 4 4.5 5 5.5 6 6.5\nInput Voltage (V)T = 25°CJT = 85°CJT = 125°CJ\nT = 0°CJ(1)\nT = –40°CJ\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n0.1\n0.2\n0.3\n0.4\n0.5/c45\n/c45\n/c45\n/c45\n/c45Change in Output Voltage (%)\n3 3.5 4 4.5 5 5.5 6 6.5\nInput Voltage (V)T = 25°CJT = 85°CJT = 125°CJ\nT = 0°CJ\nT = –40°CJ\n8TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated6.6 Typical Characteristics\nover operating temperature range (TJ=–40°Cto+125 °C),VIN=VOUT(nom) +0.5Vor2.7V,whichever isgreater; IOUT=1mA,\nVEN=VIN,COUT=2.2μF,CNR=10nF.Typical values areatTJ=25°C,(unless otherwise noted).\nIOUT=100mA\nFigure 1.TPS735 Line RegulationIOUT=100mA\nFigure 2.TPS735 Line Regulation\nThey-axis range is±2%of2.8V\nFigure 3.TPS735 Load RegulationThey-axis range is±2%of2.5V\nFigure 4.TPS735 Load Regulation\nFigure 5.TPS735 Ground PinCurrent vs\nOutput CurrentFigure 6.TPS735 Ground PinCurrent (Disable) vs\nTemperature\n140\n120\n100\n80\n60\n40\n20\n0Total Noise ( V )/c109RMS\n0.01 0.1 1 10\nCapacitance on the NR Pin (nF)\n30\n25\n20\n15\n10\n5\n0Total Noise ( V )/c109RMS\n0 5 10 15 20 25\nOutput Capacitance ( F) /c109\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)90\n80\n70\n60\n50\n40\n30\n20\n10\n0PSRR (dB)\nI = 200 mAOUTI = 100 mAOUTI = 1 mAOUT\nI = 500 mAOUTI = 250 mAOUT\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)90\n80\n70\n60\n50\n40\n30\n20\n10\n0PSRR (dB)\nIOUT= 200 mAIOUT= 100 mAIOUT= 1 mA\nIOUT= 500 mAIOUT= 250 mA\n400\n350\n300\n250\n200\n150\n100\n50\n0Dropout Voltage (mV)\nOutput Current (mA)0 50 100 150 200 250 300 350 400 450 500T = –40°CJT = +85°CJT = +125°CJ\nT = 0°CJT = +25°CJ\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)90\n80\n70\n60\n50\n40\n30\n20\n10\n0PSRR (dB)\nIOUT= 200 mAIOUT= 100 mAIOUT= 1 mA\nIOUT= 500 mAIOUT= 250 mA\n9TPS735\nwww.ti.com SBVS087M –JUNE 2008 –REVISED JUNE 2018\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nover operating temperature range (TJ=–40°Cto+125 °C),VIN=VOUT(nom) +0.5Vor2.7V,whichever isgreater; IOUT=1mA,\nVEN=VIN,COUT=2.2μF,CNR=10nF.Typical values areatTJ=25°C,(unless otherwise noted).\nVEN=0.4V\nFigure 7.TPS735 Dropout Voltage vsOutput Current(VIN–VOUT=1V)\nFigure 8.Power-Supply Ripple Rejection vsFrequency\n(VIN–VOUT=0.5V)\nFigure 9.Power-Supply Ripple Rejection vsFrequency(VIN–VOUT=0.3V)\nFigure 10.Power-Supply Ripple Rejection vsFrequency\nFigure 11.TPS73525 RMS Noise vsCNRCNR=0.01 µF,IOUT=1mA\nFigure 12.TPS735 RMS Noise vsCOUT\nThermal\nShutdown\nUVLOCurrent\nLimit3.3 M /c87\nOvershoot\nDetect\n500 k /c871.208 V\nBandgapIN\nEN\nFBOUT\nGND400 /c87\nThermal\nShutdown\nUVLOCurrent\nLimit2 A/c109\nOvershoot\nDetect\n500 k /c87Quickstart\n1.208 V\nBandgap(1)IN\nEN\nNROUT\nGND400 /c87\n10TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS735 oflowdropout (LDO) regulator combines thehigh performance required byradio frequency (RF)\nand precision analog applications with ultra-low current consumption. High PSRR isprovided byahigh-gain,\nhigh-bandwidth error loop with good supply rejection andvery lowheadroom (VIN–VOUT).Fixed voltage versions\nprovide anoise reduction pintobypass noise thatisgenerated bytheband-gap reference andtoimprove PSRR.\nAquick-start circuit fast-charges thiscapacitor atstart-up. The combination ofhigh performance andlowground\ncurrent make theTPS735 device designed forportable applications. Allversions have thermal and overcurrent\nprotection andarespecified from –40°C≤TJ≤+125 °C.\n7.2 Functional Block Diagrams\n(1) The1.2-V fixed voltage version hasa1-Vband gapinstead ofa1.208-V circuit.\nFigure 13.Fixed Voltage Version s\nFigure 14.Adjustable Voltage Versions\n11TPS735\nwww.ti.com SBVS087M –JUNE 2008 –REVISED JUNE 2018\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Internal Current Limit\nThe TPS735 internal current limit protects theregulator during fault conditions. During current limit, theoutput\nsources afixed amount ofcurrent thatisindependent oftheoutput voltage. Forreliable operation, donotoperate\nthedevice incurrent limit forextended periods oftime.\nThe PMOS pass element intheTPS735 device contains abuilt-in body diode that conducts current when the\nvoltage attheOUT pinexceeds thevoltage attheINpin. This current isnotlimited, soifextended reverse\nvoltage operation isexpected, external limiting isappropriate.\n7.3.2 Shutdown\nThe enable pin(EN) isactive high and iscompatible with standard and low-voltage TTL-CMOS levels. When\nshutdown capability isnotrequired, theENpincanconnect totheINpin.\n7.3.3 Dropout Voltage\nThe TPS735 device uses aPMOS pass transistor toachieve lowdropout. When (VIN–VOUT)isless than the\ndropout voltage (VDO),thePMOS pass device isinthelinear region ofoperation and theinput-to-output\nresistance (R(IN/OUT) )ofthePMOS pass element. VDOscales with theoutput current because thePMOS device\noperates likearesistor indropout.\nAswith anylinear regulator, PSRR andtransient response degrades as(VIN–VOUT)approaches dropout. Typical\nCharacteristics shows thiseffect; (see Figure 8through Figure 10).\n7.3.4 Start-Up andNoise Reduction Capacitor\nFixed voltage versions oftheTPS735 useaquick-start circuit tocharge thenoise reduction (NR) capacitor (CNR)\nifpresent (see Functional Block Diagrams ).This architecture allows thecombination oflowoutput noise andfast\nstart-up times. The NRpinishigh impedance soalow-leakage CNRcapacitor must beused. Most ceramic\ncapacitors areappropriate inthisconfiguration. Ahigh-quality, COG-type (NPO) dielectric ceramic capacitor is\nrecommended forCNRwhen used inenvironments where abrupt changes intemperature canoccur.\nForthefastest start-up, firstapply VIN,then drive theenable (EN) pinhigh. IfENistiedtoIN,start-up isslower.\nSee Typical Applications .Thequick-start switch closes forapproximately 135μs.Toensure thatCNRischarged\nduring thequick-start time, useacapacitor with avalue ofnomore than 0.01μF.\n7.3.5 Transient Response\nAswith anyregulator, increasing thesize oftheoutput capacitor reduces overshoot andundershoot magnitude\nbutincreases thetransient response duration. Intheadjustable version, adding CFFbetween theOUT and FB\npins improves stability and transient response performance. The transient response oftheTPS735 device is\nenhanced byanactive pulldown thatengages when theoutput overshoots byapproximately 5%ormore when\nthedevice isenabled. Thepull-down device operates likea400-Ωresistor toground when enabled.\n7.3.6 Undervoltage Lockout\nThe TPS735 device uses anundervoltage lockout circuit todisable theoutput until theinternal circuitry is\noperates properly. The UVLO circuit contains adeglitch feature sothattheUVLO ignores undershoot transients\nontheinput ifthetransients areless than 50μsinduration.\n7.3.7 Minimum Load\nThe TPS735 device isstable with nooutput load. Tomeet thespecified accuracy, aminimum load of500μAis\nrequired. Iftheoutput isbelow 500 µAand ifthejunction temperature isapproximately 125°C,theoutput can\nincrease enough toturn ontheoutput pulldown. The output pulldown limits voltage drift to5%(typically) but\nground current can increase byapproximately 50μA.Inmost applications, thejunction does notreach high\ntemperatures atlight loads because little power isdissipated. Asaresult, thespecified ground current isvalid at\nnoload inmost applications.\n12TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments IncorporatedFeature Description (continued)\n7.3.8 Thermal Protection\nThermal protection disables theoutput when thejunction temperature increases toapproximately 165°C,which\nallows thedevice tocool. When thejunction temperature cools toapproximately 145°C,theoutput circuitry is\nenabled. Depending onpower dissipation, thermal resistance, and ambient temperature, thethermal protection\ncircuit cycles onand off.This cycling limits thedissipation oftheregulator and protects theregulator from\ndamage asaresult ofoverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheat sink. Forreliable operation, limit junction temperature to125°C(maximum). Toestimate thethermal margin\ninacomplete design (including heat sink), increase theambient temperature until thethermal protection is\ntriggered. Use worst-case loads andsignal conditions. Forreliable operation, trigger thermal protection atleast\n40°Cabove themaximum expected ambient condition ofaparticular application. This configuration produces a\nworst-case junction temperature of125°Catthehighest expected ambient temperature andworst-case load.\nThe internal protection circuitry oftheTPS735 protects against overload conditions. This protection circuitry is\nnotintended toreplace proper heat sinking. Continuously running theTPS735 intothermal shutdown degrades\ndevice reliability.\n7.4 Device Functional Modes\n7.4.1 Normal Operation\nThedevice regulates tothenominal output voltage under thefollowing conditions:\n•The input voltage previously exceeded theUVLO voltage and didnotdecrease below theUVLO threshold\nminus Vhys.\n•Theinput voltage isgreater than thenominal output voltage thatisadded tothedropout voltage.\n•The enable voltage has previously exceeded theenable rising threshold voltage and has notdecreased\nbelow theenable falling threshold.\n•Theoutput current isless than thecurrent limit.\n•Thedevice junction temperature iswithin thespecified range.\n7.4.2 Dropout Operation\nIftheinput voltage islower than thenominal output voltage plus thespecified dropout voltage, butallother\nconditions aremet fornormal operation, thedevice operates indropout mode. Inthis condition, theoutput\nvoltage isequal totheinput voltage minus thedropout voltage. The transient performance ofthedevice\ndegrades because thepass device isinatriode state and theLDO operates likearesistor. Line orload\ntransients indropout canresult inlarge output voltage deviations.\n7.4.3 Disabled\nThedevice isdisabled under thefollowing conditions:\n•Theinput voltage isless than theUVLO threshold minus Vhys,orhasnotyetexceeded theUVLO threshold.\n•Theenable voltage isless than theenable falling threshold voltage orhasnotyetexceeded theenable rising\nthreshold.\n•Thedevice junction temperature isgreater than thethermal shutdown temperature.\nTable 1liststheconditions thatresult indifferent modes ofoperation.\nTable 1.Device Functional Mode Comparison\nOPERATING MODEPARAMETER\nVIN VEN IOUT TJ\nNormal mode VIN>VOUTnom +VDOandVIN>UVLO VEN>VEN(HI) IOUT<ILIM TJ<125°C\nDropout mode UVLO <VIN<VOUTnom +VDO VEN>VEN(HI) — TJ<165°C\nDisabled mode\n(any truecondition\ndisables thedevice)VIN<UVLO –Vhys VEN<VEN(LO) — TJ>165°C\nGND E N FBIN OUTOptional input capacitor.\nMay improve source\nimpedance, noise, or PSRR.\nTPS735\n2.2 µF\nCeramicVIN\nVENR1\nR2CFFVOUT(R  + R )1 2\nR2V  = OUT× 1.208 \nGND E N NRIN OUT\nTPS735\nOptional bypass capacitor\nto reduce output noise\nand increase PSRR.Optional input capacitor.\nMay improve source\nimpedance, noise, or PSRR.\nVIN\nVEN2.2 µF\nCeramicVOUT\n13TPS735\nwww.ti.com SBVS087M –JUNE 2008 –REVISED JUNE 2018\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS735 LDO regulator provides adesign with anultra-low noise, high PSRR, low-dropout linear regulation\nwith avery small ground current (5µA,typical).\nThedevices arestable with ceramic capacitors andhave adropout voltage of280mVatthefulloutput rating of\n500 mA. The features oftheTPS735 device enables theLDO regulators tobeused inawide variety of\napplications with minimal design complexity.\n8.2 Typical Applications\nFigure 15shows thebasic circuit connections forfixed-voltage models. Figure 16shows theconnections forthe\nadjustable output version. R1andR2canbecalculated foranyoutput voltage using theformula inFigure 16.\nFigure 15.Typical Application Circuit forFixed-Voltage Versions\nFigure 16.Typical Application Circuit forAdjustable-Voltage Versions\nn RMS RMS OUTV ( V ) 11( V / V) V (V)/c109 /c61 /c109 /c180\n14TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1 Design Requirements\n8.2.1.1 Input andOutput Capacitor Requirements\nAlthough aninput capacitor isnotrequired forstability, connecting a0.1-μFto1-μFlow-equivalent series-\nresistance (ESR) capacitor across theinput supply near theregulator isgood analog design practice. This\ncapacitor counteracts reactive input sources andimproves transient response andripple rejection. Ahigher-value\ncapacitor may berequired iflarge, fast, rise-time load transients areexpected, orifthedevice islocated several\ninches from thepower source. Ifsource impedance isnotsufficiently low, a0.1-μFinput capacitor may be\nrequired toensure stability.\nTheTPS735 device isdesigned tobe stable with standard ceramic output capacitors ofvalues\n2μForlarger. X5R- and X7R-type capacitors arebest because these capacitors feature minimal variation in\nvalue and ESR over temperature. Maximum ESR oftheoutput capacitor is<1Ωand, therefore, theoutput\ncapacitor type must beceramic orconductive polymer electrolytic.\n8.2.1.2 Feed-Forward Capacitor Requirements\nThe feed-forward capacitor (CFF),shown inFigure 16,isrequired forstability. Foraparallel combination ofR1\nandR2equal to250kΩ,anyvalue between 3pFto1nFcanbeused. Fixed-voltage versions have aninternal\n30-pF feed-forward capacitor that isquick-charged atstart-up. Larger value capacitors improve noise slightly.\nTheTPS735 device isstable inunity-gain configurations (theOUT pinistiedtotheFBpin)without CFF.\n8.2.2 Detailed Design Procedure\n8.2.2.1 Output Noise\nInmost LDO regulators, theband gapisthedominant noise source. Ifanoise-reduction capacitor (CNR)isused\nwith theTPS735 device, theband gap does notcontribute significantly tonoise. Noise isdominated bythe\noutput resistor divider andtheerror-amplifier input. Tominimize noise inagiven application, usea10-nF noise\nreduction capacitor. Fortheadjustable version, smaller value resistors intheoutput resistor divider reduce noise.\nAparallel combination thatproduces 2μAofdivider current hasthesame noise performance asafixed voltage\nversion with aCNR.Tofurther optimize noise, settheESR oftheoutput capacitor toapproximately 0.2Ω.This\nconfiguration maximizes phase margin inthecontrol loop, which reduces thetotal output noise upto10%. TI\nrecommends amaximum capacitor value of10nF.\nEquation 1calculates theapproximate integrated output noise from 10Hzto100 kHz with aCNRvalue of\n10nF.\n(1)\nThe TPS735adjustable version does nothave thenoise-reduction pinavailable, soultra-low noise operation is\nnotpossible. Noise isminimized according tothepreviously listed recommendations.\n10 ms/div50 mV/div\n50 mV/div50 mV/div\n0.5 V/divVOUTC = 470 F OSCONOUT /c109\nC = 10 FOUT /c109\nC = 2.2 FOUT /c109\n4 V\n3 VVINVOUT\n10 ms/div7\n6\n5\n4\n3\n2\n1\n0\n1/c45Voltage (V)VIN EN= VVOUT\n10 ms/div200 mV/div\n200 mV/div200 mV/div\n500 mA/divC = 470 F OSCONOUT /c109\nC = 10 FOUT /c109\nC = 2.2 FOUT /c109\n500 mA\n1 mAIOUTVOUT\n10 s/divµ3.5\n3\n2.5\n2\n1.5\n1\n0.5\n0\n0.5/c45Voltage (V)\nVENVOUT,C = 2.2 FOUT /c109VOUT,C = 10 FOUT /c109\n10 s/divμ3.5\n3\n2.5\n2\n1.5\n1\n0.5\n0\n0.5/c45Voltage (V)\nVENVOUT OUT C = 2.2 F, /c109VOUT OUT C = 10 F, /c109\n15TPS735\nwww.ti.com SBVS087M –JUNE 2008 –REVISED JUNE 2018\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.3 Application Curves\natVIN=VOUT(nom) +0.5Vor2.7V,whichever isgreater; IOUT=1mA, VEN=VIN,COUT=2.2μF,CNR=10nF,and\nTJ=25°C(unless otherwise noted)\nFigure 17.TPS735 Turnon Response (VIN=VEN) Figure 18.TPS735 Turnon Response Using EN\nRL=5Ω\nFigure 19.TPS73525 Power-Up andPower-Down\n(VIN=VEN)VIN=3V\nFigure 20.TPS735 Load Transient Response\nFigure 21.TPS735 Line Transient Response\nThermal\nPad1\n2\n3\n48\n7\n6\n5OUT\nNC\nNR/FB\nGNDIN\nNC\nNC\nENCNR(1)COUT(1)CIN(1)Input GND \nPlane\nOutput GND \nPlaneVOUT\nVIN\n16TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated9Power Supply Recommendations\nThedevice isdesigned tooperate from aninput voltage supply range between 2.7Vand6.5V.Theinput\nvoltage range must provide adequate headroom forthedevice tohave aregulated output. This input supply must\nbewell-regulated. Iftheinput supply isnoisy, additional input capacitors with lowESR canhelp improve output\nnoise.\n10Layout\n10.1 Layout Guidelines\nForbest overall performance, place allcircuit components onthesame side ofthecircuit board andasnear to\ntherespective LDO pinconnections aspossible. Place ground return connections totheinput and output\ncapacitor, andtotheLDO ground pinasclose toeach other aspossible, connected byawide, component-side,\ncopper surface. The useofvias andlong traces tocreate LDO component connections isstrongly discouraged\nand negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics,\nandasaresult, reduces load-current transients, minimizes noise, andincreases circuit stability. TIrecommends\nusing aground reference plane, and isembedded intheprinted circuit board (PCB) itself orlocated onthe\nbottom side ofthePCB opposite thecomponents. This reference plane ensures accuracy oftheoutput voltage,\nshields theLDO from noise, andoperates similar toathermal plane tospread (orsink) heat from theLDO device\nwhen connected totheexposed thermal pad. Inmost applications, thisground plane isrequired tomeet thermal\nrequirements.\n10.1.1 Board Layout Recommendations toImprove PSRR andNoise Performance\nToimprove ACperformance (such asPSRR, output noise, and transient response), TIrecommends designing\ntheboard with separate ground planes forVINandVOUT,with each ground plane connected only attheGND pin\nofthedevice. Inaddition, theground connection forthebypass capacitor must connect directly totheGND pinof\nthedevice.\n10.2 Layout Example\n(1) CINandCOUTare0603 capacitors andCNRisa0402 capacitor. Thefootprint isshown toscale with package size.\nFigure 22.TPS735 Fixed Version Layout Reference Diagram\n\x0b \x0c A\nJA\nD125 C TRPTq \x10  \nDP (6.5 V 1.2 V) 500 mA 2.65 W/c61 /c45 /c180 /c61\nD IN OUT OUTP (V V ) I/c61 /c45 /c180\n17TPS735\nwww.ti.com SBVS087M –JUNE 2008 –REVISED JUNE 2018\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated10.3 Power Dissipation\nTheability toremove heat from thedieisdifferent foreach package type, which presents different considerations\ninthePCB layout. The PCB area around thedevice thatisfree ofother components moves theheat from the\ndevice totheambient air.Performance data forJEDEC low- and high-K boards areshown intheThermal\nInformation section. Heavier copper increases theeffectiveness inremoving heat from thedevice. The addition\nofplated through-holes toheat-dissipating layers improves theheat sink effectiveness.\nPower dissipation depends oninput voltage andload conditions. Power dissipation canbeapproximated bythe\nproduct oftheoutput current andthevoltage drop across theoutput pass element, asEquation 2shows.\n(2)\nNOTE\nWhen thedevice isused inacondition ofhigh input and lowoutput voltages, PDcan\nexceed thejunction temperature rating even when theambient temperature isatroom\ntemperature.\nEquation 3isanexample calculation forthepower dissipation (PD)oftheDRB package.\n(3)\nPower dissipation canbeminimized and greater efficiency canbeachieved byusing thelowest possible input\nvoltage necessary toachieve therequired output performance.\nOntheDRB package, theprimary conduction path forheat isthrough theexposed thermal padtothePCB. The\npadcanbeconnected toground orleftfloating. The padmust beattached toanappropriate amount ofcopper\nPCB area toensure that thedevice does notoverheat. The maximum allowable junction-to-ambient thermal\nresistance depends onthemaximum ambient temperature, maximum device junction temperature, and power\ndissipation ofthedevice. Equation 4calculates themaximum junction-to-ambient thermal resistance.\n(4)\n/c89 /c89JT J T JT D:□□□T =□T + P /c183\n/c89 /c89JB J B JB D:□□□T =□T + P /c183\n160\n140\n120\n100\n80\n60\n40\n20\n0/c113JA( C/W)/c176\n0 1 2 3 4 5 6 7 8 9 10\nBoard Copper Area ( ) in2DRV\nDRB\n18TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments IncorporatedPower Dissipation (continued)\nFigure 23estimates themaximum RθJAandtheminimum amount ofPCB copper area required toheat sink.\nNote:θJAvalue atboard size of9in2(that is,3in×3in)isaJEDEC standard.\nFigure 23.θJAvsBoard Size\nFigure 23shows thevariation ofθJAasafunction ofground plane copper area intheboard. Itisintended only as\naguideline todemonstrate theeffects ofheat spreading intheground plane andmust notbeused toestimate\nactual thermal performance inrealapplication environments.\nNOTE\nWhen thedevice ismounted onanapplication PCB, itisstrongly recommended touse\nΨJTandΨJB,asexplained intheEstimating Junction Temperature section.\n10.4 Estimating Junction Temperature\nUsing thethermal metricsΨJTandΨJB,asthetable shows, thejunction temperature can beestimated with\ncorresponding formulas (Equation 5),which aremore accurate than thevalue ofTJthrough calculation withθJA.\nwhere:\n•PDisthepower dissipation calculated with Equation 2,\n•TTisthetemperature atthecenter-top ofthedevice package, and\n•TBisthePCB temperature measured 1mmaway from thedevice package onthePCB surface (asshown in\nFigure 25). (5)\nNOTE\nBoth TTand TBcanbemeasured onactual application boards using athermo-gun (an\ninfrared thermometer).\nFormore information about measuring TTand TB,seeUsing New Thermal Metrics ,available fordownload at\nwww.ti.com .\n(a) Example DRB (SON) Package Measurement (b) Example DRV (WSON) Package Measure ment1 mmT  on top Tof device\nT  on PCB BsurfaceT  on top Tof device\nT  on PCB Bsurface\n1 mm\nSee note (1)\n35\n30\n25\n20\n15\n10\n5\n0/c89 /c89and ( C/W)\nJT JB/c176\n0 2 4 6 8 10\nBoard Copper Area (in )25 1 3 7 9DRV\nDRB/c89JTDRV\nDRB/c89JB\n19TPS735\nwww.ti.com SBVS087M –JUNE 2008 –REVISED JUNE 2018\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments IncorporatedEstimating Junction Temperature (continued)\nAccording toFigure 24,thenew thermal metrics (ΨJTandΨJB)donotdepend onthecopper area. UsingΨJTor\nΨJBwith Equation 5canestimate TJbymeasuring TTorTBonanapplication board.\nFigure 24.ΨJTandΨJBvsBoard Size\n(1) Power dissipation may limit operating range. See Thermal Information .\nFigure 25.Measuring Points forTTandTB\n10.5 Package Mounting\nSolder padfootprint recommendations fortheTPS735 device isavailable from theTIwebsite atwww.ti.com .\n20TPS735\nSBVS087M –JUNE 2008 –REVISED JUNE 2018 www.ti.com\nProduct Folder Links: TPS735Submit Documentation Feedback Copyright ©2008 –2018, Texas Instruments Incorporated(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orseetheTI\nweb siteatwww.ti.com .11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nTwo evaluation modules (EVMs) areavailable toassist intheinitial circuit performance evaluation using the\nTPS735. The TPS73501EVM-276 evaluation module and theTPS73525EVM-276 Evaluation Module (and\nrelated user guide )canberequested attheTIwebsite through theproduct folders orpurchased directly from the\nTIeStore .\n11.1.2 Device Nomenclature\nTable 2.Device Nomenclature(1)\nPRODUCT VOUT\nTPS735 xx(x) yyyzxx(x) isthenominal output voltage. Foroutput voltages with aresolution of100mV, two\ndigits areused intheordering number; otherwise, three digits areused (forexample, 33=\n3.3V;125=1.25 V).\nyyyisthepackage designator.\nzisthetape andreelquantity (R=3000, T=250).\n01istheadjustable version.\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•Texas Instruments, TPS735EVM-276 User Guide\n11.3 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73501DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CBKSamples\nTPS73501DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CBKSamples\nTPS73501DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SDRSamples\nTPS73501DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SDRSamples\nTPS73512DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 QTTSamples\nTPS73512DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 QTTSamples\nTPS73515DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 QWHSamples\nTPS73515DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 QWHSamples\nTPS73525DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CBMSamples\nTPS73525DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CBMSamples\nTPS73525DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 NSWSamples\nTPS73525DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 NSWSamples\nTPS73527DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 RAKSamples\nTPS73527DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 RAKSamples\nTPS735285DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 RAWSamples\nTPS735285DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 RAWSamples\nTPS73533DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVYSamples\nTPS73533DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CVYSamples\nTPS73533DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CVYSamples\nTPS73533DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CVYSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS73534DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 QTUSamples\nTPS73534DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 QTUSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS735 :\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n•Automotive : TPS735-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 4-May-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS73501DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73501DRBT SON DRB 8250 180.0 12.5 3.33.31.18.012.0 Q2\nTPS73501DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS73501DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS73501DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS73512DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73512DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS73515DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73515DRBT SON DRB 8250 180.0 12.5 3.33.31.18.012.0 Q2\nTPS73525DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73525DRBT SON DRB 8250 180.0 12.5 3.33.31.18.012.0 Q2\nTPS73525DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS73525DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS73527DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS73527DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS73527DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 4-May-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS735285DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS735285DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS73533DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73533DRBT SON DRB 8250 180.0 12.5 3.33.31.18.012.0 Q2\nTPS73533DRVR WSON DRV 63000 178.0 8.42.252.251.04.08.0 Q2\nTPS73533DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS73533DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS73533DRVT WSON DRV 6250 178.0 8.42.252.251.04.08.0 Q2\nTPS73534DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS73534DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 4-May-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73501DRBR SON DRB 83000 338.0 355.0 50.0\nTPS73501DRBT SON DRB 8250 338.0 355.0 50.0\nTPS73501DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS73501DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS73501DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS73512DRBR SON DRB 83000 356.0 356.0 35.0\nTPS73512DRBT SON DRB 8250 210.0 185.0 35.0\nTPS73515DRBR SON DRB 83000 338.0 355.0 50.0\nTPS73515DRBT SON DRB 8250 338.0 355.0 50.0\nTPS73525DRBR SON DRB 83000 338.0 355.0 50.0\nTPS73525DRBT SON DRB 8250 338.0 355.0 50.0\nTPS73525DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS73525DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS73527DRVR WSON DRV 63000 203.0 203.0 35.0\nTPS73527DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS73527DRVT WSON DRV 6250 203.0 203.0 35.0\nTPS735285DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS735285DRVT WSON DRV 6250 203.0 203.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 4-May-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS73533DRBR SON DRB 83000 338.0 355.0 50.0\nTPS73533DRBT SON DRB 8250 338.0 355.0 50.0\nTPS73533DRVR WSON DRV 63000 205.0 200.0 33.0\nTPS73533DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS73533DRVT WSON DRV 6250 203.0 203.0 35.0\nTPS73533DRVT WSON DRV 6250 205.0 200.0 33.0\nTPS73534DRBR SON DRB 83000 356.0 356.0 35.0\nTPS73534DRBT SON DRB 8250 210.0 185.0 35.0\nPack Materials-Page 4\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.37\n0.251.75 0.12X\n1.951.5 0.1\n6X 0.651 MAX\n8X 0.50.30.050.00\n(0.65)A3.12.9 B\n3.12.9\n(DIM A) TYP4X (0.23)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018DIM A\nOPT 1\nOPT 2\n(0.1) (0.2)PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.31)\n(1.75)\n(2.8)6X (0.65)(1.5)\n(0.2) VIA\nTYP\n(0.5)(0.625)8X (0.6)\n(R0.05) TYP(0.825)\n(0.23)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SYMM\nSOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSEDMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.31)8X (0.6)\n(1.34)(1.55)\n(2.8)6X (0.65)4X\n(0.725)4X (0.23)\n(2.674)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 84% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS73501DRVR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 2.7V to 6.5V
  - Output Voltage (VOUT): Fixed outputs from 1.2V to 4.3V; adjustable outputs from 1.25V to 6V

- **Current Ratings:**
  - Output Current (IOUT): Up to 500 mA

- **Power Consumption:**
  - Quiescent Current (IQ): 45 µA (typical)
  - Shutdown Current: 0.15 µA to 1 µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to +125°C

- **Package Type:**
  - WSON-6 (2 mm x 2 mm) and SON-8 (3 mm x 3 mm)

- **Special Features:**
  - Low dropout voltage: 280 mV at 500 mA
  - High Power Supply Rejection Ratio (PSRR): 68 dB at 1 kHz
  - Low output noise: 13.2 µVRMS
  - Fast start-up time: 45 µs
  - Stable with ceramic capacitors (minimum 2.2 µF output capacitor)
  - 2% overall accuracy (for VOUT > 2.2V)
  - Thermal shutdown and current limit protection

- **Moisture Sensitive Level (MSL):**
  - Level 1 (for WSON package)

#### Description:
The TPS735 is a low-dropout (LDO) linear voltage regulator designed for applications requiring low quiescent current and low output noise. It is capable of delivering up to 500 mA of output current while maintaining a low dropout voltage, making it suitable for battery-powered devices. The device features a precision voltage reference and feedback loop, ensuring high accuracy across various load and line conditions.

#### Typical Applications:
- **Post DC-DC Converter Ripple Filtering:** The TPS735 can be used to smooth out voltage fluctuations after a DC-DC converter, providing a stable output voltage.
- **IP Network Cameras:** Its low noise and high PSRR make it ideal for sensitive applications like cameras where power supply noise can affect performance.
- **Macro Base Stations:** The regulator can be used in communication equipment to ensure reliable operation under varying load conditions.
- **Thermostats:** The low power consumption and thermal protection features make it suitable for temperature control applications.

This summary provides a comprehensive overview of the TPS73501DRVR, highlighting its key specifications, functionality, and typical use cases in electronic designs.