{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746524970193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746524970194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 10:49:30 2025 " "Processing started: Tue May  6 10:49:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746524970194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524970194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Chronometer -c Chronometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Chronometer -c Chronometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524970194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746524970876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746524970876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/giaoj/downloads/chronometer/chronometer/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/giaoj/downloads/chronometer/chronometer/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-BEHAVIOR " "Found design unit 1: ControlUnit-BEHAVIOR" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/ControlUnit.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/ControlUnit.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524982992 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/ControlUnit.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/ControlUnit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524982992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524982992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/giaoj/downloads/chronometer/chronometer/cntbcdup4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/giaoj/downloads/chronometer/chronometer/cntbcdup4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CntBCDUp4-Behavioral " "Found design unit 1: CntBCDUp4-Behavioral" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/CntBCDUp4.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/CntBCDUp4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524982996 ""} { "Info" "ISGN_ENTITY_NAME" "1 CntBCDUp4 " "Found entity 1: CntBCDUp4" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/CntBCDUp4.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/CntBCDUp4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524982996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524982996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/giaoj/downloads/chronometer/chronometer/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/giaoj/downloads/chronometer/chronometer/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/ClkDividerN.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983000 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/ClkDividerN.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/giaoj/downloads/chronometer/chronometer/chronometer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/giaoj/downloads/chronometer/chronometer/chronometer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chronometer " "Found entity 1: Chronometer" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" "" { Schematic "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/giaoj/downloads/chronometer/chronometer/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/giaoj/downloads/chronometer/chronometer/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Bin7SegDecoder.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983006 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Bin7SegDecoder.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/giaoj/downloads/chronometer/chronometer/regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/giaoj/downloads/chronometer/chronometer/regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Behavioral " "Found design unit 1: RegN-Behavioral" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/RegN.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/RegN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983010 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/RegN.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/RegN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/giaoj/downloads/chronometer/chronometer/pulsegeneratorn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/giaoj/downloads/chronometer/chronometer/pulsegeneratorn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGeneratorN-Behavioral " "Found design unit 1: PulseGeneratorN-Behavioral" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983014 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGeneratorN " "Found entity 1: PulseGeneratorN" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/giaoj/downloads/chronometer/chronometer/debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/giaoj/downloads/chronometer/chronometer/debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/DebounceUnit.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983018 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/DebounceUnit.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Chronometer " "Elaborating entity \"Chronometer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746524983098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:disp_0_decoder " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:disp_0_decoder\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" "disp_0_decoder" { Schematic "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" { { 488 1144 1352 568 "disp_0_decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746524983101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN RegN:freeze_register " "Elaborating entity \"RegN\" for hierarchy \"RegN:freeze_register\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" "freeze_register" { Schematic "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" { { 224 824 1048 368 "freeze_register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746524983104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:clk_divider_50 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:clk_divider_50\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" "clk_divider_50" { Schematic "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" { { 240 320 464 320 "clk_divider_50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746524983107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_unit\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" "control_unit" { Schematic "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" { { 440 560 712 552 "control_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746524983109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:statop_debouncer " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:statop_debouncer\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" "statop_debouncer" { Schematic "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" { { 440 320 488 520 "statop_debouncer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746524983160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CntBCDUp4 CntBCDUp4:bcd_counter " "Elaborating entity \"CntBCDUp4\" for hierarchy \"CntBCDUp4:bcd_counter\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" "bcd_counter" { Schematic "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" { { 288 600 776 400 "bcd_counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746524983165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGeneratorN PulseGeneratorN:pulse_generator " "Elaborating entity \"PulseGeneratorN\" for hierarchy \"PulseGeneratorN:pulse_generator\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" "pulse_generator" { Schematic "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" { { 320 320 480 400 "pulse_generator" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746524983169 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PulseGeneratorN:pulse_generator\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PulseGeneratorN:pulse_generator\|Mod0\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" "Mod0" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746524983555 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746524983555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PulseGeneratorN:pulse_generator\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"PulseGeneratorN:pulse_generator\|lpm_divide:Mod0\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746524983628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PulseGeneratorN:pulse_generator\|lpm_divide:Mod0 " "Instantiated megafunction \"PulseGeneratorN:pulse_generator\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746524983628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746524983628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746524983628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746524983628 ""}  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" "" { Text "C:/Users/giaoj/Downloads/Chronometer/Chronometer/PulseGeneratorN.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746524983628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ecm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ecm " "Found entity 1: lpm_divide_ecm" {  } { { "db/lpm_divide_ecm.tdf" "" { Text "C:/intelFPGA_lite/lsd/guiao8/parteum/db/lpm_divide_ecm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/intelFPGA_lite/lsd/guiao8/parteum/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "C:/intelFPGA_lite/lsd/guiao8/parteum/db/alt_u_div_q9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/lsd/guiao8/parteum/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/lsd/guiao8/parteum/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746524983961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524983961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746524984648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746524985542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746524985542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../../../Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" "" { Schematic "C:/Users/giaoj/Downloads/Chronometer/Chronometer/Chronometer.bdf" { { 560 -48 128 576 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746524985631 "|Chronometer|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746524985631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "591 " "Implemented 591 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746524985631 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746524985631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "557 " "Implemented 557 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746524985631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746524985631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746524985664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 10:49:45 2025 " "Processing ended: Tue May  6 10:49:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746524985664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746524985664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746524985664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746524985664 ""}
