module arm(input 	 logic clk, reset,
				output logic [31:0] PC,
				input  logic [31:0] Instr,
				output logic MemWrite,
				output logic AluResult, WriteData,
				input  logic [31:0] ReadData
				);


endmodule