<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="proyectoFInal.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="amd2909.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="amd2909.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="amd2909.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="amd2909.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="amd2909.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="amd2909.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="amd2909.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="amd2909.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="amd2909_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="amd2909_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="amd2909_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="mux_4.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="registro.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="registro.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="stack.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="stack.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="stack.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_u1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_u2_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_u3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_u4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_u4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_u4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1501115365" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1501115365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501186916" xil_pn:in_ck="-8189524762517258538" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1501186916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../code/amd2909.vhdl"/>
      <outfile xil_pn:name="../code/arq_reg.vhdl"/>
      <outfile xil_pn:name="../code/comps_sec.vhdl"/>
      <outfile xil_pn:name="../code/mpc.vhdl"/>
      <outfile xil_pn:name="../code/mux_4.vhdl"/>
      <outfile xil_pn:name="../code/stack.vhdl"/>
      <outfile xil_pn:name="tb_top.vhd"/>
      <outfile xil_pn:name="tb_u1.vhd"/>
      <outfile xil_pn:name="tb_u2.vhd"/>
      <outfile xil_pn:name="tb_u3.vhd"/>
      <outfile xil_pn:name="tb_u4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1501186855" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4753321753775913996" xil_pn:start_ts="1501186855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501186855" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3468533106838773806" xil_pn:start_ts="1501186855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501115366" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="757609388249009735" xil_pn:start_ts="1501115366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501186916" xil_pn:in_ck="-8189524762517258538" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1501186916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../code/amd2909.vhdl"/>
      <outfile xil_pn:name="../code/arq_reg.vhdl"/>
      <outfile xil_pn:name="../code/comps_sec.vhdl"/>
      <outfile xil_pn:name="../code/mpc.vhdl"/>
      <outfile xil_pn:name="../code/mux_4.vhdl"/>
      <outfile xil_pn:name="../code/stack.vhdl"/>
      <outfile xil_pn:name="tb_top.vhd"/>
      <outfile xil_pn:name="tb_u1.vhd"/>
      <outfile xil_pn:name="tb_u2.vhd"/>
      <outfile xil_pn:name="tb_u3.vhd"/>
      <outfile xil_pn:name="tb_u4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1501186917" xil_pn:in_ck="-8189524762517258538" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2353436794501354216" xil_pn:start_ts="1501186916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_u4_beh.prj"/>
      <outfile xil_pn:name="tb_u4_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1501186918" xil_pn:in_ck="4038042549217670510" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8142793792723264581" xil_pn:start_ts="1501186917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_u4_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1501113291" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1501113291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501113291" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3228419428566100895" xil_pn:start_ts="1501113291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501113291" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="757609388249009735" xil_pn:start_ts="1501113291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501113291" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1501113291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501113291" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5502371285591706689" xil_pn:start_ts="1501113291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501113291" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1501113291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501113291" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8438332838796798639" xil_pn:start_ts="1501113291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501115086" xil_pn:in_ck="-1380164456979197524" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-795438693620962290" xil_pn:start_ts="1501115074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="amd2909.lso"/>
      <outfile xil_pn:name="amd2909.ngc"/>
      <outfile xil_pn:name="amd2909.ngr"/>
      <outfile xil_pn:name="amd2909.prj"/>
      <outfile xil_pn:name="amd2909.stx"/>
      <outfile xil_pn:name="amd2909.syr"/>
      <outfile xil_pn:name="amd2909.xst"/>
      <outfile xil_pn:name="amd2909_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1501109185" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1632735515201813162" xil_pn:start_ts="1501109185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
