============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:22:08 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

     Pin                   Type              Fanout Load Slew Delay Arrival   
                          (Domain)                  (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)       launch                                                  0 R 
async_fifo_i_wptr_full_inst
  wfull_reg/CP                                              0    +0       0 R 
  wfull_reg/Q     DFCNQD0BWP16P90(timing)         3  2.4   34  +111     111 F 
  g306__6417/B1                                                  +0     111   
  g306__6417/ZN   INR2D0BWP16P90(timing)          2  3.0   72   +60     171 R 
  g305__7410/B                                                   +0     171   
  g305__7410/CO   HA1D0BWP16P90(timing)           1  2.2   36   +73     244 R 
  g304__1666/B                                                   +0     244   
  g304__1666/CO   HA1D0BWP16P90(timing)           1  2.2   36   +61     305 R 
  g301__2883/B                                                   +0     305   
  g301__2883/CO   HA1D0BWP16P90(timing)           1  2.2   36   +61     367 R 
  g298__9315/B                                                   +0     367   
  g298__9315/CO   HA1D0BWP16P90(timing)           1  1.9   32   +59     426 R 
  g297__6161/A1                                                  +0     426   
  g297__6161/Z    XOR2D0P75BWP16P90(timing)       3  3.5   33   +52     478 R 
  g294__7482/A1                                                  +0     478   
  g294__7482/Z    XOR2D0BWP16P90(timing)          2  2.2   35   +66     544 F 
  g309__5107/A2                                                  +0     544   
  g309__5107/Z    XOR2D0BWP16P90(timing)          1  1.2   23   +69     614 R 
  g308__2398/A1                                                  +0     614   
  g308__2398/ZN   ND2D0BWP16P90(timing)           1  1.2   35   +34     648 F 
  g307__5477/A1                                                  +0     648   
  g307__5477/ZN   NR4D0BWP16P90(timing)           1  1.3   76   +62     710 R 
  wfull_reg/D     DFCNQD0BWP16P90(timing)                        +0     710   
  wfull_reg/CP    setup                                     0   +69     779 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                                              2000 R 
------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1221ps 
Start-point  : async_fifo_i_wptr_full_inst/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

