(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (DT a) (JJ novel) (NML (NML (NN end)) (HYPH -) (PP (IN to) (HYPH -) (NP (NN end)))) (NN methodology)) (PP (IN for) (S (VP (VBG enabling) (NP (NP (DT the) (NN deployment)) (PP (IN of) (NP (NML (JJ low) (HYPH -) (NN error)) (JJ deep) (NNS networks)))) (PP (IN on) (NP (NNP microcontrollers))))))) (. .))
(S (S (S (VP (TO To) (VP (VB fit) (NP (NP (DT the) (NN memory)) (CC and) (NP (NP (JJ computational) (NNS limitations)) (PP (IN of) (NP (ADJP (NP (NN resource)) (HYPH -) (VBN constrained)) (NN edge) (HYPH -) (NNS devices)))))))) (, ,) (NP (PRP we)) (VP (VBP exploit) (NP (JJ mixed) (ADJP (JJ low) (HYPH -) (JJ bitwidth)) (NN compression)) (, ,) (S (VP (VBG featuring) (NP (NML (NML (CD 8) (, ,) (CD 4) (CC or) (CD 2)) (HYPH -) (NN bit)) (JJ uniform) (NN quantization)))))) (, ,) (CC and) (S (NP (PRP we)) (VP (VBP model) (NP (DT the) (NN inference) (NN graph)) (PP (IN with) (NP (NN integer) (HYPH -) (JJ only) (NNS operations))))) (. .))
(S (NP (PRP$ Our) (NN approach)) (VP (VBZ aims) (PP (IN at) (S (VP (VBG determining) (NP (NP (DT the) (JJ minimum) (NN bit) (NN precision)) (PP (IN of) (NP (NP (DT every) (NML (NN activation) (CC and) (NN weight)) (NN tensor)) (VP (VBN given) (NP (DT the) (NN memory)) (NP (NP (NNS constraints)) (PP (IN of) (NP (DT a) (NN device)))))))))))) (. .))
(S (NP (DT This)) (VP (VBZ is) (VP (VBN achieved) (PP (IN through) (NP (NP (DT a) (ADJP (NN rule) (HYPH -) (VBN based)) (JJ iterative) (NN procedure)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ cuts) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NP (NNS bits)) (PP (IN of) (NP (NP (DT the) (ADJP (RBS most) (NN memory) (HYPH -) (VBG demanding)) (NNS layers)) (, ,) (VP (VBG aiming) (PP (IN at) (S (VP (VBG meeting) (NP (DT the) (NN memory) (NNS constraints)))))))))))))))))) (. .))
(SINV (PP (IN After) (NP (NP (ADJP (NP (DT a) (NN quantization)) (HYPH -) (JJ aware)) (VBG retraining) (NN step)) (, ,) (NP (DT the) (ADJP (JJ fake) (HYPH -) (JJ quantized)) (NN graph)))) (VP (VBZ is) (VP (VBN converted) (PP (IN into) (NP (DT an) (ADJP (NP (NN inference) (NN integer)) (HYPH -) (JJ only)) (NN model))) (PP (IN by) (S (VP (VBG inserting) (NP (DT the) (NNP Integer) (NNP Channel) (HYPH -) (NNP Normalization) (PRN (-LRB- -LRB-) (NP (NN ICN)) (-RRB- -RRB-)))))))) (NP (NP (NNS layers)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBP introduce) (NP (DT a) (JJ negligible) (NN loss)) (SBAR (IN as) (S (VP (VBN demonstrated) (PP (IN on) (NP (NN INT4) (NN MobilenetV1) (NNS models)))))))))) (. .))
(S (NP (PRP We)) (VP (VBP report) (NP (NP (DT the) (NML (NN latency) (HYPH -) (NN accuracy)) (NN evaluation)) (PP (IN of) (NP (NML (JJ mixed) (HYPH -) (NN precision)) (NN MobilenetV1) (NN family) (NNS networks)))) (PP (IN on) (NP (DT a) (NN STM32H7) (NN microcontroller)))) (. .))
(S (NP (PRP$ Our) (JJ experimental) (NNS results)) (VP (VBP demonstrate) (NP (NP (DT an) (NML (NML (NN end)) (HYPH -) (PP (IN to) (HYPH -) (NP (NN end)))) (NN deployment)) (PP (IN of) (NP (DT an) (ADJP (NN integer) (HYPH -) (JJ only)) (NN Mobilenet) (NN network)))) (PP (IN with) (NP (NP (NN Top1) (NN accuracy)) (PP (IN of) (NP (CD 68) (NN %))))) (PP (IN on) (NP (DT a) (NN device))) (PP (IN with) (NP (NP (QP (RB only) (CD 2)) (NNS MB)) (PP (IN of) (NP (NN FLASH) (NN memory) (CC and) (NN 512kB))) (PP (IN of) (NP (NNP RAM))))) (, ,) (S (VP (VBG improving) (PP (IN by) (NP (CD 8) (NN %))) (NP (NP (DT the) (NN Top1) (NN accuracy)) (PP (IN with) (NP (NP (NN respect)) (PP (IN to) (NP (NP (ADJP (RB previously) (VBN published)) (NML (CD 8) (NN bit)) (NNS implementations)) (PP (IN for) (NP (NNP microcontrollers))))))))))) (. .))
