[TensorRT] VERBOSE: Registered plugin creator - ::GridAnchor_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::NMS_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Reorg_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Region_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Clip_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::LReLU_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::PriorBox_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Normalize_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::RPROI_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::BatchedNMS_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::BatchedNMSDynamic_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::FlattenConcat_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::CropAndResize version 1
[TensorRT] VERBOSE: Registered plugin creator - ::DetectionLayer_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Proposal version 1
[TensorRT] VERBOSE: Registered plugin creator - ::ProposalLayer_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::PyramidROIAlign_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::ResizeNearest_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Split version 1
[TensorRT] VERBOSE: Registered plugin creator - ::SpecialSlice_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::InstanceNormalization_TRT version 1
[TensorRT] VERBOSE: ModelImporter.cpp:202: Adding network input: input with dtype: float32, dimensions: (1, 3, 224, 224)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: input for ONNX tensor: input
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: fc.weight
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: fc.bias
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 497
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 498
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 500
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 501
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 503
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 504
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 506
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 507
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 509
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 510
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 512
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 513
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 515
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 516
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 518
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 519
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 521
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 522
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 524
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 525
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 527
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 528
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 530
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 531
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 533
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 534
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 536
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 537
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 539
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 540
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 542
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 543
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 545
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 546
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 548
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 549
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 551
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 552
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 554
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 555
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 557
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 558
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 560
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 561
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 563
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 564
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 566
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 567
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 569
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 570
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 572
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 573
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 575
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 576
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 578
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 579
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 581
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 582
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 584
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 585
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 587
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 588
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 590
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 591
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 593
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 594
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 596
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 597
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 599
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 600
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 602
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 603
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 605
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 606
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 608
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 609
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 611
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 612
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 614
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 615
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 617
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 618
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 620
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 621
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 623
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 624
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 626
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 627
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 629
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 630
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 632
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 633
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 635
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 636
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 638
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 639
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 641
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 642
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 644
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 645
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 647
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 648
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 650
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 651
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 653
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 654
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_0 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: input
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 497
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 498
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_0 [Conv] inputs: [input -> (1, 3, 224, 224)], [497 -> (64, 3, 7, 7)], [498 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 3, 224, 224)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_0 for ONNX node: Conv_0
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (7, 7), strides: (2, 2), prepadding: (3, 3), postpadding: (3, 3), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 112, 112)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 496 for ONNX tensor: 496
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_0 [Conv] outputs: [496 -> (1, 64, 112, 112)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_1 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 496
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_1 [Relu] inputs: [496 -> (1, 64, 112, 112)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_1 for ONNX node: Relu_1
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 323 for ONNX tensor: 323
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_1 [Relu] outputs: [323 -> (1, 64, 112, 112)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: MaxPool_2 [MaxPool]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 323
[TensorRT] VERBOSE: ModelImporter.cpp:125: MaxPool_2 [MaxPool] inputs: [323 -> (1, 64, 112, 112)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: MaxPool_2 for ONNX node: MaxPool_2
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 324 for ONNX tensor: 324
[TensorRT] VERBOSE: ModelImporter.cpp:179: MaxPool_2 [MaxPool] outputs: [324 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_3 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 324
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 500
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 501
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_3 [Conv] inputs: [324 -> (1, 64, 56, 56)], [500 -> (64, 64, 1, 1)], [501 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_3 for ONNX node: Conv_3
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 499 for ONNX tensor: 499
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_3 [Conv] outputs: [499 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_4 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 499
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_4 [Relu] inputs: [499 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_4 for ONNX node: Relu_4
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 327 for ONNX tensor: 327
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_4 [Relu] outputs: [327 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_5 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 327
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 503
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 504
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_5 [Conv] inputs: [327 -> (1, 64, 56, 56)], [503 -> (64, 64, 3, 3)], [504 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_5 for ONNX node: Conv_5
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 502 for ONNX tensor: 502
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_5 [Conv] outputs: [502 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_6 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 502
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_6 [Relu] inputs: [502 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_6 for ONNX node: Relu_6
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 330 for ONNX tensor: 330
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_6 [Relu] outputs: [330 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_7 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 330
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 506
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 507
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_7 [Conv] inputs: [330 -> (1, 64, 56, 56)], [506 -> (256, 64, 1, 1)], [507 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_7 for ONNX node: Conv_7
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 505 for ONNX tensor: 505
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_7 [Conv] outputs: [505 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_8 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 324
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 509
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 510
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_8 [Conv] inputs: [324 -> (1, 64, 56, 56)], [509 -> (256, 64, 1, 1)], [510 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_8 for ONNX node: Conv_8
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 508 for ONNX tensor: 508
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_8 [Conv] outputs: [508 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_9 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 505
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 508
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_9 [Add] inputs: [505 -> (1, 256, 56, 56)], [508 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_9 for ONNX node: Add_9
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 335 for ONNX tensor: 335
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_9 [Add] outputs: [335 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_10 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 335
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_10 [Relu] inputs: [335 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_10 for ONNX node: Relu_10
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 336 for ONNX tensor: 336
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_10 [Relu] outputs: [336 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_11 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 336
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 512
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 513
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_11 [Conv] inputs: [336 -> (1, 256, 56, 56)], [512 -> (64, 256, 1, 1)], [513 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_11 for ONNX node: Conv_11
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 511 for ONNX tensor: 511
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_11 [Conv] outputs: [511 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_12 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 511
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_12 [Relu] inputs: [511 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_12 for ONNX node: Relu_12
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 339 for ONNX tensor: 339
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_12 [Relu] outputs: [339 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_13 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 339
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 515
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 516
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_13 [Conv] inputs: [339 -> (1, 64, 56, 56)], [515 -> (64, 64, 3, 3)], [516 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_13 for ONNX node: Conv_13
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 514 for ONNX tensor: 514
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_13 [Conv] outputs: [514 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_14 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 514
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_14 [Relu] inputs: [514 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_14 for ONNX node: Relu_14
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 342 for ONNX tensor: 342
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_14 [Relu] outputs: [342 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_15 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 342
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 518
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 519
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_15 [Conv] inputs: [342 -> (1, 64, 56, 56)], [518 -> (256, 64, 1, 1)], [519 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_15 for ONNX node: Conv_15
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 517 for ONNX tensor: 517
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_15 [Conv] outputs: [517 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_16 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 517
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 336
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_16 [Add] inputs: [517 -> (1, 256, 56, 56)], [336 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_16 for ONNX node: Add_16
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 345 for ONNX tensor: 345
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_16 [Add] outputs: [345 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_17 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 345
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_17 [Relu] inputs: [345 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_17 for ONNX node: Relu_17
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 346 for ONNX tensor: 346
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_17 [Relu] outputs: [346 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_18 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 346
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 521
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 522
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_18 [Conv] inputs: [346 -> (1, 256, 56, 56)], [521 -> (64, 256, 1, 1)], [522 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_18 for ONNX node: Conv_18
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 520 for ONNX tensor: 520
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_18 [Conv] outputs: [520 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_19 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 520
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_19 [Relu] inputs: [520 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_19 for ONNX node: Relu_19
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 349 for ONNX tensor: 349
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_19 [Relu] outputs: [349 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_20 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 349
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 524
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 525
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_20 [Conv] inputs: [349 -> (1, 64, 56, 56)], [524 -> (64, 64, 3, 3)], [525 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_20 for ONNX node: Conv_20
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 523 for ONNX tensor: 523
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_20 [Conv] outputs: [523 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_21 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 523
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_21 [Relu] inputs: [523 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_21 for ONNX node: Relu_21
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 352 for ONNX tensor: 352
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_21 [Relu] outputs: [352 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_22 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 352
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 527
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 528
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_22 [Conv] inputs: [352 -> (1, 64, 56, 56)], [527 -> (256, 64, 1, 1)], [528 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_22 for ONNX node: Conv_22
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 526 for ONNX tensor: 526
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_22 [Conv] outputs: [526 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_23 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 526
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 346
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_23 [Add] inputs: [526 -> (1, 256, 56, 56)], [346 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_23 for ONNX node: Add_23
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 355 for ONNX tensor: 355
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_23 [Add] outputs: [355 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_24 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 355
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_24 [Relu] inputs: [355 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_24 for ONNX node: Relu_24
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 356 for ONNX tensor: 356
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_24 [Relu] outputs: [356 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_25 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 356
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 530
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 531
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_25 [Conv] inputs: [356 -> (1, 256, 56, 56)], [530 -> (128, 256, 1, 1)], [531 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_25 for ONNX node: Conv_25
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 529 for ONNX tensor: 529
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_25 [Conv] outputs: [529 -> (1, 128, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_26 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 529
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_26 [Relu] inputs: [529 -> (1, 128, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_26 for ONNX node: Relu_26
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 359 for ONNX tensor: 359
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_26 [Relu] outputs: [359 -> (1, 128, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_27 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 359
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 533
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 534
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_27 [Conv] inputs: [359 -> (1, 128, 56, 56)], [533 -> (128, 128, 3, 3)], [534 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_27 for ONNX node: Conv_27
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (2, 2), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 532 for ONNX tensor: 532
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_27 [Conv] outputs: [532 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_28 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 532
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_28 [Relu] inputs: [532 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_28 for ONNX node: Relu_28
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 362 for ONNX tensor: 362
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_28 [Relu] outputs: [362 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_29 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 362
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 536
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 537
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_29 [Conv] inputs: [362 -> (1, 128, 28, 28)], [536 -> (512, 128, 1, 1)], [537 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_29 for ONNX node: Conv_29
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 535 for ONNX tensor: 535
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_29 [Conv] outputs: [535 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_30 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 356
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 539
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 540
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_30 [Conv] inputs: [356 -> (1, 256, 56, 56)], [539 -> (512, 256, 1, 1)], [540 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_30 for ONNX node: Conv_30
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (2, 2), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 538 for ONNX tensor: 538
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_30 [Conv] outputs: [538 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_31 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 535
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 538
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_31 [Add] inputs: [535 -> (1, 512, 28, 28)], [538 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_31 for ONNX node: Add_31
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 367 for ONNX tensor: 367
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_31 [Add] outputs: [367 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_32 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 367
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_32 [Relu] inputs: [367 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_32 for ONNX node: Relu_32
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 368 for ONNX tensor: 368
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_32 [Relu] outputs: [368 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_33 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 368
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 542
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 543
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_33 [Conv] inputs: [368 -> (1, 512, 28, 28)], [542 -> (128, 512, 1, 1)], [543 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_33 for ONNX node: Conv_33
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 541 for ONNX tensor: 541
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_33 [Conv] outputs: [541 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_34 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 541
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_34 [Relu] inputs: [541 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_34 for ONNX node: Relu_34
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 371 for ONNX tensor: 371
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_34 [Relu] outputs: [371 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_35 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 371
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 545
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 546
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_35 [Conv] inputs: [371 -> (1, 128, 28, 28)], [545 -> (128, 128, 3, 3)], [546 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_35 for ONNX node: Conv_35
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 544 for ONNX tensor: 544
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_35 [Conv] outputs: [544 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_36 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 544
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_36 [Relu] inputs: [544 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_36 for ONNX node: Relu_36
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 374 for ONNX tensor: 374
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_36 [Relu] outputs: [374 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_37 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 374
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 548
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 549
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_37 [Conv] inputs: [374 -> (1, 128, 28, 28)], [548 -> (512, 128, 1, 1)], [549 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_37 for ONNX node: Conv_37
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 547 for ONNX tensor: 547
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_37 [Conv] outputs: [547 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_38 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 547
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 368
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_38 [Add] inputs: [547 -> (1, 512, 28, 28)], [368 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_38 for ONNX node: Add_38
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 377 for ONNX tensor: 377
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_38 [Add] outputs: [377 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_39 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 377
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_39 [Relu] inputs: [377 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_39 for ONNX node: Relu_39
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 378 for ONNX tensor: 378
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_39 [Relu] outputs: [378 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_40 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 378
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 551
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 552
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_40 [Conv] inputs: [378 -> (1, 512, 28, 28)], [551 -> (128, 512, 1, 1)], [552 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_40 for ONNX node: Conv_40
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 550 for ONNX tensor: 550
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_40 [Conv] outputs: [550 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_41 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 550
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_41 [Relu] inputs: [550 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_41 for ONNX node: Relu_41
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 381 for ONNX tensor: 381
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_41 [Relu] outputs: [381 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_42 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 381
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 554
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 555
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_42 [Conv] inputs: [381 -> (1, 128, 28, 28)], [554 -> (128, 128, 3, 3)], [555 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_42 for ONNX node: Conv_42
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 553 for ONNX tensor: 553
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_42 [Conv] outputs: [553 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_43 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 553
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_43 [Relu] inputs: [553 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_43 for ONNX node: Relu_43
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 384 for ONNX tensor: 384
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_43 [Relu] outputs: [384 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_44 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 384
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 557
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 558
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_44 [Conv] inputs: [384 -> (1, 128, 28, 28)], [557 -> (512, 128, 1, 1)], [558 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_44 for ONNX node: Conv_44
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 556 for ONNX tensor: 556
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_44 [Conv] outputs: [556 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_45 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 556
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 378
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_45 [Add] inputs: [556 -> (1, 512, 28, 28)], [378 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_45 for ONNX node: Add_45
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 387 for ONNX tensor: 387
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_45 [Add] outputs: [387 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_46 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 387
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_46 [Relu] inputs: [387 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_46 for ONNX node: Relu_46
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 388 for ONNX tensor: 388
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_46 [Relu] outputs: [388 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_47 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 388
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 560
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 561
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_47 [Conv] inputs: [388 -> (1, 512, 28, 28)], [560 -> (128, 512, 1, 1)], [561 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_47 for ONNX node: Conv_47
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 559 for ONNX tensor: 559
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_47 [Conv] outputs: [559 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_48 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 559
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_48 [Relu] inputs: [559 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_48 for ONNX node: Relu_48
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 391 for ONNX tensor: 391
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_48 [Relu] outputs: [391 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_49 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 391
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 563
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 564
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_49 [Conv] inputs: [391 -> (1, 128, 28, 28)], [563 -> (128, 128, 3, 3)], [564 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_49 for ONNX node: Conv_49
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 562 for ONNX tensor: 562
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_49 [Conv] outputs: [562 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_50 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 562
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_50 [Relu] inputs: [562 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_50 for ONNX node: Relu_50
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 394 for ONNX tensor: 394
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_50 [Relu] outputs: [394 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_51 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 394
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 566
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 567
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_51 [Conv] inputs: [394 -> (1, 128, 28, 28)], [566 -> (512, 128, 1, 1)], [567 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_51 for ONNX node: Conv_51
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 565 for ONNX tensor: 565
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_51 [Conv] outputs: [565 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_52 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 565
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 388
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_52 [Add] inputs: [565 -> (1, 512, 28, 28)], [388 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_52 for ONNX node: Add_52
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 397 for ONNX tensor: 397
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_52 [Add] outputs: [397 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_53 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 397
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_53 [Relu] inputs: [397 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_53 for ONNX node: Relu_53
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 398 for ONNX tensor: 398
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_53 [Relu] outputs: [398 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_54 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 398
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 569
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 570
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_54 [Conv] inputs: [398 -> (1, 512, 28, 28)], [569 -> (256, 512, 1, 1)], [570 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_54 for ONNX node: Conv_54
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 568 for ONNX tensor: 568
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_54 [Conv] outputs: [568 -> (1, 256, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_55 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 568
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_55 [Relu] inputs: [568 -> (1, 256, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_55 for ONNX node: Relu_55
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 401 for ONNX tensor: 401
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_55 [Relu] outputs: [401 -> (1, 256, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_56 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 401
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 572
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 573
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_56 [Conv] inputs: [401 -> (1, 256, 28, 28)], [572 -> (256, 256, 3, 3)], [573 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_56 for ONNX node: Conv_56
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (2, 2), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 571 for ONNX tensor: 571
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_56 [Conv] outputs: [571 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_57 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 571
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_57 [Relu] inputs: [571 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_57 for ONNX node: Relu_57
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 404 for ONNX tensor: 404
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_57 [Relu] outputs: [404 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_58 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 404
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 575
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 576
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_58 [Conv] inputs: [404 -> (1, 256, 14, 14)], [575 -> (1024, 256, 1, 1)], [576 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_58 for ONNX node: Conv_58
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 574 for ONNX tensor: 574
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_58 [Conv] outputs: [574 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_59 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 398
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 578
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 579
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_59 [Conv] inputs: [398 -> (1, 512, 28, 28)], [578 -> (1024, 512, 1, 1)], [579 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_59 for ONNX node: Conv_59
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (2, 2), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 577 for ONNX tensor: 577
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_59 [Conv] outputs: [577 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_60 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 574
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 577
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_60 [Add] inputs: [574 -> (1, 1024, 14, 14)], [577 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_60 for ONNX node: Add_60
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 409 for ONNX tensor: 409
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_60 [Add] outputs: [409 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_61 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 409
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_61 [Relu] inputs: [409 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_61 for ONNX node: Relu_61
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 410 for ONNX tensor: 410
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_61 [Relu] outputs: [410 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_62 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 410
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 581
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 582
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_62 [Conv] inputs: [410 -> (1, 1024, 14, 14)], [581 -> (256, 1024, 1, 1)], [582 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_62 for ONNX node: Conv_62
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 580 for ONNX tensor: 580
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_62 [Conv] outputs: [580 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_63 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 580
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_63 [Relu] inputs: [580 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_63 for ONNX node: Relu_63
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 413 for ONNX tensor: 413
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_63 [Relu] outputs: [413 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_64 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 413
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 584
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 585
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_64 [Conv] inputs: [413 -> (1, 256, 14, 14)], [584 -> (256, 256, 3, 3)], [585 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_64 for ONNX node: Conv_64
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 583 for ONNX tensor: 583
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_64 [Conv] outputs: [583 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_65 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 583
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_65 [Relu] inputs: [583 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_65 for ONNX node: Relu_65
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 416 for ONNX tensor: 416
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_65 [Relu] outputs: [416 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_66 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 416
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 587
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 588
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_66 [Conv] inputs: [416 -> (1, 256, 14, 14)], [587 -> (1024, 256, 1, 1)], [588 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_66 for ONNX node: Conv_66
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 586 for ONNX tensor: 586
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_66 [Conv] outputs: [586 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_67 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 586
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 410
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_67 [Add] inputs: [586 -> (1, 1024, 14, 14)], [410 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_67 for ONNX node: Add_67
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 419 for ONNX tensor: 419
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_67 [Add] outputs: [419 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_68 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 419
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_68 [Relu] inputs: [419 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_68 for ONNX node: Relu_68
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 420 for ONNX tensor: 420
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_68 [Relu] outputs: [420 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_69 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 420
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 590
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 591
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_69 [Conv] inputs: [420 -> (1, 1024, 14, 14)], [590 -> (256, 1024, 1, 1)], [591 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_69 for ONNX node: Conv_69
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 589 for ONNX tensor: 589
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_69 [Conv] outputs: [589 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_70 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 589
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_70 [Relu] inputs: [589 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_70 for ONNX node: Relu_70
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 423 for ONNX tensor: 423
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_70 [Relu] outputs: [423 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_71 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 423
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 593
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 594
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_71 [Conv] inputs: [423 -> (1, 256, 14, 14)], [593 -> (256, 256, 3, 3)], [594 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_71 for ONNX node: Conv_71
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 592 for ONNX tensor: 592
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_71 [Conv] outputs: [592 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_72 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 592
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_72 [Relu] inputs: [592 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_72 for ONNX node: Relu_72
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 426 for ONNX tensor: 426
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_72 [Relu] outputs: [426 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_73 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 426
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 596
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 597
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_73 [Conv] inputs: [426 -> (1, 256, 14, 14)], [596 -> (1024, 256, 1, 1)], [597 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_73 for ONNX node: Conv_73
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 595 for ONNX tensor: 595
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_73 [Conv] outputs: [595 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_74 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 595
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 420
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_74 [Add] inputs: [595 -> (1, 1024, 14, 14)], [420 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_74 for ONNX node: Add_74
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 429 for ONNX tensor: 429
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_74 [Add] outputs: [429 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_75 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 429
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_75 [Relu] inputs: [429 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_75 for ONNX node: Relu_75
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 430 for ONNX tensor: 430
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_75 [Relu] outputs: [430 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_76 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 430
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 599
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 600
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_76 [Conv] inputs: [430 -> (1, 1024, 14, 14)], [599 -> (256, 1024, 1, 1)], [600 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_76 for ONNX node: Conv_76
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 598 for ONNX tensor: 598
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_76 [Conv] outputs: [598 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_77 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 598
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_77 [Relu] inputs: [598 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_77 for ONNX node: Relu_77
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 433 for ONNX tensor: 433
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_77 [Relu] outputs: [433 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_78 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 433
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 602
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 603
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_78 [Conv] inputs: [433 -> (1, 256, 14, 14)], [602 -> (256, 256, 3, 3)], [603 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_78 for ONNX node: Conv_78
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 601 for ONNX tensor: 601
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_78 [Conv] outputs: [601 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_79 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 601
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_79 [Relu] inputs: [601 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_79 for ONNX node: Relu_79
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 436 for ONNX tensor: 436
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_79 [Relu] outputs: [436 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_80 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 436
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 605
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 606
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_80 [Conv] inputs: [436 -> (1, 256, 14, 14)], [605 -> (1024, 256, 1, 1)], [606 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_80 for ONNX node: Conv_80
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 604 for ONNX tensor: 604
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_80 [Conv] outputs: [604 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_81 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 604
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 430
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_81 [Add] inputs: [604 -> (1, 1024, 14, 14)], [430 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_81 for ONNX node: Add_81
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 439 for ONNX tensor: 439
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_81 [Add] outputs: [439 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_82 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 439
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_82 [Relu] inputs: [439 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_82 for ONNX node: Relu_82
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 440 for ONNX tensor: 440
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_82 [Relu] outputs: [440 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_83 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 440
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 608
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 609
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_83 [Conv] inputs: [440 -> (1, 1024, 14, 14)], [608 -> (256, 1024, 1, 1)], [609 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_83 for ONNX node: Conv_83
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 607 for ONNX tensor: 607
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_83 [Conv] outputs: [607 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_84 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 607
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_84 [Relu] inputs: [607 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_84 for ONNX node: Relu_84
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 443 for ONNX tensor: 443
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_84 [Relu] outputs: [443 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_85 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 443
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 611
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 612
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_85 [Conv] inputs: [443 -> (1, 256, 14, 14)], [611 -> (256, 256, 3, 3)], [612 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_85 for ONNX node: Conv_85
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 610 for ONNX tensor: 610
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_85 [Conv] outputs: [610 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_86 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 610
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_86 [Relu] inputs: [610 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_86 for ONNX node: Relu_86
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 446 for ONNX tensor: 446
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_86 [Relu] outputs: [446 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_87 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 446
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 614
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 615
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_87 [Conv] inputs: [446 -> (1, 256, 14, 14)], [614 -> (1024, 256, 1, 1)], [615 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_87 for ONNX node: Conv_87
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 613 for ONNX tensor: 613
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_87 [Conv] outputs: [613 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_88 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 613
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 440
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_88 [Add] inputs: [613 -> (1, 1024, 14, 14)], [440 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_88 for ONNX node: Add_88
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 449 for ONNX tensor: 449
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_88 [Add] outputs: [449 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_89 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 449
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_89 [Relu] inputs: [449 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_89 for ONNX node: Relu_89
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 450 for ONNX tensor: 450
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_89 [Relu] outputs: [450 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_90 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 450
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 617
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 618
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_90 [Conv] inputs: [450 -> (1, 1024, 14, 14)], [617 -> (256, 1024, 1, 1)], [618 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_90 for ONNX node: Conv_90
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 616 for ONNX tensor: 616
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_90 [Conv] outputs: [616 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_91 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 616
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_91 [Relu] inputs: [616 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_91 for ONNX node: Relu_91
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 453 for ONNX tensor: 453
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_91 [Relu] outputs: [453 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_92 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 453
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 620
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 621
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_92 [Conv] inputs: [453 -> (1, 256, 14, 14)], [620 -> (256, 256, 3, 3)], [621 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_92 for ONNX node: Conv_92
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 619 for ONNX tensor: 619
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_92 [Conv] outputs: [619 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_93 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 619
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_93 [Relu] inputs: [619 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_93 for ONNX node: Relu_93
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 456 for ONNX tensor: 456
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_93 [Relu] outputs: [456 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_94 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 456
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 623
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 624
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_94 [Conv] inputs: [456 -> (1, 256, 14, 14)], [623 -> (1024, 256, 1, 1)], [624 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_94 for ONNX node: Conv_94
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 622 for ONNX tensor: 622
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_94 [Conv] outputs: [622 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_95 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 622
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 450
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_95 [Add] inputs: [622 -> (1, 1024, 14, 14)], [450 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_95 for ONNX node: Add_95
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 459 for ONNX tensor: 459
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_95 [Add] outputs: [459 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_96 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 459
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_96 [Relu] inputs: [459 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_96 for ONNX node: Relu_96
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 460 for ONNX tensor: 460
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_96 [Relu] outputs: [460 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_97 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 460
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 626
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 627
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_97 [Conv] inputs: [460 -> (1, 1024, 14, 14)], [626 -> (512, 1024, 1, 1)], [627 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_97 for ONNX node: Conv_97
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 625 for ONNX tensor: 625
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_97 [Conv] outputs: [625 -> (1, 512, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_98 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 625
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_98 [Relu] inputs: [625 -> (1, 512, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_98 for ONNX node: Relu_98
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 463 for ONNX tensor: 463
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_98 [Relu] outputs: [463 -> (1, 512, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_99 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 463
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 629
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 630
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_99 [Conv] inputs: [463 -> (1, 512, 14, 14)], [629 -> (512, 512, 3, 3)], [630 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_99 for ONNX node: Conv_99
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (2, 2), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 628 for ONNX tensor: 628
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_99 [Conv] outputs: [628 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_100 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 628
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_100 [Relu] inputs: [628 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_100 for ONNX node: Relu_100
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 466 for ONNX tensor: 466
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_100 [Relu] outputs: [466 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_101 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 466
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 632
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 633
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_101 [Conv] inputs: [466 -> (1, 512, 7, 7)], [632 -> (2048, 512, 1, 1)], [633 -> (2048)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_101 for ONNX node: Conv_101
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 2048
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 631 for ONNX tensor: 631
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_101 [Conv] outputs: [631 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_102 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 460
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 635
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 636
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_102 [Conv] inputs: [460 -> (1, 1024, 14, 14)], [635 -> (2048, 1024, 1, 1)], [636 -> (2048)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_102 for ONNX node: Conv_102
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (2, 2), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 2048
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 634 for ONNX tensor: 634
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_102 [Conv] outputs: [634 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_103 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 631
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 634
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_103 [Add] inputs: [631 -> (1, 2048, 7, 7)], [634 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_103 for ONNX node: Add_103
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 471 for ONNX tensor: 471
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_103 [Add] outputs: [471 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_104 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 471
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_104 [Relu] inputs: [471 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_104 for ONNX node: Relu_104
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 472 for ONNX tensor: 472
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_104 [Relu] outputs: [472 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_105 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 472
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 638
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 639
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_105 [Conv] inputs: [472 -> (1, 2048, 7, 7)], [638 -> (512, 2048, 1, 1)], [639 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_105 for ONNX node: Conv_105
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 637 for ONNX tensor: 637
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_105 [Conv] outputs: [637 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_106 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 637
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_106 [Relu] inputs: [637 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_106 for ONNX node: Relu_106
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 475 for ONNX tensor: 475
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_106 [Relu] outputs: [475 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_107 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 475
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 641
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 642
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_107 [Conv] inputs: [475 -> (1, 512, 7, 7)], [641 -> (512, 512, 3, 3)], [642 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_107 for ONNX node: Conv_107
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 640 for ONNX tensor: 640
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_107 [Conv] outputs: [640 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_108 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 640
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_108 [Relu] inputs: [640 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_108 for ONNX node: Relu_108
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 478 for ONNX tensor: 478
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_108 [Relu] outputs: [478 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_109 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 478
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 644
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 645
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_109 [Conv] inputs: [478 -> (1, 512, 7, 7)], [644 -> (2048, 512, 1, 1)], [645 -> (2048)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_109 for ONNX node: Conv_109
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 2048
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 643 for ONNX tensor: 643
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_109 [Conv] outputs: [643 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_110 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 643
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 472
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_110 [Add] inputs: [643 -> (1, 2048, 7, 7)], [472 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_110 for ONNX node: Add_110
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 481 for ONNX tensor: 481
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_110 [Add] outputs: [481 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_111 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 481
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_111 [Relu] inputs: [481 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_111 for ONNX node: Relu_111
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 482 for ONNX tensor: 482
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_111 [Relu] outputs: [482 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_112 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 482
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 647
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 648
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_112 [Conv] inputs: [482 -> (1, 2048, 7, 7)], [647 -> (512, 2048, 1, 1)], [648 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_112 for ONNX node: Conv_112
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 646 for ONNX tensor: 646
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_112 [Conv] outputs: [646 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_113 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 646
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_113 [Relu] inputs: [646 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_113 for ONNX node: Relu_113
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 485 for ONNX tensor: 485
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_113 [Relu] outputs: [485 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_114 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 485
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 650
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 651
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_114 [Conv] inputs: [485 -> (1, 512, 7, 7)], [650 -> (512, 512, 3, 3)], [651 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_114 for ONNX node: Conv_114
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 649 for ONNX tensor: 649
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_114 [Conv] outputs: [649 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_115 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 649
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_115 [Relu] inputs: [649 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_115 for ONNX node: Relu_115
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 488 for ONNX tensor: 488
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_115 [Relu] outputs: [488 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_116 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 488
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 653
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 654
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_116 [Conv] inputs: [488 -> (1, 512, 7, 7)], [653 -> (2048, 512, 1, 1)], [654 -> (2048)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_116 for ONNX node: Conv_116
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 2048
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 652 for ONNX tensor: 652
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_116 [Conv] outputs: [652 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_117 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 652
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 482
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_117 [Add] inputs: [652 -> (1, 2048, 7, 7)], [482 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_117 for ONNX node: Add_117
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 491 for ONNX tensor: 491
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_117 [Add] outputs: [491 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_118 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 491
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_118 [Relu] inputs: [491 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_118 for ONNX node: Relu_118
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 492 for ONNX tensor: 492
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_118 [Relu] outputs: [492 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: GlobalAveragePool_119 [GlobalAveragePool]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 492
[TensorRT] VERBOSE: ModelImporter.cpp:125: GlobalAveragePool_119 [GlobalAveragePool] inputs: [492 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: GlobalAveragePool_119 for ONNX node: GlobalAveragePool_119
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 493 for ONNX tensor: 493
[TensorRT] VERBOSE: ModelImporter.cpp:179: GlobalAveragePool_119 [GlobalAveragePool] outputs: [493 -> (1, 2048, 1, 1)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Flatten_120 [Flatten]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 493
[TensorRT] VERBOSE: ModelImporter.cpp:125: Flatten_120 [Flatten] inputs: [493 -> (1, 2048, 1, 1)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Flatten_120 for ONNX node: Flatten_120
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 494 for ONNX tensor: 494
[TensorRT] VERBOSE: ModelImporter.cpp:179: Flatten_120 [Flatten] outputs: [494 -> (1, 2048)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Gemm_121 [Gemm]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 494
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: fc.weight
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: fc.bias
[TensorRT] VERBOSE: ModelImporter.cpp:125: Gemm_121 [Gemm] inputs: [494 -> (1, 2048)], [fc.weight -> (1000, 2048)], [fc.bias -> (1000)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:1021: GEMM: using FC layer instead of MM because all criteria were met.
[TensorRT] VERBOSE: onnx2trt_utils.cpp:1815: Original shape: (1, 2048), unsqueezing to: (1, 2048, 1, 1)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Gemm_121 for ONNX node: Gemm_121
[TensorRT] VERBOSE: onnx2trt_utils.cpp:1663: Original shape: (1, 1000, 1, 1), squeezing to: (1, 1000)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: output_0 for ONNX tensor: output
[TensorRT] VERBOSE: ModelImporter.cpp:179: Gemm_121 [Gemm] outputs: [output -> (1, 1000)], 
[TensorRT] VERBOSE: ModelImporter.cpp:510: Marking output_0 as output: output
[TensorRT] VERBOSE: Applying generic optimizations to the graph for inference.
[TensorRT] VERBOSE: Original: 124 layers
[TensorRT] VERBOSE: After dead-layer removal: 124 layers
[TensorRT] VERBOSE: BinaryFusion: Fusing Flatten_120 with (Unnamed Layer* 121) [Shuffle]
[TensorRT] VERBOSE: Removing Flatten_120 + (Unnamed Layer* 121) [Shuffle]
[TensorRT] VERBOSE: After Myelin optimization: 122 layers
[TensorRT] VERBOSE: Convert layer type of Gemm_121 from FULLY_CONNECTED to CONVOLUTION
[TensorRT] VERBOSE: Removing shuffle_before_493
[TensorRT] VERBOSE: After scale fusion: 122 layers
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_0 with Relu_1
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_3 with Relu_4
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_8 with Add_9
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_5 with Relu_6
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_8 + Add_9 with Relu_10
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_11 with Relu_12
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_13 with Relu_14
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_15 with Add_16
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_15 + Add_16 with Relu_17
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_18 with Relu_19
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_20 with Relu_21
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_22 with Add_23
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_22 + Add_23 with Relu_24
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_25 with Relu_26
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_30 with Add_31
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_27 with Relu_28
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_30 + Add_31 with Relu_32
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_33 with Relu_34
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_35 with Relu_36
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_37 with Add_38
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_37 + Add_38 with Relu_39
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_40 with Relu_41
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_42 with Relu_43
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_44 with Add_45
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_44 + Add_45 with Relu_46
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_47 with Relu_48
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_49 with Relu_50
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_51 with Add_52
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_51 + Add_52 with Relu_53
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_54 with Relu_55
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_59 with Add_60
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_56 with Relu_57
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_59 + Add_60 with Relu_61
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_62 with Relu_63
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_64 with Relu_65
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_66 with Add_67
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_66 + Add_67 with Relu_68
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_69 with Relu_70
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_71 with Relu_72
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_73 with Add_74
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_73 + Add_74 with Relu_75
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_76 with Relu_77
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_78 with Relu_79
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_80 with Add_81
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_80 + Add_81 with Relu_82
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_83 with Relu_84
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_85 with Relu_86
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_87 with Add_88
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_87 + Add_88 with Relu_89
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_90 with Relu_91
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_92 with Relu_93
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_94 with Add_95
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_94 + Add_95 with Relu_96
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_97 with Relu_98
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_102 with Add_103
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_99 with Relu_100
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_102 + Add_103 with Relu_104
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_105 with Relu_106
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_107 with Relu_108
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_109 with Add_110
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_109 + Add_110 with Relu_111
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_112 with Relu_113
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_114 with Relu_115
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_116 with Add_117
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_116 + Add_117 with Relu_118
[TensorRT] VERBOSE: Swap the layer type of GlobalAveragePool_119 from REDUCE to POOLING
[TensorRT] VERBOSE: After vertical fusions: 57 layers
[TensorRT] VERBOSE: After dupe layer removal: 57 layers
[TensorRT] VERBOSE: After final dead-layer removal: 57 layers
[TensorRT] VERBOSE: After tensor merging: 57 layers
[TensorRT] VERBOSE: After concat removal: 57 layers
[TensorRT] VERBOSE: Graph construction and optimization completed in 0.046744 seconds.
[TensorRT] VERBOSE: Constructing optimization profile number 0 [1/1].
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.033888
[TensorRT] VERBOSE: Tactic: 0 time 0.009472
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.009472
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,224,50176,150528) -> Float(1,112,12544,802816) ***************
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 131071 time 0.095232
[TensorRT] VERBOSE: Tactic: 3276799 time 0.084896
[TensorRT] VERBOSE: Tactic: 8454143 time 0.08496
[TensorRT] VERBOSE: Fastest Tactic: 3276799 Time: 0.084896
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CaskConvolution)
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.055744
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 1754984623894446479 time 0.056832
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 3611739942397549984 time 0.081408
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: 4337000649858996379 time 0.049792
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.078688
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.04864
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -9137461792520977713 time 0.080256
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.081088
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: -8133971918129952780 time 0.048608
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -6092040395344634144 time 0.056352
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.056416
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.048448
[TensorRT] VERBOSE: Fastest Tactic: -1218658103698133241 Time: 0.048448
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.131936
[TensorRT] VERBOSE: Tactic: 1 time 0.096768
[TensorRT] VERBOSE: Tactic: 2 time 0.158304
[TensorRT] VERBOSE: Tactic: 5 time 2.6889
[TensorRT] VERBOSE: Tactic: 56 time 0.135648
[TensorRT] VERBOSE: Tactic: 57 time 0.097344
[TensorRT] VERBOSE: Tactic: 58 time 0.158176
[TensorRT] VERBOSE: Tactic: 61 time 2.81235
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.096768
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -1218658103698133241
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(3,672,1,150528) -> Float(64,7168,1,802816) ***************
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CaskConvolution)
[TensorRT] VERBOSE: CaskConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.02768
[TensorRT] VERBOSE: Tactic: 0 time 0.038784
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.02768
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,112,12544,802816) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: --------------- Timing Runner: MaxPool_2 (Pooling)
[TensorRT] VERBOSE: Tactic: -1 time 0.024
[TensorRT] VERBOSE: Fastest Tactic: -1 Time: 0.024
[TensorRT] VERBOSE: --------------- Timing Runner: MaxPool_2 (TiledPooling)
[TensorRT] VERBOSE: Tactic: 257 time 0.02736
[TensorRT] VERBOSE: Tactic: 65793 time 0.024192
[TensorRT] VERBOSE: Tactic: 131329 time 0.030528
[TensorRT] VERBOSE: Tactic: 196865 time 0.033184
[TensorRT] VERBOSE: Tactic: 262401 time 0.02816
[TensorRT] VERBOSE: Tactic: 327937 time 0.02992
[TensorRT] VERBOSE: Tactic: 393473 time 0.030976
[TensorRT] VERBOSE: Tactic: 459009 time 0.020576
[TensorRT] VERBOSE: Tactic: 524545 time 0.01888
[TensorRT] VERBOSE: Tactic: 590081 time 0.021568
[TensorRT] VERBOSE: Tactic: 655617 time 0.02304
[TensorRT] VERBOSE: Tactic: 721153 time 0.020768
[TensorRT] VERBOSE: Tactic: 786689 time 0.021536
[TensorRT] VERBOSE: Tactic: 852225 time 0.021696
[TensorRT] VERBOSE: Tactic: 917761 time 0.019136
[TensorRT] VERBOSE: Tactic: 983297 time 0.017504
[TensorRT] VERBOSE: Tactic: 1048833 time 0.01968
[TensorRT] VERBOSE: Tactic: 1114369 time 0.020192
[TensorRT] VERBOSE: Tactic: 1179905 time 0.019488
[TensorRT] VERBOSE: Tactic: 1245441 time 0.018848
[TensorRT] VERBOSE: Tactic: 1310977 time 0.019328
[TensorRT] VERBOSE: Tactic: 1376513 time 0.019136
[TensorRT] VERBOSE: Tactic: 1442049 time 0.017632
[TensorRT] VERBOSE: Tactic: 1507585 time 0.019456
[TensorRT] VERBOSE: Tactic: 1573121 time 0.019456
[TensorRT] VERBOSE: Tactic: 1638657 time 0.018944
[TensorRT] VERBOSE: Tactic: 1704193 time 0.01824
[TensorRT] VERBOSE: Tactic: 1769729 time 0.018528
[TensorRT] VERBOSE: Tactic: 1835265 time 0.019232
[TensorRT] VERBOSE: Tactic: 1900801 time 0.017952
[TensorRT] VERBOSE: Tactic: 1966337 time 0.0192
[TensorRT] VERBOSE: Tactic: 2031873 time 0.019168
[TensorRT] VERBOSE: Tactic: 2097409 time 0.018336
[TensorRT] VERBOSE: Tactic: 2162945 time 0.018048
[TensorRT] VERBOSE: Tactic: 2228481 time 0.018304
[TensorRT] VERBOSE: Tactic: 2294017 time 0.019456
[TensorRT] VERBOSE: Tactic: 2359553 time 0.018272
[TensorRT] VERBOSE: Tactic: 2425089 time 0.019072
[TensorRT] VERBOSE: Tactic: 2490625 time 0.018368
[TensorRT] VERBOSE: Tactic: 2556161 time 0.018464
[TensorRT] VERBOSE: Tactic: 2621697 time 0.017984
[TensorRT] VERBOSE: Tactic: 2687233 time 0.018592
[TensorRT] VERBOSE: Tactic: 6947073 time 0.017568
[TensorRT] VERBOSE: Fastest Tactic: 983297 Time: 0.017504
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: TiledPooling Tactic: 983297
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010048
[TensorRT] VERBOSE: Tactic: 0 time 0.0136
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010048
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010016
[TensorRT] VERBOSE: Tactic: 0 time 0.013536
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010016
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010144
[TensorRT] VERBOSE: Tactic: 0 time 0.011968
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010144
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.036064
[TensorRT] VERBOSE: Tactic: 655359 time 0.030624
[TensorRT] VERBOSE: Tactic: 786431 time 0.030272
[TensorRT] VERBOSE: Tactic: 851967 time 0.03216
[TensorRT] VERBOSE: Tactic: 1179647 time 0.027648
[TensorRT] VERBOSE: Tactic: 1310719 time 0.042176
[TensorRT] VERBOSE: Tactic: 1376255 time 0.030048
[TensorRT] VERBOSE: Tactic: 1441791 time 0.028448
[TensorRT] VERBOSE: Tactic: 1507327 time 0.03312
[TensorRT] VERBOSE: Tactic: 1638399 time 0.027648
[TensorRT] VERBOSE: Tactic: 1835007 time 0.028256
[TensorRT] VERBOSE: Tactic: 1900543 time 0.035008
[TensorRT] VERBOSE: Tactic: 2097151 time 0.02896
[TensorRT] VERBOSE: Tactic: 2162687 time 0.031584
[TensorRT] VERBOSE: Tactic: 2293759 time 0.029664
[TensorRT] VERBOSE: Tactic: 2359295 time 0.028384
[TensorRT] VERBOSE: Tactic: 2686975 time 0.030304
[TensorRT] VERBOSE: Tactic: 3080191 time 0.031936
[TensorRT] VERBOSE: Tactic: 3342335 time 0.033984
[TensorRT] VERBOSE: Tactic: 3407871 time 0.025792
[TensorRT] VERBOSE: Tactic: 3538943 time 0.024768
[TensorRT] VERBOSE: Tactic: 3670015 time 0.041088
[TensorRT] VERBOSE: Tactic: 3932159 time 0.030976
[TensorRT] VERBOSE: Tactic: 3997695 time 0.028672
[TensorRT] VERBOSE: Tactic: 4063231 time 0.030816
[TensorRT] VERBOSE: Tactic: 4194303 time 0.02544
[TensorRT] VERBOSE: Tactic: 4259839 time 0.02896
[TensorRT] VERBOSE: Tactic: 4325375 time 0.027904
[TensorRT] VERBOSE: Tactic: 4521983 time 0.030784
[TensorRT] VERBOSE: Tactic: 4587519 time 0.028096
[TensorRT] VERBOSE: Tactic: 4653055 time 0.027488
[TensorRT] VERBOSE: Tactic: 4915199 time 0.02832
[TensorRT] VERBOSE: Tactic: 4980735 time 0.027456
[TensorRT] VERBOSE: Tactic: 5177343 time 0.02848
[TensorRT] VERBOSE: Tactic: 5242879 time 0.0264
[TensorRT] VERBOSE: Tactic: 5373951 time 0.031776
[TensorRT] VERBOSE: Tactic: 5439487 time 0.032192
[TensorRT] VERBOSE: Tactic: 5570559 time 0.032768
[TensorRT] VERBOSE: Tactic: 5636095 time 0.031168
[TensorRT] VERBOSE: Tactic: 5701631 time 0.0296
[TensorRT] VERBOSE: Tactic: 5767167 time 0.060992
[TensorRT] VERBOSE: Tactic: 5832703 time 0.025472
[TensorRT] VERBOSE: Tactic: 5898239 time 0.027392
[TensorRT] VERBOSE: Tactic: 6029311 time 0.029728
[TensorRT] VERBOSE: Tactic: 6225919 time 0.025824
[TensorRT] VERBOSE: Tactic: 6291455 time 0.027456
[TensorRT] VERBOSE: Tactic: 6422527 time 0.031968
[TensorRT] VERBOSE: Tactic: 6750207 time 0.0312
[TensorRT] VERBOSE: Tactic: 6815743 time 0.029024
[TensorRT] VERBOSE: Tactic: 6946815 time 0.03712
[TensorRT] VERBOSE: Tactic: 7012351 time 0.029056
[TensorRT] VERBOSE: Tactic: 7077887 time 0.024352
[TensorRT] VERBOSE: Tactic: 7143423 time 0.035712
[TensorRT] VERBOSE: Tactic: 7208959 time 0.026016
[TensorRT] VERBOSE: Tactic: 7340031 time 0.02912
[TensorRT] VERBOSE: Tactic: 7405567 time 0.028
[TensorRT] VERBOSE: Tactic: 7536639 time 0.03104
[TensorRT] VERBOSE: Tactic: 7602175 time 0.031744
[TensorRT] VERBOSE: Tactic: 7733247 time 0.023776
[TensorRT] VERBOSE: Tactic: 7798783 time 0.030912
[TensorRT] VERBOSE: Tactic: 8191999 time 0.031616
[TensorRT] VERBOSE: Tactic: 8257535 time 0.02832
[TensorRT] VERBOSE: Tactic: 8323071 time 0.029088
[TensorRT] VERBOSE: Tactic: 8650751 time 0.033696
[TensorRT] VERBOSE: Tactic: 8716287 time 0.0288
[TensorRT] VERBOSE: Tactic: 9109503 time 0.029472
[TensorRT] VERBOSE: Tactic: 9568255 time 0.027808
[TensorRT] VERBOSE: Tactic: 9895935 time 0.025792
[TensorRT] VERBOSE: Tactic: 10223615 time 0.030496
[TensorRT] VERBOSE: Tactic: 10354687 time 0.028864
[TensorRT] VERBOSE: Tactic: 10551295 time 0.029024
[TensorRT] VERBOSE: Tactic: 10747903 time 0.023648
[TensorRT] VERBOSE: Tactic: 10944511 time 0.02752
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.023648
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CaskConvolution)
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.017088
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.014816
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.017056
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.01472
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.017088
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.016992
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.01632
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.015136
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.015328
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.01728
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.015584
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.0152
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.015968
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.017024
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.016608
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.016608
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.017056
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.01456
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.01456
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.030464
[TensorRT] VERBOSE: Tactic: 1 time 0.02928
[TensorRT] VERBOSE: Tactic: 2 time 0.051648
[TensorRT] VERBOSE: Tactic: 4 time 0.893216
[TensorRT] VERBOSE: Tactic: 5 time 0.07488
[TensorRT] VERBOSE: Tactic: 56 time 0.030176
[TensorRT] VERBOSE: Tactic: 57 time 0.029184
[TensorRT] VERBOSE: Tactic: 58 time 0.051744
[TensorRT] VERBOSE: Tactic: 60 time 0.896608
[TensorRT] VERBOSE: Tactic: 61 time 0.07552
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.029184
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -37215280111360163
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CaskConvolution)
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.012768
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.013088
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.013088
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.012864
[TensorRT] VERBOSE: Fastest Tactic: 3886731678879822788 Time: 0.012768
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 3886731678879822788
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 524287 time 0.0592
[TensorRT] VERBOSE: Tactic: 720895 time 0.062912
[TensorRT] VERBOSE: Tactic: 983039 time 0.04256
[TensorRT] VERBOSE: Tactic: 1048575 time 0.053216
[TensorRT] VERBOSE: Tactic: 1703935 time 0.046368
[TensorRT] VERBOSE: Tactic: 1769471 time 0.059328
[TensorRT] VERBOSE: Tactic: 1966079 time 0.064096
[TensorRT] VERBOSE: Tactic: 2031615 time 0.078912
[TensorRT] VERBOSE: Tactic: 2228223 time 0.06256
[TensorRT] VERBOSE: Tactic: 2424831 time 0.069024
[TensorRT] VERBOSE: Tactic: 2621439 time 0.048
[TensorRT] VERBOSE: Tactic: 2752511 time 0.059392
[TensorRT] VERBOSE: Tactic: 2818047 time 0.10608
[TensorRT] VERBOSE: Tactic: 2883583 time 0.11584
[TensorRT] VERBOSE: Tactic: 3014655 time 0.043584
[TensorRT] VERBOSE: Tactic: 3145727 time 0.050272
[TensorRT] VERBOSE: Tactic: 3473407 time 0.07968
[TensorRT] VERBOSE: Tactic: 3604479 time 0.042816
[TensorRT] VERBOSE: Tactic: 3735551 time 0.08848
[TensorRT] VERBOSE: Tactic: 4390911 time 0.07152
[TensorRT] VERBOSE: Tactic: 5046271 time 0.049184
[TensorRT] VERBOSE: Tactic: 5963775 time 0.062848
[TensorRT] VERBOSE: Tactic: 6160383 time 0.056
[TensorRT] VERBOSE: Tactic: 6488063 time 0.059488
[TensorRT] VERBOSE: Tactic: 6881279 time 0.068704
[TensorRT] VERBOSE: Tactic: 7274495 time 0.051776
[TensorRT] VERBOSE: Tactic: 7864319 time 0.050336
[TensorRT] VERBOSE: Tactic: 7995391 time 0.052352
[TensorRT] VERBOSE: Tactic: 8585215 time 0.068288
[TensorRT] VERBOSE: Tactic: 8847359 time 0.04784
[TensorRT] VERBOSE: Tactic: 8978431 time 0.06352
[TensorRT] VERBOSE: Tactic: 9043967 time 0.046144
[TensorRT] VERBOSE: Tactic: 9175039 time 0.043232
[TensorRT] VERBOSE: Tactic: 9502719 time 0.070336
[TensorRT] VERBOSE: Tactic: 9830399 time 0.068224
[TensorRT] VERBOSE: Tactic: 9961471 time 0.046656
[TensorRT] VERBOSE: Tactic: 10027007 time 0.05408
[TensorRT] VERBOSE: Tactic: 10092543 time 0.071712
[TensorRT] VERBOSE: Tactic: 10289151 time 0.064352
[TensorRT] VERBOSE: Tactic: 10485759 time 0.045184
[TensorRT] VERBOSE: Tactic: 10682367 time 0.045888
[TensorRT] VERBOSE: Tactic: 10813439 time 0.046208
[TensorRT] VERBOSE: Fastest Tactic: 983039 Time: 0.04256
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CaskConvolution)
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.074496
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 1754984623894446479 time 0.07072
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 3611739942397549984 time 0.072256
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Tactic: 3827454225649558724 time 0.023712
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: 4337000649858996379 time 0.058976
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.07248
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.050176
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.07024
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Tactic: 5921334924264294896 time 0.024864
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.05632
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.069664
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Tactic: 7852627285308570038 time 0.025728
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -9137461792520977713 time 0.075136
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Tactic: -8776506421218919509 time 0.023136
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.072288
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: -8133971918129952780 time 0.07808
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -6092040395344634144 time 0.080064
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.070912
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.059584
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Tactic: -2318106587342035239 time 0.024512
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Tactic: -1343271414618805657 time 0.02464
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.077632
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.071968
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.068896
[TensorRT] VERBOSE: Fastest Tactic: -8776506421218919509 Time: 0.023136
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.097696
[TensorRT] VERBOSE: Tactic: 1 time 0.06368
[TensorRT] VERBOSE: Tactic: 2 time 0.146624
[TensorRT] VERBOSE: Tactic: 4 time 0.89328
[TensorRT] VERBOSE: Tactic: 5 time 0.357088
[TensorRT] VERBOSE: Tactic: 6 time 0.039392
[TensorRT] VERBOSE: Tactic: 56 time 0.098016
[TensorRT] VERBOSE: Tactic: 57 time 0.063392
[TensorRT] VERBOSE: Tactic: 58 time 0.146944
[TensorRT] VERBOSE: Tactic: 60 time 0.89632
[TensorRT] VERBOSE: Tactic: 61 time 0.357728
[TensorRT] VERBOSE: Tactic: 62 time 0.03904
[TensorRT] VERBOSE: Fastest Tactic: 62 Time: 0.03904
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8776506421218919509
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CaskConvolution)
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.039872
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.040544
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.039872
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,802816) ***************
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.089568
[TensorRT] VERBOSE: Tactic: 655359 time 0.094304
[TensorRT] VERBOSE: Tactic: 786431 time 0.091552
[TensorRT] VERBOSE: Tactic: 851967 time 0.081024
[TensorRT] VERBOSE: Tactic: 1179647 time 0.084064
[TensorRT] VERBOSE: Tactic: 1310719 time 0.312608
[TensorRT] VERBOSE: Tactic: 1376255 time 0.103552
[TensorRT] VERBOSE: Tactic: 1441791 time 0.09488
[TensorRT] VERBOSE: Tactic: 1507327 time 0.079584
[TensorRT] VERBOSE: Tactic: 1638399 time 0.091712
[TensorRT] VERBOSE: Tactic: 1835007 time 0.095488
[TensorRT] VERBOSE: Tactic: 1900543 time 0.100832
[TensorRT] VERBOSE: Tactic: 2097151 time 0.093728
[TensorRT] VERBOSE: Tactic: 2162687 time 0.089952
[TensorRT] VERBOSE: Tactic: 2293759 time 0.128832
[TensorRT] VERBOSE: Tactic: 2359295 time 0.079936
[TensorRT] VERBOSE: Tactic: 2686975 time 0.137792
[TensorRT] VERBOSE: Tactic: 3080191 time 0.079008
[TensorRT] VERBOSE: Tactic: 3342335 time 0.08176
[TensorRT] VERBOSE: Tactic: 3407871 time 0.082368
[TensorRT] VERBOSE: Tactic: 3538943 time 0.079552
[TensorRT] VERBOSE: Tactic: 3670015 time 0.09744
[TensorRT] VERBOSE: Tactic: 3932159 time 0.087776
[TensorRT] VERBOSE: Tactic: 3997695 time 0.091776
[TensorRT] VERBOSE: Tactic: 4063231 time 0.081056
[TensorRT] VERBOSE: Tactic: 4194303 time 0.093248
[TensorRT] VERBOSE: Tactic: 4259839 time 0.089952
[TensorRT] VERBOSE: Tactic: 4325375 time 0.085568
[TensorRT] VERBOSE: Tactic: 4521983 time 0.109952
[TensorRT] VERBOSE: Tactic: 4587519 time 0.08768
[TensorRT] VERBOSE: Tactic: 4653055 time 0.08224
[TensorRT] VERBOSE: Tactic: 4915199 time 0.087744
[TensorRT] VERBOSE: Tactic: 4980735 time 0.088608
[TensorRT] VERBOSE: Tactic: 5177343 time 0.086048
[TensorRT] VERBOSE: Tactic: 5242879 time 0.08304
[TensorRT] VERBOSE: Tactic: 5373951 time 0.095328
[TensorRT] VERBOSE: Tactic: 5439487 time 0.122144
[TensorRT] VERBOSE: Tactic: 5570559 time 0.080416
[TensorRT] VERBOSE: Tactic: 5636095 time 0.080704
[TensorRT] VERBOSE: Tactic: 5701631 time 0.098336
[TensorRT] VERBOSE: Tactic: 5767167 time 0.227168
[TensorRT] VERBOSE: Tactic: 5832703 time 0.078464
[TensorRT] VERBOSE: Tactic: 5898239 time 0.078528
[TensorRT] VERBOSE: Tactic: 6029311 time 0.134624
[TensorRT] VERBOSE: Tactic: 6225919 time 0.08336
[TensorRT] VERBOSE: Tactic: 6291455 time 0.083744
[TensorRT] VERBOSE: Tactic: 6422527 time 0.079136
[TensorRT] VERBOSE: Tactic: 6750207 time 0.097568
[TensorRT] VERBOSE: Tactic: 6815743 time 0.091584
[TensorRT] VERBOSE: Tactic: 6946815 time 0.11264
[TensorRT] VERBOSE: Tactic: 7012351 time 0.09248
[TensorRT] VERBOSE: Tactic: 7077887 time 0.078272
[TensorRT] VERBOSE: Tactic: 7143423 time 0.110464
[TensorRT] VERBOSE: Tactic: 7208959 time 0.080768
[TensorRT] VERBOSE: Tactic: 7340031 time 0.078976
[TensorRT] VERBOSE: Tactic: 7405567 time 0.082048
[TensorRT] VERBOSE: Tactic: 7536639 time 0.099264
[TensorRT] VERBOSE: Tactic: 7602175 time 0.089216
[TensorRT] VERBOSE: Tactic: 7733247 time 0.076384
[TensorRT] VERBOSE: Tactic: 7798783 time 0.090816
[TensorRT] VERBOSE: Tactic: 8191999 time 0.1016
[TensorRT] VERBOSE: Tactic: 8257535 time 0.08672
[TensorRT] VERBOSE: Tactic: 8323071 time 0.093696
[TensorRT] VERBOSE: Tactic: 8650751 time 0.095328
[TensorRT] VERBOSE: Tactic: 8716287 time 0.094432
[TensorRT] VERBOSE: Tactic: 9109503 time 0.091808
[TensorRT] VERBOSE: Tactic: 9568255 time 0.087904
[TensorRT] VERBOSE: Tactic: 9895935 time 0.092832
[TensorRT] VERBOSE: Tactic: 10223615 time 0.142944
[TensorRT] VERBOSE: Tactic: 10354687 time 0.088128
[TensorRT] VERBOSE: Tactic: 10551295 time 0.106112
[TensorRT] VERBOSE: Tactic: 10747903 time 0.07616
[TensorRT] VERBOSE: Tactic: 10944511 time 0.08816
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.07616
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CaskConvolution)
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.03216
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.032992
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.025536
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.027328
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.026048
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.025568
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.02688
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.027552
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.034048
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.026304
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.030144
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.0336
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.031424
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.027872
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.027456
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.025632
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.02576
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.026528
[TensorRT] VERBOSE: Fastest Tactic: 4501471010995462441 Time: 0.025536
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.066784
[TensorRT] VERBOSE: Tactic: 1 time 0.049952
[TensorRT] VERBOSE: Tactic: 2 time 0.097504
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 555876352, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.143616
[TensorRT] VERBOSE: Tactic: 56 time 0.066752
[TensorRT] VERBOSE: Tactic: 57 time 0.04976
[TensorRT] VERBOSE: Tactic: 58 time 0.096928
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 555876352, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.143776
[TensorRT] INFO: Some tactics do not have sufficient workspace memory to run. Increasing workspace size may increase performance, please check verbose output.
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.04976
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 4501471010995462441
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(256,14336,1,802816) ***************
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CaskConvolution)
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.028288
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.038784
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.039296
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.028448
[TensorRT] VERBOSE: Fastest Tactic: 3886731678879822788 Time: 0.028288
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 3886731678879822788
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.02992
[TensorRT] VERBOSE: Tactic: 0 time 0.042592
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.02992
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.02768
[TensorRT] VERBOSE: Tactic: 0 time 0.040864
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.02768
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704), Float(1,56,3136,802816) -> Float(1,56,3136,802816) ***************
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CaskConvolution)
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.038496
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.04208
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.0352
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.03632
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.034976
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.03504
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.03776
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.036896
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.045056
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.035104
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.036928
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.04464
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.038144
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.038784
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.037952
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.03504
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.034688
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.036
[TensorRT] VERBOSE: Fastest Tactic: -377491875521947884 Time: 0.034688
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.117216
[TensorRT] VERBOSE: Tactic: 1 time 0.100736
[TensorRT] VERBOSE: Tactic: 2 time 0.148864
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 555876352, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.193632
[TensorRT] VERBOSE: Tactic: 56 time 0.116992
[TensorRT] VERBOSE: Tactic: 57 time 0.10048
[TensorRT] VERBOSE: Tactic: 58 time 0.147712
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 555876352, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.193248
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.10048
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -377491875521947884
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704), Float(256,14336,1,802816) -> Float(256,14336,1,802816) ***************
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CaskConvolution)
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.039488
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.053376
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.05376
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.039776
[TensorRT] VERBOSE: Fastest Tactic: 3886731678879822788 Time: 0.039488
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 3886731678879822788
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.029472
[TensorRT] VERBOSE: Tactic: 0 time 0.042656
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.029472
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.027424
[TensorRT] VERBOSE: Tactic: 0 time 0.04112
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.027424
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,802816) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.116032
[TensorRT] VERBOSE: Tactic: 655359 time 0.07952
[TensorRT] VERBOSE: Tactic: 786431 time 0.065568
[TensorRT] VERBOSE: Tactic: 851967 time 0.068896
[TensorRT] VERBOSE: Tactic: 1179647 time 0.047104
[TensorRT] VERBOSE: Tactic: 1310719 time 0.110784
[TensorRT] VERBOSE: Tactic: 1376255 time 0.081504
[TensorRT] VERBOSE: Tactic: 1441791 time 0.064544
[TensorRT] VERBOSE: Tactic: 1507327 time 0.08064
[TensorRT] VERBOSE: Tactic: 1638399 time 0.0608
[TensorRT] VERBOSE: Tactic: 1835007 time 0.05312
[TensorRT] VERBOSE: Tactic: 1900543 time 0.081984
[TensorRT] VERBOSE: Tactic: 2097151 time 0.049984
[TensorRT] VERBOSE: Tactic: 2162687 time 0.082816
[TensorRT] VERBOSE: Tactic: 2293759 time 0.078784
[TensorRT] VERBOSE: Tactic: 2359295 time 0.05696
[TensorRT] VERBOSE: Tactic: 2686975 time 0.079296
[TensorRT] VERBOSE: Tactic: 3080191 time 0.075744
[TensorRT] VERBOSE: Tactic: 3342335 time 0.07968
[TensorRT] VERBOSE: Tactic: 3407871 time 0.055136
[TensorRT] VERBOSE: Tactic: 3538943 time 0.042944
[TensorRT] VERBOSE: Tactic: 3670015 time 0.13536
[TensorRT] VERBOSE: Tactic: 3932159 time 0.07824
[TensorRT] VERBOSE: Tactic: 3997695 time 0.05696
[TensorRT] VERBOSE: Tactic: 4063231 time 0.067616
[TensorRT] VERBOSE: Tactic: 4194303 time 0.045856
[TensorRT] VERBOSE: Tactic: 4259839 time 0.05216
[TensorRT] VERBOSE: Tactic: 4325375 time 0.056544
[TensorRT] VERBOSE: Tactic: 4521983 time 0.080448
[TensorRT] VERBOSE: Tactic: 4587519 time 0.050112
[TensorRT] VERBOSE: Tactic: 4653055 time 0.049184
[TensorRT] VERBOSE: Tactic: 4915199 time 0.051104
[TensorRT] VERBOSE: Tactic: 4980735 time 0.05712
[TensorRT] VERBOSE: Tactic: 5177343 time 0.049824
[TensorRT] VERBOSE: Tactic: 5242879 time 0.054144
[TensorRT] VERBOSE: Tactic: 5373951 time 0.061408
[TensorRT] VERBOSE: Tactic: 5439487 time 0.076448
[TensorRT] VERBOSE: Tactic: 5570559 time 0.078944
[TensorRT] VERBOSE: Tactic: 5636095 time 0.067232
[TensorRT] VERBOSE: Tactic: 5701631 time 0.076544
[TensorRT] VERBOSE: Tactic: 5767167 time 0.20688
[TensorRT] VERBOSE: Tactic: 5832703 time 0.0536
[TensorRT] VERBOSE: Tactic: 5898239 time 0.046272
[TensorRT] VERBOSE: Tactic: 6029311 time 0.076576
[TensorRT] VERBOSE: Tactic: 6225919 time 0.04656
[TensorRT] VERBOSE: Tactic: 6291455 time 0.047072
[TensorRT] VERBOSE: Tactic: 6422527 time 0.0736
[TensorRT] VERBOSE: Tactic: 6750207 time 0.0608
[TensorRT] VERBOSE: Tactic: 6815743 time 0.061088
[TensorRT] VERBOSE: Tactic: 6946815 time 0.084288
[TensorRT] VERBOSE: Tactic: 7012351 time 0.050016
[TensorRT] VERBOSE: Tactic: 7077887 time 0.042048
[TensorRT] VERBOSE: Tactic: 7143423 time 0.087968
[TensorRT] VERBOSE: Tactic: 7208959 time 0.054816
[TensorRT] VERBOSE: Tactic: 7340031 time 0.045952
[TensorRT] VERBOSE: Tactic: 7405567 time 0.051584
[TensorRT] VERBOSE: Tactic: 7536639 time 0.079648
[TensorRT] VERBOSE: Tactic: 7602175 time 0.067776
[TensorRT] VERBOSE: Tactic: 7733247 time 0.040992
[TensorRT] VERBOSE: Tactic: 7798783 time 0.066208
[TensorRT] VERBOSE: Tactic: 8191999 time 0.070944
[TensorRT] VERBOSE: Tactic: 8257535 time 0.051808
[TensorRT] VERBOSE: Tactic: 8323071 time 0.057056
[TensorRT] VERBOSE: Tactic: 8650751 time 0.072032
[TensorRT] VERBOSE: Tactic: 8716287 time 0.059136
[TensorRT] VERBOSE: Tactic: 9109503 time 0.050528
[TensorRT] VERBOSE: Tactic: 9568255 time 0.051488
[TensorRT] VERBOSE: Tactic: 9895935 time 0.04592
[TensorRT] VERBOSE: Tactic: 10223615 time 0.079424
[TensorRT] VERBOSE: Tactic: 10354687 time 0.052256
[TensorRT] VERBOSE: Tactic: 10551295 time 0.061344
[TensorRT] VERBOSE: Tactic: 10747903 time 0.040768
[TensorRT] VERBOSE: Tactic: 10944511 time 0.057216
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.040768
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CaskConvolution)
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.042368
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.045088
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.038208
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.036736
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.039744
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.03888
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.046784
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.037472
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.045728
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.041536
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.038368
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.045024
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.039616
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.04976
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.047904
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.037088
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.039968
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.036384
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.036384
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.05664
[TensorRT] VERBOSE: Tactic: 1 time 0.050848
[TensorRT] VERBOSE: Tactic: 2 time 0.17088
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 562364416, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.129728
[TensorRT] VERBOSE: Tactic: 56 time 0.056896
[TensorRT] VERBOSE: Tactic: 57 time 0.05024
[TensorRT] VERBOSE: Tactic: 58 time 0.170656
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 562364416, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.12528
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.05024
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -37215280111360163
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,14336,1,802816) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CaskConvolution)
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.028512
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.024
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.023744
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.026976
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.023744
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704), Float(1,56,3136,802816) -> Float(1,56,3136,802816) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704), Float(256,14336,1,802816) -> Float(256,14336,1,802816) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,802816) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,14336,1,802816) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704), Float(1,56,3136,802816) -> Float(1,56,3136,802816) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704), Float(256,14336,1,802816) -> Float(256,14336,1,802816) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,802816) -> Float(1,56,3136,401408) ***************
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.1344
[TensorRT] VERBOSE: Tactic: 655359 time 0.093632
[TensorRT] VERBOSE: Tactic: 786431 time 0.107168
[TensorRT] VERBOSE: Tactic: 851967 time 0.083392
[TensorRT] VERBOSE: Tactic: 1179647 time 0.080512
[TensorRT] VERBOSE: Tactic: 1310719 time 0.197216
[TensorRT] VERBOSE: Tactic: 1376255 time 0.099104
[TensorRT] VERBOSE: Tactic: 1441791 time 0.110816
[TensorRT] VERBOSE: Tactic: 1507327 time 0.09392
[TensorRT] VERBOSE: Tactic: 1638399 time 0.103648
[TensorRT] VERBOSE: Tactic: 1835007 time 0.10512
[TensorRT] VERBOSE: Tactic: 1900543 time 0.098112
[TensorRT] VERBOSE: Tactic: 2097151 time 0.091648
[TensorRT] VERBOSE: Tactic: 2162687 time 0.1016
[TensorRT] VERBOSE: Tactic: 2293759 time 0.099072
[TensorRT] VERBOSE: Tactic: 2359295 time 0.095232
[TensorRT] VERBOSE: Tactic: 2686975 time 0.097696
[TensorRT] VERBOSE: Tactic: 3080191 time 0.08976
[TensorRT] VERBOSE: Tactic: 3342335 time 0.096128
[TensorRT] VERBOSE: Tactic: 3407871 time 0.082112
[TensorRT] VERBOSE: Tactic: 3538943 time 0.08048
[TensorRT] VERBOSE: Tactic: 3670015 time 0.15024
[TensorRT] VERBOSE: Tactic: 3932159 time 0.094432
[TensorRT] VERBOSE: Tactic: 3997695 time 0.09888
[TensorRT] VERBOSE: Tactic: 4063231 time 0.081888
[TensorRT] VERBOSE: Tactic: 4194303 time 0.095168
[TensorRT] VERBOSE: Tactic: 4259839 time 0.089568
[TensorRT] VERBOSE: Tactic: 4325375 time 0.094848
[TensorRT] VERBOSE: Tactic: 4521983 time 0.1032
[TensorRT] VERBOSE: Tactic: 4587519 time 0.091872
[TensorRT] VERBOSE: Tactic: 4653055 time 0.080096
[TensorRT] VERBOSE: Tactic: 4915199 time 0.092512
[TensorRT] VERBOSE: Tactic: 4980735 time 0.107872
[TensorRT] VERBOSE: Tactic: 5177343 time 0.086016
[TensorRT] VERBOSE: Tactic: 5242879 time 0.085504
[TensorRT] VERBOSE: Tactic: 5373951 time 0.111136
[TensorRT] VERBOSE: Tactic: 5439487 time 0.163776
[TensorRT] VERBOSE: Tactic: 5570559 time 0.095328
[TensorRT] VERBOSE: Tactic: 5636095 time 0.081568
[TensorRT] VERBOSE: Tactic: 5701631 time 0.09616
[TensorRT] VERBOSE: Tactic: 5767167 time 0.435616
[TensorRT] VERBOSE: Tactic: 5832703 time 0.076736
[TensorRT] VERBOSE: Tactic: 5898239 time 0.072992
[TensorRT] VERBOSE: Tactic: 6029311 time 0.097824
[TensorRT] VERBOSE: Tactic: 6225919 time 0.088928
[TensorRT] VERBOSE: Tactic: 6291455 time 0.081088
[TensorRT] VERBOSE: Tactic: 6422527 time 0.089536
[TensorRT] VERBOSE: Tactic: 6750207 time 0.113152
[TensorRT] VERBOSE: Tactic: 6815743 time 0.096
[TensorRT] VERBOSE: Tactic: 6946815 time 0.15056
[TensorRT] VERBOSE: Tactic: 7012351 time 0.092224
[TensorRT] VERBOSE: Tactic: 7077887 time 0.075328
[TensorRT] VERBOSE: Tactic: 7143423 time 0.143968
[TensorRT] VERBOSE: Tactic: 7208959 time 0.08496
[TensorRT] VERBOSE: Tactic: 7340031 time 0.074112
[TensorRT] VERBOSE: Tactic: 7405567 time 0.082528
[TensorRT] VERBOSE: Tactic: 7536639 time 0.1232
[TensorRT] VERBOSE: Tactic: 7602175 time 0.106784
[TensorRT] VERBOSE: Tactic: 7733247 time 0.072992
[TensorRT] VERBOSE: Tactic: 7798783 time 0.105184
[TensorRT] VERBOSE: Tactic: 8191999 time 0.137024
[TensorRT] VERBOSE: Tactic: 8257535 time 0.09232
[TensorRT] VERBOSE: Tactic: 8323071 time 0.11536
[TensorRT] VERBOSE: Tactic: 8650751 time 0.116928
[TensorRT] VERBOSE: Tactic: 8716287 time 0.118016
[TensorRT] VERBOSE: Tactic: 9109503 time 0.091072
[TensorRT] VERBOSE: Tactic: 9568255 time 0.092224
[TensorRT] VERBOSE: Tactic: 9895935 time 0.095136
[TensorRT] VERBOSE: Tactic: 10223615 time 0.097952
[TensorRT] VERBOSE: Tactic: 10354687 time 0.089728
[TensorRT] VERBOSE: Tactic: 10551295 time 0.130752
[TensorRT] VERBOSE: Tactic: 10747903 time 0.071232
[TensorRT] VERBOSE: Tactic: 10944511 time 0.108288
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.071232
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CaskConvolution)
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.04864
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.047648
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.043072
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.041312
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.043776
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.042336
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.056768
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.042656
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.049792
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.044544
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.043744
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.050816
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.045504
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.059552
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.058592
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.042432
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.04288
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.040416
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.040416
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.086624
[TensorRT] VERBOSE: Tactic: 1 time 0.06208
[TensorRT] VERBOSE: Tactic: 2 time 0.194912
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 1116078080, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.190816
[TensorRT] VERBOSE: Tactic: 56 time 0.087008
[TensorRT] VERBOSE: Tactic: 57 time 0.061088
[TensorRT] VERBOSE: Tactic: 58 time 0.19456
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 1116078080, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.188832
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.061088
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -37215280111360163
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,14336,1,802816) -> Float(128,7168,1,401408) ***************
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CaskConvolution)
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.036416
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.041472
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.041696
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.036384
[TensorRT] VERBOSE: Fastest Tactic: -7394439838318485025 Time: 0.036384
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -7394439838318485025
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.0168
[TensorRT] VERBOSE: Tactic: 0 time 0.024864
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.0168
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.016576
[TensorRT] VERBOSE: Tactic: 0 time 0.01936
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.016576
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,401408) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 458751 time 0.136416
[TensorRT] VERBOSE: Fastest Tactic: 458751 Time: 0.136416
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.1344
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 1754984623894446479 time 0.123808
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 3611739942397549984 time 0.129792
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: 4337000649858996379 time 0.106208
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.130944
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.088544
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.12528
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.099328
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.11152
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -9137461792520977713 time 0.13632
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.12992
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: -8133971918129952780 time 0.145344
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -6092040395344634144 time 0.148256
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.122112
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.106912
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.144352
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.134816
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.124864
[TensorRT] VERBOSE: Fastest Tactic: 5137655947464784826 Time: 0.088544
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.110144
[TensorRT] VERBOSE: Tactic: 1 time 0.11744
[TensorRT] VERBOSE: Tactic: 2 time 0.166208
[TensorRT] VERBOSE: Tactic: 5 time 1.144
[TensorRT] VERBOSE: Tactic: 56 time 0.110112
[TensorRT] VERBOSE: Tactic: 57 time 0.116384
[TensorRT] VERBOSE: Tactic: 58 time 0.166944
[TensorRT] VERBOSE: Tactic: 61 time 1.14448
[TensorRT] VERBOSE: Fastest Tactic: 56 Time: 0.110112
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5137655947464784826
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,7168,1,401408) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.040672
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.06992
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.040672
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.00736
[TensorRT] VERBOSE: Tactic: 0 time 0.009408
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.00736
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.007296
[TensorRT] VERBOSE: Tactic: 0 time 0.008736
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.007296
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.069056
[TensorRT] VERBOSE: Tactic: 655359 time 0.05472
[TensorRT] VERBOSE: Tactic: 786431 time 0.070208
[TensorRT] VERBOSE: Tactic: 851967 time 0.05392
[TensorRT] VERBOSE: Tactic: 1179647 time 0.057216
[TensorRT] VERBOSE: Tactic: 1310719 time 0.148224
[TensorRT] VERBOSE: Tactic: 1376255 time 0.05872
[TensorRT] VERBOSE: Tactic: 1441791 time 0.065536
[TensorRT] VERBOSE: Tactic: 1507327 time 0.055808
[TensorRT] VERBOSE: Tactic: 1638399 time 0.066112
[TensorRT] VERBOSE: Tactic: 1835007 time 0.068128
[TensorRT] VERBOSE: Tactic: 1900543 time 0.061568
[TensorRT] VERBOSE: Tactic: 2097151 time 0.063328
[TensorRT] VERBOSE: Tactic: 2162687 time 0.062016
[TensorRT] VERBOSE: Tactic: 2293759 time 0.060736
[TensorRT] VERBOSE: Tactic: 2359295 time 0.061216
[TensorRT] VERBOSE: Tactic: 2686975 time 0.0576
[TensorRT] VERBOSE: Tactic: 3080191 time 0.055456
[TensorRT] VERBOSE: Tactic: 3342335 time 0.055232
[TensorRT] VERBOSE: Tactic: 3407871 time 0.062912
[TensorRT] VERBOSE: Tactic: 3538943 time 0.061312
[TensorRT] VERBOSE: Tactic: 3670015 time 0.077952
[TensorRT] VERBOSE: Tactic: 3932159 time 0.057248
[TensorRT] VERBOSE: Tactic: 3997695 time 0.06656
[TensorRT] VERBOSE: Tactic: 4063231 time 0.053184
[TensorRT] VERBOSE: Tactic: 4194303 time 0.066304
[TensorRT] VERBOSE: Tactic: 4259839 time 0.064192
[TensorRT] VERBOSE: Tactic: 4325375 time 0.06656
[TensorRT] VERBOSE: Tactic: 4521983 time 0.062336
[TensorRT] VERBOSE: Tactic: 4587519 time 0.069472
[TensorRT] VERBOSE: Tactic: 4653055 time 0.058304
[TensorRT] VERBOSE: Tactic: 4915199 time 0.065408
[TensorRT] VERBOSE: Tactic: 4980735 time 0.072544
[TensorRT] VERBOSE: Tactic: 5177343 time 0.059168
[TensorRT] VERBOSE: Tactic: 5242879 time 0.056192
[TensorRT] VERBOSE: Tactic: 5373951 time 0.068288
[TensorRT] VERBOSE: Tactic: 5439487 time 0.083232
[TensorRT] VERBOSE: Tactic: 5570559 time 0.055872
[TensorRT] VERBOSE: Tactic: 5636095 time 0.053376
[TensorRT] VERBOSE: Tactic: 5701631 time 0.05968
[TensorRT] VERBOSE: Tactic: 5767167 time 0.104544
[TensorRT] VERBOSE: Tactic: 5832703 time 0.061024
[TensorRT] VERBOSE: Tactic: 5898239 time 0.051232
[TensorRT] VERBOSE: Tactic: 6029311 time 0.059552
[TensorRT] VERBOSE: Tactic: 6225919 time 0.059456
[TensorRT] VERBOSE: Tactic: 6291455 time 0.057088
[TensorRT] VERBOSE: Tactic: 6422527 time 0.057152
[TensorRT] VERBOSE: Tactic: 6750207 time 0.07024
[TensorRT] VERBOSE: Tactic: 6815743 time 0.06192
[TensorRT] VERBOSE: Tactic: 6946815 time 0.08336
[TensorRT] VERBOSE: Tactic: 7012351 time 0.063008
[TensorRT] VERBOSE: Tactic: 7077887 time 0.058304
[TensorRT] VERBOSE: Tactic: 7143423 time 0.078752
[TensorRT] VERBOSE: Tactic: 7208959 time 0.055456
[TensorRT] VERBOSE: Tactic: 7340031 time 0.051712
[TensorRT] VERBOSE: Tactic: 7405567 time 0.056288
[TensorRT] VERBOSE: Tactic: 7536639 time 0.069472
[TensorRT] VERBOSE: Tactic: 7602175 time 0.069824
[TensorRT] VERBOSE: Tactic: 7733247 time 0.051296
[TensorRT] VERBOSE: Tactic: 7798783 time 0.069888
[TensorRT] VERBOSE: Tactic: 8191999 time 0.083776
[TensorRT] VERBOSE: Tactic: 8257535 time 0.066304
[TensorRT] VERBOSE: Tactic: 8323071 time 0.067872
[TensorRT] VERBOSE: Tactic: 8650751 time 0.075008
[TensorRT] VERBOSE: Tactic: 8716287 time 0.068736
[TensorRT] VERBOSE: Tactic: 9109503 time 0.062272
[TensorRT] VERBOSE: Tactic: 9568255 time 0.0656
[TensorRT] VERBOSE: Tactic: 9895935 time 0.065632
[TensorRT] VERBOSE: Tactic: 10223615 time 0.057088
[TensorRT] VERBOSE: Tactic: 10354687 time 0.066176
[TensorRT] VERBOSE: Tactic: 10551295 time 0.080544
[TensorRT] VERBOSE: Tactic: 10747903 time 0.050944
[TensorRT] VERBOSE: Tactic: 10944511 time 0.071968
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.050944
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CaskConvolution)
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.028256
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.025408
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.024224
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.024288
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.02416
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.023776
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.027904
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.025056
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.026912
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.024448
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.02544
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.028096
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.026432
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.02928
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.02896
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.023648
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.024096
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.023904
[TensorRT] VERBOSE: Fastest Tactic: -410470605513481746 Time: 0.023648
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.054784
[TensorRT] VERBOSE: Tactic: 1 time 0.038304
[TensorRT] VERBOSE: Tactic: 2 time 0.09152
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 571801600, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.165536
[TensorRT] VERBOSE: Tactic: 56 time 0.054976
[TensorRT] VERBOSE: Tactic: 57 time 0.038176
[TensorRT] VERBOSE: Tactic: 58 time 0.091424
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 571801600, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.168032
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.038176
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -410470605513481746
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CaskConvolution)
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.022464
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.028192
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.028384
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.022688
[TensorRT] VERBOSE: Fastest Tactic: 3886731678879822788 Time: 0.022464
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 3886731678879822788
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.017184
[TensorRT] VERBOSE: Tactic: 0 time 0.023808
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.017184
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.016864
[TensorRT] VERBOSE: Tactic: 0 time 0.021152
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.016864
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,802816), Float(1,28,784,401408) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CaskConvolution)
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.052896
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.053056
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.048192
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.044736
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.046304
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.046784
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.06368
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.046976
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.053728
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.048992
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.047232
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.055616
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.04912
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.0664
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.066144
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.048032
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.045344
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.044448
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.044448
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.100192
[TensorRT] VERBOSE: Tactic: 1 time 0.07568
[TensorRT] VERBOSE: Tactic: 2 time 0.205856
[TensorRT] VERBOSE: Tactic: 56 time 0.098752
[TensorRT] VERBOSE: Tactic: 57 time 0.076096
[TensorRT] VERBOSE: Tactic: 58 time 0.20496
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.07568
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -37215280111360163
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,14336,1,802816), Float(512,14336,1,401408) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CaskConvolution)
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.039744
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.048576
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.049152
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.039968
[TensorRT] VERBOSE: Fastest Tactic: 3886731678879822788 Time: 0.039744
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 3886731678879822788
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.017312
[TensorRT] VERBOSE: Tactic: 0 time 0.024128
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.017312
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.016768
[TensorRT] VERBOSE: Tactic: 0 time 0.021728
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.016768
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.14192
[TensorRT] VERBOSE: Tactic: 655359 time 0.092928
[TensorRT] VERBOSE: Tactic: 786431 time 0.04768
[TensorRT] VERBOSE: Tactic: 851967 time 0.040384
[TensorRT] VERBOSE: Tactic: 1179647 time 0.043808
[TensorRT] VERBOSE: Tactic: 1310719 time 0.155616
[TensorRT] VERBOSE: Tactic: 1376255 time 0.094304
[TensorRT] VERBOSE: Tactic: 1441791 time 0.052448
[TensorRT] VERBOSE: Tactic: 1507327 time 0.05616
[TensorRT] VERBOSE: Tactic: 1638399 time 0.054272
[TensorRT] VERBOSE: Tactic: 1835007 time 0.047968
[TensorRT] VERBOSE: Tactic: 1900543 time 0.09712
[TensorRT] VERBOSE: Tactic: 2097151 time 0.040032
[TensorRT] VERBOSE: Tactic: 2162687 time 0.098176
[TensorRT] VERBOSE: Tactic: 2293759 time 0.09184
[TensorRT] VERBOSE: Tactic: 2359295 time 0.061216
[TensorRT] VERBOSE: Tactic: 2686975 time 0.088992
[TensorRT] VERBOSE: Tactic: 3080191 time 0.053728
[TensorRT] VERBOSE: Tactic: 3342335 time 0.05808
[TensorRT] VERBOSE: Tactic: 3407871 time 0.055648
[TensorRT] VERBOSE: Tactic: 3538943 time 0.042176
[TensorRT] VERBOSE: Tactic: 3670015 time 0.17296
[TensorRT] VERBOSE: Tactic: 3932159 time 0.084512
[TensorRT] VERBOSE: Tactic: 3997695 time 0.053344
[TensorRT] VERBOSE: Tactic: 4063231 time 0.040896
[TensorRT] VERBOSE: Tactic: 4194303 time 0.04304
[TensorRT] VERBOSE: Tactic: 4259839 time 0.042208
[TensorRT] VERBOSE: Tactic: 4325375 time 0.043936
[TensorRT] VERBOSE: Tactic: 4521983 time 0.09696
[TensorRT] VERBOSE: Tactic: 4587519 time 0.055584
[TensorRT] VERBOSE: Tactic: 4653055 time 0.041472
[TensorRT] VERBOSE: Tactic: 4915199 time 0.03744
[TensorRT] VERBOSE: Tactic: 4980735 time 0.06752
[TensorRT] VERBOSE: Tactic: 5177343 time 0.04704
[TensorRT] VERBOSE: Tactic: 5242879 time 0.052128
[TensorRT] VERBOSE: Tactic: 5373951 time 0.056864
[TensorRT] VERBOSE: Tactic: 5439487 time 0.052192
[TensorRT] VERBOSE: Tactic: 5570559 time 0.052544
[TensorRT] VERBOSE: Tactic: 5636095 time 0.040416
[TensorRT] VERBOSE: Tactic: 5701631 time 0.087872
[TensorRT] VERBOSE: Tactic: 5767167 time 0.0728
[TensorRT] VERBOSE: Tactic: 5832703 time 0.052416
[TensorRT] VERBOSE: Tactic: 5898239 time 0.033344
[TensorRT] VERBOSE: Tactic: 6029311 time 0.085728
[TensorRT] VERBOSE: Tactic: 6225919 time 0.042624
[TensorRT] VERBOSE: Tactic: 6291455 time 0.043968
[TensorRT] VERBOSE: Tactic: 6422527 time 0.049664
[TensorRT] VERBOSE: Tactic: 6750207 time 0.050048
[TensorRT] VERBOSE: Tactic: 6815743 time 0.05584
[TensorRT] VERBOSE: Tactic: 6946815 time 0.054144
[TensorRT] VERBOSE: Tactic: 7012351 time 0.04
[TensorRT] VERBOSE: Tactic: 7077887 time 0.040384
[TensorRT] VERBOSE: Tactic: 7143423 time 0.074368
[TensorRT] VERBOSE: Tactic: 7208959 time 0.052832
[TensorRT] VERBOSE: Tactic: 7340031 time 0.03312
[TensorRT] VERBOSE: Tactic: 7405567 time 0.037792
[TensorRT] VERBOSE: Tactic: 7536639 time 0.080864
[TensorRT] VERBOSE: Tactic: 7602175 time 0.051872
[TensorRT] VERBOSE: Tactic: 7733247 time 0.035008
[TensorRT] VERBOSE: Tactic: 7798783 time 0.047104
[TensorRT] VERBOSE: Tactic: 8191999 time 0.065088
[TensorRT] VERBOSE: Tactic: 8257535 time 0.037056
[TensorRT] VERBOSE: Tactic: 8323071 time 0.054592
[TensorRT] VERBOSE: Tactic: 8650751 time 0.051616
[TensorRT] VERBOSE: Tactic: 8716287 time 0.048992
[TensorRT] VERBOSE: Tactic: 9109503 time 0.039584
[TensorRT] VERBOSE: Tactic: 9568255 time 0.0376
[TensorRT] VERBOSE: Tactic: 9895935 time 0.04368
[TensorRT] VERBOSE: Tactic: 10223615 time 0.089152
[TensorRT] VERBOSE: Tactic: 10354687 time 0.048352
[TensorRT] VERBOSE: Tactic: 10551295 time 0.060864
[TensorRT] VERBOSE: Tactic: 10747903 time 0.034688
[TensorRT] VERBOSE: Tactic: 10944511 time 0.068896
[TensorRT] VERBOSE: Fastest Tactic: 7340031 Time: 0.03312
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CaskConvolution)
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.061952
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.05056
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.06304
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.045088
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.061472
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.061408
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.06208
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.048064
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.05296
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.062592
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.050688
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.056288
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.053568
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.067072
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.064416
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.061024
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.060992
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.043776
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.043776
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.058784
[TensorRT] VERBOSE: Tactic: 1 time 0.051712
[TensorRT] VERBOSE: Tactic: 2 time 0.169536
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 575143936, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.17664
[TensorRT] VERBOSE: Tactic: 56 time 0.058848
[TensorRT] VERBOSE: Tactic: 57 time 0.05168
[TensorRT] VERBOSE: Tactic: 58 time 0.170208
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 575143936, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.179392
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.05168
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 7340031
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CaskConvolution)
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.034912
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.023232
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.023424
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.035968
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.023232
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 524287 time 0.079776
[TensorRT] VERBOSE: Tactic: 720895 time 0.075616
[TensorRT] VERBOSE: Tactic: 983039 time 0.04256
[TensorRT] VERBOSE: Tactic: 1048575 time 0.0672
[TensorRT] VERBOSE: Tactic: 1703935 time 0.056064
[TensorRT] VERBOSE: Tactic: 1769471 time 0.050176
[TensorRT] VERBOSE: Tactic: 1966079 time 0.098816
[TensorRT] VERBOSE: Tactic: 2031615 time 0.08928
[TensorRT] VERBOSE: Tactic: 2228223 time 0.09056
[TensorRT] VERBOSE: Tactic: 2424831 time 0.071136
[TensorRT] VERBOSE: Tactic: 2621439 time 0.051904
[TensorRT] VERBOSE: Tactic: 2752511 time 0.061472
[TensorRT] VERBOSE: Tactic: 2818047 time 0.124256
[TensorRT] VERBOSE: Tactic: 2883583 time 0.142656
[TensorRT] VERBOSE: Tactic: 3014655 time 0.056832
[TensorRT] VERBOSE: Tactic: 3145727 time 0.050336
[TensorRT] VERBOSE: Tactic: 3473407 time 0.082432
[TensorRT] VERBOSE: Tactic: 3604479 time 0.05552
[TensorRT] VERBOSE: Tactic: 3735551 time 0.068064
[TensorRT] VERBOSE: Tactic: 4390911 time 0.11088
[TensorRT] VERBOSE: Tactic: 5046271 time 0.052256
[TensorRT] VERBOSE: Tactic: 5963775 time 0.098112
[TensorRT] VERBOSE: Tactic: 6160383 time 0.075904
[TensorRT] VERBOSE: Tactic: 6488063 time 0.071968
[TensorRT] VERBOSE: Tactic: 6881279 time 0.079168
[TensorRT] VERBOSE: Tactic: 7274495 time 0.046528
[TensorRT] VERBOSE: Tactic: 7864319 time 0.045312
[TensorRT] VERBOSE: Tactic: 7995391 time 0.058976
[TensorRT] VERBOSE: Tactic: 8585215 time 0.090496
[TensorRT] VERBOSE: Tactic: 8847359 time 0.04944
[TensorRT] VERBOSE: Tactic: 8978431 time 0.099296
[TensorRT] VERBOSE: Tactic: 9043967 time 0.051552
[TensorRT] VERBOSE: Tactic: 9175039 time 0.055776
[TensorRT] VERBOSE: Tactic: 9502719 time 0.108992
[TensorRT] VERBOSE: Tactic: 9830399 time 0.061952
[TensorRT] VERBOSE: Tactic: 9961471 time 0.056608
[TensorRT] VERBOSE: Tactic: 10027007 time 0.057152
[TensorRT] VERBOSE: Tactic: 10092543 time 0.111136
[TensorRT] VERBOSE: Tactic: 10289151 time 0.098528
[TensorRT] VERBOSE: Tactic: 10485759 time 0.04832
[TensorRT] VERBOSE: Tactic: 10682367 time 0.05136
[TensorRT] VERBOSE: Tactic: 10813439 time 0.046272
[TensorRT] VERBOSE: Fastest Tactic: 983039 Time: 0.04256
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CaskConvolution)
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.140032
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 1754984623894446479 time 0.124288
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 3611739942397549984 time 0.132384
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Tactic: 3827454225649558724 time 0.035712
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: 4337000649858996379 time 0.10912
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.133984
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.088576
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.125248
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Tactic: 5921334924264294896 time 0.038784
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.10416
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.107648
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Tactic: 7852627285308570038 time 0.039584
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -9137461792520977713 time 0.13888
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Tactic: -8776506421218919509 time 0.035616
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.13264
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: -8133971918129952780 time 0.147424
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -6092040395344634144 time 0.153728
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.122016
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.105728
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Tactic: -2318106587342035239 time 0.038336
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Tactic: -1343271414618805657 time 0.038144
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.145952
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.132704
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.124736
[TensorRT] VERBOSE: Fastest Tactic: -8776506421218919509 Time: 0.035616
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.1096
[TensorRT] VERBOSE: Tactic: 1 time 0.116064
[TensorRT] VERBOSE: Tactic: 2 time 0.159072
[TensorRT] VERBOSE: Tactic: 4 time 0.503456
[TensorRT] VERBOSE: Tactic: 5 time 0.498688
[TensorRT] VERBOSE: Tactic: 6 time 0.048704
[TensorRT] VERBOSE: Tactic: 56 time 0.10992
[TensorRT] VERBOSE: Tactic: 57 time 0.116544
[TensorRT] VERBOSE: Tactic: 58 time 0.15904
[TensorRT] VERBOSE: Tactic: 60 time 0.50496
[TensorRT] VERBOSE: Tactic: 61 time 0.501504
[TensorRT] VERBOSE: Tactic: 62 time 0.048704
[TensorRT] VERBOSE: Fastest Tactic: 6 Time: 0.048704
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8776506421218919509
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CaskConvolution)
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.04016
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.069984
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.04016
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352), Float(1,28,784,401408) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CaskConvolution)
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.033376
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.031296
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.029824
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.029728
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.03008
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.029184
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.036992
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.030304
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.032544
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.030624
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.03056
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.03328
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.031776
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.038368
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.037888
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.029504
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.029984
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.029632
[TensorRT] VERBOSE: Fastest Tactic: 5326823351883942011 Time: 0.029184
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.07184
[TensorRT] VERBOSE: Tactic: 1 time 0.056032
[TensorRT] VERBOSE: Tactic: 2 time 0.126816
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 571801600, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.184736
[TensorRT] VERBOSE: Tactic: 56 time 0.07232
[TensorRT] VERBOSE: Tactic: 57 time 0.05632
[TensorRT] VERBOSE: Tactic: 58 time 0.126784
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 571801600, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.180992
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.056032
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5326823351883942011
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352), Float(512,14336,1,401408) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CaskConvolution)
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.028192
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.035968
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.035328
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.028
[TensorRT] VERBOSE: Fastest Tactic: -7394439838318485025 Time: 0.028
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -7394439838318485025
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352), Float(1,28,784,401408) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352), Float(512,14336,1,401408) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352), Float(1,28,784,401408) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352), Float(512,14336,1,401408) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408) -> Float(1,28,784,200704) ***************
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.182528
[TensorRT] VERBOSE: Tactic: 655359 time 0.11456
[TensorRT] VERBOSE: Tactic: 786431 time 0.102656
[TensorRT] VERBOSE: Tactic: 851967 time 0.073408
[TensorRT] VERBOSE: Tactic: 1179647 time 0.0728
[TensorRT] VERBOSE: Tactic: 1310719 time 0.219232
[TensorRT] VERBOSE: Tactic: 1376255 time 0.12448
[TensorRT] VERBOSE: Tactic: 1441791 time 0.092416
[TensorRT] VERBOSE: Tactic: 1507327 time 0.074944
[TensorRT] VERBOSE: Tactic: 1638399 time 0.090592
[TensorRT] VERBOSE: Tactic: 1835007 time 0.077216
[TensorRT] VERBOSE: Tactic: 1900543 time 0.122176
[TensorRT] VERBOSE: Tactic: 2097151 time 0.074592
[TensorRT] VERBOSE: Tactic: 2162687 time 0.125568
[TensorRT] VERBOSE: Tactic: 2293759 time 0.1208
[TensorRT] VERBOSE: Tactic: 2359295 time 0.080224
[TensorRT] VERBOSE: Tactic: 2686975 time 0.119328
[TensorRT] VERBOSE: Tactic: 3080191 time 0.07088
[TensorRT] VERBOSE: Tactic: 3342335 time 0.077312
[TensorRT] VERBOSE: Tactic: 3407871 time 0.080128
[TensorRT] VERBOSE: Tactic: 3538943 time 0.083488
[TensorRT] VERBOSE: Tactic: 3670015 time 0.210112
[TensorRT] VERBOSE: Tactic: 3932159 time 0.107136
[TensorRT] VERBOSE: Tactic: 3997695 time 0.095616
[TensorRT] VERBOSE: Tactic: 4063231 time 0.070336
[TensorRT] VERBOSE: Tactic: 4194303 time 0.069056
[TensorRT] VERBOSE: Tactic: 4259839 time 0.079232
[TensorRT] VERBOSE: Tactic: 4325375 time 0.097184
[TensorRT] VERBOSE: Tactic: 4521983 time 0.12304
[TensorRT] VERBOSE: Tactic: 4587519 time 0.099808
[TensorRT] VERBOSE: Tactic: 4653055 time 0.071584
[TensorRT] VERBOSE: Tactic: 4915199 time 0.081088
[TensorRT] VERBOSE: Tactic: 4980735 time 0.083808
[TensorRT] VERBOSE: Tactic: 5177343 time 0.07872
[TensorRT] VERBOSE: Tactic: 5242879 time 0.079936
[TensorRT] VERBOSE: Tactic: 5373951 time 0.097728
[TensorRT] VERBOSE: Tactic: 5439487 time 0.113728
[TensorRT] VERBOSE: Tactic: 5570559 time 0.071744
[TensorRT] VERBOSE: Tactic: 5636095 time 0.070432
[TensorRT] VERBOSE: Tactic: 5701631 time 0.114624
[TensorRT] VERBOSE: Tactic: 5767167 time 0.168992
[TensorRT] VERBOSE: Tactic: 5832703 time 0.077888
[TensorRT] VERBOSE: Tactic: 5898239 time 0.0616
[TensorRT] VERBOSE: Tactic: 6029311 time 0.1144
[TensorRT] VERBOSE: Tactic: 6225919 time 0.071008
[TensorRT] VERBOSE: Tactic: 6291455 time 0.072544
[TensorRT] VERBOSE: Tactic: 6422527 time 0.067424
[TensorRT] VERBOSE: Tactic: 6750207 time 0.099424
[TensorRT] VERBOSE: Tactic: 6815743 time 0.08608
[TensorRT] VERBOSE: Tactic: 6946815 time 0.13424
[TensorRT] VERBOSE: Tactic: 7012351 time 0.074464
[TensorRT] VERBOSE: Tactic: 7077887 time 0.078784
[TensorRT] VERBOSE: Tactic: 7143423 time 0.12336
[TensorRT] VERBOSE: Tactic: 7208959 time 0.078432
[TensorRT] VERBOSE: Tactic: 7340031 time 0.062464
[TensorRT] VERBOSE: Tactic: 7405567 time 0.071488
[TensorRT] VERBOSE: Tactic: 7536639 time 0.119488
[TensorRT] VERBOSE: Tactic: 7602175 time 0.109088
[TensorRT] VERBOSE: Tactic: 7733247 time 0.055616
[TensorRT] VERBOSE: Tactic: 7798783 time 0.101824
[TensorRT] VERBOSE: Tactic: 8191999 time 0.153792
[TensorRT] VERBOSE: Tactic: 8257535 time 0.081472
[TensorRT] VERBOSE: Tactic: 8323071 time 0.088448
[TensorRT] VERBOSE: Tactic: 8650751 time 0.107136
[TensorRT] VERBOSE: Tactic: 8716287 time 0.092608
[TensorRT] VERBOSE: Tactic: 9109503 time 0.074432
[TensorRT] VERBOSE: Tactic: 9568255 time 0.08144
[TensorRT] VERBOSE: Tactic: 9895935 time 0.069088
[TensorRT] VERBOSE: Tactic: 10223615 time 0.119648
[TensorRT] VERBOSE: Tactic: 10354687 time 0.083648
[TensorRT] VERBOSE: Tactic: 10551295 time 0.096896
[TensorRT] VERBOSE: Tactic: 10747903 time 0.05344
[TensorRT] VERBOSE: Tactic: 10944511 time 0.085376
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.05344
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CaskConvolution)
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.071296
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.072384
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.06544
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.052288
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.064608
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.063424
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.075456
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.056
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.073696
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.06608
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.05904
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.074112
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.062784
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.079232
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.077408
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.063424
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.064448
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.05152
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.05152
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.097024
[TensorRT] VERBOSE: Tactic: 1 time 0.074208
[TensorRT] VERBOSE: Tactic: 2 time 0.195808
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 1145831424, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.249344
[TensorRT] VERBOSE: Tactic: 56 time 0.09504
[TensorRT] VERBOSE: Tactic: 57 time 0.074624
[TensorRT] VERBOSE: Tactic: 58 time 0.195552
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 1145831424, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.24912
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.074208
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -37215280111360163
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408) -> Float(256,7168,1,200704) ***************
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CaskConvolution)
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.037216
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.03648
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.036288
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.037408
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.036288
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010144
[TensorRT] VERBOSE: Tactic: 0 time 0.013024
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010144
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010496
[TensorRT] VERBOSE: Tactic: 0 time 0.012128
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010496
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 458751 time 0.286144
[TensorRT] VERBOSE: Fastest Tactic: 458751 Time: 0.286144
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CaskConvolution)
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.282752
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 1754984623894446479 time 0.297824
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 3611739942397549984 time 0.28256
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: 4337000649858996379 time 0.238816
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.27744
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.204832
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.274432
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.22672
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.27696
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -9137461792520977713 time 0.282208
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.2824
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: -8133971918129952780 time 0.353984
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -6092040395344634144 time 0.314304
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.293536
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.237472
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.3488
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.333952
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.25872
[TensorRT] VERBOSE: Fastest Tactic: 5137655947464784826 Time: 0.204832
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.181984
[TensorRT] VERBOSE: Tactic: 1 time 0.241056
[TensorRT] VERBOSE: Tactic: 2 time 0.225696
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 287440896, available: 268435456
[TensorRT] VERBOSE: Tactic: 56 time 0.182816
[TensorRT] VERBOSE: Tactic: 57 time 0.240608
[TensorRT] VERBOSE: Tactic: 58 time 0.226848
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 287440896, available: 268435456
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.181984
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CudaConvolution Tactic: 0
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,7168,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CaskConvolution)
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.071168
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.136224
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.071168
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.006432
[TensorRT] VERBOSE: Tactic: 0 time 0.007104
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.006432
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.0064
[TensorRT] VERBOSE: Tactic: 0 time 0.007072
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.0064
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.088864
[TensorRT] VERBOSE: Tactic: 655359 time 0.05936
[TensorRT] VERBOSE: Tactic: 786431 time 0.060192
[TensorRT] VERBOSE: Tactic: 851967 time 0.046176
[TensorRT] VERBOSE: Tactic: 1179647 time 0.045088
[TensorRT] VERBOSE: Tactic: 1310719 time 0.13472
[TensorRT] VERBOSE: Tactic: 1376255 time 0.062464
[TensorRT] VERBOSE: Tactic: 1441791 time 0.061408
[TensorRT] VERBOSE: Tactic: 1507327 time 0.045792
[TensorRT] VERBOSE: Tactic: 1638399 time 0.056736
[TensorRT] VERBOSE: Tactic: 1835007 time 0.049408
[TensorRT] VERBOSE: Tactic: 1900543 time 0.06208
[TensorRT] VERBOSE: Tactic: 2097151 time 0.05296
[TensorRT] VERBOSE: Tactic: 2162687 time 0.064928
[TensorRT] VERBOSE: Tactic: 2293759 time 0.060896
[TensorRT] VERBOSE: Tactic: 2359295 time 0.050496
[TensorRT] VERBOSE: Tactic: 2686975 time 0.06032
[TensorRT] VERBOSE: Tactic: 3080191 time 0.04192
[TensorRT] VERBOSE: Tactic: 3342335 time 0.046208
[TensorRT] VERBOSE: Tactic: 3407871 time 0.048576
[TensorRT] VERBOSE: Tactic: 3538943 time 0.050688
[TensorRT] VERBOSE: Tactic: 3670015 time 0.100608
[TensorRT] VERBOSE: Tactic: 3932159 time 0.056864
[TensorRT] VERBOSE: Tactic: 3997695 time 0.054688
[TensorRT] VERBOSE: Tactic: 4063231 time 0.043264
[TensorRT] VERBOSE: Tactic: 4194303 time 0.048736
[TensorRT] VERBOSE: Tactic: 4259839 time 0.056864
[TensorRT] VERBOSE: Tactic: 4325375 time 0.065056
[TensorRT] VERBOSE: Tactic: 4521983 time 0.0656
[TensorRT] VERBOSE: Tactic: 4587519 time 0.056768
[TensorRT] VERBOSE: Tactic: 4653055 time 0.043872
[TensorRT] VERBOSE: Tactic: 4915199 time 0.049024
[TensorRT] VERBOSE: Tactic: 4980735 time 0.057376
[TensorRT] VERBOSE: Tactic: 5177343 time 0.05184
[TensorRT] VERBOSE: Tactic: 5242879 time 0.047488
[TensorRT] VERBOSE: Tactic: 5373951 time 0.0504
[TensorRT] VERBOSE: Tactic: 5439487 time 0.050144
[TensorRT] VERBOSE: Tactic: 5570559 time 0.045952
[TensorRT] VERBOSE: Tactic: 5636095 time 0.043744
[TensorRT] VERBOSE: Tactic: 5701631 time 0.0632
[TensorRT] VERBOSE: Tactic: 5767167 time 0.061536
[TensorRT] VERBOSE: Tactic: 5832703 time 0.048256
[TensorRT] VERBOSE: Tactic: 5898239 time 0.041024
[TensorRT] VERBOSE: Tactic: 6029311 time 0.057664
[TensorRT] VERBOSE: Tactic: 6225919 time 0.042944
[TensorRT] VERBOSE: Tactic: 6291455 time 0.045248
[TensorRT] VERBOSE: Tactic: 6422527 time 0.044128
[TensorRT] VERBOSE: Tactic: 6750207 time 0.050784
[TensorRT] VERBOSE: Tactic: 6815743 time 0.048576
[TensorRT] VERBOSE: Tactic: 6946815 time 0.071168
[TensorRT] VERBOSE: Tactic: 7012351 time 0.053056
[TensorRT] VERBOSE: Tactic: 7077887 time 0.049664
[TensorRT] VERBOSE: Tactic: 7143423 time 0.061504
[TensorRT] VERBOSE: Tactic: 7208959 time 0.050944
[TensorRT] VERBOSE: Tactic: 7340031 time 0.041824
[TensorRT] VERBOSE: Tactic: 7405567 time 0.04528
[TensorRT] VERBOSE: Tactic: 7536639 time 0.057952
[TensorRT] VERBOSE: Tactic: 7602175 time 0.06448
[TensorRT] VERBOSE: Tactic: 7733247 time 0.0448
[TensorRT] VERBOSE: Tactic: 7798783 time 0.059296
[TensorRT] VERBOSE: Tactic: 8191999 time 0.07872
[TensorRT] VERBOSE: Tactic: 8257535 time 0.049888
[TensorRT] VERBOSE: Tactic: 8323071 time 0.048032
[TensorRT] VERBOSE: Tactic: 8650751 time 0.069504
[TensorRT] VERBOSE: Tactic: 8716287 time 0.04544
[TensorRT] VERBOSE: Tactic: 9109503 time 0.052736
[TensorRT] VERBOSE: Tactic: 9568255 time 0.049088
[TensorRT] VERBOSE: Tactic: 9895935 time 0.049184
[TensorRT] VERBOSE: Tactic: 10223615 time 0.060032
[TensorRT] VERBOSE: Tactic: 10354687 time 0.05856
[TensorRT] VERBOSE: Tactic: 10551295 time 0.052064
[TensorRT] VERBOSE: Tactic: 10747903 time 0.043616
[TensorRT] VERBOSE: Tactic: 10944511 time 0.057312
[TensorRT] VERBOSE: Fastest Tactic: 5898239 Time: 0.041024
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CaskConvolution)
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.04608
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.03504
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.037184
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.037312
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.036512
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.036384
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.045184
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.038912
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.037088
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.037408
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.041632
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.038688
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.04352
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.047296
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.046816
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.036032
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.03632
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.03648
[TensorRT] VERBOSE: Fastest Tactic: 1698681053543049347 Time: 0.03504
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.051296
[TensorRT] VERBOSE: Tactic: 1 time 0.045216
[TensorRT] VERBOSE: Tactic: 2 time 0.128288
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 605618176, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.41264
[TensorRT] VERBOSE: Tactic: 56 time 0.051136
[TensorRT] VERBOSE: Tactic: 57 time 0.044864
[TensorRT] VERBOSE: Tactic: 58 time 0.128192
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 605618176, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.413888
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.044864
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 1698681053543049347
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CaskConvolution)
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.034272
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.03216
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.032384
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.034688
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.03216
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010496
[TensorRT] VERBOSE: Tactic: 0 time 0.012352
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010496
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010656
[TensorRT] VERBOSE: Tactic: 0 time 0.012544
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010656
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CaskConvolution)
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.088448
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.081376
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.071584
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.071104
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.072896
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.071232
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.090368
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.07488
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.082816
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.072096
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.07776
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.087008
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.081312
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.099008
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.09408
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.071744
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.071904
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.069664
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.069664
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.097184
[TensorRT] VERBOSE: Tactic: 1 time 0.081536
[TensorRT] VERBOSE: Tactic: 2 time 0.194016
[TensorRT] VERBOSE: Tactic: 56 time 0.097824
[TensorRT] VERBOSE: Tactic: 57 time 0.082976
[TensorRT] VERBOSE: Tactic: 58 time 0.196288
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.081536
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -37215280111360163
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CaskConvolution)
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.06064
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.054816
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.055104
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.061408
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.054816
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.0104
[TensorRT] VERBOSE: Tactic: 0 time 0.01248
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.0104
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010688
[TensorRT] VERBOSE: Tactic: 0 time 0.012352
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010688
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.27168
[TensorRT] VERBOSE: Tactic: 655359 time 0.165824
[TensorRT] VERBOSE: Tactic: 786431 time 0.067744
[TensorRT] VERBOSE: Tactic: 851967 time 0.054944
[TensorRT] VERBOSE: Tactic: 1179647 time 0.037856
[TensorRT] VERBOSE: Tactic: 1310719 time 0.272608
[TensorRT] VERBOSE: Tactic: 1376255 time 0.175008
[TensorRT] VERBOSE: Tactic: 1441791 time 0.061472
[TensorRT] VERBOSE: Tactic: 1507327 time 0.093312
[TensorRT] VERBOSE: Tactic: 1638399 time 0.049504
[TensorRT] VERBOSE: Tactic: 1835007 time 0.064672
[TensorRT] VERBOSE: Tactic: 1900543 time 0.174144
[TensorRT] VERBOSE: Tactic: 2097151 time 0.0504
[TensorRT] VERBOSE: Tactic: 2162687 time 0.179424
[TensorRT] VERBOSE: Tactic: 2293759 time 0.16416
[TensorRT] VERBOSE: Tactic: 2359295 time 0.100896
[TensorRT] VERBOSE: Tactic: 2686975 time 0.164192
[TensorRT] VERBOSE: Tactic: 3080191 time 0.085024
[TensorRT] VERBOSE: Tactic: 3342335 time 0.09312
[TensorRT] VERBOSE: Tactic: 3407871 time 0.08768
[TensorRT] VERBOSE: Tactic: 3538943 time 0.05232
[TensorRT] VERBOSE: Tactic: 3670015 time 0.329152
[TensorRT] VERBOSE: Tactic: 3932159 time 0.145056
[TensorRT] VERBOSE: Tactic: 3997695 time 0.045344
[TensorRT] VERBOSE: Tactic: 4063231 time 0.05536
[TensorRT] VERBOSE: Tactic: 4194303 time 0.068544
[TensorRT] VERBOSE: Tactic: 4259839 time 0.054432
[TensorRT] VERBOSE: Tactic: 4325375 time 0.068064
[TensorRT] VERBOSE: Tactic: 4521983 time 0.16992
[TensorRT] VERBOSE: Tactic: 4587519 time 0.044992
[TensorRT] VERBOSE: Tactic: 4653055 time 0.042464
[TensorRT] VERBOSE: Tactic: 4915199 time 0.04592
[TensorRT] VERBOSE: Tactic: 4980735 time 0.117536
[TensorRT] VERBOSE: Tactic: 5177343 time 0.045408
[TensorRT] VERBOSE: Tactic: 5242879 time 0.083072
[TensorRT] VERBOSE: Tactic: 5373951 time 0.043584
[TensorRT] VERBOSE: Tactic: 5439487 time 0.073152
[TensorRT] VERBOSE: Tactic: 5570559 time 0.09024
[TensorRT] VERBOSE: Tactic: 5636095 time 0.05504
[TensorRT] VERBOSE: Tactic: 5701631 time 0.16128
[TensorRT] VERBOSE: Tactic: 5767167 time 0.098528
[TensorRT] VERBOSE: Tactic: 5832703 time 0.08528
[TensorRT] VERBOSE: Tactic: 5898239 time 0.048864
[TensorRT] VERBOSE: Tactic: 6029311 time 0.15488
[TensorRT] VERBOSE: Tactic: 6225919 time 0.05008
[TensorRT] VERBOSE: Tactic: 6291455 time 0.037632
[TensorRT] VERBOSE: Tactic: 6422527 time 0.079616
[TensorRT] VERBOSE: Tactic: 6750207 time 0.055904
[TensorRT] VERBOSE: Tactic: 6815743 time 0.085568
[TensorRT] VERBOSE: Tactic: 6946815 time 0.079584
[TensorRT] VERBOSE: Tactic: 7012351 time 0.050144
[TensorRT] VERBOSE: Tactic: 7077887 time 0.05072
[TensorRT] VERBOSE: Tactic: 7143423 time 0.095744
[TensorRT] VERBOSE: Tactic: 7208959 time 0.089216
[TensorRT] VERBOSE: Tactic: 7340031 time 0.049152
[TensorRT] VERBOSE: Tactic: 7405567 time 0.050912
[TensorRT] VERBOSE: Tactic: 7536639 time 0.136672
[TensorRT] VERBOSE: Tactic: 7602175 time 0.0776
[TensorRT] VERBOSE: Tactic: 7733247 time 0.053824
[TensorRT] VERBOSE: Tactic: 7798783 time 0.06768
[TensorRT] VERBOSE: Tactic: 8191999 time 0.070528
[TensorRT] VERBOSE: Tactic: 8257535 time 0.04672
[TensorRT] VERBOSE: Tactic: 8323071 time 0.07136
[TensorRT] VERBOSE: Tactic: 8650751 time 0.081696
[TensorRT] VERBOSE: Tactic: 8716287 time 0.051424
[TensorRT] VERBOSE: Tactic: 9109503 time 0.060672
[TensorRT] VERBOSE: Tactic: 9568255 time 0.046112
[TensorRT] VERBOSE: Tactic: 9895935 time 0.068512
[TensorRT] VERBOSE: Tactic: 10223615 time 0.164032
[TensorRT] VERBOSE: Tactic: 10354687 time 0.05104
[TensorRT] VERBOSE: Tactic: 10551295 time 0.099104
[TensorRT] VERBOSE: Tactic: 10747903 time 0.05216
[TensorRT] VERBOSE: Tactic: 10944511 time 0.117216
[TensorRT] VERBOSE: Fastest Tactic: 6291455 Time: 0.037632
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CaskConvolution)
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.113312
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.091872
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.115168
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.078912
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.111872
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.112352
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.114336
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.08592
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.096704
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.115072
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.088864
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.103232
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.095008
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.123808
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.118784
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.111488
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.110784
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.076416
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.076416
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.077696
[TensorRT] VERBOSE: Tactic: 1 time 0.069376
[TensorRT] VERBOSE: Tactic: 2 time 0.166336
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 607387648, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.42368
[TensorRT] VERBOSE: Tactic: 56 time 0.077632
[TensorRT] VERBOSE: Tactic: 57 time 0.069024
[TensorRT] VERBOSE: Tactic: 58 time 0.166848
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 607387648, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.422016
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.069024
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 6291455
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CaskConvolution)
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.059808
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.036192
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.036064
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.062432
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.036064
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 524287 time 0.146176
[TensorRT] VERBOSE: Tactic: 720895 time 0.09344
[TensorRT] VERBOSE: Tactic: 983039 time 0.07104
[TensorRT] VERBOSE: Tactic: 1048575 time 0.097824
[TensorRT] VERBOSE: Tactic: 1703935 time 0.062752
[TensorRT] VERBOSE: Tactic: 1769471 time 0.045728
[TensorRT] VERBOSE: Tactic: 1966079 time 0.181952
[TensorRT] VERBOSE: Tactic: 2031615 time 0.162592
[TensorRT] VERBOSE: Tactic: 2228223 time 0.186208
[TensorRT] VERBOSE: Tactic: 2424831 time 0.084544
[TensorRT] VERBOSE: Tactic: 2621439 time 0.05168
[TensorRT] VERBOSE: Tactic: 2752511 time 0.10528
[TensorRT] VERBOSE: Tactic: 2818047 time 0.235904
[TensorRT] VERBOSE: Tactic: 2883583 time 0.282368
[TensorRT] VERBOSE: Tactic: 3014655 time 0.07232
[TensorRT] VERBOSE: Tactic: 3145727 time 0.057792
[TensorRT] VERBOSE: Tactic: 3473407 time 0.149696
[TensorRT] VERBOSE: Tactic: 3604479 time 0.072256
[TensorRT] VERBOSE: Tactic: 3735551 time 0.09808
[TensorRT] VERBOSE: Tactic: 4390911 time 0.208288
[TensorRT] VERBOSE: Tactic: 5046271 time 0.089472
[TensorRT] VERBOSE: Tactic: 5963775 time 0.18192
[TensorRT] VERBOSE: Tactic: 6160383 time 0.136992
[TensorRT] VERBOSE: Tactic: 6488063 time 0.096832
[TensorRT] VERBOSE: Tactic: 6881279 time 0.143264
[TensorRT] VERBOSE: Tactic: 7274495 time 0.051712
[TensorRT] VERBOSE: Tactic: 7864319 time 0.052832
[TensorRT] VERBOSE: Tactic: 7995391 time 0.097536
[TensorRT] VERBOSE: Tactic: 8585215 time 0.16576
[TensorRT] VERBOSE: Tactic: 8847359 time 0.05968
[TensorRT] VERBOSE: Tactic: 8978431 time 0.18512
[TensorRT] VERBOSE: Tactic: 9043967 time 0.06688
[TensorRT] VERBOSE: Tactic: 9175039 time 0.072352
[TensorRT] VERBOSE: Tactic: 9502719 time 0.20368
[TensorRT] VERBOSE: Tactic: 9830399 time 0.08656
[TensorRT] VERBOSE: Tactic: 9961471 time 0.067424
[TensorRT] VERBOSE: Tactic: 10027007 time 0.082176
[TensorRT] VERBOSE: Tactic: 10092543 time 0.20832
[TensorRT] VERBOSE: Tactic: 10289151 time 0.181984
[TensorRT] VERBOSE: Tactic: 10485759 time 0.054272
[TensorRT] VERBOSE: Tactic: 10682367 time 0.051488
[TensorRT] VERBOSE: Tactic: 10813439 time 0.078048
[TensorRT] VERBOSE: Fastest Tactic: 1769471 Time: 0.045728
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CaskConvolution)
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.288256
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 1754984623894446479 time 0.260224
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 3611739942397549984 time 0.258848
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Tactic: 3827454225649558724 time 0.040224
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: 4337000649858996379 time 0.231584
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.259968
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.191232
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.246976
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Tactic: 5921334924264294896 time 0.045952
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.215488
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.226272
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Tactic: 7852627285308570038 time 0.04432
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -9137461792520977713 time 0.273152
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Tactic: -8776506421218919509 time 0.039968
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.257088
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: -8133971918129952780 time 0.30208
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -6092040395344634144 time 0.31968
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.255232
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.226176
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Tactic: -2318106587342035239 time 0.042656
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Tactic: -1343271414618805657 time 0.040768
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.300288
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.281312
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.242784
[TensorRT] VERBOSE: Fastest Tactic: -8776506421218919509 Time: 0.039968
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.172576
[TensorRT] VERBOSE: Tactic: 1 time 0.229632
[TensorRT] VERBOSE: Tactic: 2 time 0.21984
[TensorRT] VERBOSE: Tactic: 4 time 0.58864
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 287440896, available: 268435456
[TensorRT] VERBOSE: Tactic: 6 time 0.067232
[TensorRT] VERBOSE: Tactic: 56 time 0.173504
[TensorRT] VERBOSE: Tactic: 57 time 0.229024
[TensorRT] VERBOSE: Tactic: 58 time 0.219808
[TensorRT] VERBOSE: Tactic: 60 time 0.590336
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 287440896, available: 268435456
[TensorRT] VERBOSE: Tactic: 62 time 0.067456
[TensorRT] VERBOSE: Fastest Tactic: 6 Time: 0.067232
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8776506421218919509
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CaskConvolution)
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.069472
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.129312
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.069472
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CaskConvolution)
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.049216
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.03968
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.040096
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.04272
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.040576
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.038176
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.044672
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.04256
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.040608
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.040992
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.043008
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.041728
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.04512
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.051744
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.051104
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.038592
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.038944
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.039968
[TensorRT] VERBOSE: Fastest Tactic: 5326823351883942011 Time: 0.038176
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.05984
[TensorRT] VERBOSE: Tactic: 1 time 0.05344
[TensorRT] VERBOSE: Tactic: 2 time 0.152768
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 605618176, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.424768
[TensorRT] VERBOSE: Tactic: 56 time 0.06064
[TensorRT] VERBOSE: Tactic: 57 time 0.053728
[TensorRT] VERBOSE: Tactic: 58 time 0.152896
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 605618176, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.423072
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.05344
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5326823351883942011
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CaskConvolution)
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.036064
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.034784
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.03488
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.036384
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.034784
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,100352) ***************
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.377984
[TensorRT] VERBOSE: Tactic: 655359 time 0.221184
[TensorRT] VERBOSE: Tactic: 786431 time 0.08848
[TensorRT] VERBOSE: Tactic: 851967 time 0.071168
[TensorRT] VERBOSE: Tactic: 1179647 time 0.081536
[TensorRT] VERBOSE: Tactic: 1310719 time 0.316448
[TensorRT] VERBOSE: Tactic: 1376255 time 0.231776
[TensorRT] VERBOSE: Tactic: 1441791 time 0.107296
[TensorRT] VERBOSE: Tactic: 1507327 time 0.11968
[TensorRT] VERBOSE: Tactic: 1638399 time 0.111712
[TensorRT] VERBOSE: Tactic: 1835007 time 0.083296
[TensorRT] VERBOSE: Tactic: 1900543 time 0.218176
[TensorRT] VERBOSE: Tactic: 2097151 time 0.085024
[TensorRT] VERBOSE: Tactic: 2162687 time 0.2272
[TensorRT] VERBOSE: Tactic: 2293759 time 0.214304
[TensorRT] VERBOSE: Tactic: 2359295 time 0.128
[TensorRT] VERBOSE: Tactic: 2686975 time 0.213312
[TensorRT] VERBOSE: Tactic: 3080191 time 0.112928
[TensorRT] VERBOSE: Tactic: 3342335 time 0.118976
[TensorRT] VERBOSE: Tactic: 3407871 time 0.118688
[TensorRT] VERBOSE: Tactic: 3538943 time 0.072064
[TensorRT] VERBOSE: Tactic: 3670015 time 0.421088
[TensorRT] VERBOSE: Tactic: 3932159 time 0.196448
[TensorRT] VERBOSE: Tactic: 3997695 time 0.090432
[TensorRT] VERBOSE: Tactic: 4063231 time 0.067136
[TensorRT] VERBOSE: Tactic: 4194303 time 0.08496
[TensorRT] VERBOSE: Tactic: 4259839 time 0.092928
[TensorRT] VERBOSE: Tactic: 4325375 time 0.084288
[TensorRT] VERBOSE: Tactic: 4521983 time 0.2112
[TensorRT] VERBOSE: Tactic: 4587519 time 0.097568
[TensorRT] VERBOSE: Tactic: 4653055 time 0.072224
[TensorRT] VERBOSE: Tactic: 4915199 time 0.066752
[TensorRT] VERBOSE: Tactic: 4980735 time 0.12352
[TensorRT] VERBOSE: Tactic: 5177343 time 0.083488
[TensorRT] VERBOSE: Tactic: 5242879 time 0.111392
[TensorRT] VERBOSE: Tactic: 5373951 time 0.091584
[TensorRT] VERBOSE: Tactic: 5439487 time 0.09312
[TensorRT] VERBOSE: Tactic: 5570559 time 0.118784
[TensorRT] VERBOSE: Tactic: 5636095 time 0.066752
[TensorRT] VERBOSE: Tactic: 5701631 time 0.205216
[TensorRT] VERBOSE: Tactic: 5767167 time 0.125536
[TensorRT] VERBOSE: Tactic: 5832703 time 0.112256
[TensorRT] VERBOSE: Tactic: 5898239 time 0.059648
[TensorRT] VERBOSE: Tactic: 6029311 time 0.204512
[TensorRT] VERBOSE: Tactic: 6225919 time 0.071584
[TensorRT] VERBOSE: Tactic: 6291455 time 0.076928
[TensorRT] VERBOSE: Tactic: 6422527 time 0.106912
[TensorRT] VERBOSE: Tactic: 6750207 time 0.07536
[TensorRT] VERBOSE: Tactic: 6815743 time 0.112096
[TensorRT] VERBOSE: Tactic: 6946815 time 0.098016
[TensorRT] VERBOSE: Tactic: 7012351 time 0.084032
[TensorRT] VERBOSE: Tactic: 7077887 time 0.069888
[TensorRT] VERBOSE: Tactic: 7143423 time 0.124736
[TensorRT] VERBOSE: Tactic: 7208959 time 0.113888
[TensorRT] VERBOSE: Tactic: 7340031 time 0.059296
[TensorRT] VERBOSE: Tactic: 7405567 time 0.06624
[TensorRT] VERBOSE: Tactic: 7536639 time 0.190912
[TensorRT] VERBOSE: Tactic: 7602175 time 0.096
[TensorRT] VERBOSE: Tactic: 7733247 time 0.070496
[TensorRT] VERBOSE: Tactic: 7798783 time 0.082208
[TensorRT] VERBOSE: Tactic: 8191999 time 0.096928
[TensorRT] VERBOSE: Tactic: 8257535 time 0.067232
[TensorRT] VERBOSE: Tactic: 8323071 time 0.090848
[TensorRT] VERBOSE: Tactic: 8650751 time 0.098944
[TensorRT] VERBOSE: Tactic: 8716287 time 0.07936
[TensorRT] VERBOSE: Tactic: 9109503 time 0.084352
[TensorRT] VERBOSE: Tactic: 9568255 time 0.066976
[TensorRT] VERBOSE: Tactic: 9895935 time 0.083104
[TensorRT] VERBOSE: Tactic: 10223615 time 0.210368
[TensorRT] VERBOSE: Tactic: 10354687 time 0.082784
[TensorRT] VERBOSE: Tactic: 10551295 time 0.125312
[TensorRT] VERBOSE: Tactic: 10747903 time 0.069024
[TensorRT] VERBOSE: Tactic: 10944511 time 0.1224
[TensorRT] VERBOSE: Fastest Tactic: 7340031 Time: 0.059296
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CaskConvolution)
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.127424
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.122048
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.118176
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.0912
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.11776
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.114368
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.143072
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.097792
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.124608
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.118688
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.101792
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.129696
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.107296
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.14992
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.145536
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.114016
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.118208
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.091264
[TensorRT] VERBOSE: Fastest Tactic: 5137655947464784826 Time: 0.0912
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.093952
[TensorRT] VERBOSE: Tactic: 1 time 0.081632
[TensorRT] VERBOSE: Tactic: 2 time 0.184128
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 1212416000, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.747456
[TensorRT] VERBOSE: Tactic: 56 time 0.09504
[TensorRT] VERBOSE: Tactic: 57 time 0.082624
[TensorRT] VERBOSE: Tactic: 58 time 0.184544
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 1212416000, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.74864
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.081632
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 7340031
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(512,7168,1,100352) ***************
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CaskConvolution)
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.060576
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.055904
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.056288
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.06128
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.055904
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.00688
[TensorRT] VERBOSE: Tactic: 0 time 0.008416
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.00688
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.00704
[TensorRT] VERBOSE: Tactic: 0 time 0.008512
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.00704
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,100352) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 458751 time 0.513152
[TensorRT] VERBOSE: Fastest Tactic: 458751 Time: 0.513152
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CaskConvolution)
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.553984
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 1754984623894446479 time 0.560576
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 3611739942397549984 time 0.550176
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: 4337000649858996379 time 0.454176
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.522112
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.384096
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.552128
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.432928
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.545824
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -9137461792520977713 time 0.55376
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.552736
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: -8133971918129952780 time 0.706656
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -6092040395344634144 time 0.59648
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.553312
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.449152
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.703072
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.66368
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.506016
[TensorRT] VERBOSE: Fastest Tactic: 5137655947464784826 Time: 0.384096
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.34576
[TensorRT] VERBOSE: Tactic: 1 time 0.456768
[TensorRT] VERBOSE: Tactic: 2 time 0.35632
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 1145307136, available: 268435456
[TensorRT] VERBOSE: Tactic: 56 time 0.34608
[TensorRT] VERBOSE: Tactic: 57 time 0.455168
[TensorRT] VERBOSE: Tactic: 58 time 0.360224
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 1145307136, available: 268435456
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.34576
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CudaConvolution Tactic: 0
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,7168,1,100352) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CaskConvolution)
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.126464
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.249856
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.126464
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.005952
[TensorRT] VERBOSE: Tactic: 0 time 0.005792
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.005792
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.006144
[TensorRT] VERBOSE: Tactic: 0 time 0.0056
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.0056
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088) -> Float(1,7,49,100352) ***************
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.1896
[TensorRT] VERBOSE: Tactic: 655359 time 0.112416
[TensorRT] VERBOSE: Tactic: 786431 time 0.060736
[TensorRT] VERBOSE: Tactic: 851967 time 0.06768
[TensorRT] VERBOSE: Tactic: 1179647 time 0.047712
[TensorRT] VERBOSE: Tactic: 1310719 time 0.152992
[TensorRT] VERBOSE: Tactic: 1376255 time 0.117472
[TensorRT] VERBOSE: Tactic: 1441791 time 0.083008
[TensorRT] VERBOSE: Tactic: 1507327 time 0.068544
[TensorRT] VERBOSE: Tactic: 1638399 time 0.07024
[TensorRT] VERBOSE: Tactic: 1835007 time 0.052928
[TensorRT] VERBOSE: Tactic: 1900543 time 0.118016
[TensorRT] VERBOSE: Tactic: 2097151 time 0.052384
[TensorRT] VERBOSE: Tactic: 2162687 time 0.120224
[TensorRT] VERBOSE: Tactic: 2293759 time 0.112512
[TensorRT] VERBOSE: Tactic: 2359295 time 0.072736
[TensorRT] VERBOSE: Tactic: 2686975 time 0.112416
[TensorRT] VERBOSE: Tactic: 3080191 time 0.064384
[TensorRT] VERBOSE: Tactic: 3342335 time 0.069216
[TensorRT] VERBOSE: Tactic: 3407871 time 0.067104
[TensorRT] VERBOSE: Tactic: 3538943 time 0.045344
[TensorRT] VERBOSE: Tactic: 3670015 time 0.21536
[TensorRT] VERBOSE: Tactic: 3932159 time 0.105184
[TensorRT] VERBOSE: Tactic: 3997695 time 0.063552
[TensorRT] VERBOSE: Tactic: 4063231 time 0.042208
[TensorRT] VERBOSE: Tactic: 4194303 time 0.04992
[TensorRT] VERBOSE: Tactic: 4259839 time 0.055584
[TensorRT] VERBOSE: Tactic: 4325375 time 0.056704
[TensorRT] VERBOSE: Tactic: 4521983 time 0.113856
[TensorRT] VERBOSE: Tactic: 4587519 time 0.060704
[TensorRT] VERBOSE: Tactic: 4653055 time 0.051296
[TensorRT] VERBOSE: Tactic: 4915199 time 0.038944
[TensorRT] VERBOSE: Tactic: 4980735 time 0.084288
[TensorRT] VERBOSE: Tactic: 5177343 time 0.049024
[TensorRT] VERBOSE: Tactic: 5242879 time 0.064832
[TensorRT] VERBOSE: Tactic: 5373951 time 0.050752
[TensorRT] VERBOSE: Tactic: 5439487 time 0.052256
[TensorRT] VERBOSE: Tactic: 5570559 time 0.06672
[TensorRT] VERBOSE: Tactic: 5636095 time 0.042624
[TensorRT] VERBOSE: Tactic: 5701631 time 0.10912
[TensorRT] VERBOSE: Tactic: 5767167 time 0.070144
[TensorRT] VERBOSE: Tactic: 5832703 time 0.064896
[TensorRT] VERBOSE: Tactic: 5898239 time 0.0384
[TensorRT] VERBOSE: Tactic: 6029311 time 0.108768
[TensorRT] VERBOSE: Tactic: 6225919 time 0.043008
[TensorRT] VERBOSE: Tactic: 6291455 time 0.047616
[TensorRT] VERBOSE: Tactic: 6422527 time 0.061408
[TensorRT] VERBOSE: Tactic: 6750207 time 0.054912
[TensorRT] VERBOSE: Tactic: 6815743 time 0.064928
[TensorRT] VERBOSE: Tactic: 6946815 time 0.055744
[TensorRT] VERBOSE: Tactic: 7012351 time 0.052672
[TensorRT] VERBOSE: Tactic: 7077887 time 0.044032
[TensorRT] VERBOSE: Tactic: 7143423 time 0.07088
[TensorRT] VERBOSE: Tactic: 7208959 time 0.065056
[TensorRT] VERBOSE: Tactic: 7340031 time 0.03872
[TensorRT] VERBOSE: Tactic: 7405567 time 0.044416
[TensorRT] VERBOSE: Tactic: 7536639 time 0.102848
[TensorRT] VERBOSE: Tactic: 7602175 time 0.05456
[TensorRT] VERBOSE: Tactic: 7733247 time 0.043552
[TensorRT] VERBOSE: Tactic: 7798783 time 0.060896
[TensorRT] VERBOSE: Tactic: 8191999 time 0.052704
[TensorRT] VERBOSE: Tactic: 8257535 time 0.039168
[TensorRT] VERBOSE: Tactic: 8323071 time 0.051808
[TensorRT] VERBOSE: Tactic: 8650751 time 0.055296
[TensorRT] VERBOSE: Tactic: 8716287 time 0.044096
[TensorRT] VERBOSE: Tactic: 9109503 time 0.053216
[TensorRT] VERBOSE: Tactic: 9568255 time 0.038848
[TensorRT] VERBOSE: Tactic: 9895935 time 0.050016
[TensorRT] VERBOSE: Tactic: 10223615 time 0.112288
[TensorRT] VERBOSE: Tactic: 10354687 time 0.052096
[TensorRT] VERBOSE: Tactic: 10551295 time 0.070976
[TensorRT] VERBOSE: Tactic: 10747903 time 0.042976
[TensorRT] VERBOSE: Tactic: 10944511 time 0.08288
[TensorRT] VERBOSE: Fastest Tactic: 5898239 Time: 0.0384
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CaskConvolution)
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.08304
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.072608
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.0704
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.066144
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.07008
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.069824
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.083808
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.069728
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.075456
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.070784
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.071072
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.077216
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.075392
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.095744
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.096064
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.070016
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.06992
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.064576
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.064576
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.064352
[TensorRT] VERBOSE: Tactic: 1 time 0.055008
[TensorRT] VERBOSE: Tactic: 2 time 0.15888
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 2421293056, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 1.33811
[TensorRT] VERBOSE: Tactic: 56 time 0.064256
[TensorRT] VERBOSE: Tactic: 57 time 0.054816
[TensorRT] VERBOSE: Tactic: 58 time 0.159104
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 2421293056, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 1.32451
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.054816
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 5898239
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088) -> Float(2048,14336,1,100352) ***************
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CaskConvolution)
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.055712
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.047456
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.047712
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.05616
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.047456
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.007488
[TensorRT] VERBOSE: Tactic: 0 time 0.008224
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.007488
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.007616
[TensorRT] VERBOSE: Tactic: 0 time 0.007616
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.007616
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704), Float(1,7,49,100352) -> Float(1,7,49,100352) ***************
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CaskConvolution)
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.154816
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.136224
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.131936
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.124256
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.131552
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.131264
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.155424
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.13072
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.140896
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.13152
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.131744
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.145888
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.139584
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.176352
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.17872
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.131744
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.131456
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.119904
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.119904
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.120832
[TensorRT] VERBOSE: Tactic: 1 time 0.100832
[TensorRT] VERBOSE: Tactic: 2 time 0.205248
[TensorRT] VERBOSE: Tactic: 56 time 0.1208
[TensorRT] VERBOSE: Tactic: 57 time 0.10016
[TensorRT] VERBOSE: Tactic: 58 time 0.206016
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.10016
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CudaConvolution Tactic: 57
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704), Float(2048,14336,1,100352) -> Float(2048,14336,1,100352) ***************
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CaskConvolution)
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.100512
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.084288
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.084896
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.100128
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.084288
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.007648
[TensorRT] VERBOSE: Tactic: 0 time 0.008352
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.007648
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.007488
[TensorRT] VERBOSE: Tactic: 0 time 0.007712
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.007488
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,100352) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.670592
[TensorRT] VERBOSE: Tactic: 655359 time 0.395872
[TensorRT] VERBOSE: Tactic: 786431 time 0.130752
[TensorRT] VERBOSE: Tactic: 851967 time 0.116128
[TensorRT] VERBOSE: Tactic: 1179647 time 0.062016
[TensorRT] VERBOSE: Tactic: 1310719 time 0.524
[TensorRT] VERBOSE: Tactic: 1376255 time 0.408128
[TensorRT] VERBOSE: Tactic: 1441791 time 0.067488
[TensorRT] VERBOSE: Tactic: 1507327 time 0.215776
[TensorRT] VERBOSE: Tactic: 1638399 time 0.101408
[TensorRT] VERBOSE: Tactic: 1835007 time 0.128192
[TensorRT] VERBOSE: Tactic: 1900543 time 0.407648
[TensorRT] VERBOSE: Tactic: 2097151 time 0.05328
[TensorRT] VERBOSE: Tactic: 2162687 time 0.419456
[TensorRT] VERBOSE: Tactic: 2293759 time 0.396576
[TensorRT] VERBOSE: Tactic: 2359295 time 0.223168
[TensorRT] VERBOSE: Tactic: 2686975 time 0.397408
[TensorRT] VERBOSE: Tactic: 3080191 time 0.20224
[TensorRT] VERBOSE: Tactic: 3342335 time 0.217376
[TensorRT] VERBOSE: Tactic: 3407871 time 0.201728
[TensorRT] VERBOSE: Tactic: 3538943 time 0.107296
[TensorRT] VERBOSE: Tactic: 3670015 time 0.796128
[TensorRT] VERBOSE: Tactic: 3932159 time 0.359136
[TensorRT] VERBOSE: Tactic: 3997695 time 0.07568
[TensorRT] VERBOSE: Tactic: 4063231 time 0.10944
[TensorRT] VERBOSE: Tactic: 4194303 time 0.132704
[TensorRT] VERBOSE: Tactic: 4259839 time 0.059616
[TensorRT] VERBOSE: Tactic: 4325375 time 0.13264
[TensorRT] VERBOSE: Tactic: 4521983 time 0.399104
[TensorRT] VERBOSE: Tactic: 4587519 time 0.0744
[TensorRT] VERBOSE: Tactic: 4653055 time 0.065728
[TensorRT] VERBOSE: Tactic: 4915199 time 0.071552
[TensorRT] VERBOSE: Tactic: 4980735 time 0.209632
[TensorRT] VERBOSE: Tactic: 5177343 time 0.063456
[TensorRT] VERBOSE: Tactic: 5242879 time 0.198976
[TensorRT] VERBOSE: Tactic: 5373951 time 0.065184
[TensorRT] VERBOSE: Tactic: 5439487 time 0.144608
[TensorRT] VERBOSE: Tactic: 5570559 time 0.21312
[TensorRT] VERBOSE: Tactic: 5636095 time 0.110752
[TensorRT] VERBOSE: Tactic: 5701631 time 0.383392
[TensorRT] VERBOSE: Tactic: 5767167 time 0.221536
[TensorRT] VERBOSE: Tactic: 5832703 time 0.200448
[TensorRT] VERBOSE: Tactic: 5898239 time 0.087968
[TensorRT] VERBOSE: Tactic: 6029311 time 0.379296
[TensorRT] VERBOSE: Tactic: 6225919 time 0.10336
[TensorRT] VERBOSE: Tactic: 6291455 time 0.062464
[TensorRT] VERBOSE: Tactic: 6422527 time 0.198272
[TensorRT] VERBOSE: Tactic: 6750207 time 0.079744
[TensorRT] VERBOSE: Tactic: 6815743 time 0.20032
[TensorRT] VERBOSE: Tactic: 6946815 time 0.15904
[TensorRT] VERBOSE: Tactic: 7012351 time 0.05344
[TensorRT] VERBOSE: Tactic: 7077887 time 0.10512
[TensorRT] VERBOSE: Tactic: 7143423 time 0.204704
[TensorRT] VERBOSE: Tactic: 7208959 time 0.200032
[TensorRT] VERBOSE: Tactic: 7340031 time 0.088032
[TensorRT] VERBOSE: Tactic: 7405567 time 0.103296
[TensorRT] VERBOSE: Tactic: 7536639 time 0.342816
[TensorRT] VERBOSE: Tactic: 7602175 time 0.156576
[TensorRT] VERBOSE: Tactic: 7733247 time 0.110944
[TensorRT] VERBOSE: Tactic: 7798783 time 0.130176
[TensorRT] VERBOSE: Tactic: 8191999 time 0.119808
[TensorRT] VERBOSE: Tactic: 8257535 time 0.073056
[TensorRT] VERBOSE: Tactic: 8323071 time 0.1416
[TensorRT] VERBOSE: Tactic: 8650751 time 0.157088
[TensorRT] VERBOSE: Tactic: 8716287 time 0.105312
[TensorRT] VERBOSE: Tactic: 9109503 time 0.053792
[TensorRT] VERBOSE: Tactic: 9568255 time 0.071776
[TensorRT] VERBOSE: Tactic: 9895935 time 0.13248
[TensorRT] VERBOSE: Tactic: 10223615 time 0.397184
[TensorRT] VERBOSE: Tactic: 10354687 time 0.06592
[TensorRT] VERBOSE: Tactic: 10551295 time 0.21968
[TensorRT] VERBOSE: Tactic: 10747903 time 0.10816
[TensorRT] VERBOSE: Tactic: 10944511 time 0.210336
[TensorRT] VERBOSE: Fastest Tactic: 2097151 Time: 0.05328
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CaskConvolution)
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.234624
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.225088
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.221216
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.170784
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.226944
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.212832
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.275232
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.178944
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.231488
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.229344
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.186816
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.249408
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.199296
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.2864
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.279552
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.21536
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.2248
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.17056
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.17056
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.146816
[TensorRT] VERBOSE: Tactic: 1 time 0.114304
[TensorRT] VERBOSE: Tactic: 2 time 0.231488
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 2424832000, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 1.54861
[TensorRT] VERBOSE: Tactic: 56 time 0.146496
[TensorRT] VERBOSE: Tactic: 57 time 0.114912
[TensorRT] VERBOSE: Tactic: 58 time 0.231616
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 2424832000, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 1.4951
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.114304
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 2097151
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(2048,14336,1,100352) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CaskConvolution)
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.10928
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.05888
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.059936
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.112096
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.05888
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 524287 time 0.335264
[TensorRT] VERBOSE: Tactic: 720895 time 0.204096
[TensorRT] VERBOSE: Tactic: 983039 time 0.106784
[TensorRT] VERBOSE: Tactic: 1048575 time 0.20896
[TensorRT] VERBOSE: Tactic: 1703935 time 0.112992
[TensorRT] VERBOSE: Tactic: 1769471 time 0.088032
[TensorRT] VERBOSE: Tactic: 1966079 time 0.400992
[TensorRT] VERBOSE: Tactic: 2031615 time 0.36048
[TensorRT] VERBOSE: Tactic: 2228223 time 0.376832
[TensorRT] VERBOSE: Tactic: 2424831 time 0.140064
[TensorRT] VERBOSE: Tactic: 2621439 time 0.09248
[TensorRT] VERBOSE: Tactic: 2752511 time 0.223616
[TensorRT] VERBOSE: Tactic: 2818047 time 0.475712
[TensorRT] VERBOSE: Tactic: 2883583 time 0.567136
[TensorRT] VERBOSE: Tactic: 3014655 time 0.12752
[TensorRT] VERBOSE: Tactic: 3145727 time 0.124576
[TensorRT] VERBOSE: Tactic: 3473407 time 0.295712
[TensorRT] VERBOSE: Tactic: 3604479 time 0.119648
[TensorRT] VERBOSE: Tactic: 3735551 time 0.22784
[TensorRT] VERBOSE: Tactic: 4390911 time 0.446688
[TensorRT] VERBOSE: Tactic: 5046271 time 0.170624
[TensorRT] VERBOSE: Tactic: 5963775 time 0.401824
[TensorRT] VERBOSE: Tactic: 6160383 time 0.283584
[TensorRT] VERBOSE: Tactic: 6488063 time 0.206848
[TensorRT] VERBOSE: Tactic: 6881279 time 0.33408
[TensorRT] VERBOSE: Tactic: 7274495 time 0.071488
[TensorRT] VERBOSE: Tactic: 7864319 time 0.096128
[TensorRT] VERBOSE: Tactic: 7995391 time 0.20656
[TensorRT] VERBOSE: Tactic: 8585215 time 0.359968
[TensorRT] VERBOSE: Tactic: 8847359 time 0.072384
[TensorRT] VERBOSE: Tactic: 8978431 time 0.401728
[TensorRT] VERBOSE: Tactic: 9043967 time 0.107808
[TensorRT] VERBOSE: Tactic: 9175039 time 0.119488
[TensorRT] VERBOSE: Tactic: 9502719 time 0.437408
[TensorRT] VERBOSE: Tactic: 9830399 time 0.186208
[TensorRT] VERBOSE: Tactic: 9961471 time 0.101056
[TensorRT] VERBOSE: Tactic: 10027007 time 0.175232
[TensorRT] VERBOSE: Tactic: 10092543 time 0.444896
[TensorRT] VERBOSE: Tactic: 10289151 time 0.40112
[TensorRT] VERBOSE: Tactic: 10485759 time 0.094272
[TensorRT] VERBOSE: Tactic: 10682367 time 0.09184
[TensorRT] VERBOSE: Tactic: 10813439 time 0.110496
[TensorRT] VERBOSE: Fastest Tactic: 7274495 Time: 0.071488
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CaskConvolution)
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.61104
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 1754984623894446479 time 0.605376
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: 3611739942397549984 time 0.572576
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
[TensorRT] VERBOSE: Tactic: 3827454225649558724 time 0.079296
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: 4337000649858996379 time 0.530144
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.554688
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.406368
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.555136
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
[TensorRT] VERBOSE: Tactic: 5921334924264294896 time 0.0872
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.486016
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.534048
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Tactic: 7852627285308570038 time 0.07968
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -9137461792520977713 time 0.558048
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Tactic: -8776506421218919509 time 0.071936
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.569728
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_large_nn_v0
[TensorRT] VERBOSE: Tactic: -8133971918129952780 time 0.737952
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_large_nn_v1
[TensorRT] VERBOSE: Tactic: -6092040395344634144 time 0.685152
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.59584
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.47808
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Tactic: -2318106587342035239 time 0.076416
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
[TensorRT] VERBOSE: Tactic: -1343271414618805657 time 0.073792
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.736544
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.680224
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.544768
[TensorRT] VERBOSE: Fastest Tactic: -8776506421218919509 Time: 0.071936
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.364832
[TensorRT] VERBOSE: Tactic: 1 time 0.489056
[TensorRT] VERBOSE: Tactic: 2 time 0.369696
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 614596608, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 1145307136, available: 268435456
[TensorRT] VERBOSE: Tactic: 6 time 0.160192
[TensorRT] VERBOSE: Tactic: 56 time 0.36464
[TensorRT] VERBOSE: Tactic: 57 time 0.48848
[TensorRT] VERBOSE: Tactic: 58 time 0.369888
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 614596608, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 1145307136, available: 268435456
[TensorRT] VERBOSE: Tactic: 62 time 0.16112
[TensorRT] VERBOSE: Fastest Tactic: 6 Time: 0.160192
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 7274495
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CaskConvolution)
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.137472
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.275648
[TensorRT] VERBOSE: Fastest Tactic: -9153228964338181824 Time: 0.137472
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -9153228964338181824
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088), Float(1,7,49,100352) -> Float(1,7,49,100352) ***************
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CaskConvolution)
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.090688
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.078912
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.073664
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.071456
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.07376
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.071872
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.09168
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.075104
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.080992
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.074368
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.07696
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.083104
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.08272
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.09824
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.099264
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.072672
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.07312
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.070272
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.070272
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.075744
[TensorRT] VERBOSE: Tactic: 1 time 0.0656
[TensorRT] VERBOSE: Tactic: 2 time 0.174816
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 2421293056, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 1.32096
[TensorRT] VERBOSE: Tactic: 56 time 0.07552
[TensorRT] VERBOSE: Tactic: 57 time 0.06576
[TensorRT] VERBOSE: Tactic: 58 time 0.175392
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 2421293056, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 1.3289
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.0656
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CudaConvolution Tactic: 1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088), Float(2048,14336,1,100352) -> Float(2048,14336,1,100352) ***************
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CaskConvolution)
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.060992
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.053408
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.053792
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.06096
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.053408
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,100352) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(2048,14336,1,100352) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088), Float(1,7,49,100352) -> Float(1,7,49,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088), Float(2048,14336,1,100352) -> Float(2048,14336,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,100352) -> Float(1,1,1,2048) ***************
[TensorRT] VERBOSE: --------------- Timing Runner: GlobalAveragePool_119 (Pooling)
[TensorRT] VERBOSE: Tactic: -1 time 0.008352
[TensorRT] VERBOSE: Fastest Tactic: -1 Time: 0.008352
[TensorRT] VERBOSE: --------------- Timing Runner: GlobalAveragePool_119 (TiledPooling)
[TensorRT] VERBOSE: Tactic: 8192257 time 0.009088
[TensorRT] VERBOSE: Tactic: 8257793 time 0.008224
[TensorRT] VERBOSE: Tactic: 8323329 time 0.00816
[TensorRT] VERBOSE: Tactic: 8388865 time 0.008128
[TensorRT] VERBOSE: Tactic: 8454401 time 0.00784
[TensorRT] VERBOSE: Tactic: 8519937 time 0.008
[TensorRT] VERBOSE: Tactic: 8585473 time 0.00816
[TensorRT] VERBOSE: Tactic: 8651009 time 0.008
[TensorRT] VERBOSE: Fastest Tactic: 8454401 Time: 0.00784
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: TiledPooling Tactic: 8454401
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.005792
[TensorRT] VERBOSE: Tactic: 0 time 0.004832
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.004832
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.005888
[TensorRT] VERBOSE: Tactic: 0 time 0.004864
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.004864
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.00576
[TensorRT] VERBOSE: Tactic: 0 time 0.004832
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.004832
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,1,1,2048) -> Float(1,1,1,1000) ***************
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CaskConvolution)
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1062367460111450758 time 0.252576
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 1698681053543049347 time 0.237632
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 4501471010995462441 time 0.24944
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 5137655947464784826 time 0.179136
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 5288347012147084929 time 0.251776
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 5326823351883942011 time 0.232128
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: 5500448035057547314 time 0.245152
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 6645123197870846056 time 0.197312
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: 7144526460361122478 time 0.244384
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -8262349710178828730 time 0.252
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -6576203419454146580 time 0.206272
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -4787320710726427159 time 0.237568
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3456450830548107839 time 0.214912
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Tactic: -1218658103698133241 time 0.251744
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_small_nn_v0
[TensorRT] VERBOSE: Tactic: -836875257600482091 time 0.250976
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -410470605513481746 time 0.235136
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Tactic: -377491875521947884 time 0.251616
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: -37215280111360163 time 0.176384
[TensorRT] VERBOSE: Fastest Tactic: -37215280111360163 Time: 0.176384
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.16304
[TensorRT] VERBOSE: Tactic: 1 time 0.119584
[TensorRT] VERBOSE: Tactic: 2 time 0.217472
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 4731502592, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 278942720, available: 268435456
[TensorRT] VERBOSE: Tactic: 56 time 0.16272
[TensorRT] VERBOSE: Tactic: 57 time 0.119424
[TensorRT] VERBOSE: Tactic: 58 time 0.216896
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 4731502592, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 278942720, available: 268435456
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.119424
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CublasConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.032672
[TensorRT] VERBOSE: Tactic: 1 time 0.029664
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.029664
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CublasConvolution Tactic: 1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(2048,2048,1,2048) -> Float(1000,1000,1,1000) ***************
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CaskConvolution)
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 3886731678879822788 time 0.121888
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 6629944304117643200 time 0.105856
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9153228964338181824 time 0.107104
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7394439838318485025 time 0.12464
[TensorRT] VERBOSE: Fastest Tactic: 6629944304117643200 Time: 0.105856
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 6629944304117643200
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.00576
[TensorRT] VERBOSE: Tactic: 0 time 0.004832
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.004832
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,1,1,1000) -> Float(1,1000) ***************
[TensorRT] VERBOSE: --------------- Timing Runner: (Unnamed Layer* 123) [Shuffle] (Shuffle)
[TensorRT] VERBOSE: Tactic: 0 time 0.00416
[TensorRT] VERBOSE: Tactic: 1 time 0.008256
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.00416
[TensorRT] VERBOSE: Adding reformat layer: Conv_22 + Add_23 + Relu_24 output to be reformatted 0 (356) from Float(256,14336,1,802816) to Float(1,56,3136,802816)
[TensorRT] VERBOSE: Adding reformat layer: Conv_59 + Add_60 + Relu_61 output to be reformatted 0 (410) from Float(1,14,196,200704) to Float(1024,14336,1,200704)
[TensorRT] VERBOSE: Adding reformat layer: Conv_94 + Add_95 + Relu_96 output to be reformatted 0 (460) from Float(1024,14336,1,200704) to Float(1,14,196,200704)
[TensorRT] VERBOSE: Adding reformat layer: Conv_102 + Add_103 + Relu_104 output to be reformatted 0 (472) from Float(1,7,49,100352) to Float(2048,14336,1,100352)
[TensorRT] VERBOSE: Formats and tactics selection completed in 8.60274 seconds.
[TensorRT] VERBOSE: After reformat layers: 61 layers
[TensorRT] VERBOSE: Block size 268435456
[TensorRT] VERBOSE: Block size 3211264
[TensorRT] VERBOSE: Block size 3211264
[TensorRT] VERBOSE: Block size 3211264
[TensorRT] VERBOSE: Block size 802816
[TensorRT] VERBOSE: Total Activation Memory: 278872064
[TensorRT] INFO: Detected 1 inputs and 1 output network tensors.
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_medium_nn_v0
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_13 + Relu_14 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_15 + Add_16 + Relu_17 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_18 + Relu_19 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_20 + Relu_21 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_22 + Add_23 + Relu_24 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v0
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_40 + Relu_41 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_42 + Relu_43 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_44 + Add_45 + Relu_46 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_47 + Relu_48 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_49 + Relu_50 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_51 + Add_52 + Relu_53 (scudnn) Set Tactic Name: maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_71 + Relu_72 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_73 + Add_74 + Relu_75 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_78 + Relu_79 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_80 + Add_81 + Relu_82 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_85 + Relu_86 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_87 + Add_88 + Relu_89 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_92 + Relu_93 (scudnn_winograd) Set Tactic Name: maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
[TensorRT] VERBOSE: Conv_94 + Add_95 + Relu_96 (scudnn) Set Tactic Name: maxwell_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Layer: Conv_0 + Relu_1 Weights: 0 HostPersistent: 2176 DevicePersistent: 113664
[TensorRT] VERBOSE: Layer: MaxPool_2 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_3 + Relu_4 Weights: 0 HostPersistent: 3200 DevicePersistent: 35840
[TensorRT] VERBOSE: Layer: Conv_5 + Relu_6 Weights: 0 HostPersistent: 512 DevicePersistent: 410112
[TensorRT] VERBOSE: Layer: Conv_7 Weights: 0 HostPersistent: 2176 DevicePersistent: 85504
[TensorRT] VERBOSE: Layer: Conv_8 + Add_9 + Relu_10 Weights: 0 HostPersistent: 3200 DevicePersistent: 85504
[TensorRT] VERBOSE: Layer: Conv_11 + Relu_12 Weights: 0 HostPersistent: 3200 DevicePersistent: 84992
[TensorRT] VERBOSE: Layer: Conv_13 + Relu_14 Weights: 0 HostPersistent: 512 DevicePersistent: 410112
[TensorRT] VERBOSE: Layer: Conv_15 + Add_16 + Relu_17 Weights: 0 HostPersistent: 3200 DevicePersistent: 85504
[TensorRT] VERBOSE: Layer: Conv_18 + Relu_19 Weights: 0 HostPersistent: 3200 DevicePersistent: 84992
[TensorRT] VERBOSE: Layer: Conv_20 + Relu_21 Weights: 0 HostPersistent: 512 DevicePersistent: 410112
[TensorRT] VERBOSE: Layer: Conv_22 + Add_23 + Relu_24 Weights: 0 HostPersistent: 3200 DevicePersistent: 85504
[TensorRT] VERBOSE: Layer: Conv_22 + Add_23 + Relu_24 output reformatter 0 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_25 + Relu_26 Weights: 0 HostPersistent: 1664 DevicePersistent: 150528
[TensorRT] VERBOSE: Layer: Conv_27 + Relu_28 Weights: 0 HostPersistent: 1664 DevicePersistent: 595456
[TensorRT] VERBOSE: Layer: Conv_29 Weights: 0 HostPersistent: 3200 DevicePersistent: 269312
[TensorRT] VERBOSE: Layer: Conv_30 + Add_31 + Relu_32 Weights: 0 HostPersistent: 3200 DevicePersistent: 531456
[TensorRT] VERBOSE: Layer: Conv_33 + Relu_34 Weights: 0 HostPersistent: 3200 DevicePersistent: 267776
[TensorRT] VERBOSE: Layer: Conv_35 + Relu_36 Weights: 0 HostPersistent: 1664 DevicePersistent: 595456
[TensorRT] VERBOSE: Layer: Conv_37 + Add_38 + Relu_39 Weights: 0 HostPersistent: 1664 DevicePersistent: 269312
[TensorRT] VERBOSE: Layer: Conv_40 + Relu_41 Weights: 0 HostPersistent: 3200 DevicePersistent: 267776
[TensorRT] VERBOSE: Layer: Conv_42 + Relu_43 Weights: 0 HostPersistent: 1664 DevicePersistent: 595456
[TensorRT] VERBOSE: Layer: Conv_44 + Add_45 + Relu_46 Weights: 0 HostPersistent: 1664 DevicePersistent: 269312
[TensorRT] VERBOSE: Layer: Conv_47 + Relu_48 Weights: 0 HostPersistent: 3200 DevicePersistent: 267776
[TensorRT] VERBOSE: Layer: Conv_49 + Relu_50 Weights: 0 HostPersistent: 1664 DevicePersistent: 595456
[TensorRT] VERBOSE: Layer: Conv_51 + Add_52 + Relu_53 Weights: 0 HostPersistent: 1664 DevicePersistent: 269312
[TensorRT] VERBOSE: Layer: Conv_54 + Relu_55 Weights: 0 HostPersistent: 1664 DevicePersistent: 530432
[TensorRT] VERBOSE: Layer: Conv_56 + Relu_57 Weights: 0 HostPersistent: 1664 DevicePersistent: 2361856
[TensorRT] VERBOSE: Layer: Conv_58 Weights: 0 HostPersistent: 3200 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_59 + Add_60 + Relu_61 Weights: 0 HostPersistent: 3200 DevicePersistent: 2102784
[TensorRT] VERBOSE: Layer: Conv_59 + Add_60 + Relu_61 output reformatter 0 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_62 + Relu_63 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_64 + Relu_65 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_66 + Add_67 + Relu_68 Weights: 0 HostPersistent: 3200 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_69 + Relu_70 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_71 + Relu_72 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_73 + Add_74 + Relu_75 Weights: 0 HostPersistent: 3200 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_76 + Relu_77 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_78 + Relu_79 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_80 + Add_81 + Relu_82 Weights: 0 HostPersistent: 3200 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_83 + Relu_84 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_85 + Relu_86 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_87 + Add_88 + Relu_89 Weights: 0 HostPersistent: 3200 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_90 + Relu_91 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_92 + Relu_93 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_94 + Add_95 + Relu_96 Weights: 0 HostPersistent: 3200 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_94 + Add_95 + Relu_96 output reformatter 0 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_97 + Relu_98 Weights: 0 HostPersistent: 3200 DevicePersistent: 2100736
[TensorRT] VERBOSE: Layer: Conv_99 + Relu_100 Weights: 0 HostPersistent: 1664 DevicePersistent: 9439744
[TensorRT] VERBOSE: Layer: Conv_101 Weights: 0 HostPersistent: 3200 DevicePersistent: 4203008
[TensorRT] VERBOSE: Layer: Conv_102 + Add_103 + Relu_104 Weights: 0 HostPersistent: 3200 DevicePersistent: 8397312
[TensorRT] VERBOSE: Layer: Conv_102 + Add_103 + Relu_104 output reformatter 0 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_105 + Relu_106 Weights: 4194304 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_107 + Relu_108 Weights: 9437184 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_109 + Add_110 + Relu_111 Weights: 4194304 HostPersistent: 8 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_112 + Relu_113 Weights: 4194304 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_114 + Relu_115 Weights: 9437184 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_116 + Add_117 + Relu_118 Weights: 4194304 HostPersistent: 8 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: GlobalAveragePool_119 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Gemm_121 Weights: 8192000 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Total Host Persistent Memory: 93968
[TensorRT] VERBOSE: Total Device Persistent Memory: 75070464
[TensorRT] VERBOSE: Total Weight Memory: 49086464
[TensorRT] VERBOSE: Engine generation completed in 9.24798 seconds.
[TensorRT] VERBOSE: Builder timing cache: created 94 entries, 189 hit(s)
[TensorRT] VERBOSE: Engine Layer Information:
[TensorRT] VERBOSE: Layer(scudnn): Conv_0 + Relu_1, Tactic: -1218658103698133241, input[Float(3,224,224)] -> 323[Float(64,112,112)]
[TensorRT] VERBOSE: Layer(PoolingTiled): MaxPool_2, Tactic: 983297, 323[Float(64,112,112)] -> 324[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_3 + Relu_4, Tactic: -37215280111360163, 324[Float(64,56,56)] -> 327[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_5 + Relu_6, Tactic: -8776506421218919509, 327[Float(64,56,56)] -> 330[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_7, Tactic: 4501471010995462441, 330[Float(64,56,56)] -> 505[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_8 + Add_9 + Relu_10, Tactic: -377491875521947884, 324[Float(64,56,56)], 505[Float(256,56,56)] -> 336[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_11 + Relu_12, Tactic: -37215280111360163, 336[Float(256,56,56)] -> 339[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_13 + Relu_14, Tactic: -8776506421218919509, 339[Float(64,56,56)] -> 342[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_15 + Add_16 + Relu_17, Tactic: -377491875521947884, 342[Float(64,56,56)], 336[Float(256,56,56)] -> 346[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_18 + Relu_19, Tactic: -37215280111360163, 346[Float(256,56,56)] -> 349[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_20 + Relu_21, Tactic: -8776506421218919509, 349[Float(64,56,56)] -> 352[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_22 + Add_23 + Relu_24, Tactic: -377491875521947884, 352[Float(64,56,56)], 346[Float(256,56,56)] -> Conv_22 + Add_23 + Relu_24 output to be reformatted 0[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(Reformat): Conv_22 + Add_23 + Relu_24 output reformatter 0, Tactic: 1002, Conv_22 + Add_23 + Relu_24 output to be reformatted 0[Float(256,56,56)] -> 356[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_25 + Relu_26, Tactic: -7394439838318485025, 356[Float(256,56,56)] -> 359[Float(128,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_27 + Relu_28, Tactic: -9153228964338181824, 359[Float(128,56,56)] -> 362[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_29, Tactic: 3886731678879822788, 362[Float(128,28,28)] -> 535[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_30 + Add_31 + Relu_32, Tactic: 3886731678879822788, 356[Float(256,56,56)], 535[Float(512,28,28)] -> 368[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_33 + Relu_34, Tactic: 6629944304117643200, 368[Float(512,28,28)] -> 371[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_35 + Relu_36, Tactic: -9153228964338181824, 371[Float(128,28,28)] -> 374[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_37 + Add_38 + Relu_39, Tactic: -7394439838318485025, 374[Float(128,28,28)], 368[Float(512,28,28)] -> 378[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_40 + Relu_41, Tactic: 6629944304117643200, 378[Float(512,28,28)] -> 381[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_42 + Relu_43, Tactic: -9153228964338181824, 381[Float(128,28,28)] -> 384[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_44 + Add_45 + Relu_46, Tactic: -7394439838318485025, 384[Float(128,28,28)], 378[Float(512,28,28)] -> 388[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_47 + Relu_48, Tactic: 6629944304117643200, 388[Float(512,28,28)] -> 391[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_49 + Relu_50, Tactic: -9153228964338181824, 391[Float(128,28,28)] -> 394[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_51 + Add_52 + Relu_53, Tactic: -7394439838318485025, 394[Float(128,28,28)], 388[Float(512,28,28)] -> 398[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_54 + Relu_55, Tactic: -9153228964338181824, 398[Float(512,28,28)] -> 401[Float(256,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_56 + Relu_57, Tactic: -9153228964338181824, 401[Float(256,28,28)] -> 404[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_58, Tactic: 6629944304117643200, 404[Float(256,14,14)] -> 574[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_59 + Add_60 + Relu_61, Tactic: 6629944304117643200, 398[Float(512,28,28)], 574[Float(1024,14,14)] -> Conv_59 + Add_60 + Relu_61 output to be reformatted 0[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(Reformat): Conv_59 + Add_60 + Relu_61 output reformatter 0, Tactic: 1002, Conv_59 + Add_60 + Relu_61 output to be reformatted 0[Float(1024,14,14)] -> 410[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_62 + Relu_63, Tactic: 6291455, 410[Float(1024,14,14)] -> 413[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_64 + Relu_65, Tactic: -8776506421218919509, 413[Float(256,14,14)] -> 416[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_66 + Add_67 + Relu_68, Tactic: 5326823351883942011, 416[Float(256,14,14)], 410[Float(1024,14,14)] -> 420[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_69 + Relu_70, Tactic: 6291455, 420[Float(1024,14,14)] -> 423[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_71 + Relu_72, Tactic: -8776506421218919509, 423[Float(256,14,14)] -> 426[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_73 + Add_74 + Relu_75, Tactic: 5326823351883942011, 426[Float(256,14,14)], 420[Float(1024,14,14)] -> 430[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_76 + Relu_77, Tactic: 6291455, 430[Float(1024,14,14)] -> 433[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_78 + Relu_79, Tactic: -8776506421218919509, 433[Float(256,14,14)] -> 436[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_80 + Add_81 + Relu_82, Tactic: 5326823351883942011, 436[Float(256,14,14)], 430[Float(1024,14,14)] -> 440[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_83 + Relu_84, Tactic: 6291455, 440[Float(1024,14,14)] -> 443[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_85 + Relu_86, Tactic: -8776506421218919509, 443[Float(256,14,14)] -> 446[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_87 + Add_88 + Relu_89, Tactic: 5326823351883942011, 446[Float(256,14,14)], 440[Float(1024,14,14)] -> 450[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_90 + Relu_91, Tactic: 6291455, 450[Float(1024,14,14)] -> 453[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_92 + Relu_93, Tactic: -8776506421218919509, 453[Float(256,14,14)] -> 456[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_94 + Add_95 + Relu_96, Tactic: 5326823351883942011, 456[Float(256,14,14)], 450[Float(1024,14,14)] -> Conv_94 + Add_95 + Relu_96 output to be reformatted 0[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(Reformat): Conv_94 + Add_95 + Relu_96 output reformatter 0, Tactic: 1002, Conv_94 + Add_95 + Relu_96 output to be reformatted 0[Float(1024,14,14)] -> 460[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_97 + Relu_98, Tactic: 6629944304117643200, 460[Float(1024,14,14)] -> 463[Float(512,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_99 + Relu_100, Tactic: -9153228964338181824, 463[Float(512,14,14)] -> 466[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_101, Tactic: 6629944304117643200, 466[Float(512,7,7)] -> 631[Float(2048,7,7)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_102 + Add_103 + Relu_104, Tactic: 6629944304117643200, 460[Float(1024,14,14)], 631[Float(2048,7,7)] -> Conv_102 + Add_103 + Relu_104 output to be reformatted 0[Float(2048,7,7)]
[TensorRT] VERBOSE: Layer(Reformat): Conv_102 + Add_103 + Relu_104 output reformatter 0, Tactic: 1002, Conv_102 + Add_103 + Relu_104 output to be reformatted 0[Float(2048,7,7)] -> 472[Float(2048,7,7)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_105 + Relu_106, Tactic: 2097151, 472[Float(2048,7,7)] -> 475[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_107 + Relu_108, Tactic: 7274495, 475[Float(512,7,7)] -> 478[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(Convolution): Conv_109 + Add_110 + Relu_111, Tactic: 1, 478[Float(512,7,7)], 472[Float(2048,7,7)] -> 482[Float(2048,7,7)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_112 + Relu_113, Tactic: 2097151, 482[Float(2048,7,7)] -> 485[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_114 + Relu_115, Tactic: 7274495, 485[Float(512,7,7)] -> 488[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(Convolution): Conv_116 + Add_117 + Relu_118, Tactic: 1, 488[Float(512,7,7)], 482[Float(2048,7,7)] -> 492[Float(2048,7,7)]
[TensorRT] VERBOSE: Layer(PoolingTiled): GlobalAveragePool_119, Tactic: 8454401, 492[Float(2048,7,7)] -> 493[Float(2048,1,1)]
[TensorRT] VERBOSE: Layer(CublasConvolution): Gemm_121, Tactic: 1, 493[Float(2048,1,1)] -> (Unnamed Layer* 122) [Fully Connected]_output[Float(1000,1,1)]
