Info: Starting: Create testbench Platform Designer system
Info: C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/reloj_soc.ipx
Info: qsys-generate C:\Users\USER\Documents\TEC\2025\Quartus\Reloj\reloj_soc.qsys --testbench=STANDARD --output-directory=C:\Users\USER\Documents\TEC\2025\Quartus\Reloj --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Reloj/reloj_soc.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding NIOSII [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOSII
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding REG_BUTTON [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_BUTTON
Progress: Adding REG_LEDS [altera_avalon_pio 18.0]
Progress: Parameterizing module REG_LEDS
Progress: Adding TIMER [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj_soc.REG_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: reloj_soc.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\USER\Documents\TEC\2025\Quartus\Reloj\reloj_soc\testbench\reloj_soc.ipx
Progress: Loading Reloj/reloj_soc.qsys
Info: C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/* matched 7 files in 0.00 seconds
Info: C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/*/* matched 12 files in 0.00 seconds
Info: C:\Users\USER\Documents\TEC\2025\Quartus\Reloj\reloj_soc\testbench\reloj_soc.ipx described 0 plugins, 3 paths, in 0.01 seconds
Info: C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/* matched 4 files in 0.02 seconds
Info: C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/USER/.altera.quartus/ip/18.0/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.0\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.0\ip\altera\altera_components.ipx described 2031 plugins, 0 paths, in 0.06 seconds
Info: C:/intelfpga_lite/18.0/ip/**/* matched 138 files in 0.06 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.0\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/**/* matched 8 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.0\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.0\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.0/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.09 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.09 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: reloj_soc
Info: TB_Gen: System design is: reloj_soc
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property buttons EXPORT_OF
Info: get_instance_property REG_BUTTON CLASS_NAME
Info: get_instance_assignment REG_BUTTON testbench.partner.map.external_connection
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in
Info: get_interface_property leds EXPORT_OF
Info: get_instance_property REG_LEDS CLASS_NAME
Info: get_instance_assignment REG_LEDS testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : reloj_soc_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : reloj_soc_tb with all standard BFMs
Info: create_system reloj_soc_tb
Info: add_instance reloj_soc_inst reloj_soc 
Info: set_use_testbench_naming_pattern true reloj_soc
Info: get_instance_interfaces reloj_soc_inst
Info: get_instance_interface_property reloj_soc_inst buttons CLASS_NAME
Info: get_instance_interface_property reloj_soc_inst clk CLASS_NAME
Info: get_instance_interface_property reloj_soc_inst leds CLASS_NAME
Info: get_instance_interface_property reloj_soc_inst reset CLASS_NAME
Info: get_instance_interface_property reloj_soc_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property reloj_soc_inst clk CLASS_NAME
Info: add_instance reloj_soc_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property reloj_soc_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value reloj_soc_inst clk clockRate
Info: set_instance_parameter_value reloj_soc_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value reloj_soc_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property reloj_soc_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property reloj_soc_inst clk CLASS_NAME
Info: get_instance_interfaces reloj_soc_inst_clk_bfm
Info: get_instance_interface_property reloj_soc_inst_clk_bfm clk CLASS_NAME
Info: add_connection reloj_soc_inst_clk_bfm.clk reloj_soc_inst.clk
Info: get_instance_interface_property reloj_soc_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property reloj_soc_inst reset CLASS_NAME
Info: add_instance reloj_soc_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property reloj_soc_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports reloj_soc_inst reset
Info: get_instance_interface_port_property reloj_soc_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property reloj_soc_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value reloj_soc_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value reloj_soc_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property reloj_soc_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces reloj_soc_inst_reset_bfm
Info: get_instance_interface_property reloj_soc_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property reloj_soc_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property reloj_soc_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value reloj_soc_inst reset associatedClock
Info: get_instance_interfaces reloj_soc_inst_clk_bfm
Info: get_instance_interface_property reloj_soc_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: reloj_soc_inst_reset_bfm is not associated to any clock; connecting reloj_soc_inst_reset_bfm to 'reloj_soc_inst_clk_bfm.clk'
Warning: TB_Gen: reloj_soc_inst_reset_bfm is not associated to any clock; connecting reloj_soc_inst_reset_bfm to 'reloj_soc_inst_clk_bfm.clk'
Info: add_connection reloj_soc_inst_clk_bfm.clk reloj_soc_inst_reset_bfm.clk
Info: get_instance_interface_property reloj_soc_inst reset CLASS_NAME
Info: get_instance_interfaces reloj_soc_inst_reset_bfm
Info: get_instance_interface_property reloj_soc_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property reloj_soc_inst_reset_bfm reset CLASS_NAME
Info: add_connection reloj_soc_inst_reset_bfm.reset reloj_soc_inst.reset
Info: get_instance_interface_property reloj_soc_inst buttons CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: buttons
Info: TB_Gen: conduit_end found: buttons
Info: get_instance_interface_property reloj_soc_inst buttons CLASS_NAME
Info: add_instance reloj_soc_inst_buttons_bfm altera_conduit_bfm 
Info: get_instance_property reloj_soc_inst_buttons_bfm CLASS_NAME
Info: get_instance_interface_parameter_value reloj_soc_inst buttons associatedClock
Info: get_instance_interface_parameter_value reloj_soc_inst buttons associatedReset
Info: get_instance_interface_ports reloj_soc_inst buttons
Info: get_instance_interface_port_property reloj_soc_inst buttons buttons_export ROLE
Info: get_instance_interface_port_property reloj_soc_inst buttons buttons_export WIDTH
Info: get_instance_interface_port_property reloj_soc_inst buttons buttons_export DIRECTION
Info: set_instance_parameter_value reloj_soc_inst_buttons_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value reloj_soc_inst_buttons_bfm ENABLE_RESET 0
Info: set_instance_parameter_value reloj_soc_inst_buttons_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value reloj_soc_inst_buttons_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value reloj_soc_inst_buttons_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property reloj_soc_inst_buttons_bfm CLASS_NAME
Info: get_instance_interface_property reloj_soc_inst buttons CLASS_NAME
Info: get_instance_interfaces reloj_soc_inst_buttons_bfm
Info: get_instance_interface_property reloj_soc_inst_buttons_bfm conduit CLASS_NAME
Info: add_connection reloj_soc_inst_buttons_bfm.conduit reloj_soc_inst.buttons
Info: get_instance_interface_property reloj_soc_inst leds CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: leds
Info: TB_Gen: conduit_end found: leds
Info: get_instance_interface_property reloj_soc_inst leds CLASS_NAME
Info: add_instance reloj_soc_inst_leds_bfm altera_conduit_bfm 
Info: get_instance_property reloj_soc_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_parameter_value reloj_soc_inst leds associatedClock
Info: get_instance_interface_parameter_value reloj_soc_inst leds associatedReset
Info: get_instance_interface_ports reloj_soc_inst leds
Info: get_instance_interface_port_property reloj_soc_inst leds leds_export ROLE
Info: get_instance_interface_port_property reloj_soc_inst leds leds_export WIDTH
Info: get_instance_interface_port_property reloj_soc_inst leds leds_export DIRECTION
Info: set_instance_parameter_value reloj_soc_inst_leds_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value reloj_soc_inst_leds_bfm ENABLE_RESET 0
Info: set_instance_parameter_value reloj_soc_inst_leds_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value reloj_soc_inst_leds_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value reloj_soc_inst_leds_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property reloj_soc_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_property reloj_soc_inst leds CLASS_NAME
Info: get_instance_interfaces reloj_soc_inst_leds_bfm
Info: get_instance_interface_property reloj_soc_inst_leds_bfm conduit CLASS_NAME
Info: add_connection reloj_soc_inst_leds_bfm.conduit reloj_soc_inst.leds
Info: send_message Info TB_Gen: Saving testbench system: reloj_soc_tb.qsys
Info: TB_Gen: Saving testbench system: reloj_soc_tb.qsys
Info: save_system reloj_soc_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/reloj_soc_tb.qsys
Info: Done
Info: qsys-generate C:\Users\USER\Documents\TEC\2025\Quartus\Reloj\reloj_soc.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\USER\Documents\TEC\2025\Quartus\Reloj\reloj_soc\testbench\reloj_soc_tb\simulation --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading testbench/reloj_soc_tb.qsys
Progress: Reading input file
Progress: Adding reloj_soc_inst [reloj_soc 1.0]
Progress: Parameterizing module reloj_soc_inst
Progress: Adding reloj_soc_inst_buttons_bfm [altera_conduit_bfm 18.0]
Progress: Parameterizing module reloj_soc_inst_buttons_bfm
Progress: Adding reloj_soc_inst_clk_bfm [altera_avalon_clock_source 18.0]
Progress: Parameterizing module reloj_soc_inst_clk_bfm
Progress: Adding reloj_soc_inst_leds_bfm [altera_conduit_bfm 18.0]
Progress: Parameterizing module reloj_soc_inst_leds_bfm
Progress: Adding reloj_soc_inst_reset_bfm [altera_avalon_reset_source 18.0]
Progress: Parameterizing module reloj_soc_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj_soc_tb.reloj_soc_inst.REG_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: reloj_soc_tb.reloj_soc_inst.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: reloj_soc_tb.reloj_soc_inst_clk_bfm: Elaborate: altera_clock_source
Info: reloj_soc_tb.reloj_soc_inst_clk_bfm:            $Revision: #2 $
Info: reloj_soc_tb.reloj_soc_inst_clk_bfm:            $Date: 2018/03/09 $
Info: reloj_soc_tb.reloj_soc_inst_reset_bfm: Elaborate: altera_reset_source
Info: reloj_soc_tb.reloj_soc_inst_reset_bfm:            $Revision: #2 $
Info: reloj_soc_tb.reloj_soc_inst_reset_bfm:            $Date: 2018/03/09 $
Info: reloj_soc_tb.reloj_soc_inst_reset_bfm: Reset is negatively asserted.
Info: reloj_soc_tb: Generating reloj_soc_tb "reloj_soc_tb" for SIM_VERILOG
Info: reloj_soc_inst: "reloj_soc_tb" instantiated reloj_soc "reloj_soc_inst"
Info: reloj_soc_inst_buttons_bfm: "reloj_soc_tb" instantiated altera_conduit_bfm "reloj_soc_inst_buttons_bfm"
Info: reloj_soc_inst_clk_bfm: "reloj_soc_tb" instantiated altera_avalon_clock_source "reloj_soc_inst_clk_bfm"
Info: Reusing file C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/verbosity_pkg.sv
Info: reloj_soc_inst_leds_bfm: "reloj_soc_tb" instantiated altera_conduit_bfm "reloj_soc_inst_leds_bfm"
Info: Reusing file C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/verbosity_pkg.sv
Info: reloj_soc_inst_reset_bfm: "reloj_soc_tb" instantiated altera_avalon_reset_source "reloj_soc_inst_reset_bfm"
Info: Reusing file C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/verbosity_pkg.sv
Info: NIOSII: "reloj_soc_inst" instantiated altera_nios2_gen2 "NIOSII"
Info: RAM: Starting RTL generation for module 'reloj_soc_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_soc_RAM --dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0006_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0006_RAM_gen//reloj_soc_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0006_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'reloj_soc_RAM'
Info: RAM: "reloj_soc_inst" instantiated altera_avalon_onchip_memory2 "RAM"
Info: REG_BUTTON: Starting RTL generation for module 'reloj_soc_REG_BUTTON'
Info: REG_BUTTON:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_BUTTON --dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0007_REG_BUTTON_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0007_REG_BUTTON_gen//reloj_soc_REG_BUTTON_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0007_REG_BUTTON_gen/  ]
Info: REG_BUTTON: Done RTL generation for module 'reloj_soc_REG_BUTTON'
Info: REG_BUTTON: "reloj_soc_inst" instantiated altera_avalon_pio "REG_BUTTON"
Info: REG_LEDS: Starting RTL generation for module 'reloj_soc_REG_LEDS'
Info: REG_LEDS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_soc_REG_LEDS --dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0008_REG_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0008_REG_LEDS_gen//reloj_soc_REG_LEDS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0008_REG_LEDS_gen/  ]
Info: REG_LEDS: Done RTL generation for module 'reloj_soc_REG_LEDS'
Info: REG_LEDS: "reloj_soc_inst" instantiated altera_avalon_pio "REG_LEDS"
Info: TIMER: Starting RTL generation for module 'reloj_soc_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_soc_TIMER --dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0009_TIMER_gen//reloj_soc_TIMER_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0009_TIMER_gen/  ]
Info: TIMER: Done RTL generation for module 'reloj_soc_TIMER'
Info: TIMER: "reloj_soc_inst" instantiated altera_avalon_timer "TIMER"
Info: UART: Starting RTL generation for module 'reloj_soc_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_soc_UART --dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0010_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0010_UART_gen//reloj_soc_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0010_UART_gen/  ]
Info: UART: Done RTL generation for module 'reloj_soc_UART'
Info: UART: "reloj_soc_inst" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "reloj_soc_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "reloj_soc_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "reloj_soc_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'reloj_soc_NIOSII_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=reloj_soc_NIOSII_cpu --dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0013_cpu_gen//reloj_soc_NIOSII_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0013_cpu_gen/  ]
Info: cpu: # 2025.05.13 15:39:38 (*) Starting Nios II generation
Info: cpu: # 2025.05.13 15:39:38 (*)   Checking for plaintext license.
Info: cpu: # 2025.05.13 15:39:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2025.05.13 15:39:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.05.13 15:39:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.05.13 15:39:40 (*)   Plaintext license not found.
Info: cpu: # 2025.05.13 15:39:40 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.05.13 15:39:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.05.13 15:39:40 (*)   Creating all objects for CPU
Info: cpu: # 2025.05.13 15:39:41 (*)   Creating 'C:/Users/USER/AppData/Local/Temp/alt0221_2099018772220307777.dir/0013_cpu_gen//reloj_soc_NIOSII_cpu_nios2_waves.do'
Info: cpu: # 2025.05.13 15:39:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.05.13 15:39:41 (*)   Creating plain-text RTL
Info: cpu: # 2025.05.13 15:39:41 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'reloj_soc_NIOSII_cpu'
Info: cpu: "NIOSII" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOSII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOSII_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: NIOSII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOSII_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/reloj_soc_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: reloj_soc_tb: Done "reloj_soc_tb" with 34 modules, 55 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Users\USER\Documents\TEC\2025\Quartus\Reloj\reloj_soc_tb.spd --output-directory=C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\USER\Documents\TEC\2025\Quartus\Reloj\reloj_soc_tb.spd --output-directory=C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	34 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/USER/Documents/TEC/2025/Quartus/Reloj/reloj_soc/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
