// Seed: 360082727
module module_0 ();
  assign id_1 = -1;
  if (id_1) initial if (~id_1) id_2 = -1;
  assign module_1.id_7 = 0;
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output logic   id_1
);
  wire id_3;
  parameter id_4 = id_4;
  always_ff id_1 <= !1;
  wire id_5;
  wire id_6;
  tri  id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign id_7 = 1 ? 1 : 1'b0 == -1;
endmodule
module module_2;
  initial id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
