$comment
	File created using the following command:
		vcd file variable_freqdiv.msim.vcd -direction
$end
$date
	Fri Nov 24 10:04:55 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module variable_freqdiv_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " GND $end
$var wire 1 # M [5] $end
$var wire 1 $ M [4] $end
$var wire 1 % M [3] $end
$var wire 1 & M [2] $end
$var wire 1 ' M [1] $end
$var wire 1 ( M [0] $end
$var wire 1 ) M_out $end
$var wire 1 * N [5] $end
$var wire 1 + N [4] $end
$var wire 1 , N [3] $end
$var wire 1 - N [2] $end
$var wire 1 . N [1] $end
$var wire 1 / N [0] $end
$var wire 1 0 N_out $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var wire 1 4 devoe $end
$var wire 1 5 devclrn $end
$var wire 1 6 devpor $end
$var wire 1 7 ww_devoe $end
$var wire 1 8 ww_devclrn $end
$var wire 1 9 ww_devpor $end
$var wire 1 : ww_M_out $end
$var wire 1 ; ww_CLK $end
$var wire 1 < \ww_GND\ $end
$var wire 1 = ww_M [5] $end
$var wire 1 > ww_M [4] $end
$var wire 1 ? ww_M [3] $end
$var wire 1 @ ww_M [2] $end
$var wire 1 A ww_M [1] $end
$var wire 1 B ww_M [0] $end
$var wire 1 C ww_N_out $end
$var wire 1 D ww_N [5] $end
$var wire 1 E ww_N [4] $end
$var wire 1 F ww_N [3] $end
$var wire 1 G ww_N [2] $end
$var wire 1 H ww_N [1] $end
$var wire 1 I ww_N [0] $end
$var wire 1 J \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 K \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 L \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 M \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 N \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 O \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 P \M_out~output_o\ $end
$var wire 1 Q \N_out~output_o\ $end
$var wire 1 R \M[1]~input_o\ $end
$var wire 1 S \M[0]~input_o\ $end
$var wire 1 T \inst|inst~1_combout\ $end
$var wire 1 U \CLK~input_o\ $end
$var wire 1 V \CLK~inputclkctrl_outclk\ $end
$var wire 1 W \div_M|auto_generated|counter_comb_bita0~combout\ $end
$var wire 1 X \GND~input_o\ $end
$var wire 1 Y \div_M|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 Z \div_M|auto_generated|counter_comb_bita1~combout\ $end
$var wire 1 [ \div_M|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 \ \div_M|auto_generated|counter_comb_bita2~combout\ $end
$var wire 1 ] \M[2]~input_o\ $end
$var wire 1 ^ \div_M|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 _ \div_M|auto_generated|counter_comb_bita3~combout\ $end
$var wire 1 ` \M[3]~input_o\ $end
$var wire 1 a \div_M|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 b \div_M|auto_generated|counter_comb_bita4~combout\ $end
$var wire 1 c \M[4]~input_o\ $end
$var wire 1 d \div_M|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 e \div_M|auto_generated|counter_comb_bita5~combout\ $end
$var wire 1 f \M[5]~input_o\ $end
$var wire 1 g \div_M|auto_generated|counter_comb_bita5~COUT\ $end
$var wire 1 h \div_M|auto_generated|counter_comb_bita5~0_combout\ $end
$var wire 1 i \inst|inst~0_combout\ $end
$var wire 1 j \inst|inst2~0_combout\ $end
$var wire 1 k \N[0]~input_o\ $end
$var wire 1 l \N[1]~input_o\ $end
$var wire 1 m \inst8|inst~1_combout\ $end
$var wire 1 n \div_M10|auto_generated|counter_comb_bita0~combout\ $end
$var wire 1 o \div_M10|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 p \div_M10|auto_generated|counter_comb_bita1~combout\ $end
$var wire 1 q \div_M10|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 r \div_M10|auto_generated|counter_comb_bita2~combout\ $end
$var wire 1 s \N[2]~input_o\ $end
$var wire 1 t \div_M10|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 u \div_M10|auto_generated|counter_comb_bita3~combout\ $end
$var wire 1 v \N[3]~input_o\ $end
$var wire 1 w \div_M10|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 x \div_M10|auto_generated|counter_comb_bita4~combout\ $end
$var wire 1 y \N[4]~input_o\ $end
$var wire 1 z \div_M10|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 { \div_M10|auto_generated|counter_comb_bita5~combout\ $end
$var wire 1 | \N[5]~input_o\ $end
$var wire 1 } \div_M10|auto_generated|counter_comb_bita5~COUT\ $end
$var wire 1 ~ \div_M10|auto_generated|counter_comb_bita5~0_combout\ $end
$var wire 1 !! \inst8|inst~0_combout\ $end
$var wire 1 "! \inst8|inst2~0_combout\ $end
$var wire 1 #! \div_M|auto_generated|counter_reg_bit\ [5] $end
$var wire 1 $! \div_M|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 %! \div_M|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 &! \div_M|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 '! \div_M|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 (! \div_M|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 )! \div_M10|auto_generated|counter_reg_bit\ [5] $end
$var wire 1 *! \div_M10|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 +! \div_M10|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 ,! \div_M10|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 -! \div_M10|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 .! \div_M10|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 /! \ALT_INV_GND~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1)
x0
01
12
x3
14
15
16
17
18
19
1:
0;
0<
xC
0N
zO
1P
xQ
0R
1S
1T
0U
0V
1W
0X
1Y
1Z
0[
1\
0]
1^
1_
0`
0a
1b
0c
1d
1e
0f
0g
1h
0i
1j
xk
xl
xm
1n
1o
1p
0q
1r
xs
1t
1u
xv
0w
1x
xy
1z
1{
x|
0}
1~
x!!
x"!
1/!
0#
0$
0%
0&
0'
1(
0=
0>
0?
0@
0A
1B
xD
xE
xF
xG
xH
xI
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1J
1K
1L
0M
x*
x+
x,
x-
x.
x/
$end
#10000
1!
1;
1U
1M
1"!
1Q
1V
1C
10
1(!
x.!
x-!
x,!
x+!
x*!
x)!
x{
x}
xx
xz
xu
xw
xr
xt
xp
xq
xn
xo
0W
0Y
0Z
1[
x~
x"!
0\
0^
xQ
0_
1a
xC
0b
0d
x0
0e
1g
0h
0j
0P
0:
0)
#20000
0!
0;
0U
0M
0V
#30000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#40000
0!
0;
0U
0M
0V
#50000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#60000
0!
0;
0U
0M
0V
#70000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#80000
0!
0;
0U
0M
0V
#90000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#100000
0!
0;
0U
0M
0V
#110000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#120000
0!
0;
0U
0M
0V
#130000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#140000
0!
0;
0U
0M
0V
#150000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#160000
0!
0;
0U
0M
0V
#170000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#180000
0!
0;
0U
0M
0V
#190000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#200000
0!
0;
0U
0M
0V
#210000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#220000
0!
0;
0U
0M
0V
#230000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#240000
0!
0;
0U
0M
0V
#250000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#260000
0!
0;
0U
0M
0V
#270000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#280000
0!
0;
0U
0M
0V
#290000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#300000
0!
0;
0U
0M
0V
#310000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#320000
0!
0;
0U
0M
0V
#330000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#340000
0!
0;
0U
0M
0V
#350000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#360000
0!
0;
0U
0M
0V
#370000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#380000
0!
0;
0U
0M
0V
#390000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#400000
0!
0;
0U
0M
0V
#410000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#420000
0!
0;
0U
0M
0V
#430000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#440000
0!
0;
0U
0M
0V
#450000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#460000
0!
0;
0U
0M
0V
#470000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#480000
0!
0;
0U
0M
0V
#490000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#500000
0!
0;
0U
0M
0V
#510000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#520000
0!
0;
0U
0M
0V
#530000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#540000
0!
0;
0U
0M
0V
#550000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#560000
0!
0;
0U
0M
0V
#570000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#580000
0!
0;
0U
0M
0V
#590000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#600000
0!
0;
0U
0M
0V
#610000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#620000
0!
0;
0U
0M
0V
#630000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#640000
0!
0;
0U
0M
0V
#650000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#660000
0!
0;
0U
0M
0V
#670000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#680000
0!
0;
0U
0M
0V
#690000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#700000
0!
0;
0U
0M
0V
#710000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#720000
0!
0;
0U
0M
0V
#730000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#740000
0!
0;
0U
0M
0V
#750000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#760000
0!
0;
0U
0M
0V
#770000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#780000
0!
0;
0U
0M
0V
#790000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#800000
0!
0;
0U
0M
0V
#810000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#820000
0!
0;
0U
0M
0V
#830000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#840000
0!
0;
0U
0M
0V
#850000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#860000
0!
0;
0U
0M
0V
#870000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#880000
0!
0;
0U
0M
0V
#890000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#900000
0!
0;
0U
0M
0V
#910000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#920000
0!
0;
0U
0M
0V
#930000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#940000
0!
0;
0U
0M
0V
#950000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#960000
0!
0;
0U
0M
0V
#970000
1!
1;
1U
1M
1V
1(!
0W
0Y
0Z
1[
0\
0^
0_
1a
0b
0d
0e
1g
0h
0j
0P
0:
0)
#980000
0!
0;
0U
0M
0V
#990000
1!
1;
1U
1M
1V
0(!
1W
1Y
1Z
0[
1\
1^
1_
0a
1b
1d
1e
0g
1h
1j
1P
1:
1)
#1000000
