vhdl xil_defaultlib  \
"../../../bd/block_design_atan/ip/block_design_atan_cordic_0_0/sim/block_design_atan_cordic_0_0.vhd" \
"../../../bd/block_design_atan/sim/block_design_atan.vhd" \

# Do not sort compile order
nosort
