/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module defg_flat(CE_RES_E_0, CE_RES_E_1, CE_RES_E_2, CE_RES_E_3, CE_RES_E_4, CE_RES_E_5, CE_RES_E_6, CE_RES_E_7, CE_RES_E_8, CE_RES_E_9, CE_RES_E_10, CE_RES_E_11, CE_RES_E_12, CE_RES_E_13, CE_RES_E_14, CE_RES_E_15, CE_RES_E_16, CE_RES_E_17, CE_RES_E_18, CE_RES_E_19, CE_RES_E_20
, CE_RES_E_21, CE_RES_E_22, CE_RES_E_23, CE_RES_E_24, CE_RES_E_25, CE_RES_E_26, CE_RES_E_27, CE_RES_E_28, CE_RES_E_29, CE_RES_E_30, CE_RES_E_31, CE_SEL_E_R, CE_HALT_E_R_C_0, CE_HALT_E_R_C_1, CE_HALT_E_R_C_2, CLK, TMODE, SEN, RESET_D1_R_N, CEI_CEHOLD, CEI_XCPN_M
, CEI_OP_S_R_0, CEI_OP_S_R_1, CEI_OP_S_R_2, CEI_OP_S_R_3, CEI_OP_S_R_4, CEI_OP_S_R_5, CEI_OP_S_R_6, CEI_OP_S_R_7, CEI_OP_S_R_8, CEI_OP_S_R_9, CEI_OP_S_R_10, CEI_OP_S_R_11, CEI_INSTM32_S_R_N, CEI_AOP_E_R_0, CEI_AOP_E_R_1, CEI_AOP_E_R_2, CEI_AOP_E_R_3, CEI_AOP_E_R_4, CEI_AOP_E_R_5, CEI_AOP_E_R_6, CEI_AOP_E_R_7
, CEI_AOP_E_R_8, CEI_AOP_E_R_9, CEI_AOP_E_R_10, CEI_AOP_E_R_11, CEI_AOP_E_R_12, CEI_AOP_E_R_13, CEI_AOP_E_R_14, CEI_AOP_E_R_15, CEI_AOP_E_R_16, CEI_AOP_E_R_17, CEI_AOP_E_R_18, CEI_AOP_E_R_19, CEI_AOP_E_R_20, CEI_AOP_E_R_21, CEI_AOP_E_R_22, CEI_AOP_E_R_23, CEI_AOP_E_R_24, CEI_AOP_E_R_25, CEI_AOP_E_R_26, CEI_AOP_E_R_27, CEI_AOP_E_R_28
, CEI_AOP_E_R_29, CEI_AOP_E_R_30, CEI_AOP_E_R_31, CFG_CEENBL, MAC_RES_E_0, MAC_RES_E_1, MAC_RES_E_2, MAC_RES_E_3, MAC_RES_E_4, MAC_RES_E_5, MAC_RES_E_6, MAC_RES_E_7, MAC_RES_E_8, MAC_RES_E_9, MAC_RES_E_10, MAC_RES_E_11, MAC_RES_E_12, MAC_RES_E_13, MAC_RES_E_14, MAC_RES_E_15, MAC_RES_E_16
, MAC_RES_E_17, MAC_RES_E_18, MAC_RES_E_19, MAC_RES_E_20, MAC_RES_E_21, MAC_RES_E_22, MAC_RES_E_23, MAC_RES_E_24, MAC_RES_E_25, MAC_RES_E_26, MAC_RES_E_27, MAC_RES_E_28, MAC_RES_E_29, MAC_RES_E_30, MAC_RES_E_31, MAC_SEL_E_R);
  output CE_RES_E_0;
  wire CE_RES_E_0;
  output CE_RES_E_1;
  wire CE_RES_E_1;
  output CE_RES_E_2;
  wire CE_RES_E_2;
  output CE_RES_E_3;
  wire CE_RES_E_3;
  output CE_RES_E_4;
  wire CE_RES_E_4;
  output CE_RES_E_5;
  wire CE_RES_E_5;
  output CE_RES_E_6;
  wire CE_RES_E_6;
  output CE_RES_E_7;
  wire CE_RES_E_7;
  output CE_RES_E_8;
  wire CE_RES_E_8;
  output CE_RES_E_9;
  wire CE_RES_E_9;
  output CE_RES_E_10;
  wire CE_RES_E_10;
  output CE_RES_E_11;
  wire CE_RES_E_11;
  output CE_RES_E_12;
  wire CE_RES_E_12;
  output CE_RES_E_13;
  wire CE_RES_E_13;
  output CE_RES_E_14;
  wire CE_RES_E_14;
  output CE_RES_E_15;
  wire CE_RES_E_15;
  output CE_RES_E_16;
  wire CE_RES_E_16;
  output CE_RES_E_17;
  wire CE_RES_E_17;
  output CE_RES_E_18;
  wire CE_RES_E_18;
  output CE_RES_E_19;
  wire CE_RES_E_19;
  output CE_RES_E_20;
  wire CE_RES_E_20;
  output CE_RES_E_21;
  wire CE_RES_E_21;
  output CE_RES_E_22;
  wire CE_RES_E_22;
  output CE_RES_E_23;
  wire CE_RES_E_23;
  output CE_RES_E_24;
  wire CE_RES_E_24;
  output CE_RES_E_25;
  wire CE_RES_E_25;
  output CE_RES_E_26;
  wire CE_RES_E_26;
  output CE_RES_E_27;
  wire CE_RES_E_27;
  output CE_RES_E_28;
  wire CE_RES_E_28;
  output CE_RES_E_29;
  wire CE_RES_E_29;
  output CE_RES_E_30;
  wire CE_RES_E_30;
  output CE_RES_E_31;
  wire CE_RES_E_31;
  output CE_SEL_E_R;
  wire CE_SEL_E_R;
  output CE_HALT_E_R_C_0;
  wire CE_HALT_E_R_C_0;
  output CE_HALT_E_R_C_1;
  wire CE_HALT_E_R_C_1;
  output CE_HALT_E_R_C_2;
  wire CE_HALT_E_R_C_2;
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input SEN;
  wire SEN;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input CEI_CEHOLD;
  wire CEI_CEHOLD;
  input CEI_XCPN_M;
  wire CEI_XCPN_M;
  input CEI_OP_S_R_0;
  wire CEI_OP_S_R_0;
  input CEI_OP_S_R_1;
  wire CEI_OP_S_R_1;
  input CEI_OP_S_R_2;
  wire CEI_OP_S_R_2;
  input CEI_OP_S_R_3;
  wire CEI_OP_S_R_3;
  input CEI_OP_S_R_4;
  wire CEI_OP_S_R_4;
  input CEI_OP_S_R_5;
  wire CEI_OP_S_R_5;
  input CEI_OP_S_R_6;
  wire CEI_OP_S_R_6;
  input CEI_OP_S_R_7;
  wire CEI_OP_S_R_7;
  input CEI_OP_S_R_8;
  wire CEI_OP_S_R_8;
  input CEI_OP_S_R_9;
  wire CEI_OP_S_R_9;
  input CEI_OP_S_R_10;
  wire CEI_OP_S_R_10;
  input CEI_OP_S_R_11;
  wire CEI_OP_S_R_11;
  input CEI_INSTM32_S_R_N;
  wire CEI_INSTM32_S_R_N;
  input CEI_AOP_E_R_0;
  wire CEI_AOP_E_R_0;
  input CEI_AOP_E_R_1;
  wire CEI_AOP_E_R_1;
  input CEI_AOP_E_R_2;
  wire CEI_AOP_E_R_2;
  input CEI_AOP_E_R_3;
  wire CEI_AOP_E_R_3;
  input CEI_AOP_E_R_4;
  wire CEI_AOP_E_R_4;
  input CEI_AOP_E_R_5;
  wire CEI_AOP_E_R_5;
  input CEI_AOP_E_R_6;
  wire CEI_AOP_E_R_6;
  input CEI_AOP_E_R_7;
  wire CEI_AOP_E_R_7;
  input CEI_AOP_E_R_8;
  wire CEI_AOP_E_R_8;
  input CEI_AOP_E_R_9;
  wire CEI_AOP_E_R_9;
  input CEI_AOP_E_R_10;
  wire CEI_AOP_E_R_10;
  input CEI_AOP_E_R_11;
  wire CEI_AOP_E_R_11;
  input CEI_AOP_E_R_12;
  wire CEI_AOP_E_R_12;
  input CEI_AOP_E_R_13;
  wire CEI_AOP_E_R_13;
  input CEI_AOP_E_R_14;
  wire CEI_AOP_E_R_14;
  input CEI_AOP_E_R_15;
  wire CEI_AOP_E_R_15;
  input CEI_AOP_E_R_16;
  wire CEI_AOP_E_R_16;
  input CEI_AOP_E_R_17;
  wire CEI_AOP_E_R_17;
  input CEI_AOP_E_R_18;
  wire CEI_AOP_E_R_18;
  input CEI_AOP_E_R_19;
  wire CEI_AOP_E_R_19;
  input CEI_AOP_E_R_20;
  wire CEI_AOP_E_R_20;
  input CEI_AOP_E_R_21;
  wire CEI_AOP_E_R_21;
  input CEI_AOP_E_R_22;
  wire CEI_AOP_E_R_22;
  input CEI_AOP_E_R_23;
  wire CEI_AOP_E_R_23;
  input CEI_AOP_E_R_24;
  wire CEI_AOP_E_R_24;
  input CEI_AOP_E_R_25;
  wire CEI_AOP_E_R_25;
  input CEI_AOP_E_R_26;
  wire CEI_AOP_E_R_26;
  input CEI_AOP_E_R_27;
  wire CEI_AOP_E_R_27;
  input CEI_AOP_E_R_28;
  wire CEI_AOP_E_R_28;
  input CEI_AOP_E_R_29;
  wire CEI_AOP_E_R_29;
  input CEI_AOP_E_R_30;
  wire CEI_AOP_E_R_30;
  input CEI_AOP_E_R_31;
  wire CEI_AOP_E_R_31;
  input CFG_CEENBL;
  wire CFG_CEENBL;
  input MAC_RES_E_0;
  wire MAC_RES_E_0;
  input MAC_RES_E_1;
  wire MAC_RES_E_1;
  input MAC_RES_E_2;
  wire MAC_RES_E_2;
  input MAC_RES_E_3;
  wire MAC_RES_E_3;
  input MAC_RES_E_4;
  wire MAC_RES_E_4;
  input MAC_RES_E_5;
  wire MAC_RES_E_5;
  input MAC_RES_E_6;
  wire MAC_RES_E_6;
  input MAC_RES_E_7;
  wire MAC_RES_E_7;
  input MAC_RES_E_8;
  wire MAC_RES_E_8;
  input MAC_RES_E_9;
  wire MAC_RES_E_9;
  input MAC_RES_E_10;
  wire MAC_RES_E_10;
  input MAC_RES_E_11;
  wire MAC_RES_E_11;
  input MAC_RES_E_12;
  wire MAC_RES_E_12;
  input MAC_RES_E_13;
  wire MAC_RES_E_13;
  input MAC_RES_E_14;
  wire MAC_RES_E_14;
  input MAC_RES_E_15;
  wire MAC_RES_E_15;
  input MAC_RES_E_16;
  wire MAC_RES_E_16;
  input MAC_RES_E_17;
  wire MAC_RES_E_17;
  input MAC_RES_E_18;
  wire MAC_RES_E_18;
  input MAC_RES_E_19;
  wire MAC_RES_E_19;
  input MAC_RES_E_20;
  wire MAC_RES_E_20;
  input MAC_RES_E_21;
  wire MAC_RES_E_21;
  input MAC_RES_E_22;
  wire MAC_RES_E_22;
  input MAC_RES_E_23;
  wire MAC_RES_E_23;
  input MAC_RES_E_24;
  wire MAC_RES_E_24;
  input MAC_RES_E_25;
  wire MAC_RES_E_25;
  input MAC_RES_E_26;
  wire MAC_RES_E_26;
  input MAC_RES_E_27;
  wire MAC_RES_E_27;
  input MAC_RES_E_28;
  wire MAC_RES_E_28;
  input MAC_RES_E_29;
  wire MAC_RES_E_29;
  input MAC_RES_E_30;
  wire MAC_RES_E_30;
  input MAC_RES_E_31;
  wire MAC_RES_E_31;
  input MAC_SEL_E_R;
  wire MAC_SEL_E_R;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire HL_RES_E_0;
  wire HL_RES_E_1;
  wire HL_RES_E_10;
  wire HL_RES_E_11;
  wire HL_RES_E_12;
  wire HL_RES_E_13;
  wire HL_RES_E_14;
  wire HL_RES_E_15;
  wire HL_RES_E_16;
  wire HL_RES_E_17;
  wire HL_RES_E_18;
  wire HL_RES_E_19;
  wire HL_RES_E_2;
  wire HL_RES_E_20;
  wire HL_RES_E_21;
  wire HL_RES_E_22;
  wire HL_RES_E_23;
  wire HL_RES_E_24;
  wire HL_RES_E_25;
  wire HL_RES_E_26;
  wire HL_RES_E_27;
  wire HL_RES_E_28;
  wire HL_RES_E_29;
  wire HL_RES_E_3;
  wire HL_RES_E_30;
  wire HL_RES_E_31;
  wire HL_RES_E_4;
  wire HL_RES_E_5;
  wire HL_RES_E_6;
  wire HL_RES_E_7;
  wire HL_RES_E_8;
  wire HL_RES_E_9;
  reg HL_SEL_E_R;
  wire \ce_hl.AOP_E_D1_R_0 ;
  wire \ce_hl.AOP_E_D1_R_1 ;
  wire \ce_hl.AOP_E_D1_R_10 ;
  wire \ce_hl.AOP_E_D1_R_11 ;
  wire \ce_hl.AOP_E_D1_R_12 ;
  wire \ce_hl.AOP_E_D1_R_13 ;
  wire \ce_hl.AOP_E_D1_R_14 ;
  wire \ce_hl.AOP_E_D1_R_15 ;
  wire \ce_hl.AOP_E_D1_R_16 ;
  wire \ce_hl.AOP_E_D1_R_17 ;
  wire \ce_hl.AOP_E_D1_R_18 ;
  wire \ce_hl.AOP_E_D1_R_19 ;
  wire \ce_hl.AOP_E_D1_R_2 ;
  wire \ce_hl.AOP_E_D1_R_20 ;
  wire \ce_hl.AOP_E_D1_R_21 ;
  wire \ce_hl.AOP_E_D1_R_22 ;
  wire \ce_hl.AOP_E_D1_R_23 ;
  wire \ce_hl.AOP_E_D1_R_24 ;
  wire \ce_hl.AOP_E_D1_R_25 ;
  wire \ce_hl.AOP_E_D1_R_26 ;
  wire \ce_hl.AOP_E_D1_R_27 ;
  wire \ce_hl.AOP_E_D1_R_28 ;
  wire \ce_hl.AOP_E_D1_R_29 ;
  wire \ce_hl.AOP_E_D1_R_3 ;
  wire \ce_hl.AOP_E_D1_R_30 ;
  wire \ce_hl.AOP_E_D1_R_31 ;
  wire \ce_hl.AOP_E_D1_R_4 ;
  wire \ce_hl.AOP_E_D1_R_5 ;
  wire \ce_hl.AOP_E_D1_R_6 ;
  wire \ce_hl.AOP_E_D1_R_7 ;
  wire \ce_hl.AOP_E_D1_R_8 ;
  wire \ce_hl.AOP_E_D1_R_9 ;
  wire \ce_hl.CE_HALT_E_P ;
  reg \ce_hl.CE_HALT_E_R ;
  wire \ce_hl.CEhaltHIEnIfM16_S ;
  wire \ce_hl.CEhaltHIEnIfM32_S ;
  wire \ce_hl.CEhaltHIEn_S ;
  wire \ce_hl.CEhaltLOEnIfM16_S ;
  wire \ce_hl.CEhaltLOEnIfM32_S ;
  wire \ce_hl.CEhaltLOEn_S ;
  wire \ce_hl.CEopIfM16_S_0 ;
  wire \ce_hl.CEopIfM16_S_1 ;
  wire \ce_hl.CEopIfM16_S_2 ;
  wire \ce_hl.CEopIfM16_S_3 ;
  wire \ce_hl.CEopIfM16_S_4 ;
  wire \ce_hl.CEopIfM16_S_5 ;
  wire \ce_hl.CEopIfM16_S_6 ;
  wire \ce_hl.CEopIfM16_S_7 ;
  wire \ce_hl.CEopIfM32_S_0 ;
  wire \ce_hl.CEopIfM32_S_1 ;
  wire \ce_hl.CEopIfM32_S_2 ;
  wire \ce_hl.CEopIfM32_S_3 ;
  wire \ce_hl.CEopIfM32_S_4 ;
  wire \ce_hl.CEopIfM32_S_5 ;
  wire \ce_hl.CEopIfM32_S_6 ;
  wire \ce_hl.CEopIfM32_S_7 ;
  wire \ce_hl.CEopIfNotExcpn_E_P_0 ;
  wire \ce_hl.CEopIfNotExcpn_E_P_1 ;
  wire \ce_hl.CEopIfNotExcpn_E_P_2 ;
  wire \ce_hl.CEopIfNotExcpn_E_P_3 ;
  wire \ce_hl.CEopIfNotExcpn_E_P_4 ;
  wire \ce_hl.CEopIfNotExcpn_E_P_5 ;
  wire \ce_hl.CEopIfNotExcpn_E_P_6 ;
  wire \ce_hl.CEopIfNotExcpn_E_P_7 ;
  wire \ce_hl.CEopMTHIGo_E ;
  wire \ce_hl.CEopMTHIGo_M ;
  wire \ce_hl.CEopMTHI_E ;
  reg \ce_hl.CEopMTHI_M_R ;
  wire \ce_hl.CEopMTLOGo_E ;
  wire \ce_hl.CEopMTLOGo_M ;
  wire \ce_hl.CEopMTLO_E ;
  reg \ce_hl.CEopMTLO_M_R ;
  wire \ce_hl.CEop_E_P_0 ;
  wire \ce_hl.CEop_E_P_1 ;
  wire \ce_hl.CEop_E_P_2 ;
  wire \ce_hl.CEop_E_P_3 ;
  wire \ce_hl.CEop_E_P_4 ;
  wire \ce_hl.CEop_E_P_5 ;
  wire \ce_hl.CEop_E_P_6 ;
  wire \ce_hl.CEop_E_P_7 ;
  wire \ce_hl.CEop_E_R_0 ;
  wire \ce_hl.CEop_E_R_1 ;
  wire \ce_hl.CEop_E_R_2 ;
  wire \ce_hl.CEop_E_R_3 ;
  wire \ce_hl.CEop_E_R_4 ;
  wire \ce_hl.CEop_E_R_5 ;
  wire \ce_hl.CEop_E_R_6 ;
  wire \ce_hl.CEop_E_R_7 ;
  wire \ce_hl.CEop_S_0 ;
  wire \ce_hl.CEop_S_1 ;
  wire \ce_hl.CEop_S_2 ;
  wire \ce_hl.CEop_S_3 ;
  wire \ce_hl.CEop_S_4 ;
  wire \ce_hl.CEop_S_5 ;
  wire \ce_hl.CEop_S_6 ;
  wire \ce_hl.CEop_S_7 ;
  wire \ce_hl.ECycGo ;
  wire \ce_hl.HI2RESIfM16_S ;
  wire \ce_hl.HI2RESIfM32_S ;
  wire \ce_hl.HI2RES_E_P ;
  wire \ce_hl.HI2RES_E_R_C_0 ;
  wire \ce_hl.HI2RES_E_R_C_1 ;
  wire \ce_hl.HI2RES_E_R_C_2 ;
  wire \ce_hl.HI2RES_E_R_C_3 ;
  wire \ce_hl.HI2RES_E_R_C_4 ;
  wire \ce_hl.HI2RES_S ;
  wire \ce_hl.HI_P_0 ;
  wire \ce_hl.HI_P_1 ;
  wire \ce_hl.HI_P_10 ;
  wire \ce_hl.HI_P_11 ;
  wire \ce_hl.HI_P_12 ;
  wire \ce_hl.HI_P_13 ;
  wire \ce_hl.HI_P_14 ;
  wire \ce_hl.HI_P_15 ;
  wire \ce_hl.HI_P_16 ;
  wire \ce_hl.HI_P_17 ;
  wire \ce_hl.HI_P_18 ;
  wire \ce_hl.HI_P_19 ;
  wire \ce_hl.HI_P_2 ;
  wire \ce_hl.HI_P_20 ;
  wire \ce_hl.HI_P_21 ;
  wire \ce_hl.HI_P_22 ;
  wire \ce_hl.HI_P_23 ;
  wire \ce_hl.HI_P_24 ;
  wire \ce_hl.HI_P_25 ;
  wire \ce_hl.HI_P_26 ;
  wire \ce_hl.HI_P_27 ;
  wire \ce_hl.HI_P_28 ;
  wire \ce_hl.HI_P_29 ;
  wire \ce_hl.HI_P_3 ;
  wire \ce_hl.HI_P_30 ;
  wire \ce_hl.HI_P_31 ;
  wire \ce_hl.HI_P_4 ;
  wire \ce_hl.HI_P_5 ;
  wire \ce_hl.HI_P_6 ;
  wire \ce_hl.HI_P_7 ;
  wire \ce_hl.HI_P_8 ;
  wire \ce_hl.HI_P_9 ;
  wire \ce_hl.HI_R_0 ;
  wire \ce_hl.HI_R_1 ;
  wire \ce_hl.HI_R_10 ;
  wire \ce_hl.HI_R_11 ;
  wire \ce_hl.HI_R_12 ;
  wire \ce_hl.HI_R_13 ;
  wire \ce_hl.HI_R_14 ;
  wire \ce_hl.HI_R_15 ;
  wire \ce_hl.HI_R_16 ;
  wire \ce_hl.HI_R_17 ;
  wire \ce_hl.HI_R_18 ;
  wire \ce_hl.HI_R_19 ;
  wire \ce_hl.HI_R_2 ;
  wire \ce_hl.HI_R_20 ;
  wire \ce_hl.HI_R_21 ;
  wire \ce_hl.HI_R_22 ;
  wire \ce_hl.HI_R_23 ;
  wire \ce_hl.HI_R_24 ;
  wire \ce_hl.HI_R_25 ;
  wire \ce_hl.HI_R_26 ;
  wire \ce_hl.HI_R_27 ;
  wire \ce_hl.HI_R_28 ;
  wire \ce_hl.HI_R_29 ;
  wire \ce_hl.HI_R_3 ;
  wire \ce_hl.HI_R_30 ;
  wire \ce_hl.HI_R_31 ;
  wire \ce_hl.HI_R_4 ;
  wire \ce_hl.HI_R_5 ;
  wire \ce_hl.HI_R_6 ;
  wire \ce_hl.HI_R_7 ;
  wire \ce_hl.HI_R_8 ;
  wire \ce_hl.HI_R_9 ;
  wire \ce_hl.LO_P_0 ;
  wire \ce_hl.LO_P_1 ;
  wire \ce_hl.LO_P_10 ;
  wire \ce_hl.LO_P_11 ;
  wire \ce_hl.LO_P_12 ;
  wire \ce_hl.LO_P_13 ;
  wire \ce_hl.LO_P_14 ;
  wire \ce_hl.LO_P_15 ;
  wire \ce_hl.LO_P_16 ;
  wire \ce_hl.LO_P_17 ;
  wire \ce_hl.LO_P_18 ;
  wire \ce_hl.LO_P_19 ;
  wire \ce_hl.LO_P_2 ;
  wire \ce_hl.LO_P_20 ;
  wire \ce_hl.LO_P_21 ;
  wire \ce_hl.LO_P_22 ;
  wire \ce_hl.LO_P_23 ;
  wire \ce_hl.LO_P_24 ;
  wire \ce_hl.LO_P_25 ;
  wire \ce_hl.LO_P_26 ;
  wire \ce_hl.LO_P_27 ;
  wire \ce_hl.LO_P_28 ;
  wire \ce_hl.LO_P_29 ;
  wire \ce_hl.LO_P_3 ;
  wire \ce_hl.LO_P_30 ;
  wire \ce_hl.LO_P_31 ;
  wire \ce_hl.LO_P_4 ;
  wire \ce_hl.LO_P_5 ;
  wire \ce_hl.LO_P_6 ;
  wire \ce_hl.LO_P_7 ;
  wire \ce_hl.LO_P_8 ;
  wire \ce_hl.LO_P_9 ;
  wire \ce_hl.LO_R_0 ;
  wire \ce_hl.LO_R_1 ;
  wire \ce_hl.LO_R_10 ;
  wire \ce_hl.LO_R_11 ;
  wire \ce_hl.LO_R_12 ;
  wire \ce_hl.LO_R_13 ;
  wire \ce_hl.LO_R_14 ;
  wire \ce_hl.LO_R_15 ;
  wire \ce_hl.LO_R_16 ;
  wire \ce_hl.LO_R_17 ;
  wire \ce_hl.LO_R_18 ;
  wire \ce_hl.LO_R_19 ;
  wire \ce_hl.LO_R_2 ;
  wire \ce_hl.LO_R_20 ;
  wire \ce_hl.LO_R_21 ;
  wire \ce_hl.LO_R_22 ;
  wire \ce_hl.LO_R_23 ;
  wire \ce_hl.LO_R_24 ;
  wire \ce_hl.LO_R_25 ;
  wire \ce_hl.LO_R_26 ;
  wire \ce_hl.LO_R_27 ;
  wire \ce_hl.LO_R_28 ;
  wire \ce_hl.LO_R_29 ;
  wire \ce_hl.LO_R_3 ;
  wire \ce_hl.LO_R_30 ;
  wire \ce_hl.LO_R_31 ;
  wire \ce_hl.LO_R_4 ;
  wire \ce_hl.LO_R_5 ;
  wire \ce_hl.LO_R_6 ;
  wire \ce_hl.LO_R_7 ;
  wire \ce_hl.LO_R_8 ;
  wire \ce_hl.LO_R_9 ;
  wire \ce_hl.RESET_D2_R_N ;
  reg \ce_hl.RESET_X_R_N ;
  wire \ce_hl.myRhold ;
  assign _113_ = _121_ & _122_;
  assign \ce_hl.ECycGo  = _113_ & _123_;
  assign _114_ = \ce_hl.CEopIfNotExcpn_E_P_7  & _124_;
  assign \ce_hl.CEop_E_P_7  = _114_ & CFG_CEENBL;
  assign \ce_hl.CEopMTHIGo_E  = \ce_hl.ECycGo  & \ce_hl.CEopMTHI_E ;
  assign \ce_hl.CEopMTLOGo_E  = \ce_hl.ECycGo  & \ce_hl.CEopMTLO_E ;
  assign _115_ = \ce_hl.CEhaltLOEn_S  & \ce_hl.CEopMTLO_E ;
  assign _116_ = _115_ & _125_;
  assign _117_ = _116_ & _126_;
  assign _118_ = \ce_hl.CEhaltHIEn_S  & \ce_hl.CEopMTHI_E ;
  assign _119_ = _118_ & _127_;
  assign _120_ = _119_ & _128_;
  assign \ce_hl.CEopMTLOGo_M  = \ce_hl.CEopMTLO_M_R  & _129_;
  assign \ce_hl.CEopMTHIGo_M  = \ce_hl.CEopMTHI_M_R  & _130_;
  assign _121_ = ~ CEI_XCPN_M;
  assign _122_ = ~ CEI_CEHOLD;
  assign _123_ = ~ \ce_hl.CE_HALT_E_R ;
  assign _124_ = ~ CEI_XCPN_M;
  assign _125_ = ~ \ce_hl.myRhold ;
  assign _126_ = ~ CEI_XCPN_M;
  assign _127_ = ~ \ce_hl.myRhold ;
  assign _128_ = ~ CEI_XCPN_M;
  assign _129_ = ~ CEI_XCPN_M;
  assign _130_ = ~ CEI_XCPN_M;
  assign \ce_hl.myRhold  = CEI_CEHOLD | \ce_hl.CE_HALT_E_R ;
  assign \ce_hl.CE_HALT_E_P  = _117_ | _120_;
  assign \ce_hl.RESET_D2_R_N  = \ce_hl.RESET_X_R_N  | TMODE;
  always @(posedge CLK)
    HL_SEL_E_R <= _033_;
  always @(posedge CLK)
    \ce_hl.CE_HALT_E_R  <= _032_;
  reg [31:0] _176_;
  always @(posedge CLK)
    _176_ <= { _074_, _073_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _062_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _053_, _052_, _051_, _080_, _079_, _078_, _077_, _076_, _075_, _072_, _061_, _050_, _049_ };
  assign { \ce_hl.HI_R_31 , \ce_hl.HI_R_30 , \ce_hl.HI_R_29 , \ce_hl.HI_R_28 , \ce_hl.HI_R_27 , \ce_hl.HI_R_26 , \ce_hl.HI_R_25 , \ce_hl.HI_R_24 , \ce_hl.HI_R_23 , \ce_hl.HI_R_22 , \ce_hl.HI_R_21 , \ce_hl.HI_R_20 , \ce_hl.HI_R_19 , \ce_hl.HI_R_18 , \ce_hl.HI_R_17 , \ce_hl.HI_R_16 , \ce_hl.HI_R_15 , \ce_hl.HI_R_14 , \ce_hl.HI_R_13 , \ce_hl.HI_R_12 , \ce_hl.HI_R_11 , \ce_hl.HI_R_10 , \ce_hl.HI_R_9 , \ce_hl.HI_R_8 , \ce_hl.HI_R_7 , \ce_hl.HI_R_6 , \ce_hl.HI_R_5 , \ce_hl.HI_R_4 , \ce_hl.HI_R_3 , \ce_hl.HI_R_2 , \ce_hl.HI_R_1 , \ce_hl.HI_R_0  } = _176_;
  reg [31:0] _177_;
  always @(posedge CLK)
    _177_ <= { _106_, _105_, _103_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _094_, _092_, _091_, _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _112_, _111_, _110_, _109_, _108_, _107_, _104_, _093_, _082_, _081_ };
  assign { \ce_hl.LO_R_31 , \ce_hl.LO_R_30 , \ce_hl.LO_R_29 , \ce_hl.LO_R_28 , \ce_hl.LO_R_27 , \ce_hl.LO_R_26 , \ce_hl.LO_R_25 , \ce_hl.LO_R_24 , \ce_hl.LO_R_23 , \ce_hl.LO_R_22 , \ce_hl.LO_R_21 , \ce_hl.LO_R_20 , \ce_hl.LO_R_19 , \ce_hl.LO_R_18 , \ce_hl.LO_R_17 , \ce_hl.LO_R_16 , \ce_hl.LO_R_15 , \ce_hl.LO_R_14 , \ce_hl.LO_R_13 , \ce_hl.LO_R_12 , \ce_hl.LO_R_11 , \ce_hl.LO_R_10 , \ce_hl.LO_R_9 , \ce_hl.LO_R_8 , \ce_hl.LO_R_7 , \ce_hl.LO_R_6 , \ce_hl.LO_R_5 , \ce_hl.LO_R_4 , \ce_hl.LO_R_3 , \ce_hl.LO_R_2 , \ce_hl.LO_R_1 , \ce_hl.LO_R_0  } = _177_;
  reg [7:0] _178_;
  always @(posedge CLK)
    _178_ <= { _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_ };
  assign { \ce_hl.CEop_E_R_7 , \ce_hl.CEop_E_R_6 , \ce_hl.CEop_E_R_5 , \ce_hl.CEop_E_R_4 , \ce_hl.CEop_E_R_3 , \ce_hl.CEop_E_R_2 , \ce_hl.CEop_E_R_1 , \ce_hl.CEop_E_R_0  } = _178_;
  always @(posedge CLK)
    \ce_hl.CEopMTHI_M_R  <= _034_;
  always @(posedge CLK)
    \ce_hl.CEopMTLO_M_R  <= _035_;
  reg [31:0] _181_;
  always @(posedge CLK)
    _181_ <= { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ };
  assign { \ce_hl.AOP_E_D1_R_31 , \ce_hl.AOP_E_D1_R_30 , \ce_hl.AOP_E_D1_R_29 , \ce_hl.AOP_E_D1_R_28 , \ce_hl.AOP_E_D1_R_27 , \ce_hl.AOP_E_D1_R_26 , \ce_hl.AOP_E_D1_R_25 , \ce_hl.AOP_E_D1_R_24 , \ce_hl.AOP_E_D1_R_23 , \ce_hl.AOP_E_D1_R_22 , \ce_hl.AOP_E_D1_R_21 , \ce_hl.AOP_E_D1_R_20 , \ce_hl.AOP_E_D1_R_19 , \ce_hl.AOP_E_D1_R_18 , \ce_hl.AOP_E_D1_R_17 , \ce_hl.AOP_E_D1_R_16 , \ce_hl.AOP_E_D1_R_15 , \ce_hl.AOP_E_D1_R_14 , \ce_hl.AOP_E_D1_R_13 , \ce_hl.AOP_E_D1_R_12 , \ce_hl.AOP_E_D1_R_11 , \ce_hl.AOP_E_D1_R_10 , \ce_hl.AOP_E_D1_R_9 , \ce_hl.AOP_E_D1_R_8 , \ce_hl.AOP_E_D1_R_7 , \ce_hl.AOP_E_D1_R_6 , \ce_hl.AOP_E_D1_R_5 , \ce_hl.AOP_E_D1_R_4 , \ce_hl.AOP_E_D1_R_3 , \ce_hl.AOP_E_D1_R_2 , \ce_hl.AOP_E_D1_R_1 , \ce_hl.AOP_E_D1_R_0  } = _181_;
  reg [4:0] _182_;
  always @(posedge CLK)
    _182_ <= { _048_, _047_, _046_, _045_, _044_ };
  assign { \ce_hl.HI2RES_E_R_C_4 , \ce_hl.HI2RES_E_R_C_3 , \ce_hl.HI2RES_E_R_C_2 , \ce_hl.HI2RES_E_R_C_1 , \ce_hl.HI2RES_E_R_C_0  } = _182_;
  always @(posedge CLK)
    \ce_hl.RESET_X_R_N  <= RESET_D1_R_N;
  assign { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ } = \ce_hl.RESET_D2_R_N  ? { CEI_AOP_E_R_31, CEI_AOP_E_R_30, CEI_AOP_E_R_29, CEI_AOP_E_R_28, CEI_AOP_E_R_27, CEI_AOP_E_R_26, CEI_AOP_E_R_25, CEI_AOP_E_R_24, CEI_AOP_E_R_23, CEI_AOP_E_R_22, CEI_AOP_E_R_21, CEI_AOP_E_R_20, CEI_AOP_E_R_19, CEI_AOP_E_R_18, CEI_AOP_E_R_17, CEI_AOP_E_R_16, CEI_AOP_E_R_15, CEI_AOP_E_R_14, CEI_AOP_E_R_13, CEI_AOP_E_R_12, CEI_AOP_E_R_11, CEI_AOP_E_R_10, CEI_AOP_E_R_9, CEI_AOP_E_R_8, CEI_AOP_E_R_7, CEI_AOP_E_R_6, CEI_AOP_E_R_5, CEI_AOP_E_R_4, CEI_AOP_E_R_3, CEI_AOP_E_R_2, CEI_AOP_E_R_1, CEI_AOP_E_R_0 } : 32'd0;
  assign _035_ = \ce_hl.RESET_D2_R_N  ? \ce_hl.CEopMTLOGo_E  : 1'h0;
  assign _034_ = \ce_hl.RESET_D2_R_N  ? \ce_hl.CEopMTHIGo_E  : 1'h0;
  assign _032_ = \ce_hl.RESET_D2_R_N  ? \ce_hl.CE_HALT_E_P  : 1'h0;
  assign { _048_, _047_, _046_, _045_, _044_ } = \ce_hl.RESET_D2_R_N  ? { \ce_hl.HI2RES_E_P , \ce_hl.HI2RES_E_P , \ce_hl.HI2RES_E_P , \ce_hl.HI2RES_E_P , \ce_hl.HI2RES_E_P  } : 5'h00;
  assign _033_ = \ce_hl.RESET_D2_R_N  ? \ce_hl.CEop_E_P_7  : 1'h0;
  assign { _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_ } = \ce_hl.RESET_D2_R_N  ? { \ce_hl.CEop_E_P_7 , \ce_hl.CEopIfNotExcpn_E_P_6 , \ce_hl.CEopIfNotExcpn_E_P_5 , \ce_hl.CEopIfNotExcpn_E_P_4 , \ce_hl.CEopIfNotExcpn_E_P_3 , \ce_hl.CEopIfNotExcpn_E_P_2 , \ce_hl.CEopIfNotExcpn_E_P_1 , \ce_hl.CEopIfNotExcpn_E_P_0  } : 8'h00;
  assign { _074_, _073_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _062_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _053_, _052_, _051_, _080_, _079_, _078_, _077_, _076_, _075_, _072_, _061_, _050_, _049_ } = \ce_hl.RESET_D2_R_N  ? { \ce_hl.HI_P_31 , \ce_hl.HI_P_30 , \ce_hl.HI_P_29 , \ce_hl.HI_P_28 , \ce_hl.HI_P_27 , \ce_hl.HI_P_26 , \ce_hl.HI_P_25 , \ce_hl.HI_P_24 , \ce_hl.HI_P_23 , \ce_hl.HI_P_22 , \ce_hl.HI_P_21 , \ce_hl.HI_P_20 , \ce_hl.HI_P_19 , \ce_hl.HI_P_18 , \ce_hl.HI_P_17 , \ce_hl.HI_P_16 , \ce_hl.HI_P_15 , \ce_hl.HI_P_14 , \ce_hl.HI_P_13 , \ce_hl.HI_P_12 , \ce_hl.HI_P_11 , \ce_hl.HI_P_10 , \ce_hl.HI_P_9 , \ce_hl.HI_P_8 , \ce_hl.HI_P_7 , \ce_hl.HI_P_6 , \ce_hl.HI_P_5 , \ce_hl.HI_P_4 , \ce_hl.HI_P_3 , \ce_hl.HI_P_2 , \ce_hl.HI_P_1 , \ce_hl.HI_P_0  } : 32'd0;
  assign { _106_, _105_, _103_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _094_, _092_, _091_, _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _112_, _111_, _110_, _109_, _108_, _107_, _104_, _093_, _082_, _081_ } = \ce_hl.RESET_D2_R_N  ? { \ce_hl.LO_P_31 , \ce_hl.LO_P_30 , \ce_hl.LO_P_29 , \ce_hl.LO_P_28 , \ce_hl.LO_P_27 , \ce_hl.LO_P_26 , \ce_hl.LO_P_25 , \ce_hl.LO_P_24 , \ce_hl.LO_P_23 , \ce_hl.LO_P_22 , \ce_hl.LO_P_21 , \ce_hl.LO_P_20 , \ce_hl.LO_P_19 , \ce_hl.LO_P_18 , \ce_hl.LO_P_17 , \ce_hl.LO_P_16 , \ce_hl.LO_P_15 , \ce_hl.LO_P_14 , \ce_hl.LO_P_13 , \ce_hl.LO_P_12 , \ce_hl.LO_P_11 , \ce_hl.LO_P_10 , \ce_hl.LO_P_9 , \ce_hl.LO_P_8 , \ce_hl.LO_P_7 , \ce_hl.LO_P_6 , \ce_hl.LO_P_5 , \ce_hl.LO_P_4 , \ce_hl.LO_P_3 , \ce_hl.LO_P_2 , \ce_hl.LO_P_1 , \ce_hl.LO_P_0  } : 32'd0;
  assign { \ce_hl.LO_P_31 , \ce_hl.LO_P_30 , \ce_hl.LO_P_29 , \ce_hl.LO_P_28 , \ce_hl.LO_P_27 , \ce_hl.LO_P_26 , \ce_hl.LO_P_25 , \ce_hl.LO_P_24 , \ce_hl.LO_P_23 , \ce_hl.LO_P_22 , \ce_hl.LO_P_21 , \ce_hl.LO_P_20 , \ce_hl.LO_P_19 , \ce_hl.LO_P_18 , \ce_hl.LO_P_17 , \ce_hl.LO_P_16 , \ce_hl.LO_P_15 , \ce_hl.LO_P_14 , \ce_hl.LO_P_13 , \ce_hl.LO_P_12 , \ce_hl.LO_P_11 , \ce_hl.LO_P_10 , \ce_hl.LO_P_9 , \ce_hl.LO_P_8 , \ce_hl.LO_P_7 , \ce_hl.LO_P_6 , \ce_hl.LO_P_5 , \ce_hl.LO_P_4 , \ce_hl.LO_P_3 , \ce_hl.LO_P_2 , \ce_hl.LO_P_1 , \ce_hl.LO_P_0  } = \ce_hl.CEopMTLOGo_M  ? { \ce_hl.AOP_E_D1_R_31 , \ce_hl.AOP_E_D1_R_30 , \ce_hl.AOP_E_D1_R_29 , \ce_hl.AOP_E_D1_R_28 , \ce_hl.AOP_E_D1_R_27 , \ce_hl.AOP_E_D1_R_26 , \ce_hl.AOP_E_D1_R_25 , \ce_hl.AOP_E_D1_R_24 , \ce_hl.AOP_E_D1_R_23 , \ce_hl.AOP_E_D1_R_22 , \ce_hl.AOP_E_D1_R_21 , \ce_hl.AOP_E_D1_R_20 , \ce_hl.AOP_E_D1_R_19 , \ce_hl.AOP_E_D1_R_18 , \ce_hl.AOP_E_D1_R_17 , \ce_hl.AOP_E_D1_R_16 , \ce_hl.AOP_E_D1_R_15 , \ce_hl.AOP_E_D1_R_14 , \ce_hl.AOP_E_D1_R_13 , \ce_hl.AOP_E_D1_R_12 , \ce_hl.AOP_E_D1_R_11 , \ce_hl.AOP_E_D1_R_10 , \ce_hl.AOP_E_D1_R_9 , \ce_hl.AOP_E_D1_R_8 , \ce_hl.AOP_E_D1_R_7 , \ce_hl.AOP_E_D1_R_6 , \ce_hl.AOP_E_D1_R_5 , \ce_hl.AOP_E_D1_R_4 , \ce_hl.AOP_E_D1_R_3 , \ce_hl.AOP_E_D1_R_2 , \ce_hl.AOP_E_D1_R_1 , \ce_hl.AOP_E_D1_R_0  } : { \ce_hl.LO_R_31 , \ce_hl.LO_R_30 , \ce_hl.LO_R_29 , \ce_hl.LO_R_28 , \ce_hl.LO_R_27 , \ce_hl.LO_R_26 , \ce_hl.LO_R_25 , \ce_hl.LO_R_24 , \ce_hl.LO_R_23 , \ce_hl.LO_R_22 , \ce_hl.LO_R_21 , \ce_hl.LO_R_20 , \ce_hl.LO_R_19 , \ce_hl.LO_R_18 , \ce_hl.LO_R_17 , \ce_hl.LO_R_16 , \ce_hl.LO_R_15 , \ce_hl.LO_R_14 , \ce_hl.LO_R_13 , \ce_hl.LO_R_12 , \ce_hl.LO_R_11 , \ce_hl.LO_R_10 , \ce_hl.LO_R_9 , \ce_hl.LO_R_8 , \ce_hl.LO_R_7 , \ce_hl.LO_R_6 , \ce_hl.LO_R_5 , \ce_hl.LO_R_4 , \ce_hl.LO_R_3 , \ce_hl.LO_R_2 , \ce_hl.LO_R_1 , \ce_hl.LO_R_0  };
  assign { \ce_hl.HI_P_31 , \ce_hl.HI_P_30 , \ce_hl.HI_P_29 , \ce_hl.HI_P_28 , \ce_hl.HI_P_27 , \ce_hl.HI_P_26 , \ce_hl.HI_P_25 , \ce_hl.HI_P_24 , \ce_hl.HI_P_23 , \ce_hl.HI_P_22 , \ce_hl.HI_P_21 , \ce_hl.HI_P_20 , \ce_hl.HI_P_19 , \ce_hl.HI_P_18 , \ce_hl.HI_P_17 , \ce_hl.HI_P_16 , \ce_hl.HI_P_15 , \ce_hl.HI_P_14 , \ce_hl.HI_P_13 , \ce_hl.HI_P_12 , \ce_hl.HI_P_11 , \ce_hl.HI_P_10 , \ce_hl.HI_P_9 , \ce_hl.HI_P_8 , \ce_hl.HI_P_7 , \ce_hl.HI_P_6 , \ce_hl.HI_P_5 , \ce_hl.HI_P_4 , \ce_hl.HI_P_3 , \ce_hl.HI_P_2 , \ce_hl.HI_P_1 , \ce_hl.HI_P_0  } = \ce_hl.CEopMTHIGo_M  ? { \ce_hl.AOP_E_D1_R_31 , \ce_hl.AOP_E_D1_R_30 , \ce_hl.AOP_E_D1_R_29 , \ce_hl.AOP_E_D1_R_28 , \ce_hl.AOP_E_D1_R_27 , \ce_hl.AOP_E_D1_R_26 , \ce_hl.AOP_E_D1_R_25 , \ce_hl.AOP_E_D1_R_24 , \ce_hl.AOP_E_D1_R_23 , \ce_hl.AOP_E_D1_R_22 , \ce_hl.AOP_E_D1_R_21 , \ce_hl.AOP_E_D1_R_20 , \ce_hl.AOP_E_D1_R_19 , \ce_hl.AOP_E_D1_R_18 , \ce_hl.AOP_E_D1_R_17 , \ce_hl.AOP_E_D1_R_16 , \ce_hl.AOP_E_D1_R_15 , \ce_hl.AOP_E_D1_R_14 , \ce_hl.AOP_E_D1_R_13 , \ce_hl.AOP_E_D1_R_12 , \ce_hl.AOP_E_D1_R_11 , \ce_hl.AOP_E_D1_R_10 , \ce_hl.AOP_E_D1_R_9 , \ce_hl.AOP_E_D1_R_8 , \ce_hl.AOP_E_D1_R_7 , \ce_hl.AOP_E_D1_R_6 , \ce_hl.AOP_E_D1_R_5 , \ce_hl.AOP_E_D1_R_4 , \ce_hl.AOP_E_D1_R_3 , \ce_hl.AOP_E_D1_R_2 , \ce_hl.AOP_E_D1_R_1 , \ce_hl.AOP_E_D1_R_0  } : { \ce_hl.HI_R_31 , \ce_hl.HI_R_30 , \ce_hl.HI_R_29 , \ce_hl.HI_R_28 , \ce_hl.HI_R_27 , \ce_hl.HI_R_26 , \ce_hl.HI_R_25 , \ce_hl.HI_R_24 , \ce_hl.HI_R_23 , \ce_hl.HI_R_22 , \ce_hl.HI_R_21 , \ce_hl.HI_R_20 , \ce_hl.HI_R_19 , \ce_hl.HI_R_18 , \ce_hl.HI_R_17 , \ce_hl.HI_R_16 , \ce_hl.HI_R_15 , \ce_hl.HI_R_14 , \ce_hl.HI_R_13 , \ce_hl.HI_R_12 , \ce_hl.HI_R_11 , \ce_hl.HI_R_10 , \ce_hl.HI_R_9 , \ce_hl.HI_R_8 , \ce_hl.HI_R_7 , \ce_hl.HI_R_6 , \ce_hl.HI_R_5 , \ce_hl.HI_R_4 , \ce_hl.HI_R_3 , \ce_hl.HI_R_2 , \ce_hl.HI_R_1 , \ce_hl.HI_R_0  };
  assign \ce_hl.CEopMTHI_E  = _131_ ? 1'h1 : 1'h0;
  assign _131_ = { \ce_hl.CEop_E_R_7 , \ce_hl.CEop_E_R_6 , \ce_hl.CEop_E_R_5 , \ce_hl.CEop_E_R_4 , \ce_hl.CEop_E_R_3 , \ce_hl.CEop_E_R_2 , \ce_hl.CEop_E_R_1 , \ce_hl.CEop_E_R_0  } == 8'h91;
  assign \ce_hl.CEopMTLO_E  = _132_ ? 1'h1 : 1'h0;
  assign _132_ = { \ce_hl.CEop_E_R_7 , \ce_hl.CEop_E_R_6 , \ce_hl.CEop_E_R_5 , \ce_hl.CEop_E_R_4 , \ce_hl.CEop_E_R_3 , \ce_hl.CEop_E_R_2 , \ce_hl.CEop_E_R_1 , \ce_hl.CEop_E_R_0  } == 8'h93;
  assign \ce_hl.HI2RESIfM16_S  = _133_ ? 1'h1 : 1'h0;
  assign _133_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 11'h5b0;
  assign \ce_hl.HI2RESIfM32_S  = _134_ ? 1'h1 : 1'h0;
  assign _134_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_5, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 12'h010;
  assign \ce_hl.CEhaltLOEnIfM16_S  = _135_ ? 1'h1 : 1'h0;
  assign _135_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 11'h5b2;
  assign \ce_hl.CEhaltHIEnIfM16_S  = _136_ ? 1'h1 : 1'h0;
  assign _136_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 11'h5b0;
  assign \ce_hl.CEhaltLOEnIfM32_S  = _137_ ? 1'h1 : 1'h0;
  assign _137_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_5, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 12'h012;
  assign \ce_hl.CEhaltHIEnIfM32_S  = _138_ ? 1'h1 : 1'h0;
  assign _138_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_5, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 12'h010;
  function [0:0] _211_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _211_ = b[0:0];
      2'b1?:
        _211_ = b[1:1];
      default:
        _211_ = a;
    endcase
  endfunction
  assign \ce_hl.CEopIfM16_S_7  = _211_(1'h0, 2'h3, { _140_, _139_ });
  assign _139_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 11'h5b2;
  assign _140_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 11'h5b0;
  assign \ce_hl.CEopIfM16_S_6  = _141_ ? 1'h1 : 1'h0;
  assign _141_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6 } == 6'h2f;
  function [0:0] _216_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _216_ = b[0:0];
      4'b??1?:
        _216_ = b[1:1];
      4'b?1??:
        _216_ = b[2:2];
      4'b1???:
        _216_ = b[3:3];
      default:
        _216_ = a;
    endcase
  endfunction
  assign \ce_hl.CEopIfM32_S_7  = _216_(1'h0, 4'hf, { _145_, _144_, _143_, _142_ });
  assign _142_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_5, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 12'h013;
  assign _143_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_5, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 12'h012;
  assign _144_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_5, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 12'h011;
  assign _145_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6, CEI_OP_S_R_5, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } == 12'h010;
  assign \ce_hl.CEopIfM32_S_6  = _146_ ? 1'h1 : 1'h0;
  assign _146_ = { CEI_OP_S_R_11, CEI_OP_S_R_10, CEI_OP_S_R_9, CEI_OP_S_R_8, CEI_OP_S_R_7, CEI_OP_S_R_6 } == 6'h3c;
  assign { \ce_hl.CEop_S_7 , \ce_hl.CEop_S_6 , \ce_hl.CEop_S_5 , \ce_hl.CEop_S_4 , \ce_hl.CEop_S_3 , \ce_hl.CEop_S_2 , \ce_hl.CEop_S_1 , \ce_hl.CEop_S_0  } = CEI_INSTM32_S_R_N ? { \ce_hl.CEopIfM16_S_7 , \ce_hl.CEopIfM16_S_6 , 1'h0, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 } : { \ce_hl.CEopIfM32_S_7 , \ce_hl.CEopIfM32_S_6 , CEI_OP_S_R_5, CEI_OP_S_R_4, CEI_OP_S_R_3, CEI_OP_S_R_2, CEI_OP_S_R_1, CEI_OP_S_R_0 };
  assign { \ce_hl.CEopIfNotExcpn_E_P_7 , \ce_hl.CEopIfNotExcpn_E_P_6 , \ce_hl.CEopIfNotExcpn_E_P_5 , \ce_hl.CEopIfNotExcpn_E_P_4 , \ce_hl.CEopIfNotExcpn_E_P_3 , \ce_hl.CEopIfNotExcpn_E_P_2 , \ce_hl.CEopIfNotExcpn_E_P_1 , \ce_hl.CEopIfNotExcpn_E_P_0  } = \ce_hl.myRhold  ? { \ce_hl.CEop_E_R_7 , \ce_hl.CEop_E_R_6 , \ce_hl.CEop_E_R_5 , \ce_hl.CEop_E_R_4 , \ce_hl.CEop_E_R_3 , \ce_hl.CEop_E_R_2 , \ce_hl.CEop_E_R_1 , \ce_hl.CEop_E_R_0  } : { \ce_hl.CEop_S_7 , \ce_hl.CEop_S_6 , \ce_hl.CEop_S_5 , \ce_hl.CEop_S_4 , \ce_hl.CEop_S_3 , \ce_hl.CEop_S_2 , \ce_hl.CEop_S_1 , \ce_hl.CEop_S_0  };
  assign \ce_hl.CEhaltHIEn_S  = CEI_INSTM32_S_R_N ? \ce_hl.CEhaltHIEnIfM16_S  : \ce_hl.CEhaltHIEnIfM32_S ;
  assign \ce_hl.CEhaltLOEn_S  = CEI_INSTM32_S_R_N ? \ce_hl.CEhaltLOEnIfM16_S  : \ce_hl.CEhaltLOEnIfM32_S ;
  assign \ce_hl.HI2RES_S  = CEI_INSTM32_S_R_N ? \ce_hl.HI2RESIfM16_S  : \ce_hl.HI2RESIfM32_S ;
  assign \ce_hl.HI2RES_E_P  = \ce_hl.myRhold  ? \ce_hl.HI2RES_E_R_C_4  : \ce_hl.HI2RES_S ;
  assign { HL_RES_E_31, HL_RES_E_30, HL_RES_E_29, HL_RES_E_28 } = \ce_hl.HI2RES_E_R_C_4  ? { \ce_hl.HI_R_31 , \ce_hl.HI_R_30 , \ce_hl.HI_R_29 , \ce_hl.HI_R_28  } : { \ce_hl.LO_R_31 , \ce_hl.LO_R_30 , \ce_hl.LO_R_29 , \ce_hl.LO_R_28  };
  assign { HL_RES_E_27, HL_RES_E_26, HL_RES_E_25, HL_RES_E_24, HL_RES_E_23, HL_RES_E_22, HL_RES_E_21 } = \ce_hl.HI2RES_E_R_C_3  ? { \ce_hl.HI_R_27 , \ce_hl.HI_R_26 , \ce_hl.HI_R_25 , \ce_hl.HI_R_24 , \ce_hl.HI_R_23 , \ce_hl.HI_R_22 , \ce_hl.HI_R_21  } : { \ce_hl.LO_R_27 , \ce_hl.LO_R_26 , \ce_hl.LO_R_25 , \ce_hl.LO_R_24 , \ce_hl.LO_R_23 , \ce_hl.LO_R_22 , \ce_hl.LO_R_21  };
  assign { HL_RES_E_20, HL_RES_E_19, HL_RES_E_18, HL_RES_E_17, HL_RES_E_16, HL_RES_E_15, HL_RES_E_14 } = \ce_hl.HI2RES_E_R_C_2  ? { \ce_hl.HI_R_20 , \ce_hl.HI_R_19 , \ce_hl.HI_R_18 , \ce_hl.HI_R_17 , \ce_hl.HI_R_16 , \ce_hl.HI_R_15 , \ce_hl.HI_R_14  } : { \ce_hl.LO_R_20 , \ce_hl.LO_R_19 , \ce_hl.LO_R_18 , \ce_hl.LO_R_17 , \ce_hl.LO_R_16 , \ce_hl.LO_R_15 , \ce_hl.LO_R_14  };
  assign { HL_RES_E_13, HL_RES_E_12, HL_RES_E_11, HL_RES_E_10, HL_RES_E_9, HL_RES_E_8, HL_RES_E_7 } = \ce_hl.HI2RES_E_R_C_1  ? { \ce_hl.HI_R_13 , \ce_hl.HI_R_12 , \ce_hl.HI_R_11 , \ce_hl.HI_R_10 , \ce_hl.HI_R_9 , \ce_hl.HI_R_8 , \ce_hl.HI_R_7  } : { \ce_hl.LO_R_13 , \ce_hl.LO_R_12 , \ce_hl.LO_R_11 , \ce_hl.LO_R_10 , \ce_hl.LO_R_9 , \ce_hl.LO_R_8 , \ce_hl.LO_R_7  };
  assign { HL_RES_E_6, HL_RES_E_5, HL_RES_E_4, HL_RES_E_3, HL_RES_E_2, HL_RES_E_1, HL_RES_E_0 } = \ce_hl.HI2RES_E_R_C_0  ? { \ce_hl.HI_R_6 , \ce_hl.HI_R_5 , \ce_hl.HI_R_4 , \ce_hl.HI_R_3 , \ce_hl.HI_R_2 , \ce_hl.HI_R_1 , \ce_hl.HI_R_0  } : { \ce_hl.LO_R_6 , \ce_hl.LO_R_5 , \ce_hl.LO_R_4 , \ce_hl.LO_R_3 , \ce_hl.LO_R_2 , \ce_hl.LO_R_1 , \ce_hl.LO_R_0  };
  assign CE_SEL_E_R = CFG_CEENBL ? HL_SEL_E_R : MAC_SEL_E_R;
  assign { CE_RES_E_7, CE_RES_E_6, CE_RES_E_5, CE_RES_E_4, CE_RES_E_3, CE_RES_E_2, CE_RES_E_1, CE_RES_E_0 } = CFG_CEENBL ? { HL_RES_E_7, HL_RES_E_6, HL_RES_E_5, HL_RES_E_4, HL_RES_E_3, HL_RES_E_2, HL_RES_E_1, HL_RES_E_0 } : { MAC_RES_E_7, MAC_RES_E_6, MAC_RES_E_5, MAC_RES_E_4, MAC_RES_E_3, MAC_RES_E_2, MAC_RES_E_1, MAC_RES_E_0 };
  assign { CE_RES_E_15, CE_RES_E_14, CE_RES_E_13, CE_RES_E_12, CE_RES_E_11, CE_RES_E_10, CE_RES_E_9, CE_RES_E_8 } = CFG_CEENBL ? { HL_RES_E_15, HL_RES_E_14, HL_RES_E_13, HL_RES_E_12, HL_RES_E_11, HL_RES_E_10, HL_RES_E_9, HL_RES_E_8 } : { MAC_RES_E_15, MAC_RES_E_14, MAC_RES_E_13, MAC_RES_E_12, MAC_RES_E_11, MAC_RES_E_10, MAC_RES_E_9, MAC_RES_E_8 };
  assign { CE_RES_E_23, CE_RES_E_22, CE_RES_E_21, CE_RES_E_20, CE_RES_E_19, CE_RES_E_18, CE_RES_E_17, CE_RES_E_16 } = CFG_CEENBL ? { HL_RES_E_23, HL_RES_E_22, HL_RES_E_21, HL_RES_E_20, HL_RES_E_19, HL_RES_E_18, HL_RES_E_17, HL_RES_E_16 } : { MAC_RES_E_23, MAC_RES_E_22, MAC_RES_E_21, MAC_RES_E_20, MAC_RES_E_19, MAC_RES_E_18, MAC_RES_E_17, MAC_RES_E_16 };
  assign { CE_RES_E_31, CE_RES_E_30, CE_RES_E_29, CE_RES_E_28, CE_RES_E_27, CE_RES_E_26, CE_RES_E_25, CE_RES_E_24 } = CFG_CEENBL ? { HL_RES_E_31, HL_RES_E_30, HL_RES_E_29, HL_RES_E_28, HL_RES_E_27, HL_RES_E_26, HL_RES_E_25, HL_RES_E_24 } : { MAC_RES_E_31, MAC_RES_E_30, MAC_RES_E_29, MAC_RES_E_28, MAC_RES_E_27, MAC_RES_E_26, MAC_RES_E_25, MAC_RES_E_24 };
  assign \ce_hl.CEop_E_P_0  = \ce_hl.CEopIfNotExcpn_E_P_0 ;
  assign \ce_hl.CEop_E_P_1  = \ce_hl.CEopIfNotExcpn_E_P_1 ;
  assign \ce_hl.CEop_E_P_2  = \ce_hl.CEopIfNotExcpn_E_P_2 ;
  assign \ce_hl.CEop_E_P_3  = \ce_hl.CEopIfNotExcpn_E_P_3 ;
  assign \ce_hl.CEop_E_P_4  = \ce_hl.CEopIfNotExcpn_E_P_4 ;
  assign \ce_hl.CEop_E_P_5  = \ce_hl.CEopIfNotExcpn_E_P_5 ;
  assign \ce_hl.CEop_E_P_6  = \ce_hl.CEopIfNotExcpn_E_P_6 ;
  assign \ce_hl.CEopIfM16_S_0  = CEI_OP_S_R_0;
  assign \ce_hl.CEopIfM16_S_1  = CEI_OP_S_R_1;
  assign \ce_hl.CEopIfM16_S_2  = CEI_OP_S_R_2;
  assign \ce_hl.CEopIfM16_S_3  = CEI_OP_S_R_3;
  assign \ce_hl.CEopIfM16_S_4  = CEI_OP_S_R_4;
  assign \ce_hl.CEopIfM16_S_5  = 1'h0;
  assign \ce_hl.CEopIfM32_S_0  = CEI_OP_S_R_0;
  assign \ce_hl.CEopIfM32_S_1  = CEI_OP_S_R_1;
  assign \ce_hl.CEopIfM32_S_2  = CEI_OP_S_R_2;
  assign \ce_hl.CEopIfM32_S_3  = CEI_OP_S_R_3;
  assign \ce_hl.CEopIfM32_S_4  = CEI_OP_S_R_4;
  assign \ce_hl.CEopIfM32_S_5  = CEI_OP_S_R_5;
  assign CE_HALT_E_R_C_0 = \ce_hl.CE_HALT_E_R ;
  assign CE_HALT_E_R_C_1 = \ce_hl.CE_HALT_E_R ;
  assign CE_HALT_E_R_C_2 = \ce_hl.CE_HALT_E_R ;
endmodule
