INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:20:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.325ns period=6.650ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.325ns period=6.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (clk rise@6.650ns - clk rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 3.611ns (55.584%)  route 2.885ns (44.416%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.133 - 6.650 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2182, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X47Y76         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[13]/Q
                         net (fo=1, routed)           0.413     1.119    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[12]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.120     1.239 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_30/O
                         net (fo=1, routed)           0.304     1.544    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_30_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I3_O)        0.043     1.587 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25/O
                         net (fo=1, routed)           0.000     1.587    mulf1/operator/RoundingAdder/S[0]
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.825 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.875 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.875    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.925 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.925    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.975 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     1.975    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.025 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.025    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.075 r  mulf1/operator/RoundingAdder/g0_b2__47_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.075    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     2.222 f  mulf1/operator/RoundingAdder/minusOp_carry_i_9__0/O[3]
                         net (fo=3, routed)           0.511     2.733    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X43Y82         LUT4 (Prop_lut4_I1_O)        0.120     2.853 f  mulf1/operator/RoundingAdder/g0_b2__47_i_11/O
                         net (fo=1, routed)           0.088     2.941    mulf1/operator/RoundingAdder/g0_b2__47_i_11_n_0
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.043     2.984 f  mulf1/operator/RoundingAdder/g0_b2__47_i_10/O
                         net (fo=33, routed)          0.120     3.103    mulf1/operator/RoundingAdder/g0_b2__47_i_10_n_0
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.043     3.146 r  mulf1/operator/RoundingAdder/Mfull_c0_i_24/O
                         net (fo=4, routed)           0.331     3.477    mulf1/operator/RoundingAdder/Mfull_c0_i_24_n_0
    SLICE_X44Y84         LUT4 (Prop_lut4_I1_O)        0.043     3.520 r  mulf1/operator/RoundingAdder/g0_b2__47_i_7/O
                         net (fo=22, routed)          0.399     3.920    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X42Y81         LUT6 (Prop_lut6_I1_O)        0.043     3.963 r  mulf1/operator/RoundingAdder/Mfull_c0_i_11__0/O
                         net (fo=1, routed)           0.199     4.161    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[6]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[6]_P[23])
                                                      2.280     6.441 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[23]
                         net (fo=3, routed)           0.520     6.961    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][6]
    SLICE_X43Y80         LUT5 (Prop_lut5_I3_O)        0.043     7.004 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.004    mulf2/operator/SignificandMultiplication/D[0]
    SLICE_X43Y80         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.650     6.650 r  
                                                      0.000     6.650 r  clk (IN)
                         net (fo=2182, unset)         0.483     7.133    mulf2/operator/SignificandMultiplication/clk
    SLICE_X43Y80         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]/C
                         clock pessimism              0.000     7.133    
                         clock uncertainty           -0.035     7.097    
    SLICE_X43Y80         FDRE (Setup_fdre_C_D)        0.032     7.129    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  0.125    




