V3 3
FL C:/project/GIT/vhdl-projects/Library/RegisterNBitWithReset/RegisterNBitWithReset_Proj/Register_D_R.vhd 2020/10/27.20:58:43 P.20131013
EN work/register_D_R 1603832343 \
      FL C:/project/GIT/vhdl-projects/Library/RegisterNBitWithReset/RegisterNBitWithReset_Proj/Register_D_R.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/register_D_R/Behavioral 1603832344 \
      FL C:/project/GIT/vhdl-projects/Library/RegisterNBitWithReset/RegisterNBitWithReset_Proj/Register_D_R.vhd \
      EN work/register_D_R 1603832343
