// Seed: 850754529
module module_0;
  logic [1 : ""] id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output logic id_2,
    inout tri0 id_3,
    input wire id_4,
    input supply1 id_5
);
  assign id_3 = -1'b0 ^ id_5 - id_5;
  assign id_3 = id_3;
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
  id_9 :
  assert property (@(posedge -1) 1'b0)
  else;
  assign id_9 = id_0;
  always id_2 = -1'b0;
endmodule
