[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypeDefGenScope/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 91
LIB: work
FILE: ${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv
n<> u<90> t<Top_level_rule> c<1> l<1:1> el<25:1>
  n<> u<1> t<Null_rule> p<90> s<89> l<1:1>
  n<> u<89> t<Source_text> p<90> c<88> l<1:1> el<24:10>
    n<> u<88> t<Description> p<89> c<87> l<1:1> el<24:10>
      n<> u<87> t<Module_declaration> p<88> c<5> l<1:1> el<24:10>
        n<> u<5> t<Module_nonansi_header> p<87> c<2> s<85> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<85> t<Module_item> p<87> c<84> s<86> l<3:4> el<21:7>
          n<> u<84> t<Non_port_module_item> p<85> c<83> l<3:4> el<21:7>
            n<> u<83> t<Module_or_generate_item> p<84> c<82> l<3:4> el<21:7>
              n<> u<82> t<Module_common_item> p<83> c<81> l<3:4> el<21:7>
                n<> u<81> t<Conditional_generate_construct> p<82> c<80> l<3:4> el<21:7>
                  n<> u<80> t<If_generate_construct> p<81> c<79> l<3:4> el<21:7>
                    n<> u<79> t<IF> p<80> s<9> l<3:4> el<3:6>
                    n<> u<9> t<Constant_expression> p<80> c<8> s<78> l<3:8> el<3:9>
                      n<> u<8> t<Constant_primary> p<9> c<7> l<3:8> el<3:9>
                        n<> u<7> t<Primary_literal> p<8> c<6> l<3:8> el<3:9>
                          n<1> u<6> t<INT_CONST> p<7> l<3:8> el<3:9>
                    n<> u<78> t<Generate_item> p<80> c<77> l<3:11> el<21:7>
                      n<> u<77> t<Generate_begin_end_block> p<78> c<10> l<3:11> el<21:7>
                        n<m> u<10> t<STRING_CONST> p<77> s<36> l<3:19> el<3:20>
                        n<> u<36> t<Generate_item> p<77> c<35> s<46> l<5:5> el<9:36>
                          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<5:5> el<9:36>
                            n<> u<34> t<Module_common_item> p<35> c<33> l<5:5> el<9:36>
                              n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<5:5> el<9:36>
                                n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<5:5> el<9:36>
                                  n<> u<31> t<Data_declaration> p<32> c<30> l<5:5> el<9:36>
                                    n<> u<30> t<Type_declaration> p<31> c<28> l<5:5> el<9:36>
                                      n<> u<28> t<Data_type> p<30> c<12> s<29> l<5:13> el<9:6>
                                        n<> u<12> t<Struct_union> p<28> c<11> s<13> l<5:13> el<5:19>
                                          n<> u<11> t<Struct_keyword> p<12> l<5:13> el<5:19>
                                        n<> u<13> t<Packed_keyword> p<28> s<20> l<5:20> el<5:26>
                                        n<> u<20> t<Struct_union_member> p<28> c<16> s<27> l<7:7> el<7:61>
                                          n<> u<16> t<Data_type_or_void> p<20> c<15> s<19> l<7:7> el<7:12>
                                            n<> u<15> t<Data_type> p<16> c<14> l<7:7> el<7:12>
                                              n<> u<14> t<IntVec_TypeLogic> p<15> l<7:7> el<7:12>
                                          n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<7:52> el<7:60>
                                            n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<7:52> el<7:60>
                                              n<uncached> u<17> t<STRING_CONST> p<18> l<7:52> el<7:60>
                                        n<> u<27> t<Struct_union_member> p<28> c<23> l<8:7> el<8:64>
                                          n<> u<23> t<Data_type_or_void> p<27> c<22> s<26> l<8:7> el<8:12>
                                            n<> u<22> t<Data_type> p<23> c<21> l<8:7> el<8:12>
                                              n<> u<21> t<IntVec_TypeLogic> p<22> l<8:7> el<8:12>
                                          n<> u<26> t<List_of_variable_decl_assignments> p<27> c<25> l<8:52> el<8:63>
                                            n<> u<25> t<Variable_decl_assignment> p<26> c<24> l<8:52> el<8:63>
                                              n<speculative> u<24> t<STRING_CONST> p<25> l<8:52> el<8:63>
                                      n<bp_bedrock_mem_fwd_payload_s> u<29> t<STRING_CONST> p<30> l<9:7> el<9:35>
                        n<> u<46> t<Generate_item> p<77> c<45> s<65> l<10:5> el<10:71>
                          n<> u<45> t<Module_or_generate_item> p<46> c<44> l<10:5> el<10:71>
                            n<> u<44> t<Module_common_item> p<45> c<43> l<10:5> el<10:71>
                              n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<10:5> el<10:71>
                                n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<10:5> el<10:71>
                                  n<> u<41> t<Data_declaration> p<42> c<40> l<10:5> el<10:71>
                                    n<> u<40> t<Type_declaration> p<41> c<38> l<10:5> el<10:71>
                                      n<bp_bedrock_mem_fwd_payload_s> u<38> t<Data_type> p<40> c<37> s<39> l<10:13> el<10:41>
                                        n<bp_bedrock_mem_fwd_payload_s> u<37> t<STRING_CONST> p<38> l<10:13> el<10:41>
                                      n<bp_bedrock_mem_rev_payload_s> u<39> t<STRING_CONST> p<40> l<10:42> el<10:70>
                        n<> u<65> t<Generate_item> p<77> c<64> s<75> l<13:5> el<16:35>
                          n<> u<64> t<Module_or_generate_item> p<65> c<63> l<13:5> el<16:35>
                            n<> u<63> t<Module_common_item> p<64> c<62> l<13:5> el<16:35>
                              n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<13:5> el<16:35>
                                n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<13:5> el<16:35>
                                  n<> u<60> t<Data_declaration> p<61> c<59> l<13:5> el<16:35>
                                    n<> u<59> t<Type_declaration> p<60> c<57> l<13:5> el<16:35>
                                      n<> u<57> t<Data_type> p<59> c<48> s<58> l<13:13> el<16:6>
                                        n<> u<48> t<Struct_union> p<57> c<47> s<49> l<13:13> el<13:19>
                                          n<> u<47> t<Struct_keyword> p<48> l<13:13> el<13:19>
                                        n<> u<49> t<Packed_keyword> p<57> s<56> l<13:20> el<13:26>
                                        n<> u<56> t<Struct_union_member> p<57> c<52> l<15:9> el<15:76>
                                          n<> u<52> t<Data_type_or_void> p<56> c<51> s<55> l<15:9> el<15:37>
                                            n<bp_bedrock_mem_rev_payload_s> u<51> t<Data_type> p<52> c<50> l<15:9> el<15:37>
                                              n<bp_bedrock_mem_rev_payload_s> u<50> t<STRING_CONST> p<51> l<15:9> el<15:37>
                                          n<> u<55> t<List_of_variable_decl_assignments> p<56> c<54> l<15:68> el<15:75>
                                            n<> u<54> t<Variable_decl_assignment> p<55> c<53> l<15:68> el<15:75>
                                              n<payload> u<53> t<STRING_CONST> p<54> l<15:68> el<15:75>
                                      n<bp_bedrock_mem_fwd_header_s> u<58> t<STRING_CONST> p<59> l<16:7> el<16:34>
                        n<> u<75> t<Generate_item> p<77> c<74> s<76> l<19:5> el<19:55>
                          n<> u<74> t<Module_or_generate_item> p<75> c<73> l<19:5> el<19:55>
                            n<> u<73> t<Module_common_item> p<74> c<72> l<19:5> el<19:55>
                              n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<19:5> el<19:55>
                                n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<19:5> el<19:55>
                                  n<> u<70> t<Net_declaration> p<71> c<66> l<19:5> el<19:55>
                                    n<bp_bedrock_mem_fwd_header_s> u<66> t<STRING_CONST> p<70> s<69> l<19:5> el<19:32>
                                    n<> u<69> t<List_of_net_decl_assignments> p<70> c<68> l<19:33> el<19:54>
                                      n<> u<68> t<Net_decl_assignment> p<69> c<67> l<19:33> el<19:54>
                                        n<mem_fwd_header_cast_i> u<67> t<STRING_CONST> p<68> l<19:33> el<19:54>
                        n<> u<76> t<END> p<77> l<21:4> el<21:7>
        n<> u<86> t<ENDMODULE> p<87> l<24:1> el<24:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               1
Design                                                 1
GenIf                                                  1
LogicTypespec                                          2
Module                                                 1
RefTypespec                                            4
StructTypespec                                         2
StructVar                                              1
TypespecMember                                         3
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeDefGenScope/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiVariables:
  \_StructVar: (work@dut.mem_fwd_header_cast_i), line:19:33, endln:19:54
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.mem_fwd_header_cast_i.bp_bedrock_mem_fwd_header_s), line:19:5, endln:19:32
      |vpiParent:
      \_StructVar: (work@dut.mem_fwd_header_cast_i), line:19:33, endln:19:54
      |vpiName:bp_bedrock_mem_fwd_header_s
      |vpiFullName:work@dut.mem_fwd_header_cast_i.bp_bedrock_mem_fwd_header_s
      |vpiActual:
      \_StructTypespec: (bp_bedrock_mem_fwd_header_s), line:13:13, endln:16:6
    |vpiName:mem_fwd_header_cast_i
    |vpiFullName:work@dut.mem_fwd_header_cast_i
    |vpiVisibility:1
  |vpiInternalScope:
  \_Begin: (work@dut.m), line:3:11, endln:21:7
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
    |vpiName:m
    |vpiFullName:work@dut.m
    |vpiTypedef:
    \_StructTypespec: (bp_bedrock_mem_fwd_payload_s), line:5:13, endln:9:6
      |vpiParent:
      \_Begin: (work@dut.m), line:3:11, endln:21:7
      |vpiName:bp_bedrock_mem_fwd_payload_s
      |vpiPacked:1
      |vpiTypespecMember:
      \_TypespecMember: (uncached), line:7:52, endln:7:60
        |vpiParent:
        \_StructTypespec: (bp_bedrock_mem_fwd_payload_s), line:5:13, endln:9:6
        |vpiName:uncached
        |vpiTypespec:
        \_RefTypespec: (work@dut.m.bp_bedrock_mem_fwd_payload_s.uncached), line:7:7, endln:7:12
          |vpiParent:
          \_TypespecMember: (uncached), line:7:52, endln:7:60
          |vpiFullName:work@dut.m.bp_bedrock_mem_fwd_payload_s.uncached
          |vpiActual:
          \_LogicTypespec: , line:7:7, endln:7:12
      |vpiTypespecMember:
      \_TypespecMember: (speculative), line:8:52, endln:8:63
        |vpiParent:
        \_StructTypespec: (bp_bedrock_mem_fwd_payload_s), line:5:13, endln:9:6
        |vpiName:speculative
        |vpiTypespec:
        \_RefTypespec: (work@dut.m.bp_bedrock_mem_fwd_payload_s.speculative), line:8:7, endln:8:12
          |vpiParent:
          \_TypespecMember: (speculative), line:8:52, endln:8:63
          |vpiFullName:work@dut.m.bp_bedrock_mem_fwd_payload_s.speculative
          |vpiActual:
          \_LogicTypespec: , line:8:7, endln:8:12
    |vpiTypedef:
    \_LogicTypespec: , line:7:7, endln:7:12
      |vpiParent:
      \_Begin: (work@dut.m), line:3:11, endln:21:7
    |vpiTypedef:
    \_LogicTypespec: , line:8:7, endln:8:12
      |vpiParent:
      \_Begin: (work@dut.m), line:3:11, endln:21:7
    |vpiTypedef:
    \_StructTypespec: (bp_bedrock_mem_fwd_header_s), line:13:13, endln:16:6
      |vpiParent:
      \_Begin: (work@dut.m), line:3:11, endln:21:7
      |vpiName:bp_bedrock_mem_fwd_header_s
      |vpiPacked:1
      |vpiTypespecMember:
      \_TypespecMember: (payload), line:15:68, endln:15:75
        |vpiParent:
        \_StructTypespec: (bp_bedrock_mem_fwd_header_s), line:13:13, endln:16:6
        |vpiName:payload
        |vpiTypespec:
        \_RefTypespec: (work@dut.m.bp_bedrock_mem_fwd_header_s.payload.bp_bedrock_mem_rev_payload_s), line:15:9, endln:15:37
          |vpiParent:
          \_TypespecMember: (payload), line:15:68, endln:15:75
          |vpiName:bp_bedrock_mem_rev_payload_s
          |vpiFullName:work@dut.m.bp_bedrock_mem_fwd_header_s.payload.bp_bedrock_mem_rev_payload_s
          |vpiActual:
          \_UnsupportedTypespec: (bp_bedrock_mem_rev_payload_s), line:15:9, endln:15:37
    |vpiImportTypespec:
    \_StructTypespec: (bp_bedrock_mem_fwd_payload_s), line:5:13, endln:9:6
    |vpiImportTypespec:
    \_LogicTypespec: , line:7:7, endln:7:12
    |vpiImportTypespec:
    \_LogicTypespec: , line:8:7, endln:8:12
    |vpiImportTypespec:
    \_StructTypespec: (bp_bedrock_mem_fwd_header_s), line:13:13, endln:16:6
  |vpiTypedef:
  \_UnsupportedTypespec: (bp_bedrock_mem_rev_payload_s), line:15:9, endln:15:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
    |vpiName:bp_bedrock_mem_rev_payload_s
  |vpiImportTypespec:
  \_UnsupportedTypespec: (bp_bedrock_mem_rev_payload_s), line:15:9, endln:15:37
  |vpiImportTypespec:
  \_StructVar: (work@dut.mem_fwd_header_cast_i), line:19:33, endln:19:54
  |vpiDefName:work@dut
  |vpiGenStmt:
  \_GenIf: , line:3:4, endln:21:7
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
    |vpiCondition:
    \_Constant: , line:3:8, endln:3:9
      |vpiParent:
      \_GenIf: , line:3:4, endln:21:7
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@dut.m), line:3:11, endln:21:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
