Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0x499f313a

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3783 LCs used as LUT4 only
Info:      515 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      668 LCs used as DFF only
Info: Packing carries..
Info:       22 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1239)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.r[9]_SB_DFFESR_Q_30_R_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.r[10]_SB_DFFESR_Q_30_R_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.div0.step_SB_LUT4_I1_O [cen] (fanout 66)
Info: promoting cpu0.div0.result_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CO_7_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O [cen] (fanout 65)
Info: promoting cpu0.div0.step_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0x029ed498

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xd4f4c298

Info: Device utilisation:
Info: 	         ICESTORM_LC:  5024/ 5280    95%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 5066 cells.
Info:   initial placement placed 500/5066 cells
Info:   initial placement placed 1000/5066 cells
Info:   initial placement placed 1500/5066 cells
Info:   initial placement placed 2000/5066 cells
Info:   initial placement placed 2500/5066 cells
Info:   initial placement placed 3000/5066 cells
Info:   initial placement placed 3500/5066 cells
Info:   initial placement placed 4000/5066 cells
Info:   initial placement placed 4500/5066 cells
Info:   initial placement placed 5000/5066 cells
Info:   initial placement placed 5066/5066 cells
Info: Initial placement time 2.32s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 7640, wirelen = 139994
Info:   at iteration #5: temp = 0.062500, timing cost = 6934, wirelen = 140841
Info:   at iteration #10: temp = 0.020503, timing cost = 6546, wirelen = 136609
Info:   at iteration #15: temp = 0.014239, timing cost = 7531, wirelen = 135671
Info:   at iteration #20: temp = 0.011018, timing cost = 7583, wirelen = 133065
Info:   at iteration #25: temp = 0.008974, timing cost = 7511, wirelen = 132044
Info:   at iteration #30: temp = 0.007309, timing cost = 7483, wirelen = 131027
Info:   at iteration #35: temp = 0.005656, timing cost = 6242, wirelen = 130248
Info:   at iteration #40: temp = 0.004376, timing cost = 6068, wirelen = 131141
Info:   at iteration #45: temp = 0.003565, timing cost = 5220, wirelen = 129617
Info:   at iteration #50: temp = 0.002758, timing cost = 6854, wirelen = 130685
Info:   at iteration #55: temp = 0.002134, timing cost = 6216, wirelen = 130518
Info:   at iteration #60: temp = 0.001738, timing cost = 7444, wirelen = 129430
Info:   at iteration #65: temp = 0.001345, timing cost = 6925, wirelen = 129428
Info:   at iteration #70: temp = 0.001041, timing cost = 7811, wirelen = 129303
Info:   at iteration #75: temp = 0.000848, timing cost = 9041, wirelen = 128903
Info:   at iteration #80: temp = 0.000656, timing cost = 7136, wirelen = 127607
Info:   at iteration #85: temp = 0.000508, timing cost = 8075, wirelen = 126908
Info:   at iteration #90: temp = 0.000413, timing cost = 7989, wirelen = 125198
Info:   at iteration #95: temp = 0.000337, timing cost = 6779, wirelen = 124808
Info:   at iteration #100: temp = 0.000274, timing cost = 7038, wirelen = 123972
Info:   at iteration #105: temp = 0.000223, timing cost = 7169, wirelen = 120218
Info:   at iteration #110: temp = 0.000192, timing cost = 6609, wirelen = 119220
Info:   at iteration #115: temp = 0.000156, timing cost = 7511, wirelen = 117064
Info:   at iteration #120: temp = 0.000134, timing cost = 7717, wirelen = 114589
Info:   at iteration #125: temp = 0.000115, timing cost = 7494, wirelen = 111753
Info:   at iteration #130: temp = 0.000104, timing cost = 7529, wirelen = 108594
Info:   at iteration #135: temp = 0.000093, timing cost = 7397, wirelen = 102981
Info:   at iteration #140: temp = 0.000089, timing cost = 6254, wirelen = 99483
Info:   at iteration #145: temp = 0.000084, timing cost = 6505, wirelen = 93924
Info:   at iteration #150: temp = 0.000076, timing cost = 6206, wirelen = 90589
Info:   at iteration #155: temp = 0.000072, timing cost = 6470, wirelen = 86864
Info:   at iteration #160: temp = 0.000069, timing cost = 6636, wirelen = 82570
Info:   at iteration #165: temp = 0.000065, timing cost = 6215, wirelen = 78682
Info:   at iteration #170: temp = 0.000062, timing cost = 7085, wirelen = 74901
Info:   at iteration #175: temp = 0.000056, timing cost = 6709, wirelen = 71276
Info:   at iteration #180: temp = 0.000053, timing cost = 6539, wirelen = 68567
Info:   at iteration #185: temp = 0.000050, timing cost = 6931, wirelen = 64982
Info:   at iteration #190: temp = 0.000048, timing cost = 6568, wirelen = 60973
Info:   at iteration #195: temp = 0.000046, timing cost = 7216, wirelen = 59140
Info: Legalising relative constraints...
Info:     moved 288 cells, 165 unplaced (after legalising chains)
Info:        average distance 2.389950
Info:        maximum distance 7.615773
Info:     moved 475 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.598914
Info:        maximum distance 20.099751
Info:   at iteration #200: temp = 0.000043, timing cost = 5819, wirelen = 56214
Info:   at iteration #205: temp = 0.000043, timing cost = 6403, wirelen = 52080
Info:   at iteration #210: temp = 0.000041, timing cost = 6574, wirelen = 49498
Info:   at iteration #215: temp = 0.000039, timing cost = 5574, wirelen = 46429
Info:   at iteration #220: temp = 0.000039, timing cost = 6637, wirelen = 44590
Info:   at iteration #225: temp = 0.000035, timing cost = 6223, wirelen = 43041
Info:   at iteration #230: temp = 0.000033, timing cost = 5528, wirelen = 40974
Info:   at iteration #235: temp = 0.000032, timing cost = 5205, wirelen = 38879
Info:   at iteration #240: temp = 0.000029, timing cost = 5395, wirelen = 37752
Info:   at iteration #245: temp = 0.000027, timing cost = 5129, wirelen = 35814
Info:   at iteration #250: temp = 0.000025, timing cost = 5501, wirelen = 34741
Info:   at iteration #255: temp = 0.000023, timing cost = 5329, wirelen = 33523
Info:   at iteration #260: temp = 0.000021, timing cost = 5314, wirelen = 32376
Info:   at iteration #265: temp = 0.000018, timing cost = 5183, wirelen = 31529
Info:   at iteration #270: temp = 0.000014, timing cost = 4887, wirelen = 30211
Info:   at iteration #275: temp = 0.000009, timing cost = 4857, wirelen = 29084
Info:   at iteration #280: temp = 0.000006, timing cost = 4834, wirelen = 28324
Info:   at iteration #285: temp = 0.000002, timing cost = 4899, wirelen = 27894
Info:   at iteration #290: temp = 0.000001, timing cost = 4877, wirelen = 27761
Info:   at iteration #295: temp = 0.000000, timing cost = 4884, wirelen = 27706
Info:   at iteration #300: temp = 0.000000, timing cost = 4878, wirelen = 27673
Info:   at iteration #305: temp = 0.000000, timing cost = 4875, wirelen = 27659
Info:   at iteration #308: temp = 0.000000, timing cost = 4872, wirelen = 27659 
Info: SA placement time 99.40s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.99 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 49.60 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 16.75 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 42.68 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 7.82 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 11859,  15271) |**********+
Info: [ 15271,  18683) |**************************+
Info: [ 18683,  22095) |*****+
Info: [ 22095,  25507) |*************+
Info: [ 25507,  28919) |******************************+
Info: [ 28919,  32331) |*****************************+
Info: [ 32331,  35743) |*******************+
Info: [ 35743,  39155) |**************+
Info: [ 39155,  42567) |******************+
Info: [ 42567,  45979) |***********************+
Info: [ 45979,  49391) |***********+
Info: [ 49391,  52803) |*****+
Info: [ 52803,  56215) |**************+
Info: [ 56215,  59627) |*********+
Info: [ 59627,  63039) |****************+
Info: [ 63039,  66451) |**********************+
Info: [ 66451,  69863) |****************************+
Info: [ 69863,  73275) |************************************************************ 
Info: [ 73275,  76687) |*********************************************+
Info: [ 76687,  80099) |*****************************************************+
Info: Checksum: 0x102ab023

Info: Routing..
Info: Setting up routing queue.
Info: Routing 17772 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        9        990 |    9   990 |     16782
Info:       2000 |       31       1968 |   22   978 |     15830
Info:       3000 |       96       2903 |   65   935 |     14906
Info:       4000 |      191       3808 |   95   905 |     14077
Info:       5000 |      354       4645 |  163   837 |     13333
Info:       6000 |      578       5421 |  224   776 |     12691
Info:       7000 |      848       6151 |  270   730 |     12117
Info:       8000 |     1145       6854 |  297   703 |     11614
Info:       9000 |     1440       7559 |  295   705 |     11205
Info:      10000 |     1838       8161 |  398   602 |     10789
Info:      11000 |     2259       8740 |  421   579 |     10397
Info:      12000 |     2506       9493 |  247   753 |      9785
Info:      13000 |     3010       9989 |  504   496 |      9578
Info:      14000 |     3230      10769 |  220   780 |      8904
Info:      15000 |     3714      11285 |  484   516 |      8612
Info:      16000 |     4183      11816 |  469   531 |      8328
Info:      17000 |     4640      12359 |  457   543 |      8038
Info:      18000 |     5083      12916 |  443   557 |      7737
Info:      19000 |     5596      13403 |  513   487 |      7509
Info:      20000 |     6065      13934 |  469   531 |      7235
Info:      21000 |     6512      14487 |  447   553 |      6941
Info:      22000 |     7016      14983 |  504   496 |      6768
Info:      23000 |     7464      15535 |  448   552 |      6606
Info:      24000 |     7946      16053 |  482   518 |      6404
Info:      25000 |     8405      16594 |  459   541 |      6149
Info:      26000 |     8871      17128 |  466   534 |      5944
Info:      27000 |     9344      17655 |  473   527 |      5757
Info:      28000 |     9838      18161 |  494   506 |      5496
Info:      29000 |    10390      18609 |  552   448 |      5384
Info:      30000 |    10853      19146 |  463   537 |      5097
Info:      31000 |    11413      19586 |  560   440 |      5005
Info:      32000 |    11933      20066 |  520   480 |      4829
Info:      33000 |    12465      20534 |  532   468 |      4668
Info:      34000 |    12980      21019 |  515   485 |      4473
Info:      35000 |    13432      21567 |  452   548 |      4154
Info:      36000 |    13978      22021 |  546   454 |      4020
Info:      37000 |    14500      22499 |  522   478 |      4064
Info:      38000 |    15005      22994 |  505   495 |      3887
Info:      39000 |    15531      23468 |  526   474 |      3817
Info:      40000 |    15998      24001 |  467   533 |      3591
Info:      41000 |    16542      24457 |  544   456 |      3469
Info:      42000 |    17166      24833 |  624   376 |      3476
Info:      43000 |    17721      25278 |  555   445 |      3362
Info:      44000 |    18301      25698 |  580   420 |      3303
Info:      45000 |    18845      26154 |  544   456 |      3164
Info:      46000 |    19357      26642 |  512   488 |      3032
Info:      47000 |    19907      27092 |  550   450 |      2930
Info:      48000 |    20468      27531 |  561   439 |      2801
Info:      49000 |    21060      27939 |  592   408 |      2788
Info:      50000 |    21598      28401 |  538   462 |      2686
Info:      51000 |    22164      28835 |  566   434 |      2613
Info:      52000 |    22742      29257 |  578   422 |      2584
Info:      53000 |    23289      29710 |  547   453 |      2530
Info:      54000 |    23841      30158 |  552   448 |      2460
Info:      55000 |    24396      30603 |  555   445 |      2453
Info:      56000 |    25045      30954 |  649   351 |      2458
Info:      57000 |    25679      31320 |  634   366 |      2460
Info:      58000 |    26279      31720 |  600   400 |      2373
Info:      59000 |    26815      32184 |  536   464 |      2331
Info:      60000 |    27343      32656 |  528   472 |      2218
Info:      61000 |    27919      33080 |  576   424 |      2156
Info:      62000 |    28535      33464 |  616   384 |      2138
Info:      63000 |    29102      33897 |  567   433 |      2038
Info:      64000 |    29601      34398 |  499   501 |      1921
Info:      65000 |    30169      34830 |  568   432 |      1867
Info:      66000 |    30731      35268 |  562   438 |      1832
Info:      67000 |    31245      35754 |  514   486 |      1658
Info:      68000 |    31788      36211 |  543   457 |      1626
Info:      69000 |    32325      36674 |  537   463 |      1505
Info:      70000 |    32897      37102 |  572   428 |      1474
Info:      71000 |    33392      37607 |  495   505 |      1426
Info:      72000 |    33968      38031 |  576   424 |      1394
Info:      73000 |    34490      38509 |  522   478 |      1356
Info:      74000 |    35005      38994 |  515   485 |      1298
Info:      75000 |    35570      39429 |  565   435 |      1269
Info:      76000 |    36109      39890 |  539   461 |      1234
Info:      77000 |    36662      40337 |  553   447 |      1181
Info:      78000 |    37278      40721 |  616   384 |      1130
Info:      79000 |    37857      41142 |  579   421 |      1109
Info:      80000 |    38308      41691 |  451   549 |       863
Info:      81000 |    38871      42128 |  563   437 |       828
Info:      82000 |    39267      42732 |  396   604 |       535
Info:      83000 |    39767      43232 |  500   500 |       359
Info:      84000 |    40288      43711 |  521   479 |       179
Info:      84926 |    40727      44199 |  439   488 |         0
Info: Routing complete.
Info: Route time 41.88s
Info: Checksum: 0xe4495127

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_4_DFFLC.O
Info:  1.8  3.2    Net cpu0.R1[1] budget -5.908000 ns (10,25) -> (10,26)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source cpu0.alu0.b_not_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.4  7.7    Net cpu0.alu0.b_not_SB_LUT4_O_31_I2_SB_LUT4_O_I2 budget -2.011000 ns (10,26) -> (2,26)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  9.0  Source cpu0.alu0.b_not_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 10.8    Net cpu0.alu0.b_not_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 budget -1.885000 ns (2,26) -> (2,26)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 12.0  Source cpu0.alu0.b_not_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 13.8    Net cpu0.alu0.b_not_SB_LUT4_O_26_I0_SB_LUT4_O_I1 budget -1.600000 ns (2,26) -> (3,26)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_26_I0_SB_LUT4_O_LC.I1
Info:  1.2 15.0  Source cpu0.alu0.b_not_SB_LUT4_O_26_I0_SB_LUT4_O_LC.O
Info:  1.8 16.8    Net cpu0.alu0.b_not_SB_LUT4_O_26_I0 budget -2.102000 ns (3,26) -> (4,25)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_26_LC.I0
Info:  1.3 18.1  Source cpu0.alu0.b_not_SB_LUT4_O_26_LC.O
Info:  6.9 25.0    Net cpu0.alu0.b_not[3] budget -1.193000 ns (4,25) -> (11,8)
Info:                Sink cpu0.alu0.a_SB_LUT4_O_28_LC.I3
Info:  0.9 25.9  Source cpu0.alu0.a_SB_LUT4_O_28_LC.O
Info:  1.8 27.6    Net cpu0.alu_a[3] budget -1.588000 ns (11,8) -> (12,7)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_6_LC.I1
Info:  0.7 28.3  Source cpu0.alu0.sub_SB_LUT4_O_6_LC.COUT
Info:  0.0 28.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (12,7) -> (12,7)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_5_LC.CIN
Info:  0.3 28.6  Source cpu0.alu0.sub_SB_LUT4_O_5_LC.COUT
Info:  0.0 28.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (12,7) -> (12,7)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_4_LC.CIN
Info:  0.3 28.9  Source cpu0.alu0.sub_SB_LUT4_O_4_LC.COUT
Info:  0.0 28.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (12,7) -> (12,7)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.CIN
Info:  0.3 29.2  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 29.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (12,7) -> (12,7)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 29.4  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 30.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (12,7) -> (12,8)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 30.3  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 30.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 30.5  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 30.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 30.8  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 30.8    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 31.1  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 31.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 31.4  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 31.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 31.7  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 31.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 31.9  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 31.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 32.2  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 32.8    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (12,8) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 33.0  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 33.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 33.3  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 33.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.6  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 33.9  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 33.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 34.2  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 34.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 34.4  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 34.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 34.7  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 34.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 35.0  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 35.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (12,9) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 35.8  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 35.8    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 36.1  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 36.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 36.4  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 36.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 36.7  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 36.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 36.9  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 36.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 37.2  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 37.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 37.5  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 38.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 39.0  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  1.8 40.8    Net cpu0.alu0.cmp[10] budget -0.575000 ns (12,10) -> (13,10)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_LC.I2
Info:  1.2 42.0  Source cpu0.alu0.cmp_SB_LUT4_I2_LC.O
Info:  3.5 45.5    Net cpu0.alu0.cmp_SB_LUT4_I2_O budget -1.099000 ns (13,10) -> (9,9)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 46.7  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 48.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -0.965000 ns (9,9) -> (9,9)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 49.7  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 51.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.655000 ns (9,9) -> (8,9)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 52.8  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 54.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.361000 ns (8,9) -> (8,10)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 55.8  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.1 58.9    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.007000 ns (8,10) -> (8,15)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 60.1  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 61.9    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.474000 ns (8,15) -> (9,16)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_LC.I3
Info:  0.9 62.8  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_LC.O
Info:  1.8 64.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O budget 0.092000 ns (9,16) -> (10,17)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:  0.9 65.4  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  3.6 69.0    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O budget -0.315000 ns (10,17) -> (12,25)
Info:                Sink cpu0.mem_waddr_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:  0.9 69.9  Source cpu0.mem_waddr_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  4.1 74.0    Net cpu0.mem_waddr_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O budget 0.501000 ns (12,25) -> (10,30)
Info:                Sink cpu0.r[2]_SB_DFFESR_Q_19_DFFLC.I0
Info:  1.2 75.3  Setup cpu0.r[2]_SB_DFFESR_Q_19_DFFLC.I0
Info: 28.9 ns logic, 46.3 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bl_SB_MAC16_O_DSP.O_16
Info:  3.1  3.2    Net cpu0.alu0.mult_al_bl[16] budget 0.000000 ns (0,5) -> (1,11)
Info:                Sink cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.I1
Info:  0.7  3.8  Source cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.COUT
Info:  0.0  3.8    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1] budget 0.000000 ns (1,11) -> (1,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.1  Source cpu0.alu0.mult64_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.1    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] budget 0.000000 ns (1,11) -> (1,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.4  Source cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.4    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 0.000000 ns (1,11) -> (1,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.7  Source cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.7    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4] budget 0.000000 ns (1,11) -> (1,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.9  Source cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.9    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5] budget 0.000000 ns (1,11) -> (1,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.2  Source cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.2    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6] budget 0.000000 ns (1,11) -> (1,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.5  Source cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.5    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7] budget 0.000000 ns (1,11) -> (1,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.8  Source cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  6.3    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8] budget 0.560000 ns (1,11) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.6  Source cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.6    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.9  Source cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.9    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.2  Source cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.2    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.4  Source cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.4    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.7  Source cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.7    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.0  Source cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.0    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.3  Source cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.3    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.6  Source cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  9.1    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16] budget 0.560000 ns (1,12) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.4  Source cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.4    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.7  Source cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.7    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.9  Source cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.9    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.2  Source cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.2    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.5  Source cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.5    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.8  Source cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.8    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.1  Source cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.1    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.3  Source cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 11.9    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24] budget 0.560000 ns (1,13) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 12.2  Source cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.7 12.8    Net cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25] budget 0.660000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 13.7  Source cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 16.1    Net cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2 budget 1.991000 ns (1,14) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_I1_SB_LUT4_O_LC.I2
Info:  1.2 17.3  Source cpu0.alu0.mult64_SB_LUT4_O_22_I1_SB_LUT4_O_LC.O
Info:  3.5 20.8    Net cpu0.alu0.mult64_SB_LUT4_O_22_I1 budget 2.375000 ns (1,16) -> (5,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_LC.I1
Info:  0.7 21.5  Source cpu0.alu0.mult64_SB_LUT4_O_22_LC.COUT
Info:  0.0 21.5    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_LC.CIN
Info:  0.3 21.8  Source cpu0.alu0.mult64_SB_LUT4_O_21_LC.COUT
Info:  0.0 21.8    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_LC.CIN
Info:  0.3 22.0  Source cpu0.alu0.mult64_SB_LUT4_O_20_LC.COUT
Info:  0.0 22.0    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_LC.CIN
Info:  0.3 22.3  Source cpu0.alu0.mult64_SB_LUT4_O_19_LC.COUT
Info:  0.0 22.3    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_LC.CIN
Info:  0.3 22.6  Source cpu0.alu0.mult64_SB_LUT4_O_18_LC.COUT
Info:  0.0 22.6    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_LC.CIN
Info:  0.3 22.9  Source cpu0.alu0.mult64_SB_LUT4_O_17_LC.COUT
Info:  0.0 22.9    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_LC.CIN
Info:  0.3 23.2  Source cpu0.alu0.mult64_SB_LUT4_O_16_LC.COUT
Info:  0.0 23.2    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[48] budget 0.000000 ns (5,15) -> (5,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_LC.CIN
Info:  0.3 23.4  Source cpu0.alu0.mult64_SB_LUT4_O_15_LC.COUT
Info:  0.6 24.0    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[49] budget 0.560000 ns (5,15) -> (5,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_LC.CIN
Info:  0.3 24.3  Source cpu0.alu0.mult64_SB_LUT4_O_14_LC.COUT
Info:  0.0 24.3    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[50] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_LC.CIN
Info:  0.3 24.5  Source cpu0.alu0.mult64_SB_LUT4_O_13_LC.COUT
Info:  0.0 24.5    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[51] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_12_LC.CIN
Info:  0.3 24.8  Source cpu0.alu0.mult64_SB_LUT4_O_12_LC.COUT
Info:  0.0 24.8    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[52] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_LC.CIN
Info:  0.3 25.1  Source cpu0.alu0.mult64_SB_LUT4_O_11_LC.COUT
Info:  0.0 25.1    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[53] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_10_LC.CIN
Info:  0.3 25.4  Source cpu0.alu0.mult64_SB_LUT4_O_10_LC.COUT
Info:  0.0 25.4    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[54] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_LC.CIN
Info:  0.3 25.7  Source cpu0.alu0.mult64_SB_LUT4_O_9_LC.COUT
Info:  0.0 25.7    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[55] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_8_LC.CIN
Info:  0.3 25.9  Source cpu0.alu0.mult64_SB_LUT4_O_8_LC.COUT
Info:  0.0 25.9    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[56] budget 0.000000 ns (5,16) -> (5,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_7_LC.CIN
Info:  0.3 26.2  Source cpu0.alu0.mult64_SB_LUT4_O_7_LC.COUT
Info:  0.6 26.8    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[57] budget 0.560000 ns (5,16) -> (5,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_6_LC.CIN
Info:  0.3 27.1  Source cpu0.alu0.mult64_SB_LUT4_O_6_LC.COUT
Info:  0.0 27.1    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[58] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_5_LC.CIN
Info:  0.3 27.3  Source cpu0.alu0.mult64_SB_LUT4_O_5_LC.COUT
Info:  0.0 27.3    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[59] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_4_LC.CIN
Info:  0.3 27.6  Source cpu0.alu0.mult64_SB_LUT4_O_4_LC.COUT
Info:  0.0 27.6    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[60] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_3_LC.CIN
Info:  0.3 27.9  Source cpu0.alu0.mult64_SB_LUT4_O_3_LC.COUT
Info:  0.0 27.9    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[61] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_2_LC.CIN
Info:  0.3 28.2  Source cpu0.alu0.mult64_SB_LUT4_O_2_LC.COUT
Info:  0.0 28.2    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[62] budget 0.000000 ns (5,17) -> (5,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_1_LC.CIN
Info:  0.3 28.4  Source cpu0.alu0.mult64_SB_LUT4_O_1_LC.COUT
Info:  0.7 29.1    Net cpu0.alu0.mult64_SB_LUT4_O_46_I1_SB_CARRY_I0_CO[63] budget 0.660000 ns (5,17) -> (5,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_LC.I3
Info:  0.9 30.0  Source cpu0.alu0.mult64_SB_LUT4_O_LC.O
Info:  3.5 33.5    Net cpu0.alu0.mult64[63] budget 2.279000 ns (5,17) -> (8,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 34.8  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 37.1    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -1.742000 ns (8,13) -> (9,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 38.3  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.2 42.5    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3 budget -0.522000 ns (9,13) -> (16,20)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_LC.I3
Info:  0.9 43.4  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_LC.O
Info:  1.8 45.1    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O budget -0.768000 ns (16,20) -> (16,20)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_LC.I3
Info:  0.9 46.0  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_LC.O
Info:  1.8 47.8    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O budget 0.053000 ns (16,20) -> (17,20)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:  0.9 48.6  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  3.5 52.1    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O budget -0.811000 ns (17,20) -> (22,19)
Info:                Sink cpu0.r[11]_SB_DFFESR_Q_DFFLC.I0
Info:  1.2 53.4  Setup cpu0.r[11]_SB_DFFESR_Q_DFFLC.I0
Info: 23.3 ns logic, 30.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  5.5  5.5    Net RX$SB_IO_IN budget 16.809000 ns (13,0) -> (23,12)
Info:                Sink uart0.recv_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_LC.I1
Info:  1.2  6.8  Source uart0.recv_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8  8.5    Net uart0.recv_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O budget 7.554000 ns (23,12) -> (24,12)
Info:                Sink uart0.recv_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.I2
Info:  1.2  9.7  Source uart0.recv_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  3.1 12.8    Net uart0.rx_clk_SB_DFF_Q_D_SB_LUT4_O_I2 budget 9.251000 ns (24,12) -> (23,17)
Info:                Sink uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 14.0  Source uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 15.8    Net uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_I2 budget 7.203000 ns (23,17) -> (23,17)
Info:                Sink uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_LC.I2
Info:  1.2 16.9  Setup uart0.rx_clk_SB_DFF_Q_7_D_SB_LUT4_O_LC.I2
Info: 4.8 ns logic, 12.1 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_2_DFFLC.O
Info:  3.5  4.9    Net cpu0.R0[0] budget -2.904000 ns (8,24) -> (4,27)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  6.2  Source cpu0.alu0.b_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  7.9    Net cpu0.alu0.b_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -2.472000 ns (4,27) -> (4,27)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  9.2  Source cpu0.alu0.b_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 11.0    Net cpu0.alu0.b_SB_LUT4_O_24_I1_SB_LUT4_O_I1 budget -3.308000 ns (4,27) -> (4,27)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_I1_SB_LUT4_O_LC.I1
Info:  1.2 12.2  Source cpu0.alu0.b_SB_LUT4_O_24_I1_SB_LUT4_O_LC.O
Info:  1.8 14.0    Net cpu0.alu0.b_SB_LUT4_O_24_I1 budget -3.099000 ns (4,27) -> (3,27)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_LC.I1
Info:  1.2 15.2  Source cpu0.alu0.b_SB_LUT4_O_24_LC.O
Info:  6.7 21.9    Net cpu0.alu_b[0] budget -1.190000 ns (3,27) -> (11,7)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.I3
Info:  0.9 22.8  Source cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.O
Info:  2.8 25.7    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[1] budget 3.035000 ns (11,7) -> (4,7)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:  0.7 26.3  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0 26.3    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (4,7) -> (4,7)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_3_LC.CIN
Info:  0.3 26.6  Source cpu0.alu0.invertshift_SB_LUT4_O_3_LC.COUT
Info:  0.0 26.6    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[2] budget 0.000000 ns (4,7) -> (4,7)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_2_LC.CIN
Info:  0.3 26.9  Source cpu0.alu0.invertshift_SB_LUT4_O_2_LC.COUT
Info:  0.7 27.5    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[3] budget 0.660000 ns (4,7) -> (4,7)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_1_LC.I3
Info:  0.9 28.4  Source cpu0.alu0.invertshift_SB_LUT4_O_1_LC.O
Info:  2.3 30.7    Net cpu0.alu0.invertshift[3] budget 2.399000 ns (4,7) -> (2,7)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.I3
Info:  0.9 31.6  Source cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.O
Info:  1.8 33.4    Net cpu0.alu0.invertshift_SB_LUT4_I3_4_O budget 4.076000 ns (2,7) -> (2,8)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_10_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 34.6  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_10_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 37.0    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_10_SB_LUT4_O_I2 budget 3.452000 ns (2,8) -> (2,10)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_10_SB_LUT4_O_LC.I2
Info:  1.2 38.2  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_10_SB_LUT4_O_LC.O
Info:  5.4 43.6    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_10 budget 4.309000 ns (2,10) -> (0,23)
Info:                Sink cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_5
Info:  0.1 43.7  Setup cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_5
Info: 12.8 ns logic, 30.9 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source LED1_SB_LUT4_I3_LC.O
Info:  6.9  8.3    Net LED1$SB_IO_OUT budget 81.943001 ns (23,10) -> (18,31)
Info:                Sink LED1$sb_io.D_OUT_0
Info: 1.4 ns logic, 6.9 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.29 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 53.36 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 16.91 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 43.72 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 8.34 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [  8069,  11670) |********+
Info: [ 11670,  15271) |********************+
Info: [ 15271,  18872) |********+
Info: [ 18872,  22473) |+
Info: [ 22473,  26074) |***************+
Info: [ 26074,  29675) |***********************+
Info: [ 29675,  33276) |******************************+
Info: [ 33276,  36877) |*************************+
Info: [ 36877,  40478) |**************+
Info: [ 40478,  44079) |**********************+
Info: [ 44079,  47680) |*****+
Info: [ 47680,  51281) |**********+
Info: [ 51281,  54882) |**********+
Info: [ 54882,  58483) |**********+
Info: [ 58483,  62084) |***************+
Info: [ 62084,  65685) |************+
Info: [ 65685,  69286) |****************+
Info: [ 69286,  72887) |************************************************************ 
Info: [ 72887,  76488) |*************************************************+
Info: [ 76488,  80089) |**********************************************+
