

================================================================
== Vitis HLS Report for 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1'
================================================================
* Date:           Wed May 22 16:53:12 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_91_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      59|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     289|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     289|     113|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln91_fu_104_p2                |         +|   0|  0|  34|          27|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln91_fu_98_p2                |      icmp|   0|  0|  17|          27|          27|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  59|          58|          33|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   27|         54|
    |data_out1_blk_n          |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|   27|         54|
    |sparse_data_blk_n_W      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   58|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_56                           |   27|   0|   27|          0|
    |icmp_ln91_reg_132                 |    1|   0|    1|          0|
    |p_Val2_s_reg_141                  |  256|   0|  256|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  289|   0|  289|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1|  return value|
|data_out1_dout              |   in|  256|     ap_fifo|                                                                data_out1|       pointer|
|data_out1_num_data_valid    |   in|    7|     ap_fifo|                                                                data_out1|       pointer|
|data_out1_fifo_cap          |   in|    7|     ap_fifo|                                                                data_out1|       pointer|
|data_out1_empty_n           |   in|    1|     ap_fifo|                                                                data_out1|       pointer|
|data_out1_read              |  out|    1|     ap_fifo|                                                                data_out1|       pointer|
|m_axi_sparse_data_AWVALID   |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWREADY   |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWADDR    |  out|   64|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWID      |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWLEN     |  out|   32|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWSIZE    |  out|    3|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWBURST   |  out|    2|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWLOCK    |  out|    2|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWCACHE   |  out|    4|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWPROT    |  out|    3|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWQOS     |  out|    4|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWREGION  |  out|    4|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_AWUSER    |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_WVALID    |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_WREADY    |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_WDATA     |  out|  256|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_WSTRB     |  out|   32|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_WLAST     |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_WID       |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_WUSER     |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARVALID   |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARREADY   |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARADDR    |  out|   64|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARID      |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARLEN     |  out|   32|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARSIZE    |  out|    3|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARBURST   |  out|    2|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARLOCK    |  out|    2|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARCACHE   |  out|    4|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARPROT    |  out|    3|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARQOS     |  out|    4|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARREGION  |  out|    4|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_ARUSER    |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_RVALID    |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_RREADY    |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_RDATA     |   in|  256|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_RLAST     |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_RID       |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_RFIFONUM  |   in|    9|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_RUSER     |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_RRESP     |   in|    2|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_BVALID    |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_BREADY    |  out|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_BRESP     |   in|    2|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_BID       |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|m_axi_sparse_data_BUSER     |   in|    1|       m_axi|                                                              sparse_data|       pointer|
|sext_ln91                   |   in|   59|     ap_none|                                                                sext_ln91|        scalar|
|loop_num                    |   in|   27|     ap_none|                                                                 loop_num|        scalar|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_num_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %loop_num"   --->   Operation 7 'read' 'loop_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln91_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln91"   --->   Operation 8 'read' 'sext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln91_cast = sext i59 %sext_ln91_read"   --->   Operation 9 'sext' 'sext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %sparse_data, void @empty_0, i32 0, i32 0, void @empty_1, i32 32, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_out1, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 0, i27 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i27 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.02ns)   --->   "%icmp_ln91 = icmp_eq  i27 %i_1, i27 %loop_num_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91]   --->   Operation 15 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.96ns)   --->   "%add_ln91 = add i27 %i_1, i27 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91]   --->   Operation 16 'add' 'add_ln91' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body.i.i.split, void %for.end.loopexit.exitStub" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91]   --->   Operation 17 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln91 = store i27 %add_ln91, i27 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91]   --->   Operation 18 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sparse_data_addr = getelementptr i256 %sparse_data, i64 %sext_ln91_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91]   --->   Operation 19 'getelementptr' 'sparse_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.55ns)   --->   "%p_Val2_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %data_out1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:94]   --->   Operation 21 'read' 'p_Val2_s' <Predicate = (!icmp_ln91)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:93]   --->   Operation 22 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:90]   --->   Operation 23 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (7.30ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.m_axi.p1i256, i64 %sparse_data_addr, i256 %p_Val2_s, i32 4294967295" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:95]   --->   Operation 24 'write' 'write_ln95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body.i.i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91]   --->   Operation 25 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sparse_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln91]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loop_num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
loop_num_read     (read             ) [ 0000]
sext_ln91_read    (read             ) [ 0000]
sext_ln91_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_1               (load             ) [ 0000]
icmp_ln91         (icmp             ) [ 0110]
add_ln91          (add              ) [ 0000]
br_ln91           (br               ) [ 0000]
store_ln91        (store            ) [ 0000]
sparse_data_addr  (getelementptr    ) [ 0101]
empty             (speclooptripcount) [ 0000]
p_Val2_s          (read             ) [ 0101]
specpipeline_ln93 (specpipeline     ) [ 0000]
specloopname_ln90 (specloopname     ) [ 0000]
write_ln95        (write            ) [ 0000]
br_ln91           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sparse_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln91">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loop_num">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_num"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i59"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="loop_num_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="27" slack="0"/>
<pin id="62" dir="0" index="1" bw="27" slack="0"/>
<pin id="63" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loop_num_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln91_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="59" slack="0"/>
<pin id="68" dir="0" index="1" bw="59" slack="0"/>
<pin id="69" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln91_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_Val2_s_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="256" slack="0"/>
<pin id="74" dir="0" index="1" bw="256" slack="0"/>
<pin id="75" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln95_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="256" slack="1"/>
<pin id="81" dir="0" index="2" bw="256" slack="1"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln95/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln91_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="59" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="27" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_1_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="27" slack="0"/>
<pin id="97" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln91_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="27" slack="0"/>
<pin id="100" dir="0" index="1" bw="27" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln91_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="27" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln91_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="27" slack="0"/>
<pin id="112" dir="0" index="1" bw="27" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sparse_data_addr_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="1"/>
<pin id="118" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_data_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="27" slack="0"/>
<pin id="122" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="127" class="1005" name="sext_ln91_cast_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln91_cast "/>
</bind>
</comp>

<comp id="132" class="1005" name="icmp_ln91_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="136" class="1005" name="sparse_data_addr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="256" slack="1"/>
<pin id="138" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="sparse_data_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="p_Val2_s_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="256" slack="1"/>
<pin id="143" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="89"><net_src comp="66" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="60" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="56" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="130"><net_src comp="86" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="135"><net_src comp="98" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="115" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="144"><net_src comp="72" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sparse_data | {3 }
	Port: data_out1 | {}
 - Input state : 
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1 : sparse_data | {}
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1 : sext_ln91 | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1 : loop_num | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1 : data_out1 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln91 : 2
		add_ln91 : 2
		br_ln91 : 3
		store_ln91 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln91_fu_104      |    0    |    34   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln91_fu_98      |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |  loop_num_read_read_fu_60 |    0    |    0    |
|   read   | sext_ln91_read_read_fu_66 |    0    |    0    |
|          |    p_Val2_s_read_fu_72    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln95_write_fu_78  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln91_cast_fu_86   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    51   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_120       |   27   |
|    icmp_ln91_reg_132   |    1   |
|    p_Val2_s_reg_141    |   256  |
| sext_ln91_cast_reg_127 |   64   |
|sparse_data_addr_reg_136|   256  |
+------------------------+--------+
|          Total         |   604  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   51   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   604  |    -   |
+-----------+--------+--------+
|   Total   |   604  |   51   |
+-----------+--------+--------+
