Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shift_10.v" into library work
Parsing module <shift_10>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_11.v" into library work
Parsing module <pipeline_11>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/digit_lut_13.v" into library work
Parsing module <digit_lut_13>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_14.v" into library work
Parsing module <decoder_14>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_12.v" into library work
Parsing module <counter_12>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/cmp_8.v" into library work
Parsing module <cmp_8>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boole_9.v" into library work
Parsing module <boole_9>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/adder_7.v" into library work
Parsing module <adder_7>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_5.v" into library work
Parsing module <multi_seven_seg_5>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_4.v" into library work
Parsing module <edge_detector_4>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_3.v" into library work
Parsing module <button_conditioner_3>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_6.v" into library work
Parsing module <bin_to_dec_6>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_7>.
WARNING:HDLCompiler:295 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/adder_7.v" Line 30: case condition never applies
WARNING:HDLCompiler:295 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/adder_7.v" Line 33: case condition never applies

Elaborating module <cmp_8>.
WARNING:HDLCompiler:295 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/cmp_8.v" Line 25: case condition never applies
WARNING:HDLCompiler:295 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/cmp_8.v" Line 28: case condition never applies

Elaborating module <boole_9>.

Elaborating module <shift_10>.
WARNING:HDLCompiler:295 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shift_10.v" Line 25: case condition never applies
WARNING:HDLCompiler:295 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v" Line 87: case condition never applies
WARNING:HDLCompiler:295 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v" Line 90: case condition never applies

Elaborating module <reset_conditioner_2>.

Elaborating module <button_conditioner_3>.

Elaborating module <pipeline_11>.

Elaborating module <edge_detector_4>.

Elaborating module <multi_seven_seg_5>.

Elaborating module <counter_12>.

Elaborating module <digit_lut_13>.

Elaborating module <decoder_14>.
WARNING:HDLCompiler:413 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_5.v" Line 50: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <bin_to_dec_6>.
WARNING:HDLCompiler:413 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_6.v" Line 39: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_6.v" Line 51: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_6.v" Line 52: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 172: Result of 16-bit expression is truncated to fit in 14-bit target.
WARNING:Xst:2972 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v" line 35. All outputs of instance <cmp_call> of block <cmp_8> are unconnected in block <alu_1>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v" line 58. All outputs of instance <shift_call> of block <shift_10> are unconnected in block <alu_1>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <M_alufn_st_q>.
    Found 16-bit register for signal <M_input_a_st_q>.
    Found 16-bit register for signal <M_input_b_st_q>.
    Found 1-bit register for signal <M_send_q>.
    Found 8-bit register for signal <led>.
    Found 3-bit register for signal <M_state_q>.
    Found 16-bit register for signal <M_display_value_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit 7-to-1 multiplexer for signal <M_display_value_d> created at line 127.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 99
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 99
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 99
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 99
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 99
    Found 1-bit tristate buffer for signal <avr_rx> created at line 99
    Summary:
	inferred  63 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v".
INFO:Xst:3210 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v" line 35: Output port <cmp_out> of the instance <cmp_call> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v" line 58: Output port <shift_out> of the instance <shift_call> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <alu_1> synthesized.

Synthesizing Unit <adder_7>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/adder_7.v".
WARNING:Xst:647 - Input <alufn<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 28.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 25.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder_7> synthesized.

Synthesizing Unit <boole_9>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boole_9.v".
WARNING:Xst:647 - Input <alufn<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit adder for signal <_n0180> created at line 22.
    Found 3-bit adder for signal <_n0183> created at line 22.
    Found 3-bit adder for signal <_n0186> created at line 22.
    Found 3-bit adder for signal <_n0189> created at line 22.
    Found 3-bit adder for signal <_n0192> created at line 22.
    Found 3-bit adder for signal <_n0195> created at line 22.
    Found 3-bit adder for signal <_n0198> created at line 22.
    Found 3-bit adder for signal <_n0201> created at line 22.
    Found 3-bit adder for signal <_n0204> created at line 22.
    Found 3-bit adder for signal <_n0207> created at line 22.
    Found 3-bit adder for signal <_n0210> created at line 22.
    Found 3-bit adder for signal <_n0213> created at line 22.
    Found 3-bit adder for signal <_n0216> created at line 22.
    Found 3-bit adder for signal <_n0219> created at line 22.
    Found 3-bit adder for signal <_n0222> created at line 22.
    Found 3-bit adder for signal <_n0225> created at line 22.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <boole_9> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <button_conditioner_3>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_3.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_10_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_3> synthesized.

Synthesizing Unit <pipeline_11>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_11.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_11> synthesized.

Synthesizing Unit <edge_detector_4>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_4.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_4> synthesized.

Synthesizing Unit <multi_seven_seg_5>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_5.v".
WARNING:Xst:647 - Input <decimal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <M_ctr_value[1]_GND_13_o_add_0_OUT> created at line 49.
    Found 31-bit shifter logical right for signal <n0011> created at line 49
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_5> synthesized.

Synthesizing Unit <counter_12>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_12.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_14_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_12> synthesized.

Synthesizing Unit <digit_lut_13>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/digit_lut_13.v".
    Found 16x8-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <digit_lut_13> synthesized.

Synthesizing Unit <decoder_14>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_14.v".
    Summary:
	no macro.
Unit <decoder_14> synthesized.

Synthesizing Unit <bin_to_dec_6>.
    Related source file is "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_6.v".
    Found 14-bit subtractor for signal <value[13]_GND_17_o_sub_22_OUT> created at line 55.
    Found 14-bit subtractor for signal <value[13]_GND_17_o_sub_45_OUT> created at line 55.
    Found 14-bit subtractor for signal <value[13]_GND_17_o_sub_67_OUT> created at line 55.
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_2_o> created at line 40
    Found 14-bit comparator greater for signal <value[13]_PWR_17_o_LessThan_3_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_PWR_17_o_LessThan_6_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_8_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_10_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_12_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_14_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_16_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_18_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_20_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_26_o> created at line 40
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_27_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_29_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_31_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_33_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_35_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_37_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_39_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_41_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_43_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_48_o> created at line 40
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_49_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_51_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_53_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_55_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_57_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_59_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_61_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_63_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_65_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_70_o> created at line 40
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_71_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_73_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_75_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_77_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_79_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_81_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_83_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_85_o> created at line 50
    Found 14-bit comparator greater for signal <value[13]_GND_17_o_LessThan_87_o> created at line 50
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  40 Comparator(s).
	inferred 182 Multiplexer(s).
Unit <bin_to_dec_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 24
 14-bit subtractor                                     : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 18-bit adder                                          : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 16
 4-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 2
 16-bit register                                       : 3
 18-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 40
 14-bit comparator greater                             : 40
# Multiplexers                                         : 223
 1-bit 2-to-1 multiplexer                              : 178
 14-bit 2-to-1 multiplexer                             : 31
 16-bit 2-to-1 multiplexer                             : 8
 16-bit 7-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 4
# Logic shifters                                       : 1
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_3>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_3> synthesized (advanced).

Synthesizing (advanced) Unit <counter_12>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_12> synthesized (advanced).

Synthesizing (advanced) Unit <digit_lut_13>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <value>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <digit_lut_13> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 22
 14-bit subtractor                                     : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 3-bit adder                                           : 16
 4-bit adder                                           : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 40
 14-bit comparator greater                             : 40
# Multiplexers                                         : 245
 1-bit 2-to-1 multiplexer                              : 202
 14-bit 2-to-1 multiplexer                             : 31
 16-bit 2-to-1 multiplexer                             : 8
 16-bit 7-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
# Logic shifters                                       : 1
 31-bit shifter logical right                          : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <M_check_input_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_check_input_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 100   | 10
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_1> ...

Optimizing unit <bin_to_dec_6> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 8.
FlipFlop M_alufn_st_q_0 has been replicated 5 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop M_alufn_st_q_0 connected to a primary input has been replicated
FlipFlop M_alufn_st_q_1 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop M_alufn_st_q_1 connected to a primary input has been replicated
FlipFlop M_alufn_st_q_4 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop M_alufn_st_q_4 connected to a primary input has been replicated
FlipFlop M_alufn_st_q_5 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop M_alufn_st_q_5 connected to a primary input has been replicated
FlipFlop M_state_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <button_condd/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 774
#      GND                         : 6
#      INV                         : 4
#      LUT1                        : 36
#      LUT2                        : 46
#      LUT3                        : 29
#      LUT4                        : 41
#      LUT5                        : 92
#      LUT6                        : 302
#      MUXCY                       : 99
#      MUXF7                       : 7
#      VCC                         : 6
#      XORCY                       : 106
# FlipFlops/Latches                : 120
#      FD                          : 24
#      FDE                         : 50
#      FDR                         : 22
#      FDRE                        : 20
#      FDS                         : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 26
#      OBUF                        : 44
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             120  out of  11440     1%  
 Number of Slice LUTs:                  551  out of   5720     9%  
    Number used as Logic:               550  out of   5720     9%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    581
   Number with an unused Flip Flop:     461  out of    581    79%  
   Number with an unused LUT:            30  out of    581     5%  
   Number of fully used LUT-FF pairs:    90  out of    581    15%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  77  out of    102    75%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 121   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 27.518ns (Maximum Frequency: 36.340MHz)
   Minimum input arrival time before clock: 28.835ns
   Maximum output required time after clock: 8.584ns
   Maximum combinational path delay: 8.762ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 27.518ns (frequency: 36.340MHz)
  Total number of paths / destination ports: 1873216628687 / 181
-------------------------------------------------------------------------
Delay:               27.518ns (Levels of Logic = 45)
  Source:            M_input_a_st_q_0 (FF)
  Destination:       M_display_value_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_input_a_st_q_0 to M_display_value_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.525   0.949  M_input_a_st_q_0 (M_input_a_st_q_0)
     begin scope: 'alu:a<0>'
     begin scope: 'alu/add_call:a<0>'
     LUT2:I0->O            1   0.250   0.000  Madd_a[15]_b[15]_add_0_OUT_lut<0> (Madd_a[15]_b[15]_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<0> (Madd_a[15]_b[15]_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<1> (Madd_a[15]_b[15]_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<2> (Madd_a[15]_b[15]_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<3> (Madd_a[15]_b[15]_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<4> (Madd_a[15]_b[15]_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<5> (Madd_a[15]_b[15]_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<6> (Madd_a[15]_b[15]_add_0_OUT_cy<6>)
     XORCY:CI->O           2   0.206   0.726  Madd_a[15]_b[15]_add_0_OUT_xor<7> (a[15]_b[15]_add_0_OUT<7>)
     end scope: 'alu/add_call:a[15]_b[15]_add_0_OUT<7>'
     end scope: 'alu:a[15]_b[15]_add_0_OUT<7>'
     LUT6:I5->O            4   0.254   0.912  Mmux_M_digits_value121 (Mmux_M_digits_value12)
     LUT6:I4->O           19   0.250   1.369  Mmux_M_digits_value123 (M_digits_value<7>)
     begin scope: 'digits:value<7>'
     LUT6:I4->O            2   0.250   0.726  value[13]_GND_17_o_LessThan_10_o1_SW0 (N50)
     LUT6:I5->O            8   0.254   1.052  value[13]_GND_17_o_LessThan_10_o1 (value[13]_GND_17_o_LessThan_10_o)
     LUT6:I4->O            2   0.250   0.726  Mmux_digits511 (Mmux_digits51)
     LUT3:I2->O            1   0.254   0.000  Msub_value[13]_GND_17_o_sub_22_OUT_lut<4> (Msub_value[13]_GND_17_o_sub_22_OUT_lut<4>)
     MUXCY:S->O            1   0.215   0.000  Msub_value[13]_GND_17_o_sub_22_OUT_cy<4> (Msub_value[13]_GND_17_o_sub_22_OUT_cy<4>)
     XORCY:CI->O          20   0.206   1.394  Msub_value[13]_GND_17_o_sub_22_OUT_xor<5> (value[13]_GND_17_o_sub_22_OUT<5>)
     LUT6:I4->O            2   0.250   0.834  value[13]_GND_17_o_LessThan_31_o1_SW0 (N46)
     LUT6:I4->O            5   0.250   1.271  value[13]_GND_17_o_LessThan_31_o1 (value[13]_GND_17_o_LessThan_31_o)
     LUT5:I0->O            2   0.254   0.726  value[13]_GND_17_o_LessThan_35_o21 (value[13]_GND_17_o_LessThan_35_o_mmx_out)
     LUT6:I5->O            1   0.254   0.000  Msub_value[13]_GND_17_o_sub_45_OUT_lut<2> (Msub_value[13]_GND_17_o_sub_45_OUT_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Msub_value[13]_GND_17_o_sub_45_OUT_cy<2> (Msub_value[13]_GND_17_o_sub_45_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_45_OUT_cy<3> (Msub_value[13]_GND_17_o_sub_45_OUT_cy<3>)
     XORCY:CI->O           5   0.206   0.841  Msub_value[13]_GND_17_o_sub_45_OUT_xor<4> (value[13]_GND_17_o_sub_45_OUT<4>)
     LUT5:I4->O           18   0.254   1.463  Mmux_value[13]_value[13]_mux_46_OUT91 (value[13]_value[13]_mux_46_OUT<4>)
     LUT5:I2->O            2   0.235   0.726  value[13]_GND_17_o_LessThan_61_o1311_SW6 (N350)
     LUT6:I5->O            6   0.254   1.306  value[13]_GND_17_o_LessThan_57_o11 (value[13]_GND_17_o_LessThan_57_o)
     LUT6:I1->O            1   0.254   0.682  Mmux_GND_17_o_GND_17_o_mux_65_OUT11 (Mmux_GND_17_o_GND_17_o_mux_65_OUT1)
     LUT5:I4->O            1   0.254   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_lut<1> (Msub_value[13]_GND_17_o_sub_67_OUT_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<1> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<2> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<3> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<4> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<5> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<6> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<6>)
     XORCY:CI->O           4   0.206   1.234  Msub_value[13]_GND_17_o_sub_67_OUT_xor<7> (value[13]_GND_17_o_sub_67_OUT<7>)
     LUT5:I0->O            1   0.254   0.000  value[13]_GND_17_o_LessThan_70_o112_F (N401)
     MUXF7:I0->O          11   0.163   1.039  value[13]_GND_17_o_LessThan_70_o112 (value[13]_GND_17_o_LessThan_70_o11)
     LUT5:I4->O            2   0.254   0.954  value[13]_GND_17_o_LessThan_70_o212 (value[13]_GND_17_o_LessThan_70_o21)
     end scope: 'digits:value[13]_GND_17_o_LessThan_70_o21'
     LUT6:I3->O            1   0.235   0.000  Mmux_M_display_value_d23_SW0_F (N403)
     MUXF7:I0->O           1   0.163   0.682  Mmux_M_display_value_d23_SW0 (N269)
     LUT6:I5->O            1   0.254   0.000  Mmux_M_display_value_d25 (M_display_value_d<0>)
     FD:D                      0.074          M_display_value_q_0
    ----------------------------------------
    Total                     27.518ns (7.906ns logic, 19.612ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 76065297387 / 70
-------------------------------------------------------------------------
Offset:              28.835ns (Levels of Logic = 35)
  Source:            io_dip<23> (PAD)
  Destination:       M_display_value_q_0 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<23> to M_display_value_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.648  io_dip_23_IBUF (io_dip_23_IBUF)
     LUT3:I0->O           40   0.235   2.109  Mmux_M_display_value_d3011 (Mmux_M_display_value_d301)
     LUT6:I0->O            4   0.254   1.234  Mmux_M_digits_value83_1 (Mmux_M_digits_value83)
     begin scope: 'digits:Mmux_M_digits_value83'
     LUT5:I0->O            5   0.254   0.841  value[13]_GND_17_o_LessThan_18_o1_SW0 (N52)
     LUT6:I5->O            4   0.254   1.234  value[13]_GND_17_o_LessThan_18_o1 (value[13]_GND_17_o_LessThan_18_o)
     LUT6:I1->O            2   0.254   0.726  Mmux_digits511 (Mmux_digits51)
     LUT3:I2->O            1   0.254   0.000  Msub_value[13]_GND_17_o_sub_22_OUT_lut<4> (Msub_value[13]_GND_17_o_sub_22_OUT_lut<4>)
     MUXCY:S->O            1   0.215   0.000  Msub_value[13]_GND_17_o_sub_22_OUT_cy<4> (Msub_value[13]_GND_17_o_sub_22_OUT_cy<4>)
     XORCY:CI->O          20   0.206   1.394  Msub_value[13]_GND_17_o_sub_22_OUT_xor<5> (value[13]_GND_17_o_sub_22_OUT<5>)
     LUT6:I4->O            2   0.250   0.834  value[13]_GND_17_o_LessThan_31_o1_SW0 (N46)
     LUT6:I4->O            5   0.250   1.271  value[13]_GND_17_o_LessThan_31_o1 (value[13]_GND_17_o_LessThan_31_o)
     LUT5:I0->O            2   0.254   0.726  value[13]_GND_17_o_LessThan_35_o21 (value[13]_GND_17_o_LessThan_35_o_mmx_out)
     LUT6:I5->O            1   0.254   0.000  Msub_value[13]_GND_17_o_sub_45_OUT_lut<2> (Msub_value[13]_GND_17_o_sub_45_OUT_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Msub_value[13]_GND_17_o_sub_45_OUT_cy<2> (Msub_value[13]_GND_17_o_sub_45_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_45_OUT_cy<3> (Msub_value[13]_GND_17_o_sub_45_OUT_cy<3>)
     XORCY:CI->O           5   0.206   0.841  Msub_value[13]_GND_17_o_sub_45_OUT_xor<4> (value[13]_GND_17_o_sub_45_OUT<4>)
     LUT5:I4->O           18   0.254   1.463  Mmux_value[13]_value[13]_mux_46_OUT91 (value[13]_value[13]_mux_46_OUT<4>)
     LUT5:I2->O            2   0.235   0.726  value[13]_GND_17_o_LessThan_61_o1311_SW6 (N350)
     LUT6:I5->O            6   0.254   1.306  value[13]_GND_17_o_LessThan_57_o11 (value[13]_GND_17_o_LessThan_57_o)
     LUT6:I1->O            1   0.254   0.682  Mmux_GND_17_o_GND_17_o_mux_65_OUT11 (Mmux_GND_17_o_GND_17_o_mux_65_OUT1)
     LUT5:I4->O            1   0.254   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_lut<1> (Msub_value[13]_GND_17_o_sub_67_OUT_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<1> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<2> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<3> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<4> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<5> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_value[13]_GND_17_o_sub_67_OUT_cy<6> (Msub_value[13]_GND_17_o_sub_67_OUT_cy<6>)
     XORCY:CI->O           4   0.206   1.234  Msub_value[13]_GND_17_o_sub_67_OUT_xor<7> (value[13]_GND_17_o_sub_67_OUT<7>)
     LUT5:I0->O            1   0.254   0.000  value[13]_GND_17_o_LessThan_70_o112_F (N401)
     MUXF7:I0->O          11   0.163   1.039  value[13]_GND_17_o_LessThan_70_o112 (value[13]_GND_17_o_LessThan_70_o11)
     LUT5:I4->O            2   0.254   0.954  value[13]_GND_17_o_LessThan_70_o212 (value[13]_GND_17_o_LessThan_70_o21)
     end scope: 'digits:value[13]_GND_17_o_LessThan_70_o21'
     LUT6:I3->O            1   0.235   0.000  Mmux_M_display_value_d23_SW0_F (N403)
     MUXF7:I0->O           1   0.163   0.682  Mmux_M_display_value_d23_SW0 (N269)
     LUT6:I5->O            1   0.254   0.000  Mmux_M_display_value_d25 (M_display_value_d<0>)
     FD:D                      0.074          M_display_value_q_0
    ----------------------------------------
    Total                     28.835ns (7.892ns logic, 20.944ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 332 / 41
-------------------------------------------------------------------------
Offset:              8.584ns (Levels of Logic = 3)
  Source:            M_state_q_FSM_FFd2 (FF)
  Destination:       io_led<5> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd2 to io_led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             59   0.525   2.321  M_state_q_FSM_FFd2 (M_state_q_FSM_FFd2)
     LUT5:I0->O           16   0.254   1.637  Mmux_io_led1411 (Mmux_io_led141)
     LUT6:I0->O            1   0.254   0.681  Mmux_io_led2 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                      8.584ns (3.945ns logic, 4.639ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 167 / 24
-------------------------------------------------------------------------
Delay:               8.762ns (Levels of Logic = 4)
  Source:            io_dip<22> (PAD)
  Destination:       io_led<5> (PAD)

  Data Path: io_dip<22> to io_led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.696  io_dip_22_IBUF (io_dip_22_IBUF)
     LUT5:I1->O           16   0.254   1.637  Mmux_io_led1411 (Mmux_io_led141)
     LUT6:I0->O            1   0.254   0.681  Mmux_io_led2 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                      8.762ns (4.748ns logic, 4.014ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   27.518|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 8.40 secs
 
--> 


Total memory usage is 129760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    8 (   0 filtered)

