
STM32H743ZI2_Module8-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000efb0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000059c  0800f250  0800f250  0001f250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f7ec  0800f7ec  0001f7ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800f7f4  0800f7f4  0001f7f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000008  0800f7fc  0800f7fc  0001f7fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000200  24000000  0800f804  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000008d4  24000200  0800fa04  00020200  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000ad4  0800fa04  00020ad4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003021c  00000000  00000000  0002022e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000044cf  00000000  00000000  0005044a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001548  00000000  00000000  00054920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001410  00000000  00000000  00055e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003cc28  00000000  00000000  00057278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001db46  00000000  00000000  00093ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016d205  00000000  00000000  000b19e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0021ebeb  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006ac0  00000000  00000000  0021ec40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000200 	.word	0x24000200
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f238 	.word	0x0800f238

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000204 	.word	0x24000204
 80002dc:	0800f238 	.word	0x0800f238

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b96e 	b.w	80009fc <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f806 	bl	8000738 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__udivmoddi4>:
 8000738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800073c:	9d08      	ldr	r5, [sp, #32]
 800073e:	4604      	mov	r4, r0
 8000740:	468c      	mov	ip, r1
 8000742:	2b00      	cmp	r3, #0
 8000744:	f040 8083 	bne.w	800084e <__udivmoddi4+0x116>
 8000748:	428a      	cmp	r2, r1
 800074a:	4617      	mov	r7, r2
 800074c:	d947      	bls.n	80007de <__udivmoddi4+0xa6>
 800074e:	fab2 f282 	clz	r2, r2
 8000752:	b142      	cbz	r2, 8000766 <__udivmoddi4+0x2e>
 8000754:	f1c2 0020 	rsb	r0, r2, #32
 8000758:	fa24 f000 	lsr.w	r0, r4, r0
 800075c:	4091      	lsls	r1, r2
 800075e:	4097      	lsls	r7, r2
 8000760:	ea40 0c01 	orr.w	ip, r0, r1
 8000764:	4094      	lsls	r4, r2
 8000766:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800076a:	0c23      	lsrs	r3, r4, #16
 800076c:	fbbc f6f8 	udiv	r6, ip, r8
 8000770:	fa1f fe87 	uxth.w	lr, r7
 8000774:	fb08 c116 	mls	r1, r8, r6, ip
 8000778:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800077c:	fb06 f10e 	mul.w	r1, r6, lr
 8000780:	4299      	cmp	r1, r3
 8000782:	d909      	bls.n	8000798 <__udivmoddi4+0x60>
 8000784:	18fb      	adds	r3, r7, r3
 8000786:	f106 30ff 	add.w	r0, r6, #4294967295
 800078a:	f080 8119 	bcs.w	80009c0 <__udivmoddi4+0x288>
 800078e:	4299      	cmp	r1, r3
 8000790:	f240 8116 	bls.w	80009c0 <__udivmoddi4+0x288>
 8000794:	3e02      	subs	r6, #2
 8000796:	443b      	add	r3, r7
 8000798:	1a5b      	subs	r3, r3, r1
 800079a:	b2a4      	uxth	r4, r4
 800079c:	fbb3 f0f8 	udiv	r0, r3, r8
 80007a0:	fb08 3310 	mls	r3, r8, r0, r3
 80007a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80007a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80007ac:	45a6      	cmp	lr, r4
 80007ae:	d909      	bls.n	80007c4 <__udivmoddi4+0x8c>
 80007b0:	193c      	adds	r4, r7, r4
 80007b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80007b6:	f080 8105 	bcs.w	80009c4 <__udivmoddi4+0x28c>
 80007ba:	45a6      	cmp	lr, r4
 80007bc:	f240 8102 	bls.w	80009c4 <__udivmoddi4+0x28c>
 80007c0:	3802      	subs	r0, #2
 80007c2:	443c      	add	r4, r7
 80007c4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007c8:	eba4 040e 	sub.w	r4, r4, lr
 80007cc:	2600      	movs	r6, #0
 80007ce:	b11d      	cbz	r5, 80007d8 <__udivmoddi4+0xa0>
 80007d0:	40d4      	lsrs	r4, r2
 80007d2:	2300      	movs	r3, #0
 80007d4:	e9c5 4300 	strd	r4, r3, [r5]
 80007d8:	4631      	mov	r1, r6
 80007da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007de:	b902      	cbnz	r2, 80007e2 <__udivmoddi4+0xaa>
 80007e0:	deff      	udf	#255	; 0xff
 80007e2:	fab2 f282 	clz	r2, r2
 80007e6:	2a00      	cmp	r2, #0
 80007e8:	d150      	bne.n	800088c <__udivmoddi4+0x154>
 80007ea:	1bcb      	subs	r3, r1, r7
 80007ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007f0:	fa1f f887 	uxth.w	r8, r7
 80007f4:	2601      	movs	r6, #1
 80007f6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007fa:	0c21      	lsrs	r1, r4, #16
 80007fc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000800:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000804:	fb08 f30c 	mul.w	r3, r8, ip
 8000808:	428b      	cmp	r3, r1
 800080a:	d907      	bls.n	800081c <__udivmoddi4+0xe4>
 800080c:	1879      	adds	r1, r7, r1
 800080e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000812:	d202      	bcs.n	800081a <__udivmoddi4+0xe2>
 8000814:	428b      	cmp	r3, r1
 8000816:	f200 80e9 	bhi.w	80009ec <__udivmoddi4+0x2b4>
 800081a:	4684      	mov	ip, r0
 800081c:	1ac9      	subs	r1, r1, r3
 800081e:	b2a3      	uxth	r3, r4
 8000820:	fbb1 f0fe 	udiv	r0, r1, lr
 8000824:	fb0e 1110 	mls	r1, lr, r0, r1
 8000828:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800082c:	fb08 f800 	mul.w	r8, r8, r0
 8000830:	45a0      	cmp	r8, r4
 8000832:	d907      	bls.n	8000844 <__udivmoddi4+0x10c>
 8000834:	193c      	adds	r4, r7, r4
 8000836:	f100 33ff 	add.w	r3, r0, #4294967295
 800083a:	d202      	bcs.n	8000842 <__udivmoddi4+0x10a>
 800083c:	45a0      	cmp	r8, r4
 800083e:	f200 80d9 	bhi.w	80009f4 <__udivmoddi4+0x2bc>
 8000842:	4618      	mov	r0, r3
 8000844:	eba4 0408 	sub.w	r4, r4, r8
 8000848:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800084c:	e7bf      	b.n	80007ce <__udivmoddi4+0x96>
 800084e:	428b      	cmp	r3, r1
 8000850:	d909      	bls.n	8000866 <__udivmoddi4+0x12e>
 8000852:	2d00      	cmp	r5, #0
 8000854:	f000 80b1 	beq.w	80009ba <__udivmoddi4+0x282>
 8000858:	2600      	movs	r6, #0
 800085a:	e9c5 0100 	strd	r0, r1, [r5]
 800085e:	4630      	mov	r0, r6
 8000860:	4631      	mov	r1, r6
 8000862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000866:	fab3 f683 	clz	r6, r3
 800086a:	2e00      	cmp	r6, #0
 800086c:	d14a      	bne.n	8000904 <__udivmoddi4+0x1cc>
 800086e:	428b      	cmp	r3, r1
 8000870:	d302      	bcc.n	8000878 <__udivmoddi4+0x140>
 8000872:	4282      	cmp	r2, r0
 8000874:	f200 80b8 	bhi.w	80009e8 <__udivmoddi4+0x2b0>
 8000878:	1a84      	subs	r4, r0, r2
 800087a:	eb61 0103 	sbc.w	r1, r1, r3
 800087e:	2001      	movs	r0, #1
 8000880:	468c      	mov	ip, r1
 8000882:	2d00      	cmp	r5, #0
 8000884:	d0a8      	beq.n	80007d8 <__udivmoddi4+0xa0>
 8000886:	e9c5 4c00 	strd	r4, ip, [r5]
 800088a:	e7a5      	b.n	80007d8 <__udivmoddi4+0xa0>
 800088c:	f1c2 0320 	rsb	r3, r2, #32
 8000890:	fa20 f603 	lsr.w	r6, r0, r3
 8000894:	4097      	lsls	r7, r2
 8000896:	fa01 f002 	lsl.w	r0, r1, r2
 800089a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089e:	40d9      	lsrs	r1, r3
 80008a0:	4330      	orrs	r0, r6
 80008a2:	0c03      	lsrs	r3, r0, #16
 80008a4:	fbb1 f6fe 	udiv	r6, r1, lr
 80008a8:	fa1f f887 	uxth.w	r8, r7
 80008ac:	fb0e 1116 	mls	r1, lr, r6, r1
 80008b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008b4:	fb06 f108 	mul.w	r1, r6, r8
 80008b8:	4299      	cmp	r1, r3
 80008ba:	fa04 f402 	lsl.w	r4, r4, r2
 80008be:	d909      	bls.n	80008d4 <__udivmoddi4+0x19c>
 80008c0:	18fb      	adds	r3, r7, r3
 80008c2:	f106 3cff 	add.w	ip, r6, #4294967295
 80008c6:	f080 808d 	bcs.w	80009e4 <__udivmoddi4+0x2ac>
 80008ca:	4299      	cmp	r1, r3
 80008cc:	f240 808a 	bls.w	80009e4 <__udivmoddi4+0x2ac>
 80008d0:	3e02      	subs	r6, #2
 80008d2:	443b      	add	r3, r7
 80008d4:	1a5b      	subs	r3, r3, r1
 80008d6:	b281      	uxth	r1, r0
 80008d8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008dc:	fb0e 3310 	mls	r3, lr, r0, r3
 80008e0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008e4:	fb00 f308 	mul.w	r3, r0, r8
 80008e8:	428b      	cmp	r3, r1
 80008ea:	d907      	bls.n	80008fc <__udivmoddi4+0x1c4>
 80008ec:	1879      	adds	r1, r7, r1
 80008ee:	f100 3cff 	add.w	ip, r0, #4294967295
 80008f2:	d273      	bcs.n	80009dc <__udivmoddi4+0x2a4>
 80008f4:	428b      	cmp	r3, r1
 80008f6:	d971      	bls.n	80009dc <__udivmoddi4+0x2a4>
 80008f8:	3802      	subs	r0, #2
 80008fa:	4439      	add	r1, r7
 80008fc:	1acb      	subs	r3, r1, r3
 80008fe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000902:	e778      	b.n	80007f6 <__udivmoddi4+0xbe>
 8000904:	f1c6 0c20 	rsb	ip, r6, #32
 8000908:	fa03 f406 	lsl.w	r4, r3, r6
 800090c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000910:	431c      	orrs	r4, r3
 8000912:	fa20 f70c 	lsr.w	r7, r0, ip
 8000916:	fa01 f306 	lsl.w	r3, r1, r6
 800091a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800091e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000922:	431f      	orrs	r7, r3
 8000924:	0c3b      	lsrs	r3, r7, #16
 8000926:	fbb1 f9fe 	udiv	r9, r1, lr
 800092a:	fa1f f884 	uxth.w	r8, r4
 800092e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000932:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000936:	fb09 fa08 	mul.w	sl, r9, r8
 800093a:	458a      	cmp	sl, r1
 800093c:	fa02 f206 	lsl.w	r2, r2, r6
 8000940:	fa00 f306 	lsl.w	r3, r0, r6
 8000944:	d908      	bls.n	8000958 <__udivmoddi4+0x220>
 8000946:	1861      	adds	r1, r4, r1
 8000948:	f109 30ff 	add.w	r0, r9, #4294967295
 800094c:	d248      	bcs.n	80009e0 <__udivmoddi4+0x2a8>
 800094e:	458a      	cmp	sl, r1
 8000950:	d946      	bls.n	80009e0 <__udivmoddi4+0x2a8>
 8000952:	f1a9 0902 	sub.w	r9, r9, #2
 8000956:	4421      	add	r1, r4
 8000958:	eba1 010a 	sub.w	r1, r1, sl
 800095c:	b2bf      	uxth	r7, r7
 800095e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000962:	fb0e 1110 	mls	r1, lr, r0, r1
 8000966:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800096a:	fb00 f808 	mul.w	r8, r0, r8
 800096e:	45b8      	cmp	r8, r7
 8000970:	d907      	bls.n	8000982 <__udivmoddi4+0x24a>
 8000972:	19e7      	adds	r7, r4, r7
 8000974:	f100 31ff 	add.w	r1, r0, #4294967295
 8000978:	d22e      	bcs.n	80009d8 <__udivmoddi4+0x2a0>
 800097a:	45b8      	cmp	r8, r7
 800097c:	d92c      	bls.n	80009d8 <__udivmoddi4+0x2a0>
 800097e:	3802      	subs	r0, #2
 8000980:	4427      	add	r7, r4
 8000982:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000986:	eba7 0708 	sub.w	r7, r7, r8
 800098a:	fba0 8902 	umull	r8, r9, r0, r2
 800098e:	454f      	cmp	r7, r9
 8000990:	46c6      	mov	lr, r8
 8000992:	4649      	mov	r1, r9
 8000994:	d31a      	bcc.n	80009cc <__udivmoddi4+0x294>
 8000996:	d017      	beq.n	80009c8 <__udivmoddi4+0x290>
 8000998:	b15d      	cbz	r5, 80009b2 <__udivmoddi4+0x27a>
 800099a:	ebb3 020e 	subs.w	r2, r3, lr
 800099e:	eb67 0701 	sbc.w	r7, r7, r1
 80009a2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80009a6:	40f2      	lsrs	r2, r6
 80009a8:	ea4c 0202 	orr.w	r2, ip, r2
 80009ac:	40f7      	lsrs	r7, r6
 80009ae:	e9c5 2700 	strd	r2, r7, [r5]
 80009b2:	2600      	movs	r6, #0
 80009b4:	4631      	mov	r1, r6
 80009b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009ba:	462e      	mov	r6, r5
 80009bc:	4628      	mov	r0, r5
 80009be:	e70b      	b.n	80007d8 <__udivmoddi4+0xa0>
 80009c0:	4606      	mov	r6, r0
 80009c2:	e6e9      	b.n	8000798 <__udivmoddi4+0x60>
 80009c4:	4618      	mov	r0, r3
 80009c6:	e6fd      	b.n	80007c4 <__udivmoddi4+0x8c>
 80009c8:	4543      	cmp	r3, r8
 80009ca:	d2e5      	bcs.n	8000998 <__udivmoddi4+0x260>
 80009cc:	ebb8 0e02 	subs.w	lr, r8, r2
 80009d0:	eb69 0104 	sbc.w	r1, r9, r4
 80009d4:	3801      	subs	r0, #1
 80009d6:	e7df      	b.n	8000998 <__udivmoddi4+0x260>
 80009d8:	4608      	mov	r0, r1
 80009da:	e7d2      	b.n	8000982 <__udivmoddi4+0x24a>
 80009dc:	4660      	mov	r0, ip
 80009de:	e78d      	b.n	80008fc <__udivmoddi4+0x1c4>
 80009e0:	4681      	mov	r9, r0
 80009e2:	e7b9      	b.n	8000958 <__udivmoddi4+0x220>
 80009e4:	4666      	mov	r6, ip
 80009e6:	e775      	b.n	80008d4 <__udivmoddi4+0x19c>
 80009e8:	4630      	mov	r0, r6
 80009ea:	e74a      	b.n	8000882 <__udivmoddi4+0x14a>
 80009ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80009f0:	4439      	add	r1, r7
 80009f2:	e713      	b.n	800081c <__udivmoddi4+0xe4>
 80009f4:	3802      	subs	r0, #2
 80009f6:	443c      	add	r4, r7
 80009f8:	e724      	b.n	8000844 <__udivmoddi4+0x10c>
 80009fa:	bf00      	nop

080009fc <__aeabi_idiv0>:
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>:
 *  Created on: Jan 26, 2022
 *      Author: SakuranohanaTH
 */
#include "AMT21.h"

AMT21::AMT21(UART_HandleTypeDef *_amt21_huart, uint8_t _address){
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	71fb      	strb	r3, [r7, #7]
	this->amt21_huart = _amt21_huart;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	68ba      	ldr	r2, [r7, #8]
 8000a12:	601a      	str	r2, [r3, #0]
	this->address = _address;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	79fa      	ldrb	r2, [r7, #7]
 8000a18:	729a      	strb	r2, [r3, #10]
}
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3714      	adds	r7, #20
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr

08000a28 <_ZN5AMT21D1Ev>:

AMT21::~AMT21(){
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]

}
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	4618      	mov	r0, r3
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <_ZN5AMT2110AMT21_ReadEv>:

void AMT21::AMT21_Read(){
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b082      	sub	sp, #8
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 1);
	HAL_UART_Transmit(this->amt21_huart, (uint8_t*) &(this->address),
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	6818      	ldr	r0, [r3, #0]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f103 010a 	add.w	r1, r3, #10
 8000a50:	2364      	movs	r3, #100	; 0x64
 8000a52:	2201      	movs	r2, #1
 8000a54:	f009 fdf2 	bl	800a63c <HAL_UART_Transmit>
			sizeof(this->address), 100);
//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 0);
	HAL_UART_Receive(this->amt21_huart, (uint8_t*) &(this->uart_buf), 2, 100);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6818      	ldr	r0, [r3, #0]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f103 010c 	add.w	r1, r3, #12
 8000a62:	2364      	movs	r3, #100	; 0x64
 8000a64:	2202      	movs	r2, #2
 8000a66:	f009 fe7f 	bl	800a768 <HAL_UART_Receive>
	this->k0 = (this->uart_buf & 0x4000) == 0x4000;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	899b      	ldrh	r3, [r3, #12]
 8000a6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	bf14      	ite	ne
 8000a76:	2301      	movne	r3, #1
 8000a78:	2300      	moveq	r3, #0
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	749a      	strb	r2, [r3, #18]
	this->k1 = (this->uart_buf & 0x8000) == 0x8000;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	899b      	ldrh	r3, [r3, #12]
 8000a86:	b21b      	sxth	r3, r3
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	0bdb      	lsrs	r3, r3, #15
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	461a      	mov	r2, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	74da      	strb	r2, [r3, #19]
}
 8000a94:	bf00      	nop
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <_ZN5AMT2117AMT21_Check_ValueEv>:

HAL_StatusTypeDef AMT21::AMT21_Check_Value(){
 8000a9c:	b480      	push	{r7}
 8000a9e:	b085      	sub	sp, #20
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	uint16_t raw_value_temp = this->uart_buf & 0x3FFF;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	899b      	ldrh	r3, [r3, #12]
 8000aa8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000aac:	817b      	strh	r3, [r7, #10]
	uint8_t k0_check = this->uart_buf & 0x0001;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	899b      	ldrh	r3, [r3, #12]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	73fb      	strb	r3, [r7, #15]
	uint8_t k1_check = (this->uart_buf >> 1) & 0x0001;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	899b      	ldrh	r3, [r3, #12]
 8000abe:	105b      	asrs	r3, r3, #1
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 6; i++) {
 8000ac8:	2300      	movs	r3, #0
 8000aca:	737b      	strb	r3, [r7, #13]
 8000acc:	7b7b      	ldrb	r3, [r7, #13]
 8000ace:	2b05      	cmp	r3, #5
 8000ad0:	d820      	bhi.n	8000b14 <_ZN5AMT2117AMT21_Check_ValueEv+0x78>
		this->uart_buf = this->uart_buf >> 2;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	899b      	ldrh	r3, [r3, #12]
 8000ad6:	109b      	asrs	r3, r3, #2
 8000ad8:	b29a      	uxth	r2, r3
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	819a      	strh	r2, [r3, #12]
		k0_check ^= this->uart_buf & 0x0001;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	899b      	ldrh	r3, [r3, #12]
 8000ae2:	b25b      	sxtb	r3, r3
 8000ae4:	f003 0301 	and.w	r3, r3, #1
 8000ae8:	b25a      	sxtb	r2, r3
 8000aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aee:	4053      	eors	r3, r2
 8000af0:	b25b      	sxtb	r3, r3
 8000af2:	73fb      	strb	r3, [r7, #15]
		k1_check ^= (this->uart_buf >> 1) & 0x0001;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	899b      	ldrh	r3, [r3, #12]
 8000af8:	105b      	asrs	r3, r3, #1
 8000afa:	b25b      	sxtb	r3, r3
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	b25a      	sxtb	r2, r3
 8000b02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b06:	4053      	eors	r3, r2
 8000b08:	b25b      	sxtb	r3, r3
 8000b0a:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 6; i++) {
 8000b0c:	7b7b      	ldrb	r3, [r7, #13]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	737b      	strb	r3, [r7, #13]
 8000b12:	e7db      	b.n	8000acc <_ZN5AMT2117AMT21_Check_ValueEv+0x30>
	}
	k0_check = !k0_check;
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	bf0c      	ite	eq
 8000b1a:	2301      	moveq	r3, #1
 8000b1c:	2300      	movne	r3, #0
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	73fb      	strb	r3, [r7, #15]
	k1_check = !k1_check;
 8000b22:	7bbb      	ldrb	r3, [r7, #14]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	bf0c      	ite	eq
 8000b28:	2301      	moveq	r3, #1
 8000b2a:	2300      	movne	r3, #0
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	73bb      	strb	r3, [r7, #14]
	if ((this->k0 == k0_check) && (this->k1 == k1_check)) {
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	7c9b      	ldrb	r3, [r3, #18]
 8000b34:	7bfa      	ldrb	r2, [r7, #15]
 8000b36:	429a      	cmp	r2, r3
 8000b38:	d10a      	bne.n	8000b50 <_ZN5AMT2117AMT21_Check_ValueEv+0xb4>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	7cdb      	ldrb	r3, [r3, #19]
 8000b3e:	7bba      	ldrb	r2, [r7, #14]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d105      	bne.n	8000b50 <_ZN5AMT2117AMT21_Check_ValueEv+0xb4>
		this->raw_value = raw_value_temp;
 8000b44:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	81da      	strh	r2, [r3, #14]
		return HAL_OK;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	e003      	b.n	8000b58 <_ZN5AMT2117AMT21_Check_ValueEv+0xbc>
	} else {
		this->raw_value = 0;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2200      	movs	r2, #0
 8000b54:	81da      	strh	r2, [r3, #14]
		return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
	}
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <_ZN5AMT2112getAngPos180Ev>:
{
	return this->raw_value;
}

int16_t AMT21::getAngPos180()
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
//	uint8_t iii =  (this->raw_value & 0x1FFF);
	return ((((this->raw_value & 0x2000) >> 13) * (-16383)) + (this->raw_value & 0x3FFF) ) * -1;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	135b      	asrs	r3, r3, #13
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	f003 0301 	and.w	r3, r3, #1
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	461a      	mov	r2, r3
 8000b80:	0392      	lsls	r2, r2, #14
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	b29a      	uxth	r2, r3
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000b92:	b29b      	uxth	r3, r3
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	b29b      	uxth	r3, r3
 8000b98:	b21b      	sxth	r3, r3
//	return this->raw_value;
//	this->value =
//	return iii;
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8000ba6:	b480      	push	{r7}
 8000ba8:	b083      	sub	sp, #12
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	ed87 0a01 	vstr	s0, [r7, #4]
 8000bb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000bb4:	eef0 7ae7 	vabs.f32	s15, s15
 8000bb8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 8000bc6:	b480      	push	{r7}
 8000bc8:	b083      	sub	sp, #12
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	ed87 0a01 	vstr	s0, [r7, #4]
 8000bd0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000bd4:	fef8 7a67 	vrinta.f32	s15, s15
 8000bd8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bdc:	370c      	adds	r7, #12
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
	...

08000be8 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>:
 *  Created on: Jan 29, 2022
 *      Author: SakuranohanaTH
 */
#include "Stepper.h"

Stepper::Stepper(TIM_HandleTypeDef *_stepper_htim, uint32_t _STEPPER_TIM_CHANNEL,
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
 8000bf4:	603b      	str	r3, [r7, #0]
		GPIO_TypeDef *_DIRPort, uint32_t _DIRPin) {
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	4a18      	ldr	r2, [pc, #96]	; (8000c5c <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x74>)
 8000bfa:	615a      	str	r2, [r3, #20]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4a18      	ldr	r2, [pc, #96]	; (8000c60 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x78>)
 8000c00:	619a      	str	r2, [r3, #24]
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000c08:	61da      	str	r2, [r3, #28]
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	4a15      	ldr	r2, [pc, #84]	; (8000c64 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x7c>)
 8000c0e:	621a      	str	r2, [r3, #32]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000c16:	625a      	str	r2, [r3, #36]	; 0x24
	this->stepper_htim = _stepper_htim;
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	601a      	str	r2, [r3, #0]
	this->STEPPER_TIM_CHANNEL = _STEPPER_TIM_CHANNEL;
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	605a      	str	r2, [r3, #4]
	this->stepper_htim->Instance->PSC = _PSC_STEPPER_MOTOR - 1U;
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	22c7      	movs	r2, #199	; 0xc7
 8000c2c:	629a      	str	r2, [r3, #40]	; 0x28
	this->minFrequency = 10.0f;
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	4a0d      	ldr	r2, [pc, #52]	; (8000c68 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x80>)
 8000c32:	615a      	str	r2, [r3, #20]
	this->maxFrequency = 20000.0f;
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	4a0a      	ldr	r2, [pc, #40]	; (8000c60 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x78>)
 8000c38:	619a      	str	r2, [r3, #24]
	this->StepperSetFrequency(0.0f);
 8000c3a:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8000c6c <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x84>
 8000c3e:	68f8      	ldr	r0, [r7, #12]
 8000c40:	f000 f832 	bl	8000ca8 <_ZN7Stepper19StepperSetFrequencyEf>
	this->DIRPort = _DIRPort;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	683a      	ldr	r2, [r7, #0]
 8000c48:	609a      	str	r2, [r3, #8]
	this->DIRPin = _DIRPin;
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	69ba      	ldr	r2, [r7, #24]
 8000c4e:	60da      	str	r2, [r3, #12]
}
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	4618      	mov	r0, r3
 8000c54:	3710      	adds	r7, #16
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	41a00000 	.word	0x41a00000
 8000c60:	469c4000 	.word	0x469c4000
 8000c64:	43480000 	.word	0x43480000
 8000c68:	41200000 	.word	0x41200000
 8000c6c:	00000000 	.word	0x00000000

08000c70 <_ZN7StepperD1Ev>:
Stepper::~Stepper() {
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
}
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <_ZN7Stepper13StepperEnableEv>:
void Stepper::StepperEnable(void) { // ENABLE PIN IS OFF AS DEFAULT!!!
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b082      	sub	sp, #8
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(this->stepper_htim, this->STEPPER_TIM_CHANNEL);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	4619      	mov	r1, r3
 8000c98:	4610      	mov	r0, r2
 8000c9a:	f008 fabf 	bl	800921c <HAL_TIM_PWM_Start>
}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
	...

08000ca8 <_ZN7Stepper19StepperSetFrequencyEf>:
void Stepper::StepperDisable(void) { // ENABLE PIN IS OFF AS DEFAULT!!!
	HAL_TIM_PWM_Stop(this->stepper_htim, this->STEPPER_TIM_CHANNEL);
}
void Stepper::StepperSetFrequency(float _frequency) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	ed2d 8b02 	vpush	{d8}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	ed87 0a00 	vstr	s0, [r7]
	this->frequency = _frequency;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	683a      	ldr	r2, [r7, #0]
 8000cbc:	611a      	str	r2, [r3, #16]

	float f;
	if (fabs(this->frequency) <= this->minFrequency)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	edd3 7a04 	vldr	s15, [r3, #16]
 8000cc4:	eeb0 0a67 	vmov.f32	s0, s15
 8000cc8:	f7ff ff6d 	bl	8000ba6 <_ZSt4fabsf>
 8000ccc:	eeb0 7a40 	vmov.f32	s14, s0
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	edd3 7a05 	vldr	s15, [r3, #20]
 8000cd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cde:	bf94      	ite	ls
 8000ce0:	2301      	movls	r3, #1
 8000ce2:	2300      	movhi	r3, #0
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d003      	beq.n	8000cf2 <_ZN7Stepper19StepperSetFrequencyEf+0x4a>
		f = this->minFrequency;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	e01b      	b.n	8000d2a <_ZN7Stepper19StepperSetFrequencyEf+0x82>
	else if (fabs(this->frequency) >= this->maxFrequency)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	edd3 7a04 	vldr	s15, [r3, #16]
 8000cf8:	eeb0 0a67 	vmov.f32	s0, s15
 8000cfc:	f7ff ff53 	bl	8000ba6 <_ZSt4fabsf>
 8000d00:	eeb0 7a40 	vmov.f32	s14, s0
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	edd3 7a06 	vldr	s15, [r3, #24]
 8000d0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d12:	bfac      	ite	ge
 8000d14:	2301      	movge	r3, #1
 8000d16:	2300      	movlt	r3, #0
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d003      	beq.n	8000d26 <_ZN7Stepper19StepperSetFrequencyEf+0x7e>
		f = this->maxFrequency;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	699b      	ldr	r3, [r3, #24]
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	e001      	b.n	8000d2a <_ZN7Stepper19StepperSetFrequencyEf+0x82>
	else
		f = _frequency;
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	60fb      	str	r3, [r7, #12]

	if (this->frequency > 0.001f && this->frequency != 0.0f) {
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	edd3 7a04 	vldr	s15, [r3, #16]
 8000d30:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 8000ff0 <_ZN7Stepper19StepperSetFrequencyEf+0x348>
 8000d34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d3c:	f340 80e4 	ble.w	8000f08 <_ZN7Stepper19StepperSetFrequencyEf+0x260>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	edd3 7a04 	vldr	s15, [r3, #16]
 8000d46:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d4e:	f000 80db 	beq.w	8000f08 <_ZN7Stepper19StepperSetFrequencyEf+0x260>
		HAL_GPIO_WritePin(this->DIRPort, this->DIRPin, GPIO_PIN_SET);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6898      	ldr	r0, [r3, #8]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	4619      	mov	r1, r3
 8000d60:	f005 fc82 	bl	8006668 <HAL_GPIO_WritePin>
		this->stepper_htim->Instance->ARR = round(
				(_FCY / ((this->stepper_htim->Instance->PSC + 1U) * f)) - 1U);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	ee07 3a90 	vmov	s15, r3
 8000d72:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d76:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d7e:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8000ff4 <_ZN7Stepper19StepperSetFrequencyEf+0x34c>
 8000d82:	eec6 7a87 	vdiv.f32	s15, s13, s14
		this->stepper_htim->Instance->ARR = round(
 8000d86:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000d8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000d8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000d92:	f7ff ff18 	bl	8000bc6 <_ZSt5roundf>
 8000d96:	eef0 7a40 	vmov.f32	s15, s0
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000da4:	ee17 2a90 	vmov	r2, s15
 8000da8:	62da      	str	r2, [r3, #44]	; 0x2c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d113      	bne.n	8000dda <_ZN7Stepper19StepperSetFrequencyEf+0x132>
			this->stepper_htim->Instance->CCR1 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dba:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR1 = round(
 8000dbc:	085b      	lsrs	r3, r3, #1
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f000 fa33 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000dc4:	eeb0 7b40 	vmov.f64	d7, d0
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000dd2:	ee17 2a90 	vmov	r2, s15
 8000dd6:	635a      	str	r2, [r3, #52]	; 0x34
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000dd8:	e1e8      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	d113      	bne.n	8000e0a <_ZN7Stepper19StepperSetFrequencyEf+0x162>
			this->stepper_htim->Instance->CCR2 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dea:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR2 = round(
 8000dec:	085b      	lsrs	r3, r3, #1
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 fa1b 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000df4:	eeb0 7b40 	vmov.f64	d7, d0
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000e02:	ee17 2a90 	vmov	r2, s15
 8000e06:	639a      	str	r2, [r3, #56]	; 0x38
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000e08:	e1d0      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	2b08      	cmp	r3, #8
 8000e10:	d113      	bne.n	8000e3a <_ZN7Stepper19StepperSetFrequencyEf+0x192>
			this->stepper_htim->Instance->CCR3 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e1a:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR3 = round(
 8000e1c:	085b      	lsrs	r3, r3, #1
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f000 fa03 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000e24:	eeb0 7b40 	vmov.f64	d7, d0
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000e32:	ee17 2a90 	vmov	r2, s15
 8000e36:	63da      	str	r2, [r3, #60]	; 0x3c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000e38:	e1b8      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	2b0c      	cmp	r3, #12
 8000e40:	d113      	bne.n	8000e6a <_ZN7Stepper19StepperSetFrequencyEf+0x1c2>
			this->stepper_htim->Instance->CCR4 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e4a:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR4 = round(
 8000e4c:	085b      	lsrs	r3, r3, #1
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 f9eb 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000e54:	eeb0 7b40 	vmov.f64	d7, d0
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000e62:	ee17 2a90 	vmov	r2, s15
 8000e66:	641a      	str	r2, [r3, #64]	; 0x40
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000e68:	e1a0      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	2b10      	cmp	r3, #16
 8000e70:	d113      	bne.n	8000e9a <_ZN7Stepper19StepperSetFrequencyEf+0x1f2>
			this->stepper_htim->Instance->CCR5 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e7a:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR5 = round(
 8000e7c:	085b      	lsrs	r3, r3, #1
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 f9d3 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000e84:	eeb0 7b40 	vmov.f64	d7, d0
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000e92:	ee17 2a90 	vmov	r2, s15
 8000e96:	659a      	str	r2, [r3, #88]	; 0x58
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000e98:	e188      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	2b14      	cmp	r3, #20
 8000ea0:	d113      	bne.n	8000eca <_ZN7Stepper19StepperSetFrequencyEf+0x222>
			this->stepper_htim->Instance->CCR6 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eaa:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR6 = round(
 8000eac:	085b      	lsrs	r3, r3, #1
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 f9bb 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000eb4:	eeb0 7b40 	vmov.f64	d7, d0
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ec2:	ee17 2a90 	vmov	r2, s15
 8000ec6:	65da      	str	r2, [r3, #92]	; 0x5c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000ec8:	e170      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else {
			this->stepper_htim->Instance->CCR1 = 0;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2200      	movs	r2, #0
 8000edc:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2200      	movs	r2, #0
 8000f04:	65da      	str	r2, [r3, #92]	; 0x5c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000f06:	e151      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

	} else if (this->frequency < 0.001f && this->frequency != 0.0f) {
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f0e:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8000ff0 <_ZN7Stepper19StepperSetFrequencyEf+0x348>
 8000f12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f1a:	f140 80ec 	bpl.w	80010f6 <_ZN7Stepper19StepperSetFrequencyEf+0x44e>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f24:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f2c:	f000 80e3 	beq.w	80010f6 <_ZN7Stepper19StepperSetFrequencyEf+0x44e>
		HAL_GPIO_WritePin(this->DIRPort, this->DIRPin, GPIO_PIN_RESET);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6898      	ldr	r0, [r3, #8]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	b29b      	uxth	r3, r3
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f005 fb93 	bl	8006668 <HAL_GPIO_WritePin>
		this->stepper_htim->Instance->ARR = round(
				(_FCY / ((this->stepper_htim->Instance->PSC + 1U) * fabs(f))) - 1U);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	ee07 3a90 	vmov	s15, r3
 8000f50:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8000f54:	ed97 0a03 	vldr	s0, [r7, #12]
 8000f58:	f7ff fe25 	bl	8000ba6 <_ZSt4fabsf>
 8000f5c:	eef0 7a40 	vmov.f32	s15, s0
 8000f60:	ee28 7a27 	vmul.f32	s14, s16, s15
 8000f64:	eddf 6a23 	vldr	s13, [pc, #140]	; 8000ff4 <_ZN7Stepper19StepperSetFrequencyEf+0x34c>
 8000f68:	eec6 7a87 	vdiv.f32	s15, s13, s14
		this->stepper_htim->Instance->ARR = round(
 8000f6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f74:	eeb0 0a67 	vmov.f32	s0, s15
 8000f78:	f7ff fe25 	bl	8000bc6 <_ZSt5roundf>
 8000f7c:	eef0 7a40 	vmov.f32	s15, s0
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f8a:	ee17 2a90 	vmov	r2, s15
 8000f8e:	62da      	str	r2, [r3, #44]	; 0x2c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d113      	bne.n	8000fc0 <_ZN7Stepper19StepperSetFrequencyEf+0x318>
			this->stepper_htim->Instance->CCR1 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR1 = round(
 8000fa2:	085b      	lsrs	r3, r3, #1
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 f940 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000faa:	eeb0 7b40 	vmov.f64	d7, d0
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000fb8:	ee17 2a90 	vmov	r2, s15
 8000fbc:	635a      	str	r2, [r3, #52]	; 0x34
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000fbe:	e0f5      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	2b04      	cmp	r3, #4
 8000fc6:	d117      	bne.n	8000ff8 <_ZN7Stepper19StepperSetFrequencyEf+0x350>
			this->stepper_htim->Instance->CCR2 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fd0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR2 = round(
 8000fd2:	085b      	lsrs	r3, r3, #1
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f000 f928 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000fda:	eeb0 7b40 	vmov.f64	d7, d0
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000fe8:	ee17 2a90 	vmov	r2, s15
 8000fec:	639a      	str	r2, [r3, #56]	; 0x38
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8000fee:	e0dd      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
 8000ff0:	3a83126f 	.word	0x3a83126f
 8000ff4:	4d64e1c0 	.word	0x4d64e1c0
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	2b08      	cmp	r3, #8
 8000ffe:	d113      	bne.n	8001028 <_ZN7Stepper19StepperSetFrequencyEf+0x380>
			this->stepper_htim->Instance->CCR3 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001008:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR3 = round(
 800100a:	085b      	lsrs	r3, r3, #1
 800100c:	4618      	mov	r0, r3
 800100e:	f000 f90c 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001012:	eeb0 7b40 	vmov.f64	d7, d0
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001020:	ee17 2a90 	vmov	r2, s15
 8001024:	63da      	str	r2, [r3, #60]	; 0x3c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8001026:	e0c1      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	2b0c      	cmp	r3, #12
 800102e:	d113      	bne.n	8001058 <_ZN7Stepper19StepperSetFrequencyEf+0x3b0>
			this->stepper_htim->Instance->CCR4 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001038:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR4 = round(
 800103a:	085b      	lsrs	r3, r3, #1
 800103c:	4618      	mov	r0, r3
 800103e:	f000 f8f4 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001042:	eeb0 7b40 	vmov.f64	d7, d0
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001050:	ee17 2a90 	vmov	r2, s15
 8001054:	641a      	str	r2, [r3, #64]	; 0x40
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8001056:	e0a9      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	2b10      	cmp	r3, #16
 800105e:	d113      	bne.n	8001088 <_ZN7Stepper19StepperSetFrequencyEf+0x3e0>
			this->stepper_htim->Instance->CCR5 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001068:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR5 = round(
 800106a:	085b      	lsrs	r3, r3, #1
 800106c:	4618      	mov	r0, r3
 800106e:	f000 f8dc 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001072:	eeb0 7b40 	vmov.f64	d7, d0
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001080:	ee17 2a90 	vmov	r2, s15
 8001084:	659a      	str	r2, [r3, #88]	; 0x58
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8001086:	e091      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	2b14      	cmp	r3, #20
 800108e:	d113      	bne.n	80010b8 <_ZN7Stepper19StepperSetFrequencyEf+0x410>
			this->stepper_htim->Instance->CCR6 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001098:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR6 = round(
 800109a:	085b      	lsrs	r3, r3, #1
 800109c:	4618      	mov	r0, r3
 800109e:	f000 f8c4 	bl	800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80010a2:	eeb0 7b40 	vmov.f64	d7, d0
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80010b0:	ee17 2a90 	vmov	r2, s15
 80010b4:	65da      	str	r2, [r3, #92]	; 0x5c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 80010b6:	e079      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}

		else {
			this->stepper_htim->Instance->CCR1 = 0;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2200      	movs	r2, #0
 80010c0:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2200      	movs	r2, #0
 80010ca:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2200      	movs	r2, #0
 80010d4:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2200      	movs	r2, #0
 80010de:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2200      	movs	r2, #0
 80010e8:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2200      	movs	r2, #0
 80010f2:	65da      	str	r2, [r3, #92]	; 0x5c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 80010f4:	e05a      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		}
	} else {
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d105      	bne.n	800110a <_ZN7Stepper19StepperSetFrequencyEf+0x462>
			this->stepper_htim->Instance->CCR1 = 0;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2200      	movs	r2, #0
 8001106:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR4 = 0;
			this->stepper_htim->Instance->CCR5 = 0;
			this->stepper_htim->Instance->CCR6 = 0;
		}
	}
}
 8001108:	e050      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	2b04      	cmp	r3, #4
 8001110:	d105      	bne.n	800111e <_ZN7Stepper19StepperSetFrequencyEf+0x476>
			this->stepper_htim->Instance->CCR2 = 0;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2200      	movs	r2, #0
 800111a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800111c:	e046      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	2b08      	cmp	r3, #8
 8001124:	d105      	bne.n	8001132 <_ZN7Stepper19StepperSetFrequencyEf+0x48a>
			this->stepper_htim->Instance->CCR3 = 0;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2200      	movs	r2, #0
 800112e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001130:	e03c      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	2b0c      	cmp	r3, #12
 8001138:	d105      	bne.n	8001146 <_ZN7Stepper19StepperSetFrequencyEf+0x49e>
			this->stepper_htim->Instance->CCR4 = 0;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2200      	movs	r2, #0
 8001142:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001144:	e032      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b10      	cmp	r3, #16
 800114c:	d105      	bne.n	800115a <_ZN7Stepper19StepperSetFrequencyEf+0x4b2>
			this->stepper_htim->Instance->CCR5 = 0;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2200      	movs	r2, #0
 8001156:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001158:	e028      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b14      	cmp	r3, #20
 8001160:	d105      	bne.n	800116e <_ZN7Stepper19StepperSetFrequencyEf+0x4c6>
			this->stepper_htim->Instance->CCR6 = 0;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2200      	movs	r2, #0
 800116a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800116c:	e01e      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
			this->stepper_htim->Instance->CCR1 = 0;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2200      	movs	r2, #0
 8001176:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2200      	movs	r2, #0
 8001180:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2200      	movs	r2, #0
 800118a:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2200      	movs	r2, #0
 8001194:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2200      	movs	r2, #0
 800119e:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2200      	movs	r2, #0
 80011a8:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80011aa:	e7ff      	b.n	80011ac <_ZN7Stepper19StepperSetFrequencyEf+0x504>
 80011ac:	bf00      	nop
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	ecbd 8b02 	vpop	{d8}
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <_ZN7Stepper15StepperSetRatioEf>:
void Stepper::StepperSetMaxFrequency(float _maxFrequency) {
	this->maxFrequency = fabs((float) _maxFrequency);
}
void Stepper::StepperSetRatio(float _ratio) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	ed87 0a00 	vstr	s0, [r7]
	this->ratio = fabs(_ratio);
 80011c4:	ed97 0a00 	vldr	s0, [r7]
 80011c8:	f7ff fced 	bl	8000ba6 <_ZSt4fabsf>
 80011cc:	eef0 7a40 	vmov.f32	s15, s0
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <_ZSt4fabsIhEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    fabs(_Tp __x)
 80011de:	b480      	push	{r7}
 80011e0:	b083      	sub	sp, #12
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	4603      	mov	r3, r0
 80011e6:	71fb      	strb	r3, [r7, #7]
    { return __builtin_fabs(__x); }
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	ee07 3a90 	vmov	s15, r3
 80011ee:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80011f2:	eeb0 0b47 	vmov.f64	d0, d7
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <_ZN7Stepper19StepperSetMicrostepEh>:
void Stepper::StepperSetMicrostep(uint8_t _microstep) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
	this->microStep = fabs(_microstep);
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff ffe5 	bl	80011de <_ZSt4fabsIhEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001214:	eeb0 7b40 	vmov.f64	d7, d0
 8001218:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 800122a:	b480      	push	{r7}
 800122c:	b083      	sub	sp, #12
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	ee07 3a90 	vmov	s15, r3
 8001238:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800123c:	eeb0 0b47 	vmov.f64	d0, d7
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr

0800124a <_ZSt5atan2ff>:
  { return __builtin_atan2f(__y, __x); }
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	ed87 0a01 	vstr	s0, [r7, #4]
 8001254:	edc7 0a00 	vstr	s1, [r7]
 8001258:	edd7 0a00 	vldr	s1, [r7]
 800125c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001260:	f00b f9d2 	bl	800c608 <atan2f>
 8001264:	eef0 7a40 	vmov.f32	s15, s0
 8001268:	eeb0 0a67 	vmov.f32	s0, s15
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <_ZSt3cosf>:
  { return __builtin_cosf(__x); }
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	ed87 0a01 	vstr	s0, [r7, #4]
 800127c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001280:	f00b f84a 	bl	800c318 <cosf>
 8001284:	eef0 7a40 	vmov.f32	s15, s0
 8001288:	eeb0 0a67 	vmov.f32	s0, s15
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <_ZSt3sinf>:
  { return __builtin_sinf(__x); }
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	ed87 0a01 	vstr	s0, [r7, #4]
 800129c:	ed97 0a01 	vldr	s0, [r7, #4]
 80012a0:	f00b f912 	bl	800c4c8 <sinf>
 80012a4:	eef0 7a40 	vmov.f32	s15, s0
 80012a8:	eeb0 0a67 	vmov.f32	s0, s15
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <_ZSt4sqrtf>:
  { return __builtin_sqrtf(__x); }
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	ed87 0a01 	vstr	s0, [r7, #4]
 80012bc:	ed97 0a01 	vldr	s0, [r7, #4]
 80012c0:	f00b f9a4 	bl	800c60c <sqrtf>
 80012c4:	eef0 7a40 	vmov.f32	s15, s0
 80012c8:	eeb0 0a67 	vmov.f32	s0, s15
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
	...

080012d4 <_Z7find_IKffff>:
};
typedef struct joint_state joint_config;
#endif

joint_config find_IK(float gripper_linear_x, float gripper_linear_y, float gripper_linear_z, float gripper_angular_yaw)
{
 80012d4:	b590      	push	{r4, r7, lr}
 80012d6:	b095      	sub	sp, #84	; 0x54
 80012d8:	af00      	add	r7, sp, #0
 80012da:	ed87 0a07 	vstr	s0, [r7, #28]
 80012de:	edc7 0a06 	vstr	s1, [r7, #24]
 80012e2:	ed87 1a05 	vstr	s2, [r7, #20]
 80012e6:	edc7 1a04 	vstr	s3, [r7, #16]
	bug1 = gripper_linear_x*gripper_linear_x;
 80012ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80012ee:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80012f2:	4b86      	ldr	r3, [pc, #536]	; (800150c <_Z7find_IKffff+0x238>)
 80012f4:	edc3 7a00 	vstr	s15, [r3]
	bug2 = gripper_linear_y*gripper_linear_y;
 80012f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80012fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001300:	4b83      	ldr	r3, [pc, #524]	; (8001510 <_Z7find_IKffff+0x23c>)
 8001302:	edc3 7a00 	vstr	s15, [r3]
	bug3 = L12*L12;
 8001306:	4b83      	ldr	r3, [pc, #524]	; (8001514 <_Z7find_IKffff+0x240>)
 8001308:	ed93 7a00 	vldr	s14, [r3]
 800130c:	4b81      	ldr	r3, [pc, #516]	; (8001514 <_Z7find_IKffff+0x240>)
 800130e:	edd3 7a00 	vldr	s15, [r3]
 8001312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001316:	4b80      	ldr	r3, [pc, #512]	; (8001518 <_Z7find_IKffff+0x244>)
 8001318:	edc3 7a00 	vstr	s15, [r3]
	bug4 = L3*L3 ;
 800131c:	4b7f      	ldr	r3, [pc, #508]	; (800151c <_Z7find_IKffff+0x248>)
 800131e:	ed93 7a00 	vldr	s14, [r3]
 8001322:	4b7e      	ldr	r3, [pc, #504]	; (800151c <_Z7find_IKffff+0x248>)
 8001324:	edd3 7a00 	vldr	s15, [r3]
 8001328:	ee67 7a27 	vmul.f32	s15, s14, s15
 800132c:	4b7c      	ldr	r3, [pc, #496]	; (8001520 <_Z7find_IKffff+0x24c>)
 800132e:	edc3 7a00 	vstr	s15, [r3]
	C3 = ((gripper_linear_x*gripper_linear_x)+(gripper_linear_y*gripper_linear_y)-(L12*L12)-(L3*L3)) / (2*L12*L3);
 8001332:	edd7 7a07 	vldr	s15, [r7, #28]
 8001336:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800133a:	edd7 7a06 	vldr	s15, [r7, #24]
 800133e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001342:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001346:	4b73      	ldr	r3, [pc, #460]	; (8001514 <_Z7find_IKffff+0x240>)
 8001348:	edd3 6a00 	vldr	s13, [r3]
 800134c:	4b71      	ldr	r3, [pc, #452]	; (8001514 <_Z7find_IKffff+0x240>)
 800134e:	edd3 7a00 	vldr	s15, [r3]
 8001352:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001356:	ee37 7a67 	vsub.f32	s14, s14, s15
 800135a:	4b70      	ldr	r3, [pc, #448]	; (800151c <_Z7find_IKffff+0x248>)
 800135c:	edd3 6a00 	vldr	s13, [r3]
 8001360:	4b6e      	ldr	r3, [pc, #440]	; (800151c <_Z7find_IKffff+0x248>)
 8001362:	edd3 7a00 	vldr	s15, [r3]
 8001366:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800136a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800136e:	4b69      	ldr	r3, [pc, #420]	; (8001514 <_Z7find_IKffff+0x240>)
 8001370:	edd3 7a00 	vldr	s15, [r3]
 8001374:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001378:	4b68      	ldr	r3, [pc, #416]	; (800151c <_Z7find_IKffff+0x248>)
 800137a:	edd3 7a00 	vldr	s15, [r3]
 800137e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001382:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001386:	4b67      	ldr	r3, [pc, #412]	; (8001524 <_Z7find_IKffff+0x250>)
 8001388:	edc3 7a00 	vstr	s15, [r3]
	S3 = sqrt(1-(C3*C3));
 800138c:	4b65      	ldr	r3, [pc, #404]	; (8001524 <_Z7find_IKffff+0x250>)
 800138e:	ed93 7a00 	vldr	s14, [r3]
 8001392:	4b64      	ldr	r3, [pc, #400]	; (8001524 <_Z7find_IKffff+0x250>)
 8001394:	edd3 7a00 	vldr	s15, [r3]
 8001398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800139c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a4:	eeb0 0a67 	vmov.f32	s0, s15
 80013a8:	f7ff ff83 	bl	80012b2 <_ZSt4sqrtf>
 80013ac:	eef0 7a40 	vmov.f32	s15, s0
 80013b0:	4b5d      	ldr	r3, [pc, #372]	; (8001528 <_Z7find_IKffff+0x254>)
 80013b2:	edc3 7a00 	vstr	s15, [r3]
	q3 = atan2(S3,C3);
 80013b6:	4b5c      	ldr	r3, [pc, #368]	; (8001528 <_Z7find_IKffff+0x254>)
 80013b8:	edd3 7a00 	vldr	s15, [r3]
 80013bc:	4b59      	ldr	r3, [pc, #356]	; (8001524 <_Z7find_IKffff+0x250>)
 80013be:	ed93 7a00 	vldr	s14, [r3]
 80013c2:	eef0 0a47 	vmov.f32	s1, s14
 80013c6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ca:	f7ff ff3e 	bl	800124a <_ZSt5atan2ff>
 80013ce:	eef0 7a40 	vmov.f32	s15, s0
 80013d2:	4b56      	ldr	r3, [pc, #344]	; (800152c <_Z7find_IKffff+0x258>)
 80013d4:	edc3 7a00 	vstr	s15, [r3]

	float L3S3 = L3*S3;
 80013d8:	4b50      	ldr	r3, [pc, #320]	; (800151c <_Z7find_IKffff+0x248>)
 80013da:	ed93 7a00 	vldr	s14, [r3]
 80013de:	4b52      	ldr	r3, [pc, #328]	; (8001528 <_Z7find_IKffff+0x254>)
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e8:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	float L123C3 = L12 + (L3*C3);
 80013ec:	4b4b      	ldr	r3, [pc, #300]	; (800151c <_Z7find_IKffff+0x248>)
 80013ee:	ed93 7a00 	vldr	s14, [r3]
 80013f2:	4b4c      	ldr	r3, [pc, #304]	; (8001524 <_Z7find_IKffff+0x250>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013fc:	4b45      	ldr	r3, [pc, #276]	; (8001514 <_Z7find_IKffff+0x240>)
 80013fe:	edd3 7a00 	vldr	s15, [r3]
 8001402:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001406:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

	S1 = (-L3S3*gripper_linear_x) + (L123C3*gripper_linear_y);
 800140a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800140e:	eeb1 7a67 	vneg.f32	s14, s15
 8001412:	edd7 7a07 	vldr	s15, [r7, #28]
 8001416:	ee27 7a27 	vmul.f32	s14, s14, s15
 800141a:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 800141e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001422:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800142a:	4b41      	ldr	r3, [pc, #260]	; (8001530 <_Z7find_IKffff+0x25c>)
 800142c:	edc3 7a00 	vstr	s15, [r3]
	C1 = (L3S3*gripper_linear_y) + (L123C3*gripper_linear_x);
 8001430:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001434:	edd7 7a06 	vldr	s15, [r7, #24]
 8001438:	ee27 7a27 	vmul.f32	s14, s14, s15
 800143c:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8001440:	edd7 7a07 	vldr	s15, [r7, #28]
 8001444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144c:	4b39      	ldr	r3, [pc, #228]	; (8001534 <_Z7find_IKffff+0x260>)
 800144e:	edc3 7a00 	vstr	s15, [r3]
	q1 = atan2(S1,C1);
 8001452:	4b37      	ldr	r3, [pc, #220]	; (8001530 <_Z7find_IKffff+0x25c>)
 8001454:	edd3 7a00 	vldr	s15, [r3]
 8001458:	4b36      	ldr	r3, [pc, #216]	; (8001534 <_Z7find_IKffff+0x260>)
 800145a:	ed93 7a00 	vldr	s14, [r3]
 800145e:	eef0 0a47 	vmov.f32	s1, s14
 8001462:	eeb0 0a67 	vmov.f32	s0, s15
 8001466:	f7ff fef0 	bl	800124a <_ZSt5atan2ff>
 800146a:	eef0 7a40 	vmov.f32	s15, s0
 800146e:	4b32      	ldr	r3, [pc, #200]	; (8001538 <_Z7find_IKffff+0x264>)
 8001470:	edc3 7a00 	vstr	s15, [r3]
	float q4 = gripper_angular_yaw - q1 - q3;
 8001474:	4b30      	ldr	r3, [pc, #192]	; (8001538 <_Z7find_IKffff+0x264>)
 8001476:	edd3 7a00 	vldr	s15, [r3]
 800147a:	ed97 7a04 	vldr	s14, [r7, #16]
 800147e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001482:	4b2a      	ldr	r3, [pc, #168]	; (800152c <_Z7find_IKffff+0x258>)
 8001484:	edd3 7a00 	vldr	s15, [r3]
 8001488:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	float q2 = gripper_linear_z + H4 - H3 - H1;
 8001490:	4b2a      	ldr	r3, [pc, #168]	; (800153c <_Z7find_IKffff+0x268>)
 8001492:	ed93 7a00 	vldr	s14, [r3]
 8001496:	edd7 7a05 	vldr	s15, [r7, #20]
 800149a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800149e:	4b28      	ldr	r3, [pc, #160]	; (8001540 <_Z7find_IKffff+0x26c>)
 80014a0:	edd3 7a00 	vldr	s15, [r3]
 80014a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014a8:	4b26      	ldr	r3, [pc, #152]	; (8001544 <_Z7find_IKffff+0x270>)
 80014aa:	edd3 7a00 	vldr	s15, [r3]
 80014ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014b2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

	joint_config buff;
	buff.q1 = q1;
 80014b6:	4b20      	ldr	r3, [pc, #128]	; (8001538 <_Z7find_IKffff+0x264>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	623b      	str	r3, [r7, #32]
	buff.q2 = C3;
 80014bc:	4b19      	ldr	r3, [pc, #100]	; (8001524 <_Z7find_IKffff+0x250>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
	buff.q3 = q3;
 80014c2:	4b1a      	ldr	r3, [pc, #104]	; (800152c <_Z7find_IKffff+0x258>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	62bb      	str	r3, [r7, #40]	; 0x28
	buff.q4 = S3;
 80014c8:	4b17      	ldr	r3, [pc, #92]	; (8001528 <_Z7find_IKffff+0x254>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	62fb      	str	r3, [r7, #44]	; 0x2c

    return buff;
 80014ce:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80014d2:	f107 0320 	add.w	r3, r7, #32
 80014d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80014dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014de:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80014e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80014e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014e4:	ee06 0a10 	vmov	s12, r0
 80014e8:	ee06 1a90 	vmov	s13, r1
 80014ec:	ee07 2a10 	vmov	s14, r2
 80014f0:	ee07 3a90 	vmov	s15, r3
}
 80014f4:	eeb0 0a46 	vmov.f32	s0, s12
 80014f8:	eef0 0a66 	vmov.f32	s1, s13
 80014fc:	eeb0 1a47 	vmov.f32	s2, s14
 8001500:	eef0 1a67 	vmov.f32	s3, s15
 8001504:	3754      	adds	r7, #84	; 0x54
 8001506:	46bd      	mov	sp, r7
 8001508:	bd90      	pop	{r4, r7, pc}
 800150a:	bf00      	nop
 800150c:	24000aa4 	.word	0x24000aa4
 8001510:	24000aa8 	.word	0x24000aa8
 8001514:	24000004 	.word	0x24000004
 8001518:	24000aac 	.word	0x24000aac
 800151c:	24000000 	.word	0x24000000
 8001520:	24000ab0 	.word	0x24000ab0
 8001524:	24000a84 	.word	0x24000a84
 8001528:	24000a88 	.word	0x24000a88
 800152c:	24000a90 	.word	0x24000a90
 8001530:	24000a80 	.word	0x24000a80
 8001534:	24000a7c 	.word	0x24000a7c
 8001538:	24000a8c 	.word	0x24000a8c
 800153c:	24000010 	.word	0x24000010
 8001540:	2400000c 	.word	0x2400000c
 8001544:	24000008 	.word	0x24000008

08001548 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b088      	sub	sp, #32
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	if (htim == &htim12){	//
	}
	if (htim == &htim7){	//

	}
	if (htim == &htim6) { 	//
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4a85      	ldr	r2, [pc, #532]	; (8001768 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001554:	4293      	cmp	r3, r2
 8001556:	f040 80f0 	bne.w	800173a <HAL_TIM_PeriodElapsedCallback+0x1f2>
		encoderJ1.AMT21_Read();
 800155a:	4884      	ldr	r0, [pc, #528]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x224>)
 800155c:	f7ff fa6f 	bl	8000a3e <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ1OK = encoderJ1.AMT21_Check_Value();
 8001560:	4882      	ldr	r0, [pc, #520]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001562:	f7ff fa9b 	bl	8000a9c <_ZN5AMT2117AMT21_Check_ValueEv>
 8001566:	4603      	mov	r3, r0
 8001568:	461a      	mov	r2, r3
 800156a:	4b81      	ldr	r3, [pc, #516]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800156c:	701a      	strb	r2, [r3, #0]
		if (HALENCJ1OK == HAL_OK) {
 800156e:	4b80      	ldr	r3, [pc, #512]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d106      	bne.n	8001584 <HAL_TIM_PeriodElapsedCallback+0x3c>
			posJ1 = encoderJ1.getAngPos180();
 8001576:	487d      	ldr	r0, [pc, #500]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001578:	f7ff faf4 	bl	8000b64 <_ZN5AMT2112getAngPos180Ev>
 800157c:	4603      	mov	r3, r0
 800157e:	461a      	mov	r2, r3
 8001580:	4b7c      	ldr	r3, [pc, #496]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001582:	801a      	strh	r2, [r3, #0]
		}
		encoderJ3.AMT21_Read();
 8001584:	487c      	ldr	r0, [pc, #496]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8001586:	f7ff fa5a 	bl	8000a3e <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ3OK = encoderJ3.AMT21_Check_Value();
 800158a:	487b      	ldr	r0, [pc, #492]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800158c:	f7ff fa86 	bl	8000a9c <_ZN5AMT2117AMT21_Check_ValueEv>
 8001590:	4603      	mov	r3, r0
 8001592:	461a      	mov	r2, r3
 8001594:	4b79      	ldr	r3, [pc, #484]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8001596:	701a      	strb	r2, [r3, #0]
		if (HALENCJ3OK == HAL_OK) {
 8001598:	4b78      	ldr	r3, [pc, #480]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x234>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d106      	bne.n	80015ae <HAL_TIM_PeriodElapsedCallback+0x66>
			posJ3 = encoderJ3.getAngPos180();
 80015a0:	4875      	ldr	r0, [pc, #468]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80015a2:	f7ff fadf 	bl	8000b64 <_ZN5AMT2112getAngPos180Ev>
 80015a6:	4603      	mov	r3, r0
 80015a8:	461a      	mov	r2, r3
 80015aa:	4b75      	ldr	r3, [pc, #468]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80015ac:	801a      	strh	r2, [r3, #0]
//		}
//
//		Goal_velocity_q1 = sin(0.314 * 2 * t) * 2000;
//		Goal_velocity_q3 = sin(0.314 * 2 * t) * 4000;

		const float KP_J1 = 0.75;
 80015ae:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 80015b2:	61fb      	str	r3, [r7, #28]
		const float Kp_J3 = 2.0;
 80015b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015b8:	61bb      	str	r3, [r7, #24]
//		const float Kp_J3 = 2.0;

		joint_config findchessbot_joint_state;
	//	findchessbot_joint_state = find_IK(0.4, 0, 0, 0);

		debug_pos_x = 0.247*cos(chess_board_ang)+0.42744;
 80015ba:	4b72      	ldr	r3, [pc, #456]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	eeb0 0a67 	vmov.f32	s0, s15
 80015c4:	f7ff fe55 	bl	8001272 <_ZSt3cosf>
 80015c8:	eef0 7a40 	vmov.f32	s15, s0
 80015cc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015d0:	ed9f 6b5d 	vldr	d6, [pc, #372]	; 8001748 <HAL_TIM_PeriodElapsedCallback+0x200>
 80015d4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80015d8:	ed9f 6b5d 	vldr	d6, [pc, #372]	; 8001750 <HAL_TIM_PeriodElapsedCallback+0x208>
 80015dc:	ee37 7b06 	vadd.f64	d7, d7, d6
 80015e0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015e4:	4b68      	ldr	r3, [pc, #416]	; (8001788 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80015e6:	edc3 7a00 	vstr	s15, [r3]
		debug_pos_y = 0.247*sin(chess_board_ang)+0.00059371;
 80015ea:	4b66      	ldr	r3, [pc, #408]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80015ec:	edd3 7a00 	vldr	s15, [r3]
 80015f0:	eeb0 0a67 	vmov.f32	s0, s15
 80015f4:	f7ff fe4d 	bl	8001292 <_ZSt3sinf>
 80015f8:	eef0 7a40 	vmov.f32	s15, s0
 80015fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001600:	ed9f 6b51 	vldr	d6, [pc, #324]	; 8001748 <HAL_TIM_PeriodElapsedCallback+0x200>
 8001604:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001608:	ed9f 6b53 	vldr	d6, [pc, #332]	; 8001758 <HAL_TIM_PeriodElapsedCallback+0x210>
 800160c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001610:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001614:	4b5d      	ldr	r3, [pc, #372]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001616:	edc3 7a00 	vstr	s15, [r3]
		findchessbot_joint_state = find_IK(
				debug_pos_x,
				debug_pos_y,
				0,
				0);
 800161a:	4b5b      	ldr	r3, [pc, #364]	; (8001788 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800161c:	edd3 7a00 	vldr	s15, [r3]
 8001620:	4b5a      	ldr	r3, [pc, #360]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001622:	ed93 7a00 	vldr	s14, [r3]
 8001626:	eddf 1a5a 	vldr	s3, [pc, #360]	; 8001790 <HAL_TIM_PeriodElapsedCallback+0x248>
 800162a:	ed9f 1a59 	vldr	s2, [pc, #356]	; 8001790 <HAL_TIM_PeriodElapsedCallback+0x248>
 800162e:	eef0 0a47 	vmov.f32	s1, s14
 8001632:	eeb0 0a67 	vmov.f32	s0, s15
 8001636:	f7ff fe4d 	bl	80012d4 <_Z7find_IKffff>
 800163a:	eeb0 6a40 	vmov.f32	s12, s0
 800163e:	eef0 6a60 	vmov.f32	s13, s1
 8001642:	eeb0 7a41 	vmov.f32	s14, s2
 8001646:	eef0 7a61 	vmov.f32	s15, s3
 800164a:	ed87 6a02 	vstr	s12, [r7, #8]
 800164e:	edc7 6a03 	vstr	s13, [r7, #12]
 8001652:	ed87 7a04 	vstr	s14, [r7, #16]
 8001656:	edc7 7a05 	vstr	s15, [r7, #20]
//		chess_board_ang = (chess_board_ang + 0.000261) ;
		chess_board_ang = (chess_board_ang + 0.00261) ;
 800165a:	4b4a      	ldr	r3, [pc, #296]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800165c:	edd3 7a00 	vldr	s15, [r3]
 8001660:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001664:	ed9f 6b3e 	vldr	d6, [pc, #248]	; 8001760 <HAL_TIM_PeriodElapsedCallback+0x218>
 8001668:	ee37 7b06 	vadd.f64	d7, d7, d6
 800166c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001670:	4b44      	ldr	r3, [pc, #272]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8001672:	edc3 7a00 	vstr	s15, [r3]
	//	printf("%f\t%f\n",findchessbot_joint_state.q1,findchessbot_joint_state.q3);
		setpointJ1 = findchessbot_joint_state.q1 * 2607;
 8001676:	edd7 7a02 	vldr	s15, [r7, #8]
 800167a:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8001794 <HAL_TIM_PeriodElapsedCallback+0x24c>
 800167e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001682:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001686:	ee17 2a90 	vmov	r2, s15
 800168a:	4b43      	ldr	r3, [pc, #268]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800168c:	601a      	str	r2, [r3, #0]
		setpointJ3 = findchessbot_joint_state.q3 * 2607;
 800168e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001692:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001794 <HAL_TIM_PeriodElapsedCallback+0x24c>
 8001696:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800169e:	ee17 2a90 	vmov	r2, s15
 80016a2:	4b3e      	ldr	r3, [pc, #248]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x254>)
 80016a4:	601a      	str	r2, [r3, #0]
		b1 = findchessbot_joint_state.q1;
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	4a3d      	ldr	r2, [pc, #244]	; (80017a0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80016aa:	6013      	str	r3, [r2, #0]
		b2 = findchessbot_joint_state.q2;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4a3d      	ldr	r2, [pc, #244]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80016b0:	6013      	str	r3, [r2, #0]
		b3 = findchessbot_joint_state.q3;
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	4a3c      	ldr	r2, [pc, #240]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80016b6:	6013      	str	r3, [r2, #0]
		b4 = findchessbot_joint_state.q4;
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	4a3c      	ldr	r2, [pc, #240]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x264>)
 80016bc:	6013      	str	r3, [r2, #0]
//		setpointJ1 = Goal_velocity_q1;
//		setpointJ3 = Goal_velocity_q3;
		errorJ1 = posJ1 - setpointJ1;
 80016be:	4b2d      	ldr	r3, [pc, #180]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	461a      	mov	r2, r3
 80016c6:	4b34      	ldr	r3, [pc, #208]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	ee07 3a90 	vmov	s15, r3
 80016d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016d4:	4b36      	ldr	r3, [pc, #216]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80016d6:	edc3 7a00 	vstr	s15, [r3]
		errorJ3 = posJ3 - setpointJ3 ;
 80016da:	4b29      	ldr	r3, [pc, #164]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	b21b      	sxth	r3, r3
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b2e      	ldr	r3, [pc, #184]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x254>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	ee07 3a90 	vmov	s15, r3
 80016ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f0:	4b30      	ldr	r3, [pc, #192]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80016f2:	edc3 7a00 	vstr	s15, [r3]
//
		uJ1 = (KP_J1 * errorJ1);
 80016f6:	4b2e      	ldr	r3, [pc, #184]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80016f8:	edd3 7a00 	vldr	s15, [r3]
 80016fc:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8001700:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001704:	4b2c      	ldr	r3, [pc, #176]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001706:	edc3 7a00 	vstr	s15, [r3]
		uJ3 = (Kp_J3 * errorJ3);
 800170a:	4b2a      	ldr	r3, [pc, #168]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 800170c:	edd3 7a00 	vldr	s15, [r3]
 8001710:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001714:	4b29      	ldr	r3, [pc, #164]	; (80017bc <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001716:	edc3 7a00 	vstr	s15, [r3]
//	//	stepperJ3.StepperSetFrequency(-1200.0f);
//
		#ifdef __cplusplus
//		stepperJ1.StepperSetFrequency(300.0f);

		stepperJ1.StepperSetFrequency(uJ1);
 800171a:	4b27      	ldr	r3, [pc, #156]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800171c:	edd3 7a00 	vldr	s15, [r3]
 8001720:	eeb0 0a67 	vmov.f32	s0, s15
 8001724:	4826      	ldr	r0, [pc, #152]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001726:	f7ff fabf 	bl	8000ca8 <_ZN7Stepper19StepperSetFrequencyEf>
		stepperJ3.StepperSetFrequency(uJ3);
 800172a:	4b24      	ldr	r3, [pc, #144]	; (80017bc <HAL_TIM_PeriodElapsedCallback+0x274>)
 800172c:	edd3 7a00 	vldr	s15, [r3]
 8001730:	eeb0 0a67 	vmov.f32	s0, s15
 8001734:	4823      	ldr	r0, [pc, #140]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001736:	f7ff fab7 	bl	8000ca8 <_ZN7Stepper19StepperSetFrequencyEf>
//		{
//		stepperJ3.StepperSetFrequency(0);
//		}
		#endif
	}
}
 800173a:	bf00      	nop
 800173c:	3720      	adds	r7, #32
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	f3af 8000 	nop.w
 8001748:	2d0e5604 	.word	0x2d0e5604
 800174c:	3fcf9db2 	.word	0x3fcf9db2
 8001750:	4d4024b3 	.word	0x4d4024b3
 8001754:	3fdb5b2d 	.word	0x3fdb5b2d
 8001758:	84437119 	.word	0x84437119
 800175c:	3f437466 	.word	0x3f437466
 8001760:	148fd9fd 	.word	0x148fd9fd
 8001764:	3f656191 	.word	0x3f656191
 8001768:	24000444 	.word	0x24000444
 800176c:	240009c8 	.word	0x240009c8
 8001770:	24000a40 	.word	0x24000a40
 8001774:	24000a54 	.word	0x24000a54
 8001778:	240009dc 	.word	0x240009dc
 800177c:	24000a41 	.word	0x24000a41
 8001780:	24000a56 	.word	0x24000a56
 8001784:	24000a70 	.word	0x24000a70
 8001788:	24000a74 	.word	0x24000a74
 800178c:	24000a78 	.word	0x24000a78
 8001790:	00000000 	.word	0x00000000
 8001794:	4522f000 	.word	0x4522f000
 8001798:	24000a58 	.word	0x24000a58
 800179c:	24000a5c 	.word	0x24000a5c
 80017a0:	24000a44 	.word	0x24000a44
 80017a4:	24000a48 	.word	0x24000a48
 80017a8:	24000a4c 	.word	0x24000a4c
 80017ac:	24000a50 	.word	0x24000a50
 80017b0:	24000a60 	.word	0x24000a60
 80017b4:	24000a64 	.word	0x24000a64
 80017b8:	24000a68 	.word	0x24000a68
 80017bc:	24000a6c 	.word	0x24000a6c
 80017c0:	240009f0 	.word	0x240009f0
 80017c4:	24000a18 	.word	0x24000a18

080017c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017cc:	f002 f8d4 	bl	8003978 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017d0:	f000 f874 	bl	80018bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017d4:	f000 ff74 	bl	80026c0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80017d8:	f000 ff32 	bl	8002640 <_ZL11MX_DMA_Initv>
  MX_USART3_UART_Init();
 80017dc:	f000 fed0 	bl	8002580 <_ZL19MX_USART3_UART_Initv>
  MX_TIM2_Init();
 80017e0:	f000 fa44 	bl	8001c6c <_ZL12MX_TIM2_Initv>
  MX_UART4_Init();
 80017e4:	f000 fe02 	bl	80023ec <_ZL13MX_UART4_Initv>
  MX_TIM4_Init();
 80017e8:	f000 fb62 	bl	8001eb0 <_ZL12MX_TIM4_Initv>
  MX_SPI3_Init();
 80017ec:	f000 f918 	bl	8001a20 <_ZL12MX_SPI3_Initv>
  MX_TIM1_Init();
 80017f0:	f000 f970 	bl	8001ad4 <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 80017f4:	f000 faca 	bl	8001d8c <_ZL12MX_TIM3_Initv>
  MX_TIM5_Init();
 80017f8:	f000 fbec 	bl	8001fd4 <_ZL12MX_TIM5_Initv>
  MX_TIM15_Init();
 80017fc:	f000 fd34 	bl	8002268 <_ZL13MX_TIM15_Initv>
  MX_CRC_Init();
 8001800:	f000 f8e6 	bl	80019d0 <_ZL11MX_CRC_Initv>
  MX_UART7_Init();
 8001804:	f000 fe5a 	bl	80024bc <_ZL13MX_UART7_Initv>
  MX_TIM6_Init();
 8001808:	f000 fc42 	bl	8002090 <_ZL12MX_TIM6_Initv>
  MX_TIM7_Init();
 800180c:	f000 fc80 	bl	8002110 <_ZL12MX_TIM7_Initv>
  MX_TIM12_Init();
 8001810:	f000 fcbe 	bl	8002190 <_ZL13MX_TIM12_Initv>
  MX_TIM13_Init();
 8001814:	f000 fd00 	bl	8002218 <_ZL13MX_TIM13_Initv>
  /* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8001818:	2201      	movs	r2, #1
 800181a:	2101      	movs	r1, #1
 800181c:	481e      	ldr	r0, [pc, #120]	; (8001898 <main+0xd0>)
 800181e:	f004 ff23 	bl	8006668 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001822:	2201      	movs	r2, #1
 8001824:	2102      	movs	r1, #2
 8001826:	481d      	ldr	r0, [pc, #116]	; (800189c <main+0xd4>)
 8001828:	f004 ff1e 	bl	8006668 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800182c:	2200      	movs	r2, #0
 800182e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001832:	4819      	ldr	r0, [pc, #100]	; (8001898 <main+0xd0>)
 8001834:	f004 ff18 	bl	8006668 <HAL_GPIO_WritePin>

#ifdef __cplusplus
	stepperJ1.StepperSetFrequency(0);
 8001838:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80018a0 <main+0xd8>
 800183c:	4819      	ldr	r0, [pc, #100]	; (80018a4 <main+0xdc>)
 800183e:	f7ff fa33 	bl	8000ca8 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ1.StepperSetMicrostep(16);
 8001842:	2110      	movs	r1, #16
 8001844:	4817      	ldr	r0, [pc, #92]	; (80018a4 <main+0xdc>)
 8001846:	f7ff fcdb 	bl	8001200 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ1.StepperSetRatio(1);
 800184a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800184e:	4815      	ldr	r0, [pc, #84]	; (80018a4 <main+0xdc>)
 8001850:	f7ff fcb2 	bl	80011b8 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ1.StepperEnable();
 8001854:	4813      	ldr	r0, [pc, #76]	; (80018a4 <main+0xdc>)
 8001856:	f7ff fa16 	bl	8000c86 <_ZN7Stepper13StepperEnableEv>
//	stepperJ2.StepperSetMicrostep(1);
//	stepperJ2.StepperSetRatio(1);
//	stepperJ1.StepperSetFrequency(15842.0f);
	stepperJ3.StepperSetFrequency(0);
 800185a:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80018a0 <main+0xd8>
 800185e:	4812      	ldr	r0, [pc, #72]	; (80018a8 <main+0xe0>)
 8001860:	f7ff fa22 	bl	8000ca8 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ3.StepperSetMicrostep(16);
 8001864:	2110      	movs	r1, #16
 8001866:	4810      	ldr	r0, [pc, #64]	; (80018a8 <main+0xe0>)
 8001868:	f7ff fcca 	bl	8001200 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ3.StepperSetRatio(1);
 800186c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001870:	480d      	ldr	r0, [pc, #52]	; (80018a8 <main+0xe0>)
 8001872:	f7ff fca1 	bl	80011b8 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ3.StepperEnable();
 8001876:	480c      	ldr	r0, [pc, #48]	; (80018a8 <main+0xe0>)
 8001878:	f7ff fa05 	bl	8000c86 <_ZN7Stepper13StepperEnableEv>

//	stepperJ4.StepperSetMicrostep(1);
//	stepperJ4.StepperSetRatio(1);
#endif

	HAL_TIM_Base_Start_IT(&htim5);
 800187c:	480b      	ldr	r0, [pc, #44]	; (80018ac <main+0xe4>)
 800187e:	f007 fbf3 	bl	8009068 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 8001882:	480b      	ldr	r0, [pc, #44]	; (80018b0 <main+0xe8>)
 8001884:	f007 fbf0 	bl	8009068 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8001888:	480a      	ldr	r0, [pc, #40]	; (80018b4 <main+0xec>)
 800188a:	f007 fbed 	bl	8009068 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim12);
 800188e:	480a      	ldr	r0, [pc, #40]	; (80018b8 <main+0xf0>)
 8001890:	f007 fbea 	bl	8009068 <HAL_TIM_Base_Start_IT>
//	__HAL_UART_ENABLE_IT(&huart3, UART_IT_TC);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001894:	e7fe      	b.n	8001894 <main+0xcc>
 8001896:	bf00      	nop
 8001898:	58020400 	.word	0x58020400
 800189c:	58021000 	.word	0x58021000
 80018a0:	00000000 	.word	0x00000000
 80018a4:	240009f0 	.word	0x240009f0
 80018a8:	24000a18 	.word	0x24000a18
 80018ac:	240003f8 	.word	0x240003f8
 80018b0:	24000444 	.word	0x24000444
 80018b4:	24000490 	.word	0x24000490
 80018b8:	240004dc 	.word	0x240004dc

080018bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b09c      	sub	sp, #112	; 0x70
 80018c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c6:	224c      	movs	r2, #76	; 0x4c
 80018c8:	2100      	movs	r1, #0
 80018ca:	4618      	mov	r0, r3
 80018cc:	f00b f86c 	bl	800c9a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018d0:	1d3b      	adds	r3, r7, #4
 80018d2:	2220      	movs	r2, #32
 80018d4:	2100      	movs	r1, #0
 80018d6:	4618      	mov	r0, r3
 80018d8:	f00b f866 	bl	800c9a8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80018dc:	2002      	movs	r0, #2
 80018de:	f004 fef7 	bl	80066d0 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80018e2:	2300      	movs	r3, #0
 80018e4:	603b      	str	r3, [r7, #0]
 80018e6:	4b38      	ldr	r3, [pc, #224]	; (80019c8 <_Z18SystemClock_Configv+0x10c>)
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	4a37      	ldr	r2, [pc, #220]	; (80019c8 <_Z18SystemClock_Configv+0x10c>)
 80018ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018f0:	6193      	str	r3, [r2, #24]
 80018f2:	4b35      	ldr	r3, [pc, #212]	; (80019c8 <_Z18SystemClock_Configv+0x10c>)
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018fa:	603b      	str	r3, [r7, #0]
 80018fc:	4b33      	ldr	r3, [pc, #204]	; (80019cc <_Z18SystemClock_Configv+0x110>)
 80018fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001900:	4a32      	ldr	r2, [pc, #200]	; (80019cc <_Z18SystemClock_Configv+0x110>)
 8001902:	f043 0301 	orr.w	r3, r3, #1
 8001906:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001908:	4b30      	ldr	r3, [pc, #192]	; (80019cc <_Z18SystemClock_Configv+0x110>)
 800190a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	603b      	str	r3, [r7, #0]
 8001912:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001914:	4b2c      	ldr	r3, [pc, #176]	; (80019c8 <_Z18SystemClock_Configv+0x10c>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800191c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001920:	bf14      	ite	ne
 8001922:	2301      	movne	r3, #1
 8001924:	2300      	moveq	r3, #0
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2b00      	cmp	r3, #0
 800192a:	d000      	beq.n	800192e <_Z18SystemClock_Configv+0x72>
 800192c:	e7f2      	b.n	8001914 <_Z18SystemClock_Configv+0x58>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800192e:	2302      	movs	r3, #2
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001932:	2301      	movs	r3, #1
 8001934:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001936:	2340      	movs	r3, #64	; 0x40
 8001938:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800193a:	2302      	movs	r3, #2
 800193c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800193e:	2300      	movs	r3, #0
 8001940:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001942:	2304      	movs	r3, #4
 8001944:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001946:	233c      	movs	r3, #60	; 0x3c
 8001948:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800194a:	2302      	movs	r3, #2
 800194c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800194e:	2306      	movs	r3, #6
 8001950:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001952:	2302      	movs	r3, #2
 8001954:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001956:	230c      	movs	r3, #12
 8001958:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800195a:	2300      	movs	r3, #0
 800195c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001962:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001966:	4618      	mov	r0, r3
 8001968:	f004 feec 	bl	8006744 <HAL_RCC_OscConfig>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	bf14      	ite	ne
 8001972:	2301      	movne	r3, #1
 8001974:	2300      	moveq	r3, #0
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <_Z18SystemClock_Configv+0xc4>
  {
    Error_Handler();
 800197c:	f000 ffe2 	bl	8002944 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001980:	233f      	movs	r3, #63	; 0x3f
 8001982:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001984:	2303      	movs	r3, #3
 8001986:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001988:	2300      	movs	r3, #0
 800198a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800198c:	2308      	movs	r3, #8
 800198e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001990:	2340      	movs	r3, #64	; 0x40
 8001992:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001994:	2340      	movs	r3, #64	; 0x40
 8001996:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001998:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800199c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800199e:	2340      	movs	r3, #64	; 0x40
 80019a0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019a2:	1d3b      	adds	r3, r7, #4
 80019a4:	2104      	movs	r1, #4
 80019a6:	4618      	mov	r0, r3
 80019a8:	f005 faf8 	bl	8006f9c <HAL_RCC_ClockConfig>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	bf14      	ite	ne
 80019b2:	2301      	movne	r3, #1
 80019b4:	2300      	moveq	r3, #0
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <_Z18SystemClock_Configv+0x104>
  {
    Error_Handler();
 80019bc:	f000 ffc2 	bl	8002944 <Error_Handler>
  }
}
 80019c0:	bf00      	nop
 80019c2:	3770      	adds	r7, #112	; 0x70
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	58024800 	.word	0x58024800
 80019cc:	58000400 	.word	0x58000400

080019d0 <_ZL11MX_CRC_Initv>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80019d4:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <_ZL11MX_CRC_Initv+0x48>)
 80019d6:	4a11      	ldr	r2, [pc, #68]	; (8001a1c <_ZL11MX_CRC_Initv+0x4c>)
 80019d8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80019da:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <_ZL11MX_CRC_Initv+0x48>)
 80019dc:	2200      	movs	r2, #0
 80019de:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80019e0:	4b0d      	ldr	r3, [pc, #52]	; (8001a18 <_ZL11MX_CRC_Initv+0x48>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80019e6:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <_ZL11MX_CRC_Initv+0x48>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80019ec:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <_ZL11MX_CRC_Initv+0x48>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80019f2:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <_ZL11MX_CRC_Initv+0x48>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80019f8:	4807      	ldr	r0, [pc, #28]	; (8001a18 <_ZL11MX_CRC_Initv+0x48>)
 80019fa:	f002 f977 	bl	8003cec <HAL_CRC_Init>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	bf14      	ite	ne
 8001a04:	2301      	movne	r3, #1
 8001a06:	2300      	moveq	r3, #0
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <_ZL11MX_CRC_Initv+0x42>
  {
    Error_Handler();
 8001a0e:	f000 ff99 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	2400021c 	.word	0x2400021c
 8001a1c:	58024c00 	.word	0x58024c00

08001a20 <_ZL12MX_SPI3_Initv>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001a24:	4b29      	ldr	r3, [pc, #164]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a26:	4a2a      	ldr	r2, [pc, #168]	; (8001ad0 <_ZL12MX_SPI3_Initv+0xb0>)
 8001a28:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001a2a:	4b28      	ldr	r3, [pc, #160]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a2c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001a30:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a32:	4b26      	ldr	r3, [pc, #152]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001a38:	4b24      	ldr	r3, [pc, #144]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a3a:	2203      	movs	r2, #3
 8001a3c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a3e:	4b23      	ldr	r3, [pc, #140]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a44:	4b21      	ldr	r3, [pc, #132]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a4a:	4b20      	ldr	r3, [pc, #128]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a4c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001a50:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a52:	4b1e      	ldr	r3, [pc, #120]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a58:	4b1c      	ldr	r3, [pc, #112]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a64:	4b19      	ldr	r3, [pc, #100]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8001a6a:	4b18      	ldr	r3, [pc, #96]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a70:	4b16      	ldr	r3, [pc, #88]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a76:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001a78:	4b14      	ldr	r3, [pc, #80]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001a7e:	4b13      	ldr	r3, [pc, #76]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001a84:	4b11      	ldr	r3, [pc, #68]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001a8a:	4b10      	ldr	r3, [pc, #64]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001a90:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001a96:	4b0d      	ldr	r3, [pc, #52]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001aa8:	4b08      	ldr	r3, [pc, #32]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001aae:	4807      	ldr	r0, [pc, #28]	; (8001acc <_ZL12MX_SPI3_Initv+0xac>)
 8001ab0:	f007 f962 	bl	8008d78 <HAL_SPI_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	bf14      	ite	ne
 8001aba:	2301      	movne	r3, #1
 8001abc:	2300      	moveq	r3, #0
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <_ZL12MX_SPI3_Initv+0xa8>
  {
    Error_Handler();
 8001ac4:	f000 ff3e 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	24000240 	.word	0x24000240
 8001ad0:	40003c00 	.word	0x40003c00

08001ad4 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b09a      	sub	sp, #104	; 0x68
 8001ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ada:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001af4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
 8001b04:	615a      	str	r2, [r3, #20]
 8001b06:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	222c      	movs	r2, #44	; 0x2c
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f00a ff4a 	bl	800c9a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b14:	4b53      	ldr	r3, [pc, #332]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b16:	4a54      	ldr	r2, [pc, #336]	; (8001c68 <_ZL12MX_TIM1_Initv+0x194>)
 8001b18:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 200-1;
 8001b1a:	4b52      	ldr	r3, [pc, #328]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b1c:	22c7      	movs	r2, #199	; 0xc7
 8001b1e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b20:	4b50      	ldr	r3, [pc, #320]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000-1;
 8001b26:	4b4f      	ldr	r3, [pc, #316]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b28:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001b2c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b2e:	4b4d      	ldr	r3, [pc, #308]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b34:	4b4b      	ldr	r3, [pc, #300]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b3a:	4b4a      	ldr	r3, [pc, #296]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b3c:	2280      	movs	r2, #128	; 0x80
 8001b3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b40:	4848      	ldr	r0, [pc, #288]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b42:	f007 fa3a 	bl	8008fba <HAL_TIM_Base_Init>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	bf14      	ite	ne
 8001b4c:	2301      	movne	r3, #1
 8001b4e:	2300      	moveq	r3, #0
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <_ZL12MX_TIM1_Initv+0x86>
  {
    Error_Handler();
 8001b56:	f000 fef5 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b5e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b60:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b64:	4619      	mov	r1, r3
 8001b66:	483f      	ldr	r0, [pc, #252]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b68:	f007 fe9a 	bl	80098a0 <HAL_TIM_ConfigClockSource>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	bf14      	ite	ne
 8001b72:	2301      	movne	r3, #1
 8001b74:	2300      	moveq	r3, #0
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <_ZL12MX_TIM1_Initv+0xac>
  {
    Error_Handler();
 8001b7c:	f000 fee2 	bl	8002944 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b80:	4838      	ldr	r0, [pc, #224]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001b82:	f007 fae9 	bl	8009158 <HAL_TIM_PWM_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	bf14      	ite	ne
 8001b8c:	2301      	movne	r3, #1
 8001b8e:	2300      	moveq	r3, #0
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <_ZL12MX_TIM1_Initv+0xc6>
  {
    Error_Handler();
 8001b96:	f000 fed5 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ba6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001baa:	4619      	mov	r1, r3
 8001bac:	482d      	ldr	r0, [pc, #180]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001bae:	f008 fbcb 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	bf14      	ite	ne
 8001bb8:	2301      	movne	r3, #1
 8001bba:	2300      	moveq	r3, #0
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <_ZL12MX_TIM1_Initv+0xf2>
  {
    Error_Handler();
 8001bc2:	f000 febf 	bl	8002944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bc6:	2360      	movs	r3, #96	; 0x60
 8001bc8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 8001bca:	f240 1339 	movw	r3, #313	; 0x139
 8001bce:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001be0:	2300      	movs	r3, #0
 8001be2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001be4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001be8:	2204      	movs	r2, #4
 8001bea:	4619      	mov	r1, r3
 8001bec:	481d      	ldr	r0, [pc, #116]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001bee:	f007 fd43 	bl	8009678 <HAL_TIM_PWM_ConfigChannel>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	bf14      	ite	ne
 8001bf8:	2301      	movne	r3, #1
 8001bfa:	2300      	moveq	r3, #0
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <_ZL12MX_TIM1_Initv+0x132>
  {
    Error_Handler();
 8001c02:	f000 fe9f 	bl	8002944 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c06:	2300      	movs	r3, #0
 8001c08:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c1e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c32:	2300      	movs	r3, #0
 8001c34:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c36:	1d3b      	adds	r3, r7, #4
 8001c38:	4619      	mov	r1, r3
 8001c3a:	480a      	ldr	r0, [pc, #40]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001c3c:	f008 fc12 	bl	800a464 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	bf14      	ite	ne
 8001c46:	2301      	movne	r3, #1
 8001c48:	2300      	moveq	r3, #0
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <_ZL12MX_TIM1_Initv+0x180>
  {
    Error_Handler();
 8001c50:	f000 fe78 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c54:	4803      	ldr	r0, [pc, #12]	; (8001c64 <_ZL12MX_TIM1_Initv+0x190>)
 8001c56:	f001 f933 	bl	8002ec0 <HAL_TIM_MspPostInit>

}
 8001c5a:	bf00      	nop
 8001c5c:	3768      	adds	r7, #104	; 0x68
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	240002c8 	.word	0x240002c8
 8001c68:	40010000 	.word	0x40010000

08001c6c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08e      	sub	sp, #56	; 0x38
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c80:	f107 031c 	add.w	r3, r7, #28
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c8c:	463b      	mov	r3, r7
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
 8001c98:	611a      	str	r2, [r3, #16]
 8001c9a:	615a      	str	r2, [r3, #20]
 8001c9c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c9e:	4b3a      	ldr	r3, [pc, #232]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001ca0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ca4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 8001ca6:	4b38      	ldr	r3, [pc, #224]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001ca8:	22c7      	movs	r2, #199	; 0xc7
 8001caa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cac:	4b36      	ldr	r3, [pc, #216]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000-1;
 8001cb2:	4b35      	ldr	r3, [pc, #212]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001cb4:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001cb8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cba:	4b33      	ldr	r3, [pc, #204]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cc0:	4b31      	ldr	r3, [pc, #196]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001cc2:	2280      	movs	r2, #128	; 0x80
 8001cc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cc6:	4830      	ldr	r0, [pc, #192]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001cc8:	f007 f977 	bl	8008fba <HAL_TIM_Base_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	bf14      	ite	ne
 8001cd2:	2301      	movne	r3, #1
 8001cd4:	2300      	moveq	r3, #0
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <_ZL12MX_TIM2_Initv+0x74>
  {
    Error_Handler();
 8001cdc:	f000 fe32 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ce0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ce4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ce6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cea:	4619      	mov	r1, r3
 8001cec:	4826      	ldr	r0, [pc, #152]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001cee:	f007 fdd7 	bl	80098a0 <HAL_TIM_ConfigClockSource>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	bf14      	ite	ne
 8001cf8:	2301      	movne	r3, #1
 8001cfa:	2300      	moveq	r3, #0
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <_ZL12MX_TIM2_Initv+0x9a>
  {
    Error_Handler();
 8001d02:	f000 fe1f 	bl	8002944 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d06:	4820      	ldr	r0, [pc, #128]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001d08:	f007 fa26 	bl	8009158 <HAL_TIM_PWM_Init>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	bf14      	ite	ne
 8001d12:	2301      	movne	r3, #1
 8001d14:	2300      	moveq	r3, #0
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <_ZL12MX_TIM2_Initv+0xb4>
  {
    Error_Handler();
 8001d1c:	f000 fe12 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d28:	f107 031c 	add.w	r3, r7, #28
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4816      	ldr	r0, [pc, #88]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001d30:	f008 fb0a 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	bf14      	ite	ne
 8001d3a:	2301      	movne	r3, #1
 8001d3c:	2300      	moveq	r3, #0
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <_ZL12MX_TIM2_Initv+0xdc>
  {
    Error_Handler();
 8001d44:	f000 fdfe 	bl	8002944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d48:	2360      	movs	r3, #96	; 0x60
 8001d4a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 8001d4c:	f240 1339 	movw	r3, #313	; 0x139
 8001d50:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d5a:	463b      	mov	r3, r7
 8001d5c:	2208      	movs	r2, #8
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4809      	ldr	r0, [pc, #36]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001d62:	f007 fc89 	bl	8009678 <HAL_TIM_PWM_ConfigChannel>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	bf14      	ite	ne
 8001d6c:	2301      	movne	r3, #1
 8001d6e:	2300      	moveq	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <_ZL12MX_TIM2_Initv+0x10e>
  {
    Error_Handler();
 8001d76:	f000 fde5 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d7a:	4803      	ldr	r0, [pc, #12]	; (8001d88 <_ZL12MX_TIM2_Initv+0x11c>)
 8001d7c:	f001 f8a0 	bl	8002ec0 <HAL_TIM_MspPostInit>

}
 8001d80:	bf00      	nop
 8001d82:	3738      	adds	r7, #56	; 0x38
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	24000314 	.word	0x24000314

08001d8c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08e      	sub	sp, #56	; 0x38
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
 8001d9c:	609a      	str	r2, [r3, #8]
 8001d9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da0:	f107 031c 	add.w	r3, r7, #28
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dac:	463b      	mov	r3, r7
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	60da      	str	r2, [r3, #12]
 8001db8:	611a      	str	r2, [r3, #16]
 8001dba:	615a      	str	r2, [r3, #20]
 8001dbc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001dbe:	4b3a      	ldr	r3, [pc, #232]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001dc0:	4a3a      	ldr	r2, [pc, #232]	; (8001eac <_ZL12MX_TIM3_Initv+0x120>)
 8001dc2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 8001dc4:	4b38      	ldr	r3, [pc, #224]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001dc6:	22c7      	movs	r2, #199	; 0xc7
 8001dc8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dca:	4b37      	ldr	r3, [pc, #220]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 8001dd0:	4b35      	ldr	r3, [pc, #212]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001dd2:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001dd6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd8:	4b33      	ldr	r3, [pc, #204]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dde:	4b32      	ldr	r3, [pc, #200]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001de0:	2280      	movs	r2, #128	; 0x80
 8001de2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001de4:	4830      	ldr	r0, [pc, #192]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001de6:	f007 f8e8 	bl	8008fba <HAL_TIM_Base_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	bf14      	ite	ne
 8001df0:	2301      	movne	r3, #1
 8001df2:	2300      	moveq	r3, #0
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <_ZL12MX_TIM3_Initv+0x72>
  {
    Error_Handler();
 8001dfa:	f000 fda3 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e02:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e04:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4827      	ldr	r0, [pc, #156]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001e0c:	f007 fd48 	bl	80098a0 <HAL_TIM_ConfigClockSource>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	bf14      	ite	ne
 8001e16:	2301      	movne	r3, #1
 8001e18:	2300      	moveq	r3, #0
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <_ZL12MX_TIM3_Initv+0x98>
  {
    Error_Handler();
 8001e20:	f000 fd90 	bl	8002944 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e24:	4820      	ldr	r0, [pc, #128]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001e26:	f007 f997 	bl	8009158 <HAL_TIM_PWM_Init>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	bf14      	ite	ne
 8001e30:	2301      	movne	r3, #1
 8001e32:	2300      	moveq	r3, #0
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <_ZL12MX_TIM3_Initv+0xb2>
  {
    Error_Handler();
 8001e3a:	f000 fd83 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e42:	2300      	movs	r3, #0
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e46:	f107 031c 	add.w	r3, r7, #28
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4816      	ldr	r0, [pc, #88]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001e4e:	f008 fa7b 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	bf14      	ite	ne
 8001e58:	2301      	movne	r3, #1
 8001e5a:	2300      	moveq	r3, #0
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <_ZL12MX_TIM3_Initv+0xda>
  {
    Error_Handler();
 8001e62:	f000 fd6f 	bl	8002944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e66:	2360      	movs	r3, #96	; 0x60
 8001e68:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 8001e6a:	f240 1339 	movw	r3, #313	; 0x139
 8001e6e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e78:	463b      	mov	r3, r7
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	480a      	ldr	r0, [pc, #40]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001e80:	f007 fbfa 	bl	8009678 <HAL_TIM_PWM_ConfigChannel>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	bf14      	ite	ne
 8001e8a:	2301      	movne	r3, #1
 8001e8c:	2300      	moveq	r3, #0
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <_ZL12MX_TIM3_Initv+0x10c>
  {
    Error_Handler();
 8001e94:	f000 fd56 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e98:	4803      	ldr	r0, [pc, #12]	; (8001ea8 <_ZL12MX_TIM3_Initv+0x11c>)
 8001e9a:	f001 f811 	bl	8002ec0 <HAL_TIM_MspPostInit>

}
 8001e9e:	bf00      	nop
 8001ea0:	3738      	adds	r7, #56	; 0x38
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	24000360 	.word	0x24000360
 8001eac:	40000400 	.word	0x40000400

08001eb0 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08e      	sub	sp, #56	; 0x38
 8001eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]
 8001ec0:	609a      	str	r2, [r3, #8]
 8001ec2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec4:	f107 031c 	add.w	r3, r7, #28
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ed0:	463b      	mov	r3, r7
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	605a      	str	r2, [r3, #4]
 8001ed8:	609a      	str	r2, [r3, #8]
 8001eda:	60da      	str	r2, [r3, #12]
 8001edc:	611a      	str	r2, [r3, #16]
 8001ede:	615a      	str	r2, [r3, #20]
 8001ee0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ee2:	4b3a      	ldr	r3, [pc, #232]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001ee4:	4a3a      	ldr	r2, [pc, #232]	; (8001fd0 <_ZL12MX_TIM4_Initv+0x120>)
 8001ee6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 200-1;
 8001ee8:	4b38      	ldr	r3, [pc, #224]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001eea:	22c7      	movs	r2, #199	; 0xc7
 8001eec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eee:	4b37      	ldr	r3, [pc, #220]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 8001ef4:	4b35      	ldr	r3, [pc, #212]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001ef6:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001efa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001efc:	4b33      	ldr	r3, [pc, #204]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f02:	4b32      	ldr	r3, [pc, #200]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001f04:	2280      	movs	r2, #128	; 0x80
 8001f06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f08:	4830      	ldr	r0, [pc, #192]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001f0a:	f007 f856 	bl	8008fba <HAL_TIM_Base_Init>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	bf14      	ite	ne
 8001f14:	2301      	movne	r3, #1
 8001f16:	2300      	moveq	r3, #0
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <_ZL12MX_TIM4_Initv+0x72>
  {
    Error_Handler();
 8001f1e:	f000 fd11 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f26:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4827      	ldr	r0, [pc, #156]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001f30:	f007 fcb6 	bl	80098a0 <HAL_TIM_ConfigClockSource>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	bf14      	ite	ne
 8001f3a:	2301      	movne	r3, #1
 8001f3c:	2300      	moveq	r3, #0
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <_ZL12MX_TIM4_Initv+0x98>
  {
    Error_Handler();
 8001f44:	f000 fcfe 	bl	8002944 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001f48:	4820      	ldr	r0, [pc, #128]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001f4a:	f007 f905 	bl	8009158 <HAL_TIM_PWM_Init>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	bf14      	ite	ne
 8001f54:	2301      	movne	r3, #1
 8001f56:	2300      	moveq	r3, #0
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <_ZL12MX_TIM4_Initv+0xb2>
  {
    Error_Handler();
 8001f5e:	f000 fcf1 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f66:	2300      	movs	r3, #0
 8001f68:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f6a:	f107 031c 	add.w	r3, r7, #28
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4816      	ldr	r0, [pc, #88]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001f72:	f008 f9e9 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	bf14      	ite	ne
 8001f7c:	2301      	movne	r3, #1
 8001f7e:	2300      	moveq	r3, #0
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <_ZL12MX_TIM4_Initv+0xda>
  {
    Error_Handler();
 8001f86:	f000 fcdd 	bl	8002944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f8a:	2360      	movs	r3, #96	; 0x60
 8001f8c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 8001f8e:	f240 1339 	movw	r3, #313	; 0x139
 8001f92:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f9c:	463b      	mov	r3, r7
 8001f9e:	2208      	movs	r2, #8
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	480a      	ldr	r0, [pc, #40]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001fa4:	f007 fb68 	bl	8009678 <HAL_TIM_PWM_ConfigChannel>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	bf14      	ite	ne
 8001fae:	2301      	movne	r3, #1
 8001fb0:	2300      	moveq	r3, #0
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <_ZL12MX_TIM4_Initv+0x10c>
  {
    Error_Handler();
 8001fb8:	f000 fcc4 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001fbc:	4803      	ldr	r0, [pc, #12]	; (8001fcc <_ZL12MX_TIM4_Initv+0x11c>)
 8001fbe:	f000 ff7f 	bl	8002ec0 <HAL_TIM_MspPostInit>

}
 8001fc2:	bf00      	nop
 8001fc4:	3738      	adds	r7, #56	; 0x38
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	240003ac 	.word	0x240003ac
 8001fd0:	40000800 	.word	0x40000800

08001fd4 <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b088      	sub	sp, #32
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fda:	f107 0310 	add.w	r3, r7, #16
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
 8001fe2:	605a      	str	r2, [r3, #4]
 8001fe4:	609a      	str	r2, [r3, #8]
 8001fe6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fe8:	1d3b      	adds	r3, r7, #4
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	605a      	str	r2, [r3, #4]
 8001ff0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ff2:	4b25      	ldr	r3, [pc, #148]	; (8002088 <_ZL12MX_TIM5_Initv+0xb4>)
 8001ff4:	4a25      	ldr	r2, [pc, #148]	; (800208c <_ZL12MX_TIM5_Initv+0xb8>)
 8001ff6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 200-1;
 8001ff8:	4b23      	ldr	r3, [pc, #140]	; (8002088 <_ZL12MX_TIM5_Initv+0xb4>)
 8001ffa:	22c7      	movs	r2, #199	; 0xc7
 8001ffc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffe:	4b22      	ldr	r3, [pc, #136]	; (8002088 <_ZL12MX_TIM5_Initv+0xb4>)
 8002000:	2200      	movs	r2, #0
 8002002:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 12000-1;
 8002004:	4b20      	ldr	r3, [pc, #128]	; (8002088 <_ZL12MX_TIM5_Initv+0xb4>)
 8002006:	f642 62df 	movw	r2, #11999	; 0x2edf
 800200a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800200c:	4b1e      	ldr	r3, [pc, #120]	; (8002088 <_ZL12MX_TIM5_Initv+0xb4>)
 800200e:	2200      	movs	r2, #0
 8002010:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002012:	4b1d      	ldr	r3, [pc, #116]	; (8002088 <_ZL12MX_TIM5_Initv+0xb4>)
 8002014:	2280      	movs	r2, #128	; 0x80
 8002016:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002018:	481b      	ldr	r0, [pc, #108]	; (8002088 <_ZL12MX_TIM5_Initv+0xb4>)
 800201a:	f006 ffce 	bl	8008fba <HAL_TIM_Base_Init>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	bf14      	ite	ne
 8002024:	2301      	movne	r3, #1
 8002026:	2300      	moveq	r3, #0
 8002028:	b2db      	uxtb	r3, r3
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <_ZL12MX_TIM5_Initv+0x5e>
  {
    Error_Handler();
 800202e:	f000 fc89 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002032:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002036:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002038:	f107 0310 	add.w	r3, r7, #16
 800203c:	4619      	mov	r1, r3
 800203e:	4812      	ldr	r0, [pc, #72]	; (8002088 <_ZL12MX_TIM5_Initv+0xb4>)
 8002040:	f007 fc2e 	bl	80098a0 <HAL_TIM_ConfigClockSource>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	bf14      	ite	ne
 800204a:	2301      	movne	r3, #1
 800204c:	2300      	moveq	r3, #0
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <_ZL12MX_TIM5_Initv+0x84>
  {
    Error_Handler();
 8002054:	f000 fc76 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002058:	2300      	movs	r3, #0
 800205a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800205c:	2300      	movs	r3, #0
 800205e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002060:	1d3b      	adds	r3, r7, #4
 8002062:	4619      	mov	r1, r3
 8002064:	4808      	ldr	r0, [pc, #32]	; (8002088 <_ZL12MX_TIM5_Initv+0xb4>)
 8002066:	f008 f96f 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	bf14      	ite	ne
 8002070:	2301      	movne	r3, #1
 8002072:	2300      	moveq	r3, #0
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <_ZL12MX_TIM5_Initv+0xaa>
  {
    Error_Handler();
 800207a:	f000 fc63 	bl	8002944 <Error_Handler>
  /* USER CODE BEGIN TIM5_Init 2 */
//  HAL_NVIC_SetPriority(TIM5_IRQn, 0, 1);
//    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE END TIM5_Init 2 */

}
 800207e:	bf00      	nop
 8002080:	3720      	adds	r7, #32
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	240003f8 	.word	0x240003f8
 800208c:	40000c00 	.word	0x40000c00

08002090 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002096:	1d3b      	adds	r3, r7, #4
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80020a0:	4b19      	ldr	r3, [pc, #100]	; (8002108 <_ZL12MX_TIM6_Initv+0x78>)
 80020a2:	4a1a      	ldr	r2, [pc, #104]	; (800210c <_ZL12MX_TIM6_Initv+0x7c>)
 80020a4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 200-1;
 80020a6:	4b18      	ldr	r3, [pc, #96]	; (8002108 <_ZL12MX_TIM6_Initv+0x78>)
 80020a8:	22c7      	movs	r2, #199	; 0xc7
 80020aa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ac:	4b16      	ldr	r3, [pc, #88]	; (8002108 <_ZL12MX_TIM6_Initv+0x78>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 6000-1;
 80020b2:	4b15      	ldr	r3, [pc, #84]	; (8002108 <_ZL12MX_TIM6_Initv+0x78>)
 80020b4:	f241 726f 	movw	r2, #5999	; 0x176f
 80020b8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020ba:	4b13      	ldr	r3, [pc, #76]	; (8002108 <_ZL12MX_TIM6_Initv+0x78>)
 80020bc:	2280      	movs	r2, #128	; 0x80
 80020be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80020c0:	4811      	ldr	r0, [pc, #68]	; (8002108 <_ZL12MX_TIM6_Initv+0x78>)
 80020c2:	f006 ff7a 	bl	8008fba <HAL_TIM_Base_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	bf14      	ite	ne
 80020cc:	2301      	movne	r3, #1
 80020ce:	2300      	moveq	r3, #0
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 80020d6:	f000 fc35 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020da:	2300      	movs	r3, #0
 80020dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020de:	2300      	movs	r3, #0
 80020e0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	4619      	mov	r1, r3
 80020e6:	4808      	ldr	r0, [pc, #32]	; (8002108 <_ZL12MX_TIM6_Initv+0x78>)
 80020e8:	f008 f92e 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	bf14      	ite	ne
 80020f2:	2301      	movne	r3, #1
 80020f4:	2300      	moveq	r3, #0
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 80020fc:	f000 fc22 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002100:	bf00      	nop
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	24000444 	.word	0x24000444
 800210c:	40001000 	.word	0x40001000

08002110 <_ZL12MX_TIM7_Initv>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002116:	1d3b      	adds	r3, r7, #4
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002120:	4b19      	ldr	r3, [pc, #100]	; (8002188 <_ZL12MX_TIM7_Initv+0x78>)
 8002122:	4a1a      	ldr	r2, [pc, #104]	; (800218c <_ZL12MX_TIM7_Initv+0x7c>)
 8002124:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 200-1;
 8002126:	4b18      	ldr	r3, [pc, #96]	; (8002188 <_ZL12MX_TIM7_Initv+0x78>)
 8002128:	22c7      	movs	r2, #199	; 0xc7
 800212a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800212c:	4b16      	ldr	r3, [pc, #88]	; (8002188 <_ZL12MX_TIM7_Initv+0x78>)
 800212e:	2200      	movs	r2, #0
 8002130:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1200-1;
 8002132:	4b15      	ldr	r3, [pc, #84]	; (8002188 <_ZL12MX_TIM7_Initv+0x78>)
 8002134:	f240 42af 	movw	r2, #1199	; 0x4af
 8002138:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800213a:	4b13      	ldr	r3, [pc, #76]	; (8002188 <_ZL12MX_TIM7_Initv+0x78>)
 800213c:	2280      	movs	r2, #128	; 0x80
 800213e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002140:	4811      	ldr	r0, [pc, #68]	; (8002188 <_ZL12MX_TIM7_Initv+0x78>)
 8002142:	f006 ff3a 	bl	8008fba <HAL_TIM_Base_Init>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	bf14      	ite	ne
 800214c:	2301      	movne	r3, #1
 800214e:	2300      	moveq	r3, #0
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <_ZL12MX_TIM7_Initv+0x4a>
  {
    Error_Handler();
 8002156:	f000 fbf5 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800215a:	2300      	movs	r3, #0
 800215c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002162:	1d3b      	adds	r3, r7, #4
 8002164:	4619      	mov	r1, r3
 8002166:	4808      	ldr	r0, [pc, #32]	; (8002188 <_ZL12MX_TIM7_Initv+0x78>)
 8002168:	f008 f8ee 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	bf14      	ite	ne
 8002172:	2301      	movne	r3, #1
 8002174:	2300      	moveq	r3, #0
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <_ZL12MX_TIM7_Initv+0x70>
  {
    Error_Handler();
 800217c:	f000 fbe2 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002180:	bf00      	nop
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	24000490 	.word	0x24000490
 800218c:	40001400 	.word	0x40001400

08002190 <_ZL13MX_TIM12_Initv>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002196:	463b      	mov	r3, r7
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80021a2:	4b1b      	ldr	r3, [pc, #108]	; (8002210 <_ZL13MX_TIM12_Initv+0x80>)
 80021a4:	4a1b      	ldr	r2, [pc, #108]	; (8002214 <_ZL13MX_TIM12_Initv+0x84>)
 80021a6:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 200-1;
 80021a8:	4b19      	ldr	r3, [pc, #100]	; (8002210 <_ZL13MX_TIM12_Initv+0x80>)
 80021aa:	22c7      	movs	r2, #199	; 0xc7
 80021ac:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ae:	4b18      	ldr	r3, [pc, #96]	; (8002210 <_ZL13MX_TIM12_Initv+0x80>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 600-1;
 80021b4:	4b16      	ldr	r3, [pc, #88]	; (8002210 <_ZL13MX_TIM12_Initv+0x80>)
 80021b6:	f240 2257 	movw	r2, #599	; 0x257
 80021ba:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021bc:	4b14      	ldr	r3, [pc, #80]	; (8002210 <_ZL13MX_TIM12_Initv+0x80>)
 80021be:	2200      	movs	r2, #0
 80021c0:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021c2:	4b13      	ldr	r3, [pc, #76]	; (8002210 <_ZL13MX_TIM12_Initv+0x80>)
 80021c4:	2280      	movs	r2, #128	; 0x80
 80021c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80021c8:	4811      	ldr	r0, [pc, #68]	; (8002210 <_ZL13MX_TIM12_Initv+0x80>)
 80021ca:	f006 fef6 	bl	8008fba <HAL_TIM_Base_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	bf14      	ite	ne
 80021d4:	2301      	movne	r3, #1
 80021d6:	2300      	moveq	r3, #0
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <_ZL13MX_TIM12_Initv+0x52>
  {
    Error_Handler();
 80021de:	f000 fbb1 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021e6:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80021e8:	463b      	mov	r3, r7
 80021ea:	4619      	mov	r1, r3
 80021ec:	4808      	ldr	r0, [pc, #32]	; (8002210 <_ZL13MX_TIM12_Initv+0x80>)
 80021ee:	f007 fb57 	bl	80098a0 <HAL_TIM_ConfigClockSource>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	bf14      	ite	ne
 80021f8:	2301      	movne	r3, #1
 80021fa:	2300      	moveq	r3, #0
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <_ZL13MX_TIM12_Initv+0x76>
  {
    Error_Handler();
 8002202:	f000 fb9f 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8002206:	bf00      	nop
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	240004dc 	.word	0x240004dc
 8002214:	40001800 	.word	0x40001800

08002218 <_ZL13MX_TIM13_Initv>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800221c:	4b10      	ldr	r3, [pc, #64]	; (8002260 <_ZL13MX_TIM13_Initv+0x48>)
 800221e:	4a11      	ldr	r2, [pc, #68]	; (8002264 <_ZL13MX_TIM13_Initv+0x4c>)
 8002220:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 200-1;
 8002222:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <_ZL13MX_TIM13_Initv+0x48>)
 8002224:	22c7      	movs	r2, #199	; 0xc7
 8002226:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002228:	4b0d      	ldr	r3, [pc, #52]	; (8002260 <_ZL13MX_TIM13_Initv+0x48>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 600-1;
 800222e:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <_ZL13MX_TIM13_Initv+0x48>)
 8002230:	f240 2257 	movw	r2, #599	; 0x257
 8002234:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002236:	4b0a      	ldr	r3, [pc, #40]	; (8002260 <_ZL13MX_TIM13_Initv+0x48>)
 8002238:	2200      	movs	r2, #0
 800223a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800223c:	4b08      	ldr	r3, [pc, #32]	; (8002260 <_ZL13MX_TIM13_Initv+0x48>)
 800223e:	2280      	movs	r2, #128	; 0x80
 8002240:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002242:	4807      	ldr	r0, [pc, #28]	; (8002260 <_ZL13MX_TIM13_Initv+0x48>)
 8002244:	f006 feb9 	bl	8008fba <HAL_TIM_Base_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	bf14      	ite	ne
 800224e:	2301      	movne	r3, #1
 8002250:	2300      	moveq	r3, #0
 8002252:	b2db      	uxtb	r3, r3
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <_ZL13MX_TIM13_Initv+0x44>
  {
    Error_Handler();
 8002258:	f000 fb74 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	24000528 	.word	0x24000528
 8002264:	40001c00 	.word	0x40001c00

08002268 <_ZL13MX_TIM15_Initv>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b09a      	sub	sp, #104	; 0x68
 800226c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800226e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
 8002276:	605a      	str	r2, [r3, #4]
 8002278:	609a      	str	r2, [r3, #8]
 800227a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800227c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002288:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	605a      	str	r2, [r3, #4]
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	60da      	str	r2, [r3, #12]
 8002296:	611a      	str	r2, [r3, #16]
 8002298:	615a      	str	r2, [r3, #20]
 800229a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800229c:	1d3b      	adds	r3, r7, #4
 800229e:	222c      	movs	r2, #44	; 0x2c
 80022a0:	2100      	movs	r1, #0
 80022a2:	4618      	mov	r0, r3
 80022a4:	f00a fb80 	bl	800c9a8 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80022a8:	4b4e      	ldr	r3, [pc, #312]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80022aa:	4a4f      	ldr	r2, [pc, #316]	; (80023e8 <_ZL13MX_TIM15_Initv+0x180>)
 80022ac:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 240-1;
 80022ae:	4b4d      	ldr	r3, [pc, #308]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80022b0:	22ef      	movs	r2, #239	; 0xef
 80022b2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b4:	4b4b      	ldr	r3, [pc, #300]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 20000-1;
 80022ba:	4b4a      	ldr	r3, [pc, #296]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80022bc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80022c0:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022c2:	4b48      	ldr	r3, [pc, #288]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80022c8:	4b46      	ldr	r3, [pc, #280]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022ce:	4b45      	ldr	r3, [pc, #276]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80022d0:	2280      	movs	r2, #128	; 0x80
 80022d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80022d4:	4843      	ldr	r0, [pc, #268]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80022d6:	f006 fe70 	bl	8008fba <HAL_TIM_Base_Init>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	bf14      	ite	ne
 80022e0:	2301      	movne	r3, #1
 80022e2:	2300      	moveq	r3, #0
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <_ZL13MX_TIM15_Initv+0x86>
  {
    Error_Handler();
 80022ea:	f000 fb2b 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022f2:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80022f4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80022f8:	4619      	mov	r1, r3
 80022fa:	483a      	ldr	r0, [pc, #232]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80022fc:	f007 fad0 	bl	80098a0 <HAL_TIM_ConfigClockSource>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	bf14      	ite	ne
 8002306:	2301      	movne	r3, #1
 8002308:	2300      	moveq	r3, #0
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <_ZL13MX_TIM15_Initv+0xac>
  {
    Error_Handler();
 8002310:	f000 fb18 	bl	8002944 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002314:	4833      	ldr	r0, [pc, #204]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 8002316:	f006 ff1f 	bl	8009158 <HAL_TIM_PWM_Init>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	bf14      	ite	ne
 8002320:	2301      	movne	r3, #1
 8002322:	2300      	moveq	r3, #0
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <_ZL13MX_TIM15_Initv+0xc6>
  {
    Error_Handler();
 800232a:	f000 fb0b 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800232e:	2300      	movs	r3, #0
 8002330:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002332:	2300      	movs	r3, #0
 8002334:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002336:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800233a:	4619      	mov	r1, r3
 800233c:	4829      	ldr	r0, [pc, #164]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 800233e:	f008 f803 	bl	800a348 <HAL_TIMEx_MasterConfigSynchronization>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	bf14      	ite	ne
 8002348:	2301      	movne	r3, #1
 800234a:	2300      	moveq	r3, #0
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <_ZL13MX_TIM15_Initv+0xee>
  {
    Error_Handler();
 8002352:	f000 faf7 	bl	8002944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002356:	2360      	movs	r3, #96	; 0x60
 8002358:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 800235a:	f240 1339 	movw	r3, #313	; 0x139
 800235e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002360:	2300      	movs	r3, #0
 8002362:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002364:	2300      	movs	r3, #0
 8002366:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002368:	2300      	movs	r3, #0
 800236a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800236c:	2300      	movs	r3, #0
 800236e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002370:	2300      	movs	r3, #0
 8002372:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002374:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002378:	2204      	movs	r2, #4
 800237a:	4619      	mov	r1, r3
 800237c:	4819      	ldr	r0, [pc, #100]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 800237e:	f007 f97b 	bl	8009678 <HAL_TIM_PWM_ConfigChannel>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	bf14      	ite	ne
 8002388:	2301      	movne	r3, #1
 800238a:	2300      	moveq	r3, #0
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <_ZL13MX_TIM15_Initv+0x12e>
  {
    Error_Handler();
 8002392:	f000 fad7 	bl	8002944 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002396:	2300      	movs	r3, #0
 8002398:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800239a:	2300      	movs	r3, #0
 800239c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800239e:	2300      	movs	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80023aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023ae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80023b0:	2300      	movs	r3, #0
 80023b2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80023b4:	2300      	movs	r3, #0
 80023b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80023b8:	1d3b      	adds	r3, r7, #4
 80023ba:	4619      	mov	r1, r3
 80023bc:	4809      	ldr	r0, [pc, #36]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80023be:	f008 f851 	bl	800a464 <HAL_TIMEx_ConfigBreakDeadTime>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	bf14      	ite	ne
 80023c8:	2301      	movne	r3, #1
 80023ca:	2300      	moveq	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <_ZL13MX_TIM15_Initv+0x16e>
  {
    Error_Handler();
 80023d2:	f000 fab7 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80023d6:	4803      	ldr	r0, [pc, #12]	; (80023e4 <_ZL13MX_TIM15_Initv+0x17c>)
 80023d8:	f000 fd72 	bl	8002ec0 <HAL_TIM_MspPostInit>

}
 80023dc:	bf00      	nop
 80023de:	3768      	adds	r7, #104	; 0x68
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	24000574 	.word	0x24000574
 80023e8:	40014000 	.word	0x40014000

080023ec <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80023f0:	4b2f      	ldr	r3, [pc, #188]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 80023f2:	4a30      	ldr	r2, [pc, #192]	; (80024b4 <_ZL13MX_UART4_Initv+0xc8>)
 80023f4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 2000000;
 80023f6:	4b2e      	ldr	r3, [pc, #184]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 80023f8:	4a2f      	ldr	r2, [pc, #188]	; (80024b8 <_ZL13MX_UART4_Initv+0xcc>)
 80023fa:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80023fc:	4b2c      	ldr	r3, [pc, #176]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 80023fe:	2200      	movs	r2, #0
 8002400:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002402:	4b2b      	ldr	r3, [pc, #172]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 8002404:	2200      	movs	r2, #0
 8002406:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002408:	4b29      	ldr	r3, [pc, #164]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 800240a:	2200      	movs	r2, #0
 800240c:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800240e:	4b28      	ldr	r3, [pc, #160]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 8002410:	220c      	movs	r2, #12
 8002412:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002414:	4b26      	ldr	r3, [pc, #152]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 8002416:	2200      	movs	r2, #0
 8002418:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800241a:	4b25      	ldr	r3, [pc, #148]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 800241c:	2200      	movs	r2, #0
 800241e:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002420:	4b23      	ldr	r3, [pc, #140]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 8002422:	2200      	movs	r2, #0
 8002424:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002426:	4b22      	ldr	r3, [pc, #136]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 8002428:	2200      	movs	r2, #0
 800242a:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 800242c:	4b20      	ldr	r3, [pc, #128]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 800242e:	2208      	movs	r2, #8
 8002430:	629a      	str	r2, [r3, #40]	; 0x28
  huart4.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8002432:	4b1f      	ldr	r3, [pc, #124]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 8002434:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002438:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800243a:	481d      	ldr	r0, [pc, #116]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 800243c:	f008 f8ae 	bl	800a59c <HAL_UART_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	bf14      	ite	ne
 8002446:	2301      	movne	r3, #1
 8002448:	2300      	moveq	r3, #0
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <_ZL13MX_UART4_Initv+0x68>
  {
    Error_Handler();
 8002450:	f000 fa78 	bl	8002944 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 8002454:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8002458:	4815      	ldr	r0, [pc, #84]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 800245a:	f009 fe66 	bl	800c12a <HAL_UARTEx_SetTxFifoThreshold>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	bf14      	ite	ne
 8002464:	2301      	movne	r3, #1
 8002466:	2300      	moveq	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <_ZL13MX_UART4_Initv+0x86>
  {
    Error_Handler();
 800246e:	f000 fa69 	bl	8002944 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8002472:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 8002476:	480e      	ldr	r0, [pc, #56]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 8002478:	f009 fe95 	bl	800c1a6 <HAL_UARTEx_SetRxFifoThreshold>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	bf14      	ite	ne
 8002482:	2301      	movne	r3, #1
 8002484:	2300      	moveq	r3, #0
 8002486:	b2db      	uxtb	r3, r3
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <_ZL13MX_UART4_Initv+0xa4>
  {
    Error_Handler();
 800248c:	f000 fa5a 	bl	8002944 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 8002490:	4807      	ldr	r0, [pc, #28]	; (80024b0 <_ZL13MX_UART4_Initv+0xc4>)
 8002492:	f009 fdd6 	bl	800c042 <HAL_UARTEx_EnableFifoMode>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	bf14      	ite	ne
 800249c:	2301      	movne	r3, #1
 800249e:	2300      	moveq	r3, #0
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <_ZL13MX_UART4_Initv+0xbe>
  {
    Error_Handler();
 80024a6:	f000 fa4d 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	240005c0 	.word	0x240005c0
 80024b4:	40004c00 	.word	0x40004c00
 80024b8:	001e8480 	.word	0x001e8480

080024bc <_ZL13MX_UART7_Initv>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 80024c0:	4b2d      	ldr	r3, [pc, #180]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024c2:	4a2e      	ldr	r2, [pc, #184]	; (800257c <_ZL13MX_UART7_Initv+0xc0>)
 80024c4:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 80024c6:	4b2c      	ldr	r3, [pc, #176]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024cc:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80024ce:	4b2a      	ldr	r3, [pc, #168]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80024d4:	4b28      	ldr	r3, [pc, #160]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80024da:	4b27      	ldr	r3, [pc, #156]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024dc:	2200      	movs	r2, #0
 80024de:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80024e0:	4b25      	ldr	r3, [pc, #148]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024e2:	220c      	movs	r2, #12
 80024e4:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024e6:	4b24      	ldr	r3, [pc, #144]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80024ec:	4b22      	ldr	r3, [pc, #136]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024f2:	4b21      	ldr	r3, [pc, #132]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024f8:	4b1f      	ldr	r3, [pc, #124]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024fe:	4b1e      	ldr	r3, [pc, #120]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 8002500:	2200      	movs	r2, #0
 8002502:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8002504:	481c      	ldr	r0, [pc, #112]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 8002506:	f008 f849 	bl	800a59c <HAL_UART_Init>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	bf14      	ite	ne
 8002510:	2301      	movne	r3, #1
 8002512:	2300      	moveq	r3, #0
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <_ZL13MX_UART7_Initv+0x62>
  {
    Error_Handler();
 800251a:	f000 fa13 	bl	8002944 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 800251e:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8002522:	4815      	ldr	r0, [pc, #84]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 8002524:	f009 fe01 	bl	800c12a <HAL_UARTEx_SetTxFifoThreshold>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	bf14      	ite	ne
 800252e:	2301      	movne	r3, #1
 8002530:	2300      	moveq	r3, #0
 8002532:	b2db      	uxtb	r3, r3
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <_ZL13MX_UART7_Initv+0x80>
  {
    Error_Handler();
 8002538:	f000 fa04 	bl	8002944 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 800253c:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 8002540:	480d      	ldr	r0, [pc, #52]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 8002542:	f009 fe30 	bl	800c1a6 <HAL_UARTEx_SetRxFifoThreshold>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	bf14      	ite	ne
 800254c:	2301      	movne	r3, #1
 800254e:	2300      	moveq	r3, #0
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <_ZL13MX_UART7_Initv+0x9e>
  {
    Error_Handler();
 8002556:	f000 f9f5 	bl	8002944 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart7) != HAL_OK)
 800255a:	4807      	ldr	r0, [pc, #28]	; (8002578 <_ZL13MX_UART7_Initv+0xbc>)
 800255c:	f009 fd71 	bl	800c042 <HAL_UARTEx_EnableFifoMode>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	bf14      	ite	ne
 8002566:	2301      	movne	r3, #1
 8002568:	2300      	moveq	r3, #0
 800256a:	b2db      	uxtb	r3, r3
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <_ZL13MX_UART7_Initv+0xb8>
  {
    Error_Handler();
 8002570:	f000 f9e8 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}
 8002578:	24000650 	.word	0x24000650
 800257c:	40007800 	.word	0x40007800

08002580 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002584:	4b2c      	ldr	r3, [pc, #176]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002586:	4a2d      	ldr	r2, [pc, #180]	; (800263c <_ZL19MX_USART3_UART_Initv+0xbc>)
 8002588:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800258a:	4b2b      	ldr	r3, [pc, #172]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 800258c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002590:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002592:	4b29      	ldr	r3, [pc, #164]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002598:	4b27      	ldr	r3, [pc, #156]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 800259a:	2200      	movs	r2, #0
 800259c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800259e:	4b26      	ldr	r3, [pc, #152]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025a4:	4b24      	ldr	r3, [pc, #144]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80025a6:	220c      	movs	r2, #12
 80025a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025aa:	4b23      	ldr	r3, [pc, #140]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025b0:	4b21      	ldr	r3, [pc, #132]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025b6:	4b20      	ldr	r3, [pc, #128]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025bc:	4b1e      	ldr	r3, [pc, #120]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80025be:	2200      	movs	r2, #0
 80025c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025c2:	4b1d      	ldr	r3, [pc, #116]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025c8:	481b      	ldr	r0, [pc, #108]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80025ca:	f007 ffe7 	bl	800a59c <HAL_UART_Init>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	bf14      	ite	ne
 80025d4:	2301      	movne	r3, #1
 80025d6:	2300      	moveq	r3, #0
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <_ZL19MX_USART3_UART_Initv+0x62>
  {
    Error_Handler();
 80025de:	f000 f9b1 	bl	8002944 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025e2:	2100      	movs	r1, #0
 80025e4:	4814      	ldr	r0, [pc, #80]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80025e6:	f009 fda0 	bl	800c12a <HAL_UARTEx_SetTxFifoThreshold>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	bf14      	ite	ne
 80025f0:	2301      	movne	r3, #1
 80025f2:	2300      	moveq	r3, #0
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <_ZL19MX_USART3_UART_Initv+0x7e>
  {
    Error_Handler();
 80025fa:	f000 f9a3 	bl	8002944 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025fe:	2100      	movs	r1, #0
 8002600:	480d      	ldr	r0, [pc, #52]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002602:	f009 fdd0 	bl	800c1a6 <HAL_UARTEx_SetRxFifoThreshold>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	bf14      	ite	ne
 800260c:	2301      	movne	r3, #1
 800260e:	2300      	moveq	r3, #0
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <_ZL19MX_USART3_UART_Initv+0x9a>
  {
    Error_Handler();
 8002616:	f000 f995 	bl	8002944 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800261a:	4807      	ldr	r0, [pc, #28]	; (8002638 <_ZL19MX_USART3_UART_Initv+0xb8>)
 800261c:	f009 fd4c 	bl	800c0b8 <HAL_UARTEx_DisableFifoMode>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	bf14      	ite	ne
 8002626:	2301      	movne	r3, #1
 8002628:	2300      	moveq	r3, #0
 800262a:	b2db      	uxtb	r3, r3
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <_ZL19MX_USART3_UART_Initv+0xb4>
  {
    Error_Handler();
 8002630:	f000 f988 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002634:	bf00      	nop
 8002636:	bd80      	pop	{r7, pc}
 8002638:	240006e0 	.word	0x240006e0
 800263c:	40004800 	.word	0x40004800

08002640 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002646:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <_ZL11MX_DMA_Initv+0x7c>)
 8002648:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800264c:	4a1b      	ldr	r2, [pc, #108]	; (80026bc <_ZL11MX_DMA_Initv+0x7c>)
 800264e:	f043 0301 	orr.w	r3, r3, #1
 8002652:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002656:	4b19      	ldr	r3, [pc, #100]	; (80026bc <_ZL11MX_DMA_Initv+0x7c>)
 8002658:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800265c:	f003 0301 	and.w	r3, r3, #1
 8002660:	607b      	str	r3, [r7, #4]
 8002662:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002664:	2200      	movs	r2, #0
 8002666:	2100      	movs	r1, #0
 8002668:	200b      	movs	r0, #11
 800266a:	f001 fafe 	bl	8003c6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800266e:	200b      	movs	r0, #11
 8002670:	f001 fb15 	bl	8003c9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002674:	2200      	movs	r2, #0
 8002676:	2100      	movs	r1, #0
 8002678:	200c      	movs	r0, #12
 800267a:	f001 faf6 	bl	8003c6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800267e:	200c      	movs	r0, #12
 8002680:	f001 fb0d 	bl	8003c9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002684:	2200      	movs	r2, #0
 8002686:	2100      	movs	r1, #0
 8002688:	200d      	movs	r0, #13
 800268a:	f001 faee 	bl	8003c6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800268e:	200d      	movs	r0, #13
 8002690:	f001 fb05 	bl	8003c9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002694:	2200      	movs	r2, #0
 8002696:	2100      	movs	r1, #0
 8002698:	200e      	movs	r0, #14
 800269a:	f001 fae6 	bl	8003c6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800269e:	200e      	movs	r0, #14
 80026a0:	f001 fafd 	bl	8003c9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80026a4:	2200      	movs	r2, #0
 80026a6:	2100      	movs	r1, #0
 80026a8:	200f      	movs	r0, #15
 80026aa:	f001 fade 	bl	8003c6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80026ae:	200f      	movs	r0, #15
 80026b0:	f001 faf5 	bl	8003c9e <HAL_NVIC_EnableIRQ>

}
 80026b4:	bf00      	nop
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	58024400 	.word	0x58024400

080026c0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08c      	sub	sp, #48	; 0x30
 80026c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c6:	f107 031c 	add.w	r3, r7, #28
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]
 80026d0:	609a      	str	r2, [r3, #8]
 80026d2:	60da      	str	r2, [r3, #12]
 80026d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026d6:	4b8e      	ldr	r3, [pc, #568]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 80026d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026dc:	4a8c      	ldr	r2, [pc, #560]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 80026de:	f043 0310 	orr.w	r3, r3, #16
 80026e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026e6:	4b8a      	ldr	r3, [pc, #552]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 80026e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026ec:	f003 0310 	and.w	r3, r3, #16
 80026f0:	61bb      	str	r3, [r7, #24]
 80026f2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026f4:	4b86      	ldr	r3, [pc, #536]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 80026f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026fa:	4a85      	ldr	r2, [pc, #532]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 80026fc:	f043 0304 	orr.w	r3, r3, #4
 8002700:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002704:	4b82      	ldr	r3, [pc, #520]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800270a:	f003 0304 	and.w	r3, r3, #4
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002712:	4b7f      	ldr	r3, [pc, #508]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002714:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002718:	4a7d      	ldr	r2, [pc, #500]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 800271a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800271e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002722:	4b7b      	ldr	r3, [pc, #492]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002730:	4b77      	ldr	r3, [pc, #476]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002736:	4a76      	ldr	r2, [pc, #472]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002738:	f043 0301 	orr.w	r3, r3, #1
 800273c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002740:	4b73      	ldr	r3, [pc, #460]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	60fb      	str	r3, [r7, #12]
 800274c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800274e:	4b70      	ldr	r3, [pc, #448]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002754:	4a6e      	ldr	r2, [pc, #440]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002756:	f043 0302 	orr.w	r3, r3, #2
 800275a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800275e:	4b6c      	ldr	r3, [pc, #432]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	60bb      	str	r3, [r7, #8]
 800276a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800276c:	4b68      	ldr	r3, [pc, #416]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 800276e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002772:	4a67      	ldr	r2, [pc, #412]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002774:	f043 0308 	orr.w	r3, r3, #8
 8002778:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800277c:	4b64      	ldr	r3, [pc, #400]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 800277e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002782:	f003 0308 	and.w	r3, r3, #8
 8002786:	607b      	str	r3, [r7, #4]
 8002788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800278a:	4b61      	ldr	r3, [pc, #388]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 800278c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002790:	4a5f      	ldr	r2, [pc, #380]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 8002792:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002796:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800279a:	4b5d      	ldr	r3, [pc, #372]	; (8002910 <_ZL12MX_GPIO_Initv+0x250>)
 800279c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80027a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027a4:	603b      	str	r3, [r7, #0]
 80027a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 80027a8:	2200      	movs	r2, #0
 80027aa:	f644 2121 	movw	r1, #18977	; 0x4a21
 80027ae:	4859      	ldr	r0, [pc, #356]	; (8002914 <_ZL12MX_GPIO_Initv+0x254>)
 80027b0:	f003 ff5a 	bl	8006668 <HAL_GPIO_WritePin>
                          |DIR_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIR_1_Pin|DIR_5_Pin|LD2_Pin, GPIO_PIN_RESET);
 80027b4:	2200      	movs	r2, #0
 80027b6:	f24c 0102 	movw	r1, #49154	; 0xc002
 80027ba:	4857      	ldr	r0, [pc, #348]	; (8002918 <_ZL12MX_GPIO_Initv+0x258>)
 80027bc:	f003 ff54 	bl	8006668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80027c0:	2200      	movs	r2, #0
 80027c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027c6:	4855      	ldr	r0, [pc, #340]	; (800291c <_ZL12MX_GPIO_Initv+0x25c>)
 80027c8:	f003 ff4e 	bl	8006668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80027cc:	2200      	movs	r2, #0
 80027ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027d2:	4853      	ldr	r0, [pc, #332]	; (8002920 <_ZL12MX_GPIO_Initv+0x260>)
 80027d4:	f003 ff48 	bl	8006668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UART4_DE_GPIO_Port, UART4_DE_Pin, GPIO_PIN_RESET);
 80027d8:	2200      	movs	r2, #0
 80027da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027de:	4851      	ldr	r0, [pc, #324]	; (8002924 <_ZL12MX_GPIO_Initv+0x264>)
 80027e0:	f003 ff42 	bl	8006668 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Blue_Button_Pin_Pin */
  GPIO_InitStruct.Pin = Blue_Button_Pin_Pin;
 80027e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027ea:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80027ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Blue_Button_Pin_GPIO_Port, &GPIO_InitStruct);
 80027f4:	f107 031c 	add.w	r3, r7, #28
 80027f8:	4619      	mov	r1, r3
 80027fa:	4849      	ldr	r0, [pc, #292]	; (8002920 <_ZL12MX_GPIO_Initv+0x260>)
 80027fc:	f003 fd84 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin DIR_2_Pin LD3_Pin DIR_3_Pin
                           DIR_4_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 8002800:	f644 2321 	movw	r3, #18977	; 0x4a21
 8002804:	61fb      	str	r3, [r7, #28]
                          |DIR_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002806:	2301      	movs	r3, #1
 8002808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280a:	2300      	movs	r3, #0
 800280c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280e:	2300      	movs	r3, #0
 8002810:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002812:	f107 031c 	add.w	r3, r7, #28
 8002816:	4619      	mov	r1, r3
 8002818:	483e      	ldr	r0, [pc, #248]	; (8002914 <_ZL12MX_GPIO_Initv+0x254>)
 800281a:	f003 fd75 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pins : LM2_Pin LM1_Pin */
  GPIO_InitStruct.Pin = LM2_Pin|LM1_Pin;
 800281e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002824:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002828:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282a:	2300      	movs	r3, #0
 800282c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800282e:	f107 031c 	add.w	r3, r7, #28
 8002832:	4619      	mov	r1, r3
 8002834:	4838      	ldr	r0, [pc, #224]	; (8002918 <_ZL12MX_GPIO_Initv+0x258>)
 8002836:	f003 fd67 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_1_Pin DIR_5_Pin LD2_Pin */
  GPIO_InitStruct.Pin = DIR_1_Pin|DIR_5_Pin|LD2_Pin;
 800283a:	f24c 0302 	movw	r3, #49154	; 0xc002
 800283e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002840:	2301      	movs	r3, #1
 8002842:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002844:	2300      	movs	r3, #0
 8002846:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002848:	2300      	movs	r3, #0
 800284a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800284c:	f107 031c 	add.w	r3, r7, #28
 8002850:	4619      	mov	r1, r3
 8002852:	4831      	ldr	r0, [pc, #196]	; (8002918 <_ZL12MX_GPIO_Initv+0x258>)
 8002854:	f003 fd58 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8002858:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800285c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800285e:	2301      	movs	r3, #1
 8002860:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002862:	2300      	movs	r3, #0
 8002864:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002866:	2300      	movs	r3, #0
 8002868:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800286a:	f107 031c 	add.w	r3, r7, #28
 800286e:	4619      	mov	r1, r3
 8002870:	482a      	ldr	r0, [pc, #168]	; (800291c <_ZL12MX_GPIO_Initv+0x25c>)
 8002872:	f003 fd49 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8002876:	f44f 7300 	mov.w	r3, #512	; 0x200
 800287a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800287c:	2301      	movs	r3, #1
 800287e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	2300      	movs	r3, #0
 8002882:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002884:	2300      	movs	r3, #0
 8002886:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4619      	mov	r1, r3
 800288e:	4824      	ldr	r0, [pc, #144]	; (8002920 <_ZL12MX_GPIO_Initv+0x260>)
 8002890:	f003 fd3a 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pin : UART4_DE_Pin */
  GPIO_InitStruct.Pin = UART4_DE_Pin;
 8002894:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289a:	2301      	movs	r3, #1
 800289c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a2:	2300      	movs	r3, #0
 80028a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(UART4_DE_GPIO_Port, &GPIO_InitStruct);
 80028a6:	f107 031c 	add.w	r3, r7, #28
 80028aa:	4619      	mov	r1, r3
 80028ac:	481d      	ldr	r0, [pc, #116]	; (8002924 <_ZL12MX_GPIO_Initv+0x264>)
 80028ae:	f003 fd2b 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pin : LM5_Pin */
  GPIO_InitStruct.Pin = LM5_Pin;
 80028b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028b8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80028bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LM5_GPIO_Port, &GPIO_InitStruct);
 80028c2:	f107 031c 	add.w	r3, r7, #28
 80028c6:	4619      	mov	r1, r3
 80028c8:	4817      	ldr	r0, [pc, #92]	; (8002928 <_ZL12MX_GPIO_Initv+0x268>)
 80028ca:	f003 fd1d 	bl	8006308 <HAL_GPIO_Init>

  /*Configure GPIO pins : LM4_Pin LM3_Pin */
  GPIO_InitStruct.Pin = LM4_Pin|LM3_Pin;
 80028ce:	23c0      	movs	r3, #192	; 0xc0
 80028d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028d2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80028d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d8:	2300      	movs	r3, #0
 80028da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028dc:	f107 031c 	add.w	r3, r7, #28
 80028e0:	4619      	mov	r1, r3
 80028e2:	480c      	ldr	r0, [pc, #48]	; (8002914 <_ZL12MX_GPIO_Initv+0x254>)
 80028e4:	f003 fd10 	bl	8006308 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80028e8:	2200      	movs	r2, #0
 80028ea:	2100      	movs	r1, #0
 80028ec:	2017      	movs	r0, #23
 80028ee:	f001 f9bc 	bl	8003c6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80028f2:	2017      	movs	r0, #23
 80028f4:	f001 f9d3 	bl	8003c9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80028f8:	2200      	movs	r2, #0
 80028fa:	2100      	movs	r1, #0
 80028fc:	2028      	movs	r0, #40	; 0x28
 80028fe:	f001 f9b4 	bl	8003c6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002902:	2028      	movs	r0, #40	; 0x28
 8002904:	f001 f9cb 	bl	8003c9e <HAL_NVIC_EnableIRQ>

}
 8002908:	bf00      	nop
 800290a:	3730      	adds	r7, #48	; 0x30
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	58024400 	.word	0x58024400
 8002914:	58020400 	.word	0x58020400
 8002918:	58021000 	.word	0x58021000
 800291c:	58020c00 	.word	0x58020c00
 8002920:	58020800 	.word	0x58020800
 8002924:	58020000 	.word	0x58020000
 8002928:	58021800 	.word	0x58021800

0800292c <HAL_GPIO_EXTI_Callback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {

}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	80fb      	strh	r3, [r7, #6]

}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
	...

08002944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8002948:	2200      	movs	r2, #0
 800294a:	2101      	movs	r1, #1
 800294c:	4808      	ldr	r0, [pc, #32]	; (8002970 <Error_Handler+0x2c>)
 800294e:	f003 fe8b 	bl	8006668 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002952:	2200      	movs	r2, #0
 8002954:	2102      	movs	r1, #2
 8002956:	4807      	ldr	r0, [pc, #28]	; (8002974 <Error_Handler+0x30>)
 8002958:	f003 fe86 	bl	8006668 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 800295c:	2201      	movs	r2, #1
 800295e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002962:	4803      	ldr	r0, [pc, #12]	; (8002970 <Error_Handler+0x2c>)
 8002964:	f003 fe80 	bl	8006668 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002968:	b672      	cpsid	i
}
 800296a:	bf00      	nop
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800296c:	e7fe      	b.n	800296c <Error_Handler+0x28>
 800296e:	bf00      	nop
 8002970:	58020400 	.word	0x58020400
 8002974:	58021000 	.word	0x58021000

08002978 <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af02      	add	r7, sp, #8
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2b01      	cmp	r3, #1
 8002986:	f040 809b 	bne.w	8002ac0 <_Z41__static_initialization_and_destruction_0ii+0x148>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002990:	4293      	cmp	r3, r2
 8002992:	f040 8095 	bne.w	8002ac0 <_Z41__static_initialization_and_destruction_0ii+0x148>
AMT21 encoderJ1(&huart4, 0xD4);
 8002996:	22d4      	movs	r2, #212	; 0xd4
 8002998:	4955      	ldr	r1, [pc, #340]	; (8002af0 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 800299a:	4856      	ldr	r0, [pc, #344]	; (8002af4 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 800299c:	f7fe f830 	bl	8000a00 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
AMT21 encoderJ3(&huart4, 0xC4);
 80029a0:	22c4      	movs	r2, #196	; 0xc4
 80029a2:	4953      	ldr	r1, [pc, #332]	; (8002af0 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 80029a4:	4854      	ldr	r0, [pc, #336]	; (8002af8 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 80029a6:	f7fe f82b 	bl	8000a00 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
Stepper stepperJ1(&htim3, TIM_CHANNEL_1, DIR_3_GPIO_Port, DIR_3_Pin);
 80029aa:	2320      	movs	r3, #32
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	4b53      	ldr	r3, [pc, #332]	; (8002afc <_Z41__static_initialization_and_destruction_0ii+0x184>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	4953      	ldr	r1, [pc, #332]	; (8002b00 <_Z41__static_initialization_and_destruction_0ii+0x188>)
 80029b4:	4853      	ldr	r0, [pc, #332]	; (8002b04 <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 80029b6:	f7fe f917 	bl	8000be8 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
Stepper stepperJ3(&htim15, TIM_CHANNEL_2, DIR_5_GPIO_Port, DIR_5_Pin);
 80029ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	4b51      	ldr	r3, [pc, #324]	; (8002b08 <_Z41__static_initialization_and_destruction_0ii+0x190>)
 80029c2:	2204      	movs	r2, #4
 80029c4:	4951      	ldr	r1, [pc, #324]	; (8002b0c <_Z41__static_initialization_and_destruction_0ii+0x194>)
 80029c6:	4852      	ldr	r0, [pc, #328]	; (8002b10 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 80029c8:	f7fe f90e 	bl	8000be8 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
volatile const float C2_q1 = 3.0*C0_q1 / Time*Time;
 80029cc:	4b51      	ldr	r3, [pc, #324]	; (8002b14 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 80029ce:	edd3 7a00 	vldr	s15, [r3]
 80029d2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029d6:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 80029da:	ee27 5b06 	vmul.f64	d5, d7, d6
 80029de:	4b4e      	ldr	r3, [pc, #312]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 80029e0:	edd3 7a00 	vldr	s15, [r3]
 80029e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029e8:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80029ec:	4b4a      	ldr	r3, [pc, #296]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 80029ee:	edd3 7a00 	vldr	s15, [r3]
 80029f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029f6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80029fa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80029fe:	4b47      	ldr	r3, [pc, #284]	; (8002b1c <_Z41__static_initialization_and_destruction_0ii+0x1a4>)
 8002a00:	edc3 7a00 	vstr	s15, [r3]
volatile const float C3_q1 = 2.0*C0_q1 / Time*Time*Time;
 8002a04:	4b43      	ldr	r3, [pc, #268]	; (8002b14 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 8002a06:	edd3 7a00 	vldr	s15, [r3]
 8002a0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a0e:	ee37 5b07 	vadd.f64	d5, d7, d7
 8002a12:	4b41      	ldr	r3, [pc, #260]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8002a14:	edd3 7a00 	vldr	s15, [r3]
 8002a18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a1c:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8002a20:	4b3d      	ldr	r3, [pc, #244]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8002a22:	edd3 7a00 	vldr	s15, [r3]
 8002a26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a2a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002a2e:	4b3a      	ldr	r3, [pc, #232]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8002a30:	edd3 7a00 	vldr	s15, [r3]
 8002a34:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a38:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002a3c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002a40:	4b37      	ldr	r3, [pc, #220]	; (8002b20 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 8002a42:	edc3 7a00 	vstr	s15, [r3]
volatile const float C2_q3 = 3.0*C0_q3 / Time*Time;
 8002a46:	4b37      	ldr	r3, [pc, #220]	; (8002b24 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8002a48:	edd3 7a00 	vldr	s15, [r3]
 8002a4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a50:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 8002a54:	ee27 5b06 	vmul.f64	d5, d7, d6
 8002a58:	4b2f      	ldr	r3, [pc, #188]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8002a5a:	edd3 7a00 	vldr	s15, [r3]
 8002a5e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a62:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8002a66:	4b2c      	ldr	r3, [pc, #176]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8002a68:	edd3 7a00 	vldr	s15, [r3]
 8002a6c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a70:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002a74:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002a78:	4b2b      	ldr	r3, [pc, #172]	; (8002b28 <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8002a7a:	edc3 7a00 	vstr	s15, [r3]
volatile const float C3_q3 = 2.0*C0_q3 / Time*Time*Time;
 8002a7e:	4b29      	ldr	r3, [pc, #164]	; (8002b24 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8002a80:	edd3 7a00 	vldr	s15, [r3]
 8002a84:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a88:	ee37 5b07 	vadd.f64	d5, d7, d7
 8002a8c:	4b22      	ldr	r3, [pc, #136]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8002a8e:	edd3 7a00 	vldr	s15, [r3]
 8002a92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a96:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8002a9a:	4b1f      	ldr	r3, [pc, #124]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8002a9c:	edd3 7a00 	vldr	s15, [r3]
 8002aa0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002aa4:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002aa8:	4b1b      	ldr	r3, [pc, #108]	; (8002b18 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8002aaa:	edd3 7a00 	vldr	s15, [r3]
 8002aae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ab2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002ab6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002aba:	4b1c      	ldr	r3, [pc, #112]	; (8002b2c <_Z41__static_initialization_and_destruction_0ii+0x1b4>)
 8002abc:	edc3 7a00 	vstr	s15, [r3]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d110      	bne.n	8002ae8 <_Z41__static_initialization_and_destruction_0ii+0x170>
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d10b      	bne.n	8002ae8 <_Z41__static_initialization_and_destruction_0ii+0x170>
Stepper stepperJ3(&htim15, TIM_CHANNEL_2, DIR_5_GPIO_Port, DIR_5_Pin);
 8002ad0:	480f      	ldr	r0, [pc, #60]	; (8002b10 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8002ad2:	f7fe f8cd 	bl	8000c70 <_ZN7StepperD1Ev>
Stepper stepperJ1(&htim3, TIM_CHANNEL_1, DIR_3_GPIO_Port, DIR_3_Pin);
 8002ad6:	480b      	ldr	r0, [pc, #44]	; (8002b04 <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 8002ad8:	f7fe f8ca 	bl	8000c70 <_ZN7StepperD1Ev>
AMT21 encoderJ3(&huart4, 0xC4);
 8002adc:	4806      	ldr	r0, [pc, #24]	; (8002af8 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8002ade:	f7fd ffa3 	bl	8000a28 <_ZN5AMT21D1Ev>
AMT21 encoderJ1(&huart4, 0xD4);
 8002ae2:	4804      	ldr	r0, [pc, #16]	; (8002af4 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8002ae4:	f7fd ffa0 	bl	8000a28 <_ZN5AMT21D1Ev>
}
 8002ae8:	bf00      	nop
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	240005c0 	.word	0x240005c0
 8002af4:	240009c8 	.word	0x240009c8
 8002af8:	240009dc 	.word	0x240009dc
 8002afc:	58020400 	.word	0x58020400
 8002b00:	24000360 	.word	0x24000360
 8002b04:	240009f0 	.word	0x240009f0
 8002b08:	58021000 	.word	0x58021000
 8002b0c:	24000574 	.word	0x24000574
 8002b10:	24000a18 	.word	0x24000a18
 8002b14:	24000018 	.word	0x24000018
 8002b18:	24000014 	.word	0x24000014
 8002b1c:	24000a94 	.word	0x24000a94
 8002b20:	24000a98 	.word	0x24000a98
 8002b24:	2400001c 	.word	0x2400001c
 8002b28:	24000a9c 	.word	0x24000a9c
 8002b2c:	24000aa0 	.word	0x24000aa0

08002b30 <_GLOBAL__sub_I_hcrc>:
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002b38:	2001      	movs	r0, #1
 8002b3a:	f7ff ff1d 	bl	8002978 <_Z41__static_initialization_and_destruction_0ii>
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <_GLOBAL__sub_D_hcrc>:
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002b48:	2000      	movs	r0, #0
 8002b4a:	f7ff ff15 	bl	8002978 <_Z41__static_initialization_and_destruction_0ii>
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b56:	4b0a      	ldr	r3, [pc, #40]	; (8002b80 <HAL_MspInit+0x30>)
 8002b58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002b5c:	4a08      	ldr	r2, [pc, #32]	; (8002b80 <HAL_MspInit+0x30>)
 8002b5e:	f043 0302 	orr.w	r3, r3, #2
 8002b62:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002b66:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <HAL_MspInit+0x30>)
 8002b68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	607b      	str	r3, [r7, #4]
 8002b72:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	58024400 	.word	0x58024400

08002b84 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a0b      	ldr	r2, [pc, #44]	; (8002bc0 <HAL_CRC_MspInit+0x3c>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d10e      	bne.n	8002bb4 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002b96:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <HAL_CRC_MspInit+0x40>)
 8002b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b9c:	4a09      	ldr	r2, [pc, #36]	; (8002bc4 <HAL_CRC_MspInit+0x40>)
 8002b9e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002ba2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ba6:	4b07      	ldr	r3, [pc, #28]	; (8002bc4 <HAL_CRC_MspInit+0x40>)
 8002ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bb0:	60fb      	str	r3, [r7, #12]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002bb4:	bf00      	nop
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	58024c00 	.word	0x58024c00
 8002bc4:	58024400 	.word	0x58024400

08002bc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b0b8      	sub	sp, #224	; 0xe0
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	60da      	str	r2, [r3, #12]
 8002bde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002be0:	f107 0310 	add.w	r3, r7, #16
 8002be4:	22bc      	movs	r2, #188	; 0xbc
 8002be6:	2100      	movs	r1, #0
 8002be8:	4618      	mov	r0, r3
 8002bea:	f009 fedd 	bl	800c9a8 <memset>
  if(hspi->Instance==SPI3)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a25      	ldr	r2, [pc, #148]	; (8002c88 <HAL_SPI_MspInit+0xc0>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d142      	bne.n	8002c7e <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002bf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bfc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c02:	f107 0310 	add.w	r3, r7, #16
 8002c06:	4618      	mov	r0, r3
 8002c08:	f004 fd54 	bl	80076b4 <HAL_RCCEx_PeriphCLKConfig>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8002c12:	f7ff fe97 	bl	8002944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c16:	4b1d      	ldr	r3, [pc, #116]	; (8002c8c <HAL_SPI_MspInit+0xc4>)
 8002c18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c1c:	4a1b      	ldr	r2, [pc, #108]	; (8002c8c <HAL_SPI_MspInit+0xc4>)
 8002c1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c22:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002c26:	4b19      	ldr	r3, [pc, #100]	; (8002c8c <HAL_SPI_MspInit+0xc4>)
 8002c28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c30:	60fb      	str	r3, [r7, #12]
 8002c32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c34:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <HAL_SPI_MspInit+0xc4>)
 8002c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c3a:	4a14      	ldr	r2, [pc, #80]	; (8002c8c <HAL_SPI_MspInit+0xc4>)
 8002c3c:	f043 0304 	orr.w	r3, r3, #4
 8002c40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c44:	4b11      	ldr	r3, [pc, #68]	; (8002c8c <HAL_SPI_MspInit+0xc4>)
 8002c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c4a:	f003 0304 	and.w	r3, r3, #4
 8002c4e:	60bb      	str	r3, [r7, #8]
 8002c50:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002c52:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002c56:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c60:	2300      	movs	r3, #0
 8002c62:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c66:	2300      	movs	r3, #0
 8002c68:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c6c:	2306      	movs	r3, #6
 8002c6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c72:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c76:	4619      	mov	r1, r3
 8002c78:	4805      	ldr	r0, [pc, #20]	; (8002c90 <HAL_SPI_MspInit+0xc8>)
 8002c7a:	f003 fb45 	bl	8006308 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002c7e:	bf00      	nop
 8002c80:	37e0      	adds	r7, #224	; 0xe0
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	40003c00 	.word	0x40003c00
 8002c8c:	58024400 	.word	0x58024400
 8002c90:	58020800 	.word	0x58020800

08002c94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b08c      	sub	sp, #48	; 0x30
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a7d      	ldr	r2, [pc, #500]	; (8002e98 <HAL_TIM_Base_MspInit+0x204>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d10f      	bne.n	8002cc6 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ca6:	4b7d      	ldr	r3, [pc, #500]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002ca8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002cac:	4a7b      	ldr	r2, [pc, #492]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002cb6:	4b79      	ldr	r3, [pc, #484]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002cb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002cc4:	e0e3      	b.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
  else if(htim_base->Instance==TIM2)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cce:	d10f      	bne.n	8002cf0 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cd0:	4b72      	ldr	r3, [pc, #456]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002cd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002cd6:	4a71      	ldr	r2, [pc, #452]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002ce0:	4b6e      	ldr	r3, [pc, #440]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002ce2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002cee:	e0ce      	b.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
  else if(htim_base->Instance==TIM3)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a6a      	ldr	r2, [pc, #424]	; (8002ea0 <HAL_TIM_Base_MspInit+0x20c>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d10f      	bne.n	8002d1a <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002cfa:	4b68      	ldr	r3, [pc, #416]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002cfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d00:	4a66      	ldr	r2, [pc, #408]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d02:	f043 0302 	orr.w	r3, r3, #2
 8002d06:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002d0a:	4b64      	ldr	r3, [pc, #400]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	627b      	str	r3, [r7, #36]	; 0x24
 8002d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002d18:	e0b9      	b.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
  else if(htim_base->Instance==TIM4)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a61      	ldr	r2, [pc, #388]	; (8002ea4 <HAL_TIM_Base_MspInit+0x210>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d10f      	bne.n	8002d44 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d24:	4b5d      	ldr	r3, [pc, #372]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d2a:	4a5c      	ldr	r2, [pc, #368]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d2c:	f043 0304 	orr.w	r3, r3, #4
 8002d30:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002d34:	4b59      	ldr	r3, [pc, #356]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	623b      	str	r3, [r7, #32]
 8002d40:	6a3b      	ldr	r3, [r7, #32]
}
 8002d42:	e0a4      	b.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
  else if(htim_base->Instance==TIM5)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a57      	ldr	r2, [pc, #348]	; (8002ea8 <HAL_TIM_Base_MspInit+0x214>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d117      	bne.n	8002d7e <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d4e:	4b53      	ldr	r3, [pc, #332]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d54:	4a51      	ldr	r2, [pc, #324]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d56:	f043 0308 	orr.w	r3, r3, #8
 8002d5a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002d5e:	4b4f      	ldr	r3, [pc, #316]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d64:	f003 0308 	and.w	r3, r3, #8
 8002d68:	61fb      	str	r3, [r7, #28]
 8002d6a:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2100      	movs	r1, #0
 8002d70:	2032      	movs	r0, #50	; 0x32
 8002d72:	f000 ff7a 	bl	8003c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002d76:	2032      	movs	r0, #50	; 0x32
 8002d78:	f000 ff91 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 8002d7c:	e087      	b.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
  else if(htim_base->Instance==TIM6)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a4a      	ldr	r2, [pc, #296]	; (8002eac <HAL_TIM_Base_MspInit+0x218>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d117      	bne.n	8002db8 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d88:	4b44      	ldr	r3, [pc, #272]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d8e:	4a43      	ldr	r2, [pc, #268]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d90:	f043 0310 	orr.w	r3, r3, #16
 8002d94:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002d98:	4b40      	ldr	r3, [pc, #256]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002d9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d9e:	f003 0310 	and.w	r3, r3, #16
 8002da2:	61bb      	str	r3, [r7, #24]
 8002da4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002da6:	2200      	movs	r2, #0
 8002da8:	2100      	movs	r1, #0
 8002daa:	2036      	movs	r0, #54	; 0x36
 8002dac:	f000 ff5d 	bl	8003c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002db0:	2036      	movs	r0, #54	; 0x36
 8002db2:	f000 ff74 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 8002db6:	e06a      	b.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
  else if(htim_base->Instance==TIM7)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a3c      	ldr	r2, [pc, #240]	; (8002eb0 <HAL_TIM_Base_MspInit+0x21c>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d117      	bne.n	8002df2 <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002dc2:	4b36      	ldr	r3, [pc, #216]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002dc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002dc8:	4a34      	ldr	r2, [pc, #208]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002dca:	f043 0320 	orr.w	r3, r3, #32
 8002dce:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002dd2:	4b32      	ldr	r3, [pc, #200]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002dd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002dd8:	f003 0320 	and.w	r3, r3, #32
 8002ddc:	617b      	str	r3, [r7, #20]
 8002dde:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002de0:	2200      	movs	r2, #0
 8002de2:	2100      	movs	r1, #0
 8002de4:	2037      	movs	r0, #55	; 0x37
 8002de6:	f000 ff40 	bl	8003c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002dea:	2037      	movs	r0, #55	; 0x37
 8002dec:	f000 ff57 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 8002df0:	e04d      	b.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
  else if(htim_base->Instance==TIM12)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a2f      	ldr	r2, [pc, #188]	; (8002eb4 <HAL_TIM_Base_MspInit+0x220>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d117      	bne.n	8002e2c <HAL_TIM_Base_MspInit+0x198>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002dfc:	4b27      	ldr	r3, [pc, #156]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002dfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002e02:	4a26      	ldr	r2, [pc, #152]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002e04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e08:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002e0c:	4b23      	ldr	r3, [pc, #140]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002e0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002e12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e16:	613b      	str	r3, [r7, #16]
 8002e18:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	202b      	movs	r0, #43	; 0x2b
 8002e20:	f000 ff23 	bl	8003c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002e24:	202b      	movs	r0, #43	; 0x2b
 8002e26:	f000 ff3a 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 8002e2a:	e030      	b.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
  else if(htim_base->Instance==TIM13)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a21      	ldr	r2, [pc, #132]	; (8002eb8 <HAL_TIM_Base_MspInit+0x224>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d117      	bne.n	8002e66 <HAL_TIM_Base_MspInit+0x1d2>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002e36:	4b19      	ldr	r3, [pc, #100]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002e38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002e3c:	4a17      	ldr	r2, [pc, #92]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002e3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e42:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002e46:	4b15      	ldr	r3, [pc, #84]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002e48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002e54:	2200      	movs	r2, #0
 8002e56:	2100      	movs	r1, #0
 8002e58:	202c      	movs	r0, #44	; 0x2c
 8002e5a:	f000 ff06 	bl	8003c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002e5e:	202c      	movs	r0, #44	; 0x2c
 8002e60:	f000 ff1d 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 8002e64:	e013      	b.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
  else if(htim_base->Instance==TIM15)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a14      	ldr	r2, [pc, #80]	; (8002ebc <HAL_TIM_Base_MspInit+0x228>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d10e      	bne.n	8002e8e <HAL_TIM_Base_MspInit+0x1fa>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002e70:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002e72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e76:	4a09      	ldr	r2, [pc, #36]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e7c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002e80:	4b06      	ldr	r3, [pc, #24]	; (8002e9c <HAL_TIM_Base_MspInit+0x208>)
 8002e82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002e86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e8a:	60bb      	str	r3, [r7, #8]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
}
 8002e8e:	bf00      	nop
 8002e90:	3730      	adds	r7, #48	; 0x30
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40010000 	.word	0x40010000
 8002e9c:	58024400 	.word	0x58024400
 8002ea0:	40000400 	.word	0x40000400
 8002ea4:	40000800 	.word	0x40000800
 8002ea8:	40000c00 	.word	0x40000c00
 8002eac:	40001000 	.word	0x40001000
 8002eb0:	40001400 	.word	0x40001400
 8002eb4:	40001800 	.word	0x40001800
 8002eb8:	40001c00 	.word	0x40001c00
 8002ebc:	40014000 	.word	0x40014000

08002ec0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b08c      	sub	sp, #48	; 0x30
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec8:	f107 031c 	add.w	r3, r7, #28
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	605a      	str	r2, [r3, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	60da      	str	r2, [r3, #12]
 8002ed6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a5e      	ldr	r2, [pc, #376]	; (8003058 <HAL_TIM_MspPostInit+0x198>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d120      	bne.n	8002f24 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ee2:	4b5e      	ldr	r3, [pc, #376]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002ee4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ee8:	4a5c      	ldr	r2, [pc, #368]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002eea:	f043 0310 	orr.w	r3, r3, #16
 8002eee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ef2:	4b5a      	ldr	r3, [pc, #360]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002ef4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ef8:	f003 0310 	and.w	r3, r3, #16
 8002efc:	61bb      	str	r3, [r7, #24]
 8002efe:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = STEP_1_Pin;
 8002f00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f06:	2302      	movs	r3, #2
 8002f08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002f12:	2301      	movs	r3, #1
 8002f14:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_1_GPIO_Port, &GPIO_InitStruct);
 8002f16:	f107 031c 	add.w	r3, r7, #28
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4850      	ldr	r0, [pc, #320]	; (8003060 <HAL_TIM_MspPostInit+0x1a0>)
 8002f1e:	f003 f9f3 	bl	8006308 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002f22:	e094      	b.n	800304e <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM2)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f2c:	d120      	bne.n	8002f70 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f2e:	4b4b      	ldr	r3, [pc, #300]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f34:	4a49      	ldr	r2, [pc, #292]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002f36:	f043 0302 	orr.w	r3, r3, #2
 8002f3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f3e:	4b47      	ldr	r3, [pc, #284]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEP_2_Pin;
 8002f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f52:	2302      	movs	r3, #2
 8002f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f56:	2300      	movs	r3, #0
 8002f58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_2_GPIO_Port, &GPIO_InitStruct);
 8002f62:	f107 031c 	add.w	r3, r7, #28
 8002f66:	4619      	mov	r1, r3
 8002f68:	483e      	ldr	r0, [pc, #248]	; (8003064 <HAL_TIM_MspPostInit+0x1a4>)
 8002f6a:	f003 f9cd 	bl	8006308 <HAL_GPIO_Init>
}
 8002f6e:	e06e      	b.n	800304e <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM3)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a3c      	ldr	r2, [pc, #240]	; (8003068 <HAL_TIM_MspPostInit+0x1a8>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d11f      	bne.n	8002fba <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7a:	4b38      	ldr	r3, [pc, #224]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002f7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f80:	4a36      	ldr	r2, [pc, #216]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002f82:	f043 0301 	orr.w	r3, r3, #1
 8002f86:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f8a:	4b34      	ldr	r3, [pc, #208]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002f8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEP_3_Pin;
 8002f98:	2340      	movs	r3, #64	; 0x40
 8002f9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_3_GPIO_Port, &GPIO_InitStruct);
 8002fac:	f107 031c 	add.w	r3, r7, #28
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	482e      	ldr	r0, [pc, #184]	; (800306c <HAL_TIM_MspPostInit+0x1ac>)
 8002fb4:	f003 f9a8 	bl	8006308 <HAL_GPIO_Init>
}
 8002fb8:	e049      	b.n	800304e <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM4)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a2c      	ldr	r2, [pc, #176]	; (8003070 <HAL_TIM_MspPostInit+0x1b0>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d120      	bne.n	8003006 <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fc4:	4b25      	ldr	r3, [pc, #148]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002fc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fca:	4a24      	ldr	r2, [pc, #144]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002fcc:	f043 0302 	orr.w	r3, r3, #2
 8002fd0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002fd4:	4b21      	ldr	r3, [pc, #132]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8002fd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEP_4_Pin;
 8002fe2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fe6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe8:	2302      	movs	r3, #2
 8002fea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_4_GPIO_Port, &GPIO_InitStruct);
 8002ff8:	f107 031c 	add.w	r3, r7, #28
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4819      	ldr	r0, [pc, #100]	; (8003064 <HAL_TIM_MspPostInit+0x1a4>)
 8003000:	f003 f982 	bl	8006308 <HAL_GPIO_Init>
}
 8003004:	e023      	b.n	800304e <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM15)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a1a      	ldr	r2, [pc, #104]	; (8003074 <HAL_TIM_MspPostInit+0x1b4>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d11e      	bne.n	800304e <HAL_TIM_MspPostInit+0x18e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003010:	4b12      	ldr	r3, [pc, #72]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8003012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003016:	4a11      	ldr	r2, [pc, #68]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8003018:	f043 0310 	orr.w	r3, r3, #16
 800301c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003020:	4b0e      	ldr	r3, [pc, #56]	; (800305c <HAL_TIM_MspPostInit+0x19c>)
 8003022:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003026:	f003 0310 	and.w	r3, r3, #16
 800302a:	60bb      	str	r3, [r7, #8]
 800302c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STEP_5_Pin;
 800302e:	2340      	movs	r3, #64	; 0x40
 8003030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003032:	2302      	movs	r3, #2
 8003034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003036:	2300      	movs	r3, #0
 8003038:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800303a:	2300      	movs	r3, #0
 800303c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 800303e:	2304      	movs	r3, #4
 8003040:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_5_GPIO_Port, &GPIO_InitStruct);
 8003042:	f107 031c 	add.w	r3, r7, #28
 8003046:	4619      	mov	r1, r3
 8003048:	4805      	ldr	r0, [pc, #20]	; (8003060 <HAL_TIM_MspPostInit+0x1a0>)
 800304a:	f003 f95d 	bl	8006308 <HAL_GPIO_Init>
}
 800304e:	bf00      	nop
 8003050:	3730      	adds	r7, #48	; 0x30
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40010000 	.word	0x40010000
 800305c:	58024400 	.word	0x58024400
 8003060:	58021000 	.word	0x58021000
 8003064:	58020400 	.word	0x58020400
 8003068:	40000400 	.word	0x40000400
 800306c:	58020000 	.word	0x58020000
 8003070:	40000800 	.word	0x40000800
 8003074:	40014000 	.word	0x40014000

08003078 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b0bc      	sub	sp, #240	; 0xf0
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003080:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	605a      	str	r2, [r3, #4]
 800308a:	609a      	str	r2, [r3, #8]
 800308c:	60da      	str	r2, [r3, #12]
 800308e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003090:	f107 0320 	add.w	r3, r7, #32
 8003094:	22bc      	movs	r2, #188	; 0xbc
 8003096:	2100      	movs	r1, #0
 8003098:	4618      	mov	r0, r3
 800309a:	f009 fc85 	bl	800c9a8 <memset>
  if(huart->Instance==UART4)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4aa1      	ldr	r2, [pc, #644]	; (8003328 <HAL_UART_MspInit+0x2b0>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	f040 80b7 	bne.w	8003218 <HAL_UART_MspInit+0x1a0>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80030aa:	2302      	movs	r3, #2
 80030ac:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80030ae:	2300      	movs	r3, #0
 80030b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030b4:	f107 0320 	add.w	r3, r7, #32
 80030b8:	4618      	mov	r0, r3
 80030ba:	f004 fafb 	bl	80076b4 <HAL_RCCEx_PeriphCLKConfig>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80030c4:	f7ff fc3e 	bl	8002944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80030c8:	4b98      	ldr	r3, [pc, #608]	; (800332c <HAL_UART_MspInit+0x2b4>)
 80030ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030ce:	4a97      	ldr	r2, [pc, #604]	; (800332c <HAL_UART_MspInit+0x2b4>)
 80030d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80030d4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80030d8:	4b94      	ldr	r3, [pc, #592]	; (800332c <HAL_UART_MspInit+0x2b4>)
 80030da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030e2:	61fb      	str	r3, [r7, #28]
 80030e4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030e6:	4b91      	ldr	r3, [pc, #580]	; (800332c <HAL_UART_MspInit+0x2b4>)
 80030e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030ec:	4a8f      	ldr	r2, [pc, #572]	; (800332c <HAL_UART_MspInit+0x2b4>)
 80030ee:	f043 0308 	orr.w	r3, r3, #8
 80030f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80030f6:	4b8d      	ldr	r3, [pc, #564]	; (800332c <HAL_UART_MspInit+0x2b4>)
 80030f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030fc:	f003 0308 	and.w	r3, r3, #8
 8003100:	61bb      	str	r3, [r7, #24]
 8003102:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003104:	2303      	movs	r3, #3
 8003106:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800310a:	2302      	movs	r3, #2
 800310c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003110:	2300      	movs	r3, #0
 8003112:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003116:	2300      	movs	r3, #0
 8003118:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800311c:	2308      	movs	r3, #8
 800311e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003122:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003126:	4619      	mov	r1, r3
 8003128:	4881      	ldr	r0, [pc, #516]	; (8003330 <HAL_UART_MspInit+0x2b8>)
 800312a:	f003 f8ed 	bl	8006308 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream3;
 800312e:	4b81      	ldr	r3, [pc, #516]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003130:	4a81      	ldr	r2, [pc, #516]	; (8003338 <HAL_UART_MspInit+0x2c0>)
 8003132:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8003134:	4b7f      	ldr	r3, [pc, #508]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003136:	223f      	movs	r2, #63	; 0x3f
 8003138:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800313a:	4b7e      	ldr	r3, [pc, #504]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 800313c:	2200      	movs	r2, #0
 800313e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003140:	4b7c      	ldr	r3, [pc, #496]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003142:	2200      	movs	r2, #0
 8003144:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003146:	4b7b      	ldr	r3, [pc, #492]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003148:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800314c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800314e:	4b79      	ldr	r3, [pc, #484]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003150:	2200      	movs	r2, #0
 8003152:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003154:	4b77      	ldr	r3, [pc, #476]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003156:	2200      	movs	r2, #0
 8003158:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800315a:	4b76      	ldr	r3, [pc, #472]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 800315c:	2200      	movs	r2, #0
 800315e:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003160:	4b74      	ldr	r3, [pc, #464]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003162:	2200      	movs	r2, #0
 8003164:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003166:	4b73      	ldr	r3, [pc, #460]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003168:	2204      	movs	r2, #4
 800316a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800316c:	4b71      	ldr	r3, [pc, #452]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 800316e:	2203      	movs	r2, #3
 8003170:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart4_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003172:	4b70      	ldr	r3, [pc, #448]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003174:	2200      	movs	r2, #0
 8003176:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart4_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003178:	4b6e      	ldr	r3, [pc, #440]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 800317a:	2200      	movs	r2, #0
 800317c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800317e:	486d      	ldr	r0, [pc, #436]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003180:	f000 fe9e 	bl	8003ec0 <HAL_DMA_Init>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 800318a:	f7ff fbdb 	bl	8002944 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a68      	ldr	r2, [pc, #416]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003192:	67da      	str	r2, [r3, #124]	; 0x7c
 8003194:	4a67      	ldr	r2, [pc, #412]	; (8003334 <HAL_UART_MspInit+0x2bc>)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800319a:	4b68      	ldr	r3, [pc, #416]	; (800333c <HAL_UART_MspInit+0x2c4>)
 800319c:	4a68      	ldr	r2, [pc, #416]	; (8003340 <HAL_UART_MspInit+0x2c8>)
 800319e:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 80031a0:	4b66      	ldr	r3, [pc, #408]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031a2:	2240      	movs	r2, #64	; 0x40
 80031a4:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031a6:	4b65      	ldr	r3, [pc, #404]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031a8:	2240      	movs	r2, #64	; 0x40
 80031aa:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031ac:	4b63      	ldr	r3, [pc, #396]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031b2:	4b62      	ldr	r3, [pc, #392]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031b8:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031ba:	4b60      	ldr	r3, [pc, #384]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031bc:	2200      	movs	r2, #0
 80031be:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031c0:	4b5e      	ldr	r3, [pc, #376]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80031c6:	4b5d      	ldr	r3, [pc, #372]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80031cc:	4b5b      	ldr	r3, [pc, #364]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80031d2:	4b5a      	ldr	r3, [pc, #360]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031d4:	2204      	movs	r2, #4
 80031d6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart4_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80031d8:	4b58      	ldr	r3, [pc, #352]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031da:	2203      	movs	r2, #3
 80031dc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart4_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80031de:	4b57      	ldr	r3, [pc, #348]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart4_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80031e4:	4b55      	ldr	r3, [pc, #340]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80031ea:	4854      	ldr	r0, [pc, #336]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031ec:	f000 fe68 	bl	8003ec0 <HAL_DMA_Init>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_UART_MspInit+0x182>
    {
      Error_Handler();
 80031f6:	f7ff fba5 	bl	8002944 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a4f      	ldr	r2, [pc, #316]	; (800333c <HAL_UART_MspInit+0x2c4>)
 80031fe:	679a      	str	r2, [r3, #120]	; 0x78
 8003200:	4a4e      	ldr	r2, [pc, #312]	; (800333c <HAL_UART_MspInit+0x2c4>)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003206:	2200      	movs	r2, #0
 8003208:	2100      	movs	r1, #0
 800320a:	2034      	movs	r0, #52	; 0x34
 800320c:	f000 fd2d 	bl	8003c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003210:	2034      	movs	r0, #52	; 0x34
 8003212:	f000 fd44 	bl	8003c9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003216:	e154      	b.n	80034c2 <HAL_UART_MspInit+0x44a>
  else if(huart->Instance==UART7)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a49      	ldr	r2, [pc, #292]	; (8003344 <HAL_UART_MspInit+0x2cc>)
 800321e:	4293      	cmp	r3, r2
 8003220:	f040 8098 	bne.w	8003354 <HAL_UART_MspInit+0x2dc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8003224:	2302      	movs	r3, #2
 8003226:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003228:	2300      	movs	r3, #0
 800322a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800322e:	f107 0320 	add.w	r3, r7, #32
 8003232:	4618      	mov	r0, r3
 8003234:	f004 fa3e 	bl	80076b4 <HAL_RCCEx_PeriphCLKConfig>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <HAL_UART_MspInit+0x1ca>
      Error_Handler();
 800323e:	f7ff fb81 	bl	8002944 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 8003242:	4b3a      	ldr	r3, [pc, #232]	; (800332c <HAL_UART_MspInit+0x2b4>)
 8003244:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003248:	4a38      	ldr	r2, [pc, #224]	; (800332c <HAL_UART_MspInit+0x2b4>)
 800324a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800324e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003252:	4b36      	ldr	r3, [pc, #216]	; (800332c <HAL_UART_MspInit+0x2b4>)
 8003254:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003258:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800325c:	617b      	str	r3, [r7, #20]
 800325e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003260:	4b32      	ldr	r3, [pc, #200]	; (800332c <HAL_UART_MspInit+0x2b4>)
 8003262:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003266:	4a31      	ldr	r2, [pc, #196]	; (800332c <HAL_UART_MspInit+0x2b4>)
 8003268:	f043 0310 	orr.w	r3, r3, #16
 800326c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003270:	4b2e      	ldr	r3, [pc, #184]	; (800332c <HAL_UART_MspInit+0x2b4>)
 8003272:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003276:	f003 0310 	and.w	r3, r3, #16
 800327a:	613b      	str	r3, [r7, #16]
 800327c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800327e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003282:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003286:	2302      	movs	r3, #2
 8003288:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328c:	2300      	movs	r3, #0
 800328e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003292:	2300      	movs	r3, #0
 8003294:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8003298:	2307      	movs	r3, #7
 800329a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800329e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80032a2:	4619      	mov	r1, r3
 80032a4:	4828      	ldr	r0, [pc, #160]	; (8003348 <HAL_UART_MspInit+0x2d0>)
 80032a6:	f003 f82f 	bl	8006308 <HAL_GPIO_Init>
    hdma_uart7_tx.Instance = DMA1_Stream0;
 80032aa:	4b28      	ldr	r3, [pc, #160]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032ac:	4a28      	ldr	r2, [pc, #160]	; (8003350 <HAL_UART_MspInit+0x2d8>)
 80032ae:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 80032b0:	4b26      	ldr	r3, [pc, #152]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032b2:	2250      	movs	r2, #80	; 0x50
 80032b4:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80032b6:	4b25      	ldr	r3, [pc, #148]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032b8:	2240      	movs	r2, #64	; 0x40
 80032ba:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032bc:	4b23      	ldr	r3, [pc, #140]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032be:	2200      	movs	r2, #0
 80032c0:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 80032c2:	4b22      	ldr	r3, [pc, #136]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80032c8:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032ca:	4b20      	ldr	r3, [pc, #128]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032d0:	4b1e      	ldr	r3, [pc, #120]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 80032d6:	4b1d      	ldr	r3, [pc, #116]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032d8:	2200      	movs	r2, #0
 80032da:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 80032dc:	4b1b      	ldr	r3, [pc, #108]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032de:	2200      	movs	r2, #0
 80032e0:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80032e2:	4b1a      	ldr	r3, [pc, #104]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032e4:	2204      	movs	r2, #4
 80032e6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart7_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80032e8:	4b18      	ldr	r3, [pc, #96]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032ea:	2203      	movs	r2, #3
 80032ec:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart7_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80032ee:	4b17      	ldr	r3, [pc, #92]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart7_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80032f4:	4b15      	ldr	r3, [pc, #84]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 80032fa:	4814      	ldr	r0, [pc, #80]	; (800334c <HAL_UART_MspInit+0x2d4>)
 80032fc:	f000 fde0 	bl	8003ec0 <HAL_DMA_Init>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <HAL_UART_MspInit+0x292>
      Error_Handler();
 8003306:	f7ff fb1d 	bl	8002944 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart7_tx);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a0f      	ldr	r2, [pc, #60]	; (800334c <HAL_UART_MspInit+0x2d4>)
 800330e:	679a      	str	r2, [r3, #120]	; 0x78
 8003310:	4a0e      	ldr	r2, [pc, #56]	; (800334c <HAL_UART_MspInit+0x2d4>)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8003316:	2200      	movs	r2, #0
 8003318:	2100      	movs	r1, #0
 800331a:	2052      	movs	r0, #82	; 0x52
 800331c:	f000 fca5 	bl	8003c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8003320:	2052      	movs	r0, #82	; 0x52
 8003322:	f000 fcbc 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 8003326:	e0cc      	b.n	80034c2 <HAL_UART_MspInit+0x44a>
 8003328:	40004c00 	.word	0x40004c00
 800332c:	58024400 	.word	0x58024400
 8003330:	58020c00 	.word	0x58020c00
 8003334:	24000770 	.word	0x24000770
 8003338:	40020058 	.word	0x40020058
 800333c:	240007e8 	.word	0x240007e8
 8003340:	40020070 	.word	0x40020070
 8003344:	40007800 	.word	0x40007800
 8003348:	58021000 	.word	0x58021000
 800334c:	24000860 	.word	0x24000860
 8003350:	40020010 	.word	0x40020010
  else if(huart->Instance==USART3)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a5c      	ldr	r2, [pc, #368]	; (80034cc <HAL_UART_MspInit+0x454>)
 800335a:	4293      	cmp	r3, r2
 800335c:	f040 80b1 	bne.w	80034c2 <HAL_UART_MspInit+0x44a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003360:	2302      	movs	r3, #2
 8003362:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003364:	2300      	movs	r3, #0
 8003366:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800336a:	f107 0320 	add.w	r3, r7, #32
 800336e:	4618      	mov	r0, r3
 8003370:	f004 f9a0 	bl	80076b4 <HAL_RCCEx_PeriphCLKConfig>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_UART_MspInit+0x306>
      Error_Handler();
 800337a:	f7ff fae3 	bl	8002944 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800337e:	4b54      	ldr	r3, [pc, #336]	; (80034d0 <HAL_UART_MspInit+0x458>)
 8003380:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003384:	4a52      	ldr	r2, [pc, #328]	; (80034d0 <HAL_UART_MspInit+0x458>)
 8003386:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800338a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800338e:	4b50      	ldr	r3, [pc, #320]	; (80034d0 <HAL_UART_MspInit+0x458>)
 8003390:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003394:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003398:	60fb      	str	r3, [r7, #12]
 800339a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800339c:	4b4c      	ldr	r3, [pc, #304]	; (80034d0 <HAL_UART_MspInit+0x458>)
 800339e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033a2:	4a4b      	ldr	r2, [pc, #300]	; (80034d0 <HAL_UART_MspInit+0x458>)
 80033a4:	f043 0308 	orr.w	r3, r3, #8
 80033a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80033ac:	4b48      	ldr	r3, [pc, #288]	; (80034d0 <HAL_UART_MspInit+0x458>)
 80033ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	60bb      	str	r3, [r7, #8]
 80033b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80033ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80033be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c2:	2302      	movs	r3, #2
 80033c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c8:	2300      	movs	r3, #0
 80033ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ce:	2300      	movs	r3, #0
 80033d0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80033d4:	2307      	movs	r3, #7
 80033d6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033da:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80033de:	4619      	mov	r1, r3
 80033e0:	483c      	ldr	r0, [pc, #240]	; (80034d4 <HAL_UART_MspInit+0x45c>)
 80033e2:	f002 ff91 	bl	8006308 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80033e6:	4b3c      	ldr	r3, [pc, #240]	; (80034d8 <HAL_UART_MspInit+0x460>)
 80033e8:	4a3c      	ldr	r2, [pc, #240]	; (80034dc <HAL_UART_MspInit+0x464>)
 80033ea:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80033ec:	4b3a      	ldr	r3, [pc, #232]	; (80034d8 <HAL_UART_MspInit+0x460>)
 80033ee:	222d      	movs	r2, #45	; 0x2d
 80033f0:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033f2:	4b39      	ldr	r3, [pc, #228]	; (80034d8 <HAL_UART_MspInit+0x460>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033f8:	4b37      	ldr	r3, [pc, #220]	; (80034d8 <HAL_UART_MspInit+0x460>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033fe:	4b36      	ldr	r3, [pc, #216]	; (80034d8 <HAL_UART_MspInit+0x460>)
 8003400:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003404:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003406:	4b34      	ldr	r3, [pc, #208]	; (80034d8 <HAL_UART_MspInit+0x460>)
 8003408:	2200      	movs	r2, #0
 800340a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800340c:	4b32      	ldr	r3, [pc, #200]	; (80034d8 <HAL_UART_MspInit+0x460>)
 800340e:	2200      	movs	r2, #0
 8003410:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003412:	4b31      	ldr	r3, [pc, #196]	; (80034d8 <HAL_UART_MspInit+0x460>)
 8003414:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003418:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800341a:	4b2f      	ldr	r3, [pc, #188]	; (80034d8 <HAL_UART_MspInit+0x460>)
 800341c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003420:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003422:	4b2d      	ldr	r3, [pc, #180]	; (80034d8 <HAL_UART_MspInit+0x460>)
 8003424:	2200      	movs	r2, #0
 8003426:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003428:	482b      	ldr	r0, [pc, #172]	; (80034d8 <HAL_UART_MspInit+0x460>)
 800342a:	f000 fd49 	bl	8003ec0 <HAL_DMA_Init>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <HAL_UART_MspInit+0x3c0>
      Error_Handler();
 8003434:	f7ff fa86 	bl	8002944 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a27      	ldr	r2, [pc, #156]	; (80034d8 <HAL_UART_MspInit+0x460>)
 800343c:	67da      	str	r2, [r3, #124]	; 0x7c
 800343e:	4a26      	ldr	r2, [pc, #152]	; (80034d8 <HAL_UART_MspInit+0x460>)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream2;
 8003444:	4b26      	ldr	r3, [pc, #152]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003446:	4a27      	ldr	r2, [pc, #156]	; (80034e4 <HAL_UART_MspInit+0x46c>)
 8003448:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800344a:	4b25      	ldr	r3, [pc, #148]	; (80034e0 <HAL_UART_MspInit+0x468>)
 800344c:	222e      	movs	r2, #46	; 0x2e
 800344e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003450:	4b23      	ldr	r3, [pc, #140]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003452:	2240      	movs	r2, #64	; 0x40
 8003454:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003456:	4b22      	ldr	r3, [pc, #136]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003458:	2200      	movs	r2, #0
 800345a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800345c:	4b20      	ldr	r3, [pc, #128]	; (80034e0 <HAL_UART_MspInit+0x468>)
 800345e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003462:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003464:	4b1e      	ldr	r3, [pc, #120]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003466:	2200      	movs	r2, #0
 8003468:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800346a:	4b1d      	ldr	r3, [pc, #116]	; (80034e0 <HAL_UART_MspInit+0x468>)
 800346c:	2200      	movs	r2, #0
 800346e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003470:	4b1b      	ldr	r3, [pc, #108]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003472:	2200      	movs	r2, #0
 8003474:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003476:	4b1a      	ldr	r3, [pc, #104]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003478:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800347c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800347e:	4b18      	ldr	r3, [pc, #96]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003480:	2204      	movs	r2, #4
 8003482:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003484:	4b16      	ldr	r3, [pc, #88]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003486:	2203      	movs	r2, #3
 8003488:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800348a:	4b15      	ldr	r3, [pc, #84]	; (80034e0 <HAL_UART_MspInit+0x468>)
 800348c:	2200      	movs	r2, #0
 800348e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003490:	4b13      	ldr	r3, [pc, #76]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003492:	2200      	movs	r2, #0
 8003494:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003496:	4812      	ldr	r0, [pc, #72]	; (80034e0 <HAL_UART_MspInit+0x468>)
 8003498:	f000 fd12 	bl	8003ec0 <HAL_DMA_Init>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_UART_MspInit+0x42e>
      Error_Handler();
 80034a2:	f7ff fa4f 	bl	8002944 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a0d      	ldr	r2, [pc, #52]	; (80034e0 <HAL_UART_MspInit+0x468>)
 80034aa:	679a      	str	r2, [r3, #120]	; 0x78
 80034ac:	4a0c      	ldr	r2, [pc, #48]	; (80034e0 <HAL_UART_MspInit+0x468>)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80034b2:	2200      	movs	r2, #0
 80034b4:	2100      	movs	r1, #0
 80034b6:	2027      	movs	r0, #39	; 0x27
 80034b8:	f000 fbd7 	bl	8003c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80034bc:	2027      	movs	r0, #39	; 0x27
 80034be:	f000 fbee 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 80034c2:	bf00      	nop
 80034c4:	37f0      	adds	r7, #240	; 0xf0
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	40004800 	.word	0x40004800
 80034d0:	58024400 	.word	0x58024400
 80034d4:	58020c00 	.word	0x58020c00
 80034d8:	240008d8 	.word	0x240008d8
 80034dc:	40020028 	.word	0x40020028
 80034e0:	24000950 	.word	0x24000950
 80034e4:	40020040 	.word	0x40020040

080034e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034ec:	e7fe      	b.n	80034ec <NMI_Handler+0x4>

080034ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034ee:	b480      	push	{r7}
 80034f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034f2:	e7fe      	b.n	80034f2 <HardFault_Handler+0x4>

080034f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034f8:	e7fe      	b.n	80034f8 <MemManage_Handler+0x4>

080034fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034fa:	b480      	push	{r7}
 80034fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034fe:	e7fe      	b.n	80034fe <BusFault_Handler+0x4>

08003500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003504:	e7fe      	b.n	8003504 <UsageFault_Handler+0x4>

08003506 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003506:	b480      	push	{r7}
 8003508:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800350a:	bf00      	nop
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003518:	bf00      	nop
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr

08003522 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003522:	b480      	push	{r7}
 8003524:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003526:	bf00      	nop
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003534:	f000 fa92 	bl	8003a5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8003538:	f000 fbcb 	bl	8003cd2 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 800353c:	bf00      	nop
 800353e:	bd80      	pop	{r7, pc}

08003540 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8003544:	4802      	ldr	r0, [pc, #8]	; (8003550 <DMA1_Stream0_IRQHandler+0x10>)
 8003546:	f001 fd79 	bl	800503c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800354a:	bf00      	nop
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	24000860 	.word	0x24000860

08003554 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003558:	4802      	ldr	r0, [pc, #8]	; (8003564 <DMA1_Stream1_IRQHandler+0x10>)
 800355a:	f001 fd6f 	bl	800503c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800355e:	bf00      	nop
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	240008d8 	.word	0x240008d8

08003568 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800356c:	4802      	ldr	r0, [pc, #8]	; (8003578 <DMA1_Stream2_IRQHandler+0x10>)
 800356e:	f001 fd65 	bl	800503c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003572:	bf00      	nop
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	24000950 	.word	0x24000950

0800357c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8003580:	4802      	ldr	r0, [pc, #8]	; (800358c <DMA1_Stream3_IRQHandler+0x10>)
 8003582:	f001 fd5b 	bl	800503c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003586:	bf00      	nop
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	24000770 	.word	0x24000770

08003590 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8003594:	4802      	ldr	r0, [pc, #8]	; (80035a0 <DMA1_Stream4_IRQHandler+0x10>)
 8003596:	f001 fd51 	bl	800503c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800359a:	bf00      	nop
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	240007e8 	.word	0x240007e8

080035a4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STEP_5_Pin);
 80035a8:	2040      	movs	r0, #64	; 0x40
 80035aa:	f003 f876 	bl	800669a <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM3_Pin);
 80035ae:	2080      	movs	r0, #128	; 0x80
 80035b0:	f003 f873 	bl	800669a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80035b4:	bf00      	nop
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80035bc:	4802      	ldr	r0, [pc, #8]	; (80035c8 <USART3_IRQHandler+0x10>)
 80035be:	f007 f9a7 	bl	800a910 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80035c2:	bf00      	nop
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	240006e0 	.word	0x240006e0

080035cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LM2_Pin);
 80035d0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80035d4:	f003 f861 	bl	800669a <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM1_Pin);
 80035d8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80035dc:	f003 f85d 	bl	800669a <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Blue_Button_Pin_Pin);
 80035e0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80035e4:	f003 f859 	bl	800669a <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIR_1_Pin);
 80035e8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80035ec:	f003 f855 	bl	800669a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80035f0:	bf00      	nop
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80035f8:	4802      	ldr	r0, [pc, #8]	; (8003604 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 80035fa:	f005 ff1d 	bl	8009438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80035fe:	bf00      	nop
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	240004dc 	.word	0x240004dc

08003608 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 800360c:	4802      	ldr	r0, [pc, #8]	; (8003618 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800360e:	f005 ff13 	bl	8009438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003612:	bf00      	nop
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	24000528 	.word	0x24000528

0800361c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003620:	4802      	ldr	r0, [pc, #8]	; (800362c <TIM5_IRQHandler+0x10>)
 8003622:	f005 ff09 	bl	8009438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003626:	bf00      	nop
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	240003f8 	.word	0x240003f8

08003630 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003634:	4802      	ldr	r0, [pc, #8]	; (8003640 <UART4_IRQHandler+0x10>)
 8003636:	f007 f96b 	bl	800a910 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800363a:	bf00      	nop
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	240005c0 	.word	0x240005c0

08003644 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003648:	4802      	ldr	r0, [pc, #8]	; (8003654 <TIM6_DAC_IRQHandler+0x10>)
 800364a:	f005 fef5 	bl	8009438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800364e:	bf00      	nop
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	24000444 	.word	0x24000444

08003658 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800365c:	4802      	ldr	r0, [pc, #8]	; (8003668 <TIM7_IRQHandler+0x10>)
 800365e:	f005 feeb 	bl	8009438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003662:	bf00      	nop
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	24000490 	.word	0x24000490

0800366c <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8003670:	4802      	ldr	r0, [pc, #8]	; (800367c <UART7_IRQHandler+0x10>)
 8003672:	f007 f94d 	bl	800a910 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8003676:	bf00      	nop
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	24000650 	.word	0x24000650

08003680 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
	return 1;
 8003684:	2301      	movs	r3, #1
}
 8003686:	4618      	mov	r0, r3
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <_kill>:

int _kill(int pid, int sig)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800369a:	f009 f95b 	bl	800c954 <__errno>
 800369e:	4603      	mov	r3, r0
 80036a0:	2216      	movs	r2, #22
 80036a2:	601a      	str	r2, [r3, #0]
	return -1;
 80036a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <_exit>:

void _exit (int status)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80036b8:	f04f 31ff 	mov.w	r1, #4294967295
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7ff ffe7 	bl	8003690 <_kill>
	while (1) {}		/* Make sure we hang here */
 80036c2:	e7fe      	b.n	80036c2 <_exit+0x12>

080036c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036d0:	2300      	movs	r3, #0
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	e00a      	b.n	80036ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80036d6:	f3af 8000 	nop.w
 80036da:	4601      	mov	r1, r0
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	1c5a      	adds	r2, r3, #1
 80036e0:	60ba      	str	r2, [r7, #8]
 80036e2:	b2ca      	uxtb	r2, r1
 80036e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	3301      	adds	r3, #1
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	697a      	ldr	r2, [r7, #20]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	dbf0      	blt.n	80036d6 <_read+0x12>
	}

return len;
 80036f4:	687b      	ldr	r3, [r7, #4]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3718      	adds	r7, #24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b086      	sub	sp, #24
 8003702:	af00      	add	r7, sp, #0
 8003704:	60f8      	str	r0, [r7, #12]
 8003706:	60b9      	str	r1, [r7, #8]
 8003708:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800370a:	2300      	movs	r3, #0
 800370c:	617b      	str	r3, [r7, #20]
 800370e:	e009      	b.n	8003724 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	60ba      	str	r2, [r7, #8]
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	4618      	mov	r0, r3
 800371a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	3301      	adds	r3, #1
 8003722:	617b      	str	r3, [r7, #20]
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	429a      	cmp	r2, r3
 800372a:	dbf1      	blt.n	8003710 <_write+0x12>
	}
	return len;
 800372c:	687b      	ldr	r3, [r7, #4]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <_close>:

int _close(int file)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
	return -1;
 800373e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003742:	4618      	mov	r0, r3
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800374e:	b480      	push	{r7}
 8003750:	b083      	sub	sp, #12
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
 8003756:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800375e:	605a      	str	r2, [r3, #4]
	return 0;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <_isatty>:

int _isatty(int file)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
	return 1;
 8003776:	2301      	movs	r3, #1
}
 8003778:	4618      	mov	r0, r3
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
	return 0;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3714      	adds	r7, #20
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
	...

080037a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037a8:	4a14      	ldr	r2, [pc, #80]	; (80037fc <_sbrk+0x5c>)
 80037aa:	4b15      	ldr	r3, [pc, #84]	; (8003800 <_sbrk+0x60>)
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037b4:	4b13      	ldr	r3, [pc, #76]	; (8003804 <_sbrk+0x64>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d102      	bne.n	80037c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037bc:	4b11      	ldr	r3, [pc, #68]	; (8003804 <_sbrk+0x64>)
 80037be:	4a12      	ldr	r2, [pc, #72]	; (8003808 <_sbrk+0x68>)
 80037c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037c2:	4b10      	ldr	r3, [pc, #64]	; (8003804 <_sbrk+0x64>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4413      	add	r3, r2
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d207      	bcs.n	80037e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037d0:	f009 f8c0 	bl	800c954 <__errno>
 80037d4:	4603      	mov	r3, r0
 80037d6:	220c      	movs	r2, #12
 80037d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037da:	f04f 33ff 	mov.w	r3, #4294967295
 80037de:	e009      	b.n	80037f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037e0:	4b08      	ldr	r3, [pc, #32]	; (8003804 <_sbrk+0x64>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037e6:	4b07      	ldr	r3, [pc, #28]	; (8003804 <_sbrk+0x64>)
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4413      	add	r3, r2
 80037ee:	4a05      	ldr	r2, [pc, #20]	; (8003804 <_sbrk+0x64>)
 80037f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037f2:	68fb      	ldr	r3, [r7, #12]
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3718      	adds	r7, #24
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	240010d8 	.word	0x240010d8
 8003800:	00000400 	.word	0x00000400
 8003804:	24000ab4 	.word	0x24000ab4
 8003808:	24000ad8 	.word	0x24000ad8

0800380c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003810:	4b39      	ldr	r3, [pc, #228]	; (80038f8 <SystemInit+0xec>)
 8003812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003816:	4a38      	ldr	r2, [pc, #224]	; (80038f8 <SystemInit+0xec>)
 8003818:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800381c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003820:	4b36      	ldr	r3, [pc, #216]	; (80038fc <SystemInit+0xf0>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 030f 	and.w	r3, r3, #15
 8003828:	2b06      	cmp	r3, #6
 800382a:	d807      	bhi.n	800383c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800382c:	4b33      	ldr	r3, [pc, #204]	; (80038fc <SystemInit+0xf0>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f023 030f 	bic.w	r3, r3, #15
 8003834:	4a31      	ldr	r2, [pc, #196]	; (80038fc <SystemInit+0xf0>)
 8003836:	f043 0307 	orr.w	r3, r3, #7
 800383a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800383c:	4b30      	ldr	r3, [pc, #192]	; (8003900 <SystemInit+0xf4>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a2f      	ldr	r2, [pc, #188]	; (8003900 <SystemInit+0xf4>)
 8003842:	f043 0301 	orr.w	r3, r3, #1
 8003846:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003848:	4b2d      	ldr	r3, [pc, #180]	; (8003900 <SystemInit+0xf4>)
 800384a:	2200      	movs	r2, #0
 800384c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800384e:	4b2c      	ldr	r3, [pc, #176]	; (8003900 <SystemInit+0xf4>)
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	492b      	ldr	r1, [pc, #172]	; (8003900 <SystemInit+0xf4>)
 8003854:	4b2b      	ldr	r3, [pc, #172]	; (8003904 <SystemInit+0xf8>)
 8003856:	4013      	ands	r3, r2
 8003858:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800385a:	4b28      	ldr	r3, [pc, #160]	; (80038fc <SystemInit+0xf0>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0308 	and.w	r3, r3, #8
 8003862:	2b00      	cmp	r3, #0
 8003864:	d007      	beq.n	8003876 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003866:	4b25      	ldr	r3, [pc, #148]	; (80038fc <SystemInit+0xf0>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f023 030f 	bic.w	r3, r3, #15
 800386e:	4a23      	ldr	r2, [pc, #140]	; (80038fc <SystemInit+0xf0>)
 8003870:	f043 0307 	orr.w	r3, r3, #7
 8003874:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003876:	4b22      	ldr	r3, [pc, #136]	; (8003900 <SystemInit+0xf4>)
 8003878:	2200      	movs	r2, #0
 800387a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800387c:	4b20      	ldr	r3, [pc, #128]	; (8003900 <SystemInit+0xf4>)
 800387e:	2200      	movs	r2, #0
 8003880:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003882:	4b1f      	ldr	r3, [pc, #124]	; (8003900 <SystemInit+0xf4>)
 8003884:	2200      	movs	r2, #0
 8003886:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003888:	4b1d      	ldr	r3, [pc, #116]	; (8003900 <SystemInit+0xf4>)
 800388a:	4a1f      	ldr	r2, [pc, #124]	; (8003908 <SystemInit+0xfc>)
 800388c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800388e:	4b1c      	ldr	r3, [pc, #112]	; (8003900 <SystemInit+0xf4>)
 8003890:	4a1e      	ldr	r2, [pc, #120]	; (800390c <SystemInit+0x100>)
 8003892:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003894:	4b1a      	ldr	r3, [pc, #104]	; (8003900 <SystemInit+0xf4>)
 8003896:	4a1e      	ldr	r2, [pc, #120]	; (8003910 <SystemInit+0x104>)
 8003898:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800389a:	4b19      	ldr	r3, [pc, #100]	; (8003900 <SystemInit+0xf4>)
 800389c:	2200      	movs	r2, #0
 800389e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80038a0:	4b17      	ldr	r3, [pc, #92]	; (8003900 <SystemInit+0xf4>)
 80038a2:	4a1b      	ldr	r2, [pc, #108]	; (8003910 <SystemInit+0x104>)
 80038a4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80038a6:	4b16      	ldr	r3, [pc, #88]	; (8003900 <SystemInit+0xf4>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80038ac:	4b14      	ldr	r3, [pc, #80]	; (8003900 <SystemInit+0xf4>)
 80038ae:	4a18      	ldr	r2, [pc, #96]	; (8003910 <SystemInit+0x104>)
 80038b0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80038b2:	4b13      	ldr	r3, [pc, #76]	; (8003900 <SystemInit+0xf4>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80038b8:	4b11      	ldr	r3, [pc, #68]	; (8003900 <SystemInit+0xf4>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a10      	ldr	r2, [pc, #64]	; (8003900 <SystemInit+0xf4>)
 80038be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038c2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80038c4:	4b0e      	ldr	r3, [pc, #56]	; (8003900 <SystemInit+0xf4>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80038ca:	4b12      	ldr	r3, [pc, #72]	; (8003914 <SystemInit+0x108>)
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	4b12      	ldr	r3, [pc, #72]	; (8003918 <SystemInit+0x10c>)
 80038d0:	4013      	ands	r3, r2
 80038d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038d6:	d202      	bcs.n	80038de <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80038d8:	4b10      	ldr	r3, [pc, #64]	; (800391c <SystemInit+0x110>)
 80038da:	2201      	movs	r2, #1
 80038dc:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80038de:	4b10      	ldr	r3, [pc, #64]	; (8003920 <SystemInit+0x114>)
 80038e0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80038e4:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80038e6:	4b04      	ldr	r3, [pc, #16]	; (80038f8 <SystemInit+0xec>)
 80038e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038ec:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80038ee:	bf00      	nop
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr
 80038f8:	e000ed00 	.word	0xe000ed00
 80038fc:	52002000 	.word	0x52002000
 8003900:	58024400 	.word	0x58024400
 8003904:	eaf6ed7f 	.word	0xeaf6ed7f
 8003908:	02020200 	.word	0x02020200
 800390c:	01ff0000 	.word	0x01ff0000
 8003910:	01010280 	.word	0x01010280
 8003914:	5c001000 	.word	0x5c001000
 8003918:	ffff0000 	.word	0xffff0000
 800391c:	51008108 	.word	0x51008108
 8003920:	52004000 	.word	0x52004000

08003924 <Reset_Handler>:
 8003924:	f8df d034 	ldr.w	sp, [pc, #52]	; 800395c <LoopFillZerobss+0xe>
 8003928:	f7ff ff70 	bl	800380c <SystemInit>
 800392c:	480c      	ldr	r0, [pc, #48]	; (8003960 <LoopFillZerobss+0x12>)
 800392e:	490d      	ldr	r1, [pc, #52]	; (8003964 <LoopFillZerobss+0x16>)
 8003930:	4a0d      	ldr	r2, [pc, #52]	; (8003968 <LoopFillZerobss+0x1a>)
 8003932:	2300      	movs	r3, #0
 8003934:	e002      	b.n	800393c <LoopCopyDataInit>

08003936 <CopyDataInit>:
 8003936:	58d4      	ldr	r4, [r2, r3]
 8003938:	50c4      	str	r4, [r0, r3]
 800393a:	3304      	adds	r3, #4

0800393c <LoopCopyDataInit>:
 800393c:	18c4      	adds	r4, r0, r3
 800393e:	428c      	cmp	r4, r1
 8003940:	d3f9      	bcc.n	8003936 <CopyDataInit>
 8003942:	4a0a      	ldr	r2, [pc, #40]	; (800396c <LoopFillZerobss+0x1e>)
 8003944:	4c0a      	ldr	r4, [pc, #40]	; (8003970 <LoopFillZerobss+0x22>)
 8003946:	2300      	movs	r3, #0
 8003948:	e001      	b.n	800394e <LoopFillZerobss>

0800394a <FillZerobss>:
 800394a:	6013      	str	r3, [r2, #0]
 800394c:	3204      	adds	r2, #4

0800394e <LoopFillZerobss>:
 800394e:	42a2      	cmp	r2, r4
 8003950:	d3fb      	bcc.n	800394a <FillZerobss>
 8003952:	f009 f805 	bl	800c960 <__libc_init_array>
 8003956:	f7fd ff37 	bl	80017c8 <main>
 800395a:	4770      	bx	lr
 800395c:	240010d8 	.word	0x240010d8
 8003960:	24000000 	.word	0x24000000
 8003964:	24000200 	.word	0x24000200
 8003968:	0800f804 	.word	0x0800f804
 800396c:	24000200 	.word	0x24000200
 8003970:	24000ad4 	.word	0x24000ad4

08003974 <ADC3_IRQHandler>:
 8003974:	e7fe      	b.n	8003974 <ADC3_IRQHandler>
	...

08003978 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800397e:	2003      	movs	r0, #3
 8003980:	f000 f968 	bl	8003c54 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003984:	f003 fcc0 	bl	8007308 <HAL_RCC_GetSysClockFreq>
 8003988:	4602      	mov	r2, r0
 800398a:	4b15      	ldr	r3, [pc, #84]	; (80039e0 <HAL_Init+0x68>)
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	0a1b      	lsrs	r3, r3, #8
 8003990:	f003 030f 	and.w	r3, r3, #15
 8003994:	4913      	ldr	r1, [pc, #76]	; (80039e4 <HAL_Init+0x6c>)
 8003996:	5ccb      	ldrb	r3, [r1, r3]
 8003998:	f003 031f 	and.w	r3, r3, #31
 800399c:	fa22 f303 	lsr.w	r3, r2, r3
 80039a0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80039a2:	4b0f      	ldr	r3, [pc, #60]	; (80039e0 <HAL_Init+0x68>)
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	f003 030f 	and.w	r3, r3, #15
 80039aa:	4a0e      	ldr	r2, [pc, #56]	; (80039e4 <HAL_Init+0x6c>)
 80039ac:	5cd3      	ldrb	r3, [r2, r3]
 80039ae:	f003 031f 	and.w	r3, r3, #31
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	fa22 f303 	lsr.w	r3, r2, r3
 80039b8:	4a0b      	ldr	r2, [pc, #44]	; (80039e8 <HAL_Init+0x70>)
 80039ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80039bc:	4a0b      	ldr	r2, [pc, #44]	; (80039ec <HAL_Init+0x74>)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039c2:	2000      	movs	r0, #0
 80039c4:	f000 f814 	bl	80039f0 <HAL_InitTick>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d001      	beq.n	80039d2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e002      	b.n	80039d8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80039d2:	f7ff f8bd 	bl	8002b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	58024400 	.word	0x58024400
 80039e4:	0800f250 	.word	0x0800f250
 80039e8:	24000024 	.word	0x24000024
 80039ec:	24000020 	.word	0x24000020

080039f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80039f8:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <HAL_InitTick+0x60>)
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e021      	b.n	8003a48 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003a04:	4b13      	ldr	r3, [pc, #76]	; (8003a54 <HAL_InitTick+0x64>)
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	4b11      	ldr	r3, [pc, #68]	; (8003a50 <HAL_InitTick+0x60>)
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a12:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f000 f94d 	bl	8003cba <HAL_SYSTICK_Config>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e00e      	b.n	8003a48 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2b0f      	cmp	r3, #15
 8003a2e:	d80a      	bhi.n	8003a46 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a30:	2200      	movs	r2, #0
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	f04f 30ff 	mov.w	r0, #4294967295
 8003a38:	f000 f917 	bl	8003c6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a3c:	4a06      	ldr	r2, [pc, #24]	; (8003a58 <HAL_InitTick+0x68>)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
 8003a44:	e000      	b.n	8003a48 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	2400002c 	.word	0x2400002c
 8003a54:	24000020 	.word	0x24000020
 8003a58:	24000028 	.word	0x24000028

08003a5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a60:	4b06      	ldr	r3, [pc, #24]	; (8003a7c <HAL_IncTick+0x20>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	461a      	mov	r2, r3
 8003a66:	4b06      	ldr	r3, [pc, #24]	; (8003a80 <HAL_IncTick+0x24>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	4a04      	ldr	r2, [pc, #16]	; (8003a80 <HAL_IncTick+0x24>)
 8003a6e:	6013      	str	r3, [r2, #0]
}
 8003a70:	bf00      	nop
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	2400002c 	.word	0x2400002c
 8003a80:	24000ac0 	.word	0x24000ac0

08003a84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
  return uwTick;
 8003a88:	4b03      	ldr	r3, [pc, #12]	; (8003a98 <HAL_GetTick+0x14>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	24000ac0 	.word	0x24000ac0

08003a9c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003aa0:	4b03      	ldr	r3, [pc, #12]	; (8003ab0 <HAL_GetREVID+0x14>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	0c1b      	lsrs	r3, r3, #16
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	5c001000 	.word	0x5c001000

08003ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b085      	sub	sp, #20
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f003 0307 	and.w	r3, r3, #7
 8003ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ac4:	4b0b      	ldr	r3, [pc, #44]	; (8003af4 <__NVIC_SetPriorityGrouping+0x40>)
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003aca:	68ba      	ldr	r2, [r7, #8]
 8003acc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003adc:	4b06      	ldr	r3, [pc, #24]	; (8003af8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ae2:	4a04      	ldr	r2, [pc, #16]	; (8003af4 <__NVIC_SetPriorityGrouping+0x40>)
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	60d3      	str	r3, [r2, #12]
}
 8003ae8:	bf00      	nop
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	e000ed00 	.word	0xe000ed00
 8003af8:	05fa0000 	.word	0x05fa0000

08003afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b00:	4b04      	ldr	r3, [pc, #16]	; (8003b14 <__NVIC_GetPriorityGrouping+0x18>)
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	0a1b      	lsrs	r3, r3, #8
 8003b06:	f003 0307 	and.w	r3, r3, #7
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr
 8003b14:	e000ed00 	.word	0xe000ed00

08003b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	4603      	mov	r3, r0
 8003b20:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003b22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	db0b      	blt.n	8003b42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	f003 021f 	and.w	r2, r3, #31
 8003b30:	4907      	ldr	r1, [pc, #28]	; (8003b50 <__NVIC_EnableIRQ+0x38>)
 8003b32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b36:	095b      	lsrs	r3, r3, #5
 8003b38:	2001      	movs	r0, #1
 8003b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	e000e100 	.word	0xe000e100

08003b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	6039      	str	r1, [r7, #0]
 8003b5e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003b60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	db0a      	blt.n	8003b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	490c      	ldr	r1, [pc, #48]	; (8003ba0 <__NVIC_SetPriority+0x4c>)
 8003b6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b72:	0112      	lsls	r2, r2, #4
 8003b74:	b2d2      	uxtb	r2, r2
 8003b76:	440b      	add	r3, r1
 8003b78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b7c:	e00a      	b.n	8003b94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	b2da      	uxtb	r2, r3
 8003b82:	4908      	ldr	r1, [pc, #32]	; (8003ba4 <__NVIC_SetPriority+0x50>)
 8003b84:	88fb      	ldrh	r3, [r7, #6]
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	3b04      	subs	r3, #4
 8003b8c:	0112      	lsls	r2, r2, #4
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	440b      	add	r3, r1
 8003b92:	761a      	strb	r2, [r3, #24]
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	e000e100 	.word	0xe000e100
 8003ba4:	e000ed00 	.word	0xe000ed00

08003ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b089      	sub	sp, #36	; 0x24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f1c3 0307 	rsb	r3, r3, #7
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	bf28      	it	cs
 8003bc6:	2304      	movcs	r3, #4
 8003bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	3304      	adds	r3, #4
 8003bce:	2b06      	cmp	r3, #6
 8003bd0:	d902      	bls.n	8003bd8 <NVIC_EncodePriority+0x30>
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	3b03      	subs	r3, #3
 8003bd6:	e000      	b.n	8003bda <NVIC_EncodePriority+0x32>
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	fa02 f303 	lsl.w	r3, r2, r3
 8003be6:	43da      	mvns	r2, r3
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	401a      	ands	r2, r3
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfa:	43d9      	mvns	r1, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c00:	4313      	orrs	r3, r2
         );
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3724      	adds	r7, #36	; 0x24
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
	...

08003c10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c20:	d301      	bcc.n	8003c26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c22:	2301      	movs	r3, #1
 8003c24:	e00f      	b.n	8003c46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c26:	4a0a      	ldr	r2, [pc, #40]	; (8003c50 <SysTick_Config+0x40>)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c2e:	210f      	movs	r1, #15
 8003c30:	f04f 30ff 	mov.w	r0, #4294967295
 8003c34:	f7ff ff8e 	bl	8003b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c38:	4b05      	ldr	r3, [pc, #20]	; (8003c50 <SysTick_Config+0x40>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c3e:	4b04      	ldr	r3, [pc, #16]	; (8003c50 <SysTick_Config+0x40>)
 8003c40:	2207      	movs	r2, #7
 8003c42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	e000e010 	.word	0xe000e010

08003c54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f7ff ff29 	bl	8003ab4 <__NVIC_SetPriorityGrouping>
}
 8003c62:	bf00      	nop
 8003c64:	3708      	adds	r7, #8
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b086      	sub	sp, #24
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	4603      	mov	r3, r0
 8003c72:	60b9      	str	r1, [r7, #8]
 8003c74:	607a      	str	r2, [r7, #4]
 8003c76:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c78:	f7ff ff40 	bl	8003afc <__NVIC_GetPriorityGrouping>
 8003c7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	6978      	ldr	r0, [r7, #20]
 8003c84:	f7ff ff90 	bl	8003ba8 <NVIC_EncodePriority>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff ff5f 	bl	8003b54 <__NVIC_SetPriority>
}
 8003c96:	bf00      	nop
 8003c98:	3718      	adds	r7, #24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b082      	sub	sp, #8
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ca8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff ff33 	bl	8003b18 <__NVIC_EnableIRQ>
}
 8003cb2:	bf00      	nop
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7ff ffa4 	bl	8003c10 <SysTick_Config>
 8003cc8:	4603      	mov	r3, r0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003cd6:	f000 f802 	bl	8003cde <HAL_SYSTICK_Callback>
}
 8003cda:	bf00      	nop
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003ce2:	bf00      	nop
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e054      	b.n	8003da8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	7f5b      	ldrb	r3, [r3, #29]
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d105      	bne.n	8003d14 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f7fe ff38 	bl	8002b84 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2202      	movs	r2, #2
 8003d18:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	791b      	ldrb	r3, [r3, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d10c      	bne.n	8003d3c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a22      	ldr	r2, [pc, #136]	; (8003db0 <HAL_CRC_Init+0xc4>)
 8003d28:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 0218 	bic.w	r2, r2, #24
 8003d38:	609a      	str	r2, [r3, #8]
 8003d3a:	e00c      	b.n	8003d56 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6899      	ldr	r1, [r3, #8]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	461a      	mov	r2, r3
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f834 	bl	8003db4 <HAL_CRCEx_Polynomial_Set>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e028      	b.n	8003da8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	795b      	ldrb	r3, [r3, #5]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d105      	bne.n	8003d6a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f04f 32ff 	mov.w	r2, #4294967295
 8003d66:	611a      	str	r2, [r3, #16]
 8003d68:	e004      	b.n	8003d74 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	6912      	ldr	r2, [r2, #16]
 8003d72:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695a      	ldr	r2, [r3, #20]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	430a      	orrs	r2, r1
 8003d88:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	699a      	ldr	r2, [r3, #24]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	04c11db7 	.word	0x04c11db7

08003db4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b087      	sub	sp, #28
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003dc4:	231f      	movs	r3, #31
 8003dc6:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003dc8:	bf00      	nop
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1e5a      	subs	r2, r3, #1
 8003dce:	613a      	str	r2, [r7, #16]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d009      	beq.n	8003de8 <HAL_CRCEx_Polynomial_Set+0x34>
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	f003 031f 	and.w	r3, r3, #31
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8003de0:	f003 0301 	and.w	r3, r3, #1
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d0f0      	beq.n	8003dca <HAL_CRCEx_Polynomial_Set+0x16>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b18      	cmp	r3, #24
 8003dec:	d846      	bhi.n	8003e7c <HAL_CRCEx_Polynomial_Set+0xc8>
 8003dee:	a201      	add	r2, pc, #4	; (adr r2, 8003df4 <HAL_CRCEx_Polynomial_Set+0x40>)
 8003df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df4:	08003e83 	.word	0x08003e83
 8003df8:	08003e7d 	.word	0x08003e7d
 8003dfc:	08003e7d 	.word	0x08003e7d
 8003e00:	08003e7d 	.word	0x08003e7d
 8003e04:	08003e7d 	.word	0x08003e7d
 8003e08:	08003e7d 	.word	0x08003e7d
 8003e0c:	08003e7d 	.word	0x08003e7d
 8003e10:	08003e7d 	.word	0x08003e7d
 8003e14:	08003e71 	.word	0x08003e71
 8003e18:	08003e7d 	.word	0x08003e7d
 8003e1c:	08003e7d 	.word	0x08003e7d
 8003e20:	08003e7d 	.word	0x08003e7d
 8003e24:	08003e7d 	.word	0x08003e7d
 8003e28:	08003e7d 	.word	0x08003e7d
 8003e2c:	08003e7d 	.word	0x08003e7d
 8003e30:	08003e7d 	.word	0x08003e7d
 8003e34:	08003e65 	.word	0x08003e65
 8003e38:	08003e7d 	.word	0x08003e7d
 8003e3c:	08003e7d 	.word	0x08003e7d
 8003e40:	08003e7d 	.word	0x08003e7d
 8003e44:	08003e7d 	.word	0x08003e7d
 8003e48:	08003e7d 	.word	0x08003e7d
 8003e4c:	08003e7d 	.word	0x08003e7d
 8003e50:	08003e7d 	.word	0x08003e7d
 8003e54:	08003e59 	.word	0x08003e59
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	2b06      	cmp	r3, #6
 8003e5c:	d913      	bls.n	8003e86 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003e62:	e010      	b.n	8003e86 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	2b07      	cmp	r3, #7
 8003e68:	d90f      	bls.n	8003e8a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003e6e:	e00c      	b.n	8003e8a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	2b0f      	cmp	r3, #15
 8003e74:	d90b      	bls.n	8003e8e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003e7a:	e008      	b.n	8003e8e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	75fb      	strb	r3, [r7, #23]
      break;
 8003e80:	e006      	b.n	8003e90 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003e82:	bf00      	nop
 8003e84:	e004      	b.n	8003e90 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003e86:	bf00      	nop
 8003e88:	e002      	b.n	8003e90 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003e8a:	bf00      	nop
 8003e8c:	e000      	b.n	8003e90 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003e8e:	bf00      	nop
  }
  if (status == HAL_OK)
 8003e90:	7dfb      	ldrb	r3, [r7, #23]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10d      	bne.n	8003eb2 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f023 0118 	bic.w	r1, r3, #24
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	371c      	adds	r7, #28
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003ec8:	f7ff fddc 	bl	8003a84 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d101      	bne.n	8003ed8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e316      	b.n	8004506 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a66      	ldr	r2, [pc, #408]	; (8004078 <HAL_DMA_Init+0x1b8>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d04a      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a65      	ldr	r2, [pc, #404]	; (800407c <HAL_DMA_Init+0x1bc>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d045      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a63      	ldr	r2, [pc, #396]	; (8004080 <HAL_DMA_Init+0x1c0>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d040      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a62      	ldr	r2, [pc, #392]	; (8004084 <HAL_DMA_Init+0x1c4>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d03b      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a60      	ldr	r2, [pc, #384]	; (8004088 <HAL_DMA_Init+0x1c8>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d036      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a5f      	ldr	r2, [pc, #380]	; (800408c <HAL_DMA_Init+0x1cc>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d031      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a5d      	ldr	r2, [pc, #372]	; (8004090 <HAL_DMA_Init+0x1d0>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d02c      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a5c      	ldr	r2, [pc, #368]	; (8004094 <HAL_DMA_Init+0x1d4>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d027      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a5a      	ldr	r2, [pc, #360]	; (8004098 <HAL_DMA_Init+0x1d8>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d022      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a59      	ldr	r2, [pc, #356]	; (800409c <HAL_DMA_Init+0x1dc>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d01d      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a57      	ldr	r2, [pc, #348]	; (80040a0 <HAL_DMA_Init+0x1e0>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d018      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a56      	ldr	r2, [pc, #344]	; (80040a4 <HAL_DMA_Init+0x1e4>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d013      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a54      	ldr	r2, [pc, #336]	; (80040a8 <HAL_DMA_Init+0x1e8>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d00e      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a53      	ldr	r2, [pc, #332]	; (80040ac <HAL_DMA_Init+0x1ec>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d009      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a51      	ldr	r2, [pc, #324]	; (80040b0 <HAL_DMA_Init+0x1f0>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d004      	beq.n	8003f78 <HAL_DMA_Init+0xb8>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a50      	ldr	r2, [pc, #320]	; (80040b4 <HAL_DMA_Init+0x1f4>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d101      	bne.n	8003f7c <HAL_DMA_Init+0xbc>
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e000      	b.n	8003f7e <HAL_DMA_Init+0xbe>
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f000 813b 	beq.w	80041fa <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2202      	movs	r2, #2
 8003f88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a37      	ldr	r2, [pc, #220]	; (8004078 <HAL_DMA_Init+0x1b8>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d04a      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a36      	ldr	r2, [pc, #216]	; (800407c <HAL_DMA_Init+0x1bc>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d045      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a34      	ldr	r2, [pc, #208]	; (8004080 <HAL_DMA_Init+0x1c0>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d040      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a33      	ldr	r2, [pc, #204]	; (8004084 <HAL_DMA_Init+0x1c4>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d03b      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a31      	ldr	r2, [pc, #196]	; (8004088 <HAL_DMA_Init+0x1c8>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d036      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a30      	ldr	r2, [pc, #192]	; (800408c <HAL_DMA_Init+0x1cc>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d031      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a2e      	ldr	r2, [pc, #184]	; (8004090 <HAL_DMA_Init+0x1d0>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d02c      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a2d      	ldr	r2, [pc, #180]	; (8004094 <HAL_DMA_Init+0x1d4>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d027      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a2b      	ldr	r2, [pc, #172]	; (8004098 <HAL_DMA_Init+0x1d8>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d022      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a2a      	ldr	r2, [pc, #168]	; (800409c <HAL_DMA_Init+0x1dc>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d01d      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a28      	ldr	r2, [pc, #160]	; (80040a0 <HAL_DMA_Init+0x1e0>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d018      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a27      	ldr	r2, [pc, #156]	; (80040a4 <HAL_DMA_Init+0x1e4>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d013      	beq.n	8004034 <HAL_DMA_Init+0x174>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a25      	ldr	r2, [pc, #148]	; (80040a8 <HAL_DMA_Init+0x1e8>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d00e      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a24      	ldr	r2, [pc, #144]	; (80040ac <HAL_DMA_Init+0x1ec>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d009      	beq.n	8004034 <HAL_DMA_Init+0x174>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a22      	ldr	r2, [pc, #136]	; (80040b0 <HAL_DMA_Init+0x1f0>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d004      	beq.n	8004034 <HAL_DMA_Init+0x174>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a21      	ldr	r2, [pc, #132]	; (80040b4 <HAL_DMA_Init+0x1f4>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d108      	bne.n	8004046 <HAL_DMA_Init+0x186>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f022 0201 	bic.w	r2, r2, #1
 8004042:	601a      	str	r2, [r3, #0]
 8004044:	e007      	b.n	8004056 <HAL_DMA_Init+0x196>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 0201 	bic.w	r2, r2, #1
 8004054:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004056:	e02f      	b.n	80040b8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004058:	f7ff fd14 	bl	8003a84 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b05      	cmp	r3, #5
 8004064:	d928      	bls.n	80040b8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2220      	movs	r2, #32
 800406a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2203      	movs	r2, #3
 8004070:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e246      	b.n	8004506 <HAL_DMA_Init+0x646>
 8004078:	40020010 	.word	0x40020010
 800407c:	40020028 	.word	0x40020028
 8004080:	40020040 	.word	0x40020040
 8004084:	40020058 	.word	0x40020058
 8004088:	40020070 	.word	0x40020070
 800408c:	40020088 	.word	0x40020088
 8004090:	400200a0 	.word	0x400200a0
 8004094:	400200b8 	.word	0x400200b8
 8004098:	40020410 	.word	0x40020410
 800409c:	40020428 	.word	0x40020428
 80040a0:	40020440 	.word	0x40020440
 80040a4:	40020458 	.word	0x40020458
 80040a8:	40020470 	.word	0x40020470
 80040ac:	40020488 	.word	0x40020488
 80040b0:	400204a0 	.word	0x400204a0
 80040b4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1c8      	bne.n	8004058 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	4b83      	ldr	r3, [pc, #524]	; (80042e0 <HAL_DMA_Init+0x420>)
 80040d2:	4013      	ands	r3, r2
 80040d4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80040de:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040ea:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040f6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	4313      	orrs	r3, r2
 8004102:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	2b04      	cmp	r3, #4
 800410a:	d107      	bne.n	800411c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004114:	4313      	orrs	r3, r2
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800411c:	4b71      	ldr	r3, [pc, #452]	; (80042e4 <HAL_DMA_Init+0x424>)
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	4b71      	ldr	r3, [pc, #452]	; (80042e8 <HAL_DMA_Init+0x428>)
 8004122:	4013      	ands	r3, r2
 8004124:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004128:	d328      	bcc.n	800417c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2b28      	cmp	r3, #40	; 0x28
 8004130:	d903      	bls.n	800413a <HAL_DMA_Init+0x27a>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	2b2e      	cmp	r3, #46	; 0x2e
 8004138:	d917      	bls.n	800416a <HAL_DMA_Init+0x2aa>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	2b3e      	cmp	r3, #62	; 0x3e
 8004140:	d903      	bls.n	800414a <HAL_DMA_Init+0x28a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b42      	cmp	r3, #66	; 0x42
 8004148:	d90f      	bls.n	800416a <HAL_DMA_Init+0x2aa>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	2b46      	cmp	r3, #70	; 0x46
 8004150:	d903      	bls.n	800415a <HAL_DMA_Init+0x29a>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b48      	cmp	r3, #72	; 0x48
 8004158:	d907      	bls.n	800416a <HAL_DMA_Init+0x2aa>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	2b4e      	cmp	r3, #78	; 0x4e
 8004160:	d905      	bls.n	800416e <HAL_DMA_Init+0x2ae>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	2b52      	cmp	r3, #82	; 0x52
 8004168:	d801      	bhi.n	800416e <HAL_DMA_Init+0x2ae>
 800416a:	2301      	movs	r3, #1
 800416c:	e000      	b.n	8004170 <HAL_DMA_Init+0x2b0>
 800416e:	2300      	movs	r3, #0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d003      	beq.n	800417c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800417a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	f023 0307 	bic.w	r3, r3, #7
 8004192:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	4313      	orrs	r3, r2
 800419c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d117      	bne.n	80041d6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00e      	beq.n	80041d6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f001 ff1b 	bl	8005ff4 <DMA_CheckFifoParam>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d008      	beq.n	80041d6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2240      	movs	r2, #64	; 0x40
 80041c8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e197      	b.n	8004506 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f001 fe56 	bl	8005e90 <DMA_CalcBaseAndBitshift>
 80041e4:	4603      	mov	r3, r0
 80041e6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ec:	f003 031f 	and.w	r3, r3, #31
 80041f0:	223f      	movs	r2, #63	; 0x3f
 80041f2:	409a      	lsls	r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	609a      	str	r2, [r3, #8]
 80041f8:	e0cd      	b.n	8004396 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a3b      	ldr	r2, [pc, #236]	; (80042ec <HAL_DMA_Init+0x42c>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d022      	beq.n	800424a <HAL_DMA_Init+0x38a>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a39      	ldr	r2, [pc, #228]	; (80042f0 <HAL_DMA_Init+0x430>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d01d      	beq.n	800424a <HAL_DMA_Init+0x38a>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a38      	ldr	r2, [pc, #224]	; (80042f4 <HAL_DMA_Init+0x434>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d018      	beq.n	800424a <HAL_DMA_Init+0x38a>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a36      	ldr	r2, [pc, #216]	; (80042f8 <HAL_DMA_Init+0x438>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d013      	beq.n	800424a <HAL_DMA_Init+0x38a>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a35      	ldr	r2, [pc, #212]	; (80042fc <HAL_DMA_Init+0x43c>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d00e      	beq.n	800424a <HAL_DMA_Init+0x38a>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a33      	ldr	r2, [pc, #204]	; (8004300 <HAL_DMA_Init+0x440>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d009      	beq.n	800424a <HAL_DMA_Init+0x38a>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a32      	ldr	r2, [pc, #200]	; (8004304 <HAL_DMA_Init+0x444>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d004      	beq.n	800424a <HAL_DMA_Init+0x38a>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a30      	ldr	r2, [pc, #192]	; (8004308 <HAL_DMA_Init+0x448>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d101      	bne.n	800424e <HAL_DMA_Init+0x38e>
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <HAL_DMA_Init+0x390>
 800424e:	2300      	movs	r3, #0
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 8097 	beq.w	8004384 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a24      	ldr	r2, [pc, #144]	; (80042ec <HAL_DMA_Init+0x42c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d021      	beq.n	80042a4 <HAL_DMA_Init+0x3e4>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a22      	ldr	r2, [pc, #136]	; (80042f0 <HAL_DMA_Init+0x430>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d01c      	beq.n	80042a4 <HAL_DMA_Init+0x3e4>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a21      	ldr	r2, [pc, #132]	; (80042f4 <HAL_DMA_Init+0x434>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d017      	beq.n	80042a4 <HAL_DMA_Init+0x3e4>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a1f      	ldr	r2, [pc, #124]	; (80042f8 <HAL_DMA_Init+0x438>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d012      	beq.n	80042a4 <HAL_DMA_Init+0x3e4>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a1e      	ldr	r2, [pc, #120]	; (80042fc <HAL_DMA_Init+0x43c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d00d      	beq.n	80042a4 <HAL_DMA_Init+0x3e4>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a1c      	ldr	r2, [pc, #112]	; (8004300 <HAL_DMA_Init+0x440>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d008      	beq.n	80042a4 <HAL_DMA_Init+0x3e4>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a1b      	ldr	r2, [pc, #108]	; (8004304 <HAL_DMA_Init+0x444>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d003      	beq.n	80042a4 <HAL_DMA_Init+0x3e4>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a19      	ldr	r2, [pc, #100]	; (8004308 <HAL_DMA_Init+0x448>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2202      	movs	r2, #2
 80042aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80042be:	697a      	ldr	r2, [r7, #20]
 80042c0:	4b12      	ldr	r3, [pc, #72]	; (800430c <HAL_DMA_Init+0x44c>)
 80042c2:	4013      	ands	r3, r2
 80042c4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	2b40      	cmp	r3, #64	; 0x40
 80042cc:	d020      	beq.n	8004310 <HAL_DMA_Init+0x450>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	2b80      	cmp	r3, #128	; 0x80
 80042d4:	d102      	bne.n	80042dc <HAL_DMA_Init+0x41c>
 80042d6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80042da:	e01a      	b.n	8004312 <HAL_DMA_Init+0x452>
 80042dc:	2300      	movs	r3, #0
 80042de:	e018      	b.n	8004312 <HAL_DMA_Init+0x452>
 80042e0:	fe10803f 	.word	0xfe10803f
 80042e4:	5c001000 	.word	0x5c001000
 80042e8:	ffff0000 	.word	0xffff0000
 80042ec:	58025408 	.word	0x58025408
 80042f0:	5802541c 	.word	0x5802541c
 80042f4:	58025430 	.word	0x58025430
 80042f8:	58025444 	.word	0x58025444
 80042fc:	58025458 	.word	0x58025458
 8004300:	5802546c 	.word	0x5802546c
 8004304:	58025480 	.word	0x58025480
 8004308:	58025494 	.word	0x58025494
 800430c:	fffe000f 	.word	0xfffe000f
 8004310:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	68d2      	ldr	r2, [r2, #12]
 8004316:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004318:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004320:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004328:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004330:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004338:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004340:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004342:	697a      	ldr	r2, [r7, #20]
 8004344:	4313      	orrs	r3, r2
 8004346:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	461a      	mov	r2, r3
 8004356:	4b6e      	ldr	r3, [pc, #440]	; (8004510 <HAL_DMA_Init+0x650>)
 8004358:	4413      	add	r3, r2
 800435a:	4a6e      	ldr	r2, [pc, #440]	; (8004514 <HAL_DMA_Init+0x654>)
 800435c:	fba2 2303 	umull	r2, r3, r2, r3
 8004360:	091b      	lsrs	r3, r3, #4
 8004362:	009a      	lsls	r2, r3, #2
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f001 fd91 	bl	8005e90 <DMA_CalcBaseAndBitshift>
 800436e:	4603      	mov	r3, r0
 8004370:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004376:	f003 031f 	and.w	r3, r3, #31
 800437a:	2201      	movs	r2, #1
 800437c:	409a      	lsls	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	605a      	str	r2, [r3, #4]
 8004382:	e008      	b.n	8004396 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2240      	movs	r2, #64	; 0x40
 8004388:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2203      	movs	r2, #3
 800438e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e0b7      	b.n	8004506 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a5f      	ldr	r2, [pc, #380]	; (8004518 <HAL_DMA_Init+0x658>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d072      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a5d      	ldr	r2, [pc, #372]	; (800451c <HAL_DMA_Init+0x65c>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d06d      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a5c      	ldr	r2, [pc, #368]	; (8004520 <HAL_DMA_Init+0x660>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d068      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a5a      	ldr	r2, [pc, #360]	; (8004524 <HAL_DMA_Init+0x664>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d063      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a59      	ldr	r2, [pc, #356]	; (8004528 <HAL_DMA_Init+0x668>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d05e      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a57      	ldr	r2, [pc, #348]	; (800452c <HAL_DMA_Init+0x66c>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d059      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a56      	ldr	r2, [pc, #344]	; (8004530 <HAL_DMA_Init+0x670>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d054      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a54      	ldr	r2, [pc, #336]	; (8004534 <HAL_DMA_Init+0x674>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d04f      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a53      	ldr	r2, [pc, #332]	; (8004538 <HAL_DMA_Init+0x678>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d04a      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a51      	ldr	r2, [pc, #324]	; (800453c <HAL_DMA_Init+0x67c>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d045      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a50      	ldr	r2, [pc, #320]	; (8004540 <HAL_DMA_Init+0x680>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d040      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a4e      	ldr	r2, [pc, #312]	; (8004544 <HAL_DMA_Init+0x684>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d03b      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a4d      	ldr	r2, [pc, #308]	; (8004548 <HAL_DMA_Init+0x688>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d036      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a4b      	ldr	r2, [pc, #300]	; (800454c <HAL_DMA_Init+0x68c>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d031      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a4a      	ldr	r2, [pc, #296]	; (8004550 <HAL_DMA_Init+0x690>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d02c      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a48      	ldr	r2, [pc, #288]	; (8004554 <HAL_DMA_Init+0x694>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d027      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a47      	ldr	r2, [pc, #284]	; (8004558 <HAL_DMA_Init+0x698>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d022      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a45      	ldr	r2, [pc, #276]	; (800455c <HAL_DMA_Init+0x69c>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d01d      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a44      	ldr	r2, [pc, #272]	; (8004560 <HAL_DMA_Init+0x6a0>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d018      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a42      	ldr	r2, [pc, #264]	; (8004564 <HAL_DMA_Init+0x6a4>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d013      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a41      	ldr	r2, [pc, #260]	; (8004568 <HAL_DMA_Init+0x6a8>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d00e      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a3f      	ldr	r2, [pc, #252]	; (800456c <HAL_DMA_Init+0x6ac>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d009      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a3e      	ldr	r2, [pc, #248]	; (8004570 <HAL_DMA_Init+0x6b0>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d004      	beq.n	8004486 <HAL_DMA_Init+0x5c6>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a3c      	ldr	r2, [pc, #240]	; (8004574 <HAL_DMA_Init+0x6b4>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d101      	bne.n	800448a <HAL_DMA_Init+0x5ca>
 8004486:	2301      	movs	r3, #1
 8004488:	e000      	b.n	800448c <HAL_DMA_Init+0x5cc>
 800448a:	2300      	movs	r3, #0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d032      	beq.n	80044f6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f001 fe2b 	bl	80060ec <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	2b80      	cmp	r3, #128	; 0x80
 800449c:	d102      	bne.n	80044a4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044ac:	b2d2      	uxtb	r2, r2
 80044ae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80044b8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d010      	beq.n	80044e4 <HAL_DMA_Init+0x624>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d80c      	bhi.n	80044e4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f001 fea8 	bl	8006220 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044d4:	2200      	movs	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80044e0:	605a      	str	r2, [r3, #4]
 80044e2:	e008      	b.n	80044f6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	a7fdabf8 	.word	0xa7fdabf8
 8004514:	cccccccd 	.word	0xcccccccd
 8004518:	40020010 	.word	0x40020010
 800451c:	40020028 	.word	0x40020028
 8004520:	40020040 	.word	0x40020040
 8004524:	40020058 	.word	0x40020058
 8004528:	40020070 	.word	0x40020070
 800452c:	40020088 	.word	0x40020088
 8004530:	400200a0 	.word	0x400200a0
 8004534:	400200b8 	.word	0x400200b8
 8004538:	40020410 	.word	0x40020410
 800453c:	40020428 	.word	0x40020428
 8004540:	40020440 	.word	0x40020440
 8004544:	40020458 	.word	0x40020458
 8004548:	40020470 	.word	0x40020470
 800454c:	40020488 	.word	0x40020488
 8004550:	400204a0 	.word	0x400204a0
 8004554:	400204b8 	.word	0x400204b8
 8004558:	58025408 	.word	0x58025408
 800455c:	5802541c 	.word	0x5802541c
 8004560:	58025430 	.word	0x58025430
 8004564:	58025444 	.word	0x58025444
 8004568:	58025458 	.word	0x58025458
 800456c:	5802546c 	.word	0x5802546c
 8004570:	58025480 	.word	0x58025480
 8004574:	58025494 	.word	0x58025494

08004578 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004580:	f7ff fa80 	bl	8003a84 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e2dc      	b.n	8004b4a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d008      	beq.n	80045ae <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2280      	movs	r2, #128	; 0x80
 80045a0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e2cd      	b.n	8004b4a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a76      	ldr	r2, [pc, #472]	; (800478c <HAL_DMA_Abort+0x214>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d04a      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a74      	ldr	r2, [pc, #464]	; (8004790 <HAL_DMA_Abort+0x218>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d045      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a73      	ldr	r2, [pc, #460]	; (8004794 <HAL_DMA_Abort+0x21c>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d040      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a71      	ldr	r2, [pc, #452]	; (8004798 <HAL_DMA_Abort+0x220>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d03b      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a70      	ldr	r2, [pc, #448]	; (800479c <HAL_DMA_Abort+0x224>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d036      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a6e      	ldr	r2, [pc, #440]	; (80047a0 <HAL_DMA_Abort+0x228>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d031      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a6d      	ldr	r2, [pc, #436]	; (80047a4 <HAL_DMA_Abort+0x22c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d02c      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a6b      	ldr	r2, [pc, #428]	; (80047a8 <HAL_DMA_Abort+0x230>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d027      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a6a      	ldr	r2, [pc, #424]	; (80047ac <HAL_DMA_Abort+0x234>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d022      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a68      	ldr	r2, [pc, #416]	; (80047b0 <HAL_DMA_Abort+0x238>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d01d      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a67      	ldr	r2, [pc, #412]	; (80047b4 <HAL_DMA_Abort+0x23c>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d018      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a65      	ldr	r2, [pc, #404]	; (80047b8 <HAL_DMA_Abort+0x240>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d013      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a64      	ldr	r2, [pc, #400]	; (80047bc <HAL_DMA_Abort+0x244>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d00e      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a62      	ldr	r2, [pc, #392]	; (80047c0 <HAL_DMA_Abort+0x248>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d009      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a61      	ldr	r2, [pc, #388]	; (80047c4 <HAL_DMA_Abort+0x24c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d004      	beq.n	800464e <HAL_DMA_Abort+0xd6>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a5f      	ldr	r2, [pc, #380]	; (80047c8 <HAL_DMA_Abort+0x250>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d101      	bne.n	8004652 <HAL_DMA_Abort+0xda>
 800464e:	2301      	movs	r3, #1
 8004650:	e000      	b.n	8004654 <HAL_DMA_Abort+0xdc>
 8004652:	2300      	movs	r3, #0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d013      	beq.n	8004680 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f022 021e 	bic.w	r2, r2, #30
 8004666:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	695a      	ldr	r2, [r3, #20]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004676:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	617b      	str	r3, [r7, #20]
 800467e:	e00a      	b.n	8004696 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f022 020e 	bic.w	r2, r2, #14
 800468e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a3c      	ldr	r2, [pc, #240]	; (800478c <HAL_DMA_Abort+0x214>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d072      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a3a      	ldr	r2, [pc, #232]	; (8004790 <HAL_DMA_Abort+0x218>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d06d      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a39      	ldr	r2, [pc, #228]	; (8004794 <HAL_DMA_Abort+0x21c>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d068      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a37      	ldr	r2, [pc, #220]	; (8004798 <HAL_DMA_Abort+0x220>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d063      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a36      	ldr	r2, [pc, #216]	; (800479c <HAL_DMA_Abort+0x224>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d05e      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a34      	ldr	r2, [pc, #208]	; (80047a0 <HAL_DMA_Abort+0x228>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d059      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a33      	ldr	r2, [pc, #204]	; (80047a4 <HAL_DMA_Abort+0x22c>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d054      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a31      	ldr	r2, [pc, #196]	; (80047a8 <HAL_DMA_Abort+0x230>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d04f      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a30      	ldr	r2, [pc, #192]	; (80047ac <HAL_DMA_Abort+0x234>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d04a      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a2e      	ldr	r2, [pc, #184]	; (80047b0 <HAL_DMA_Abort+0x238>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d045      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a2d      	ldr	r2, [pc, #180]	; (80047b4 <HAL_DMA_Abort+0x23c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d040      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a2b      	ldr	r2, [pc, #172]	; (80047b8 <HAL_DMA_Abort+0x240>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d03b      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a2a      	ldr	r2, [pc, #168]	; (80047bc <HAL_DMA_Abort+0x244>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d036      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a28      	ldr	r2, [pc, #160]	; (80047c0 <HAL_DMA_Abort+0x248>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d031      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a27      	ldr	r2, [pc, #156]	; (80047c4 <HAL_DMA_Abort+0x24c>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d02c      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a25      	ldr	r2, [pc, #148]	; (80047c8 <HAL_DMA_Abort+0x250>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d027      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a24      	ldr	r2, [pc, #144]	; (80047cc <HAL_DMA_Abort+0x254>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d022      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a22      	ldr	r2, [pc, #136]	; (80047d0 <HAL_DMA_Abort+0x258>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d01d      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a21      	ldr	r2, [pc, #132]	; (80047d4 <HAL_DMA_Abort+0x25c>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d018      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a1f      	ldr	r2, [pc, #124]	; (80047d8 <HAL_DMA_Abort+0x260>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d013      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a1e      	ldr	r2, [pc, #120]	; (80047dc <HAL_DMA_Abort+0x264>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d00e      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a1c      	ldr	r2, [pc, #112]	; (80047e0 <HAL_DMA_Abort+0x268>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d009      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a1b      	ldr	r2, [pc, #108]	; (80047e4 <HAL_DMA_Abort+0x26c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d004      	beq.n	8004786 <HAL_DMA_Abort+0x20e>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a19      	ldr	r2, [pc, #100]	; (80047e8 <HAL_DMA_Abort+0x270>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d132      	bne.n	80047ec <HAL_DMA_Abort+0x274>
 8004786:	2301      	movs	r3, #1
 8004788:	e031      	b.n	80047ee <HAL_DMA_Abort+0x276>
 800478a:	bf00      	nop
 800478c:	40020010 	.word	0x40020010
 8004790:	40020028 	.word	0x40020028
 8004794:	40020040 	.word	0x40020040
 8004798:	40020058 	.word	0x40020058
 800479c:	40020070 	.word	0x40020070
 80047a0:	40020088 	.word	0x40020088
 80047a4:	400200a0 	.word	0x400200a0
 80047a8:	400200b8 	.word	0x400200b8
 80047ac:	40020410 	.word	0x40020410
 80047b0:	40020428 	.word	0x40020428
 80047b4:	40020440 	.word	0x40020440
 80047b8:	40020458 	.word	0x40020458
 80047bc:	40020470 	.word	0x40020470
 80047c0:	40020488 	.word	0x40020488
 80047c4:	400204a0 	.word	0x400204a0
 80047c8:	400204b8 	.word	0x400204b8
 80047cc:	58025408 	.word	0x58025408
 80047d0:	5802541c 	.word	0x5802541c
 80047d4:	58025430 	.word	0x58025430
 80047d8:	58025444 	.word	0x58025444
 80047dc:	58025458 	.word	0x58025458
 80047e0:	5802546c 	.word	0x5802546c
 80047e4:	58025480 	.word	0x58025480
 80047e8:	58025494 	.word	0x58025494
 80047ec:	2300      	movs	r3, #0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d007      	beq.n	8004802 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004800:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a6d      	ldr	r2, [pc, #436]	; (80049bc <HAL_DMA_Abort+0x444>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d04a      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a6b      	ldr	r2, [pc, #428]	; (80049c0 <HAL_DMA_Abort+0x448>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d045      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a6a      	ldr	r2, [pc, #424]	; (80049c4 <HAL_DMA_Abort+0x44c>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d040      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a68      	ldr	r2, [pc, #416]	; (80049c8 <HAL_DMA_Abort+0x450>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d03b      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a67      	ldr	r2, [pc, #412]	; (80049cc <HAL_DMA_Abort+0x454>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d036      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a65      	ldr	r2, [pc, #404]	; (80049d0 <HAL_DMA_Abort+0x458>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d031      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a64      	ldr	r2, [pc, #400]	; (80049d4 <HAL_DMA_Abort+0x45c>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d02c      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a62      	ldr	r2, [pc, #392]	; (80049d8 <HAL_DMA_Abort+0x460>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d027      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a61      	ldr	r2, [pc, #388]	; (80049dc <HAL_DMA_Abort+0x464>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d022      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a5f      	ldr	r2, [pc, #380]	; (80049e0 <HAL_DMA_Abort+0x468>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d01d      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a5e      	ldr	r2, [pc, #376]	; (80049e4 <HAL_DMA_Abort+0x46c>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d018      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a5c      	ldr	r2, [pc, #368]	; (80049e8 <HAL_DMA_Abort+0x470>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d013      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a5b      	ldr	r2, [pc, #364]	; (80049ec <HAL_DMA_Abort+0x474>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d00e      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a59      	ldr	r2, [pc, #356]	; (80049f0 <HAL_DMA_Abort+0x478>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d009      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a58      	ldr	r2, [pc, #352]	; (80049f4 <HAL_DMA_Abort+0x47c>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d004      	beq.n	80048a2 <HAL_DMA_Abort+0x32a>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a56      	ldr	r2, [pc, #344]	; (80049f8 <HAL_DMA_Abort+0x480>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d108      	bne.n	80048b4 <HAL_DMA_Abort+0x33c>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0201 	bic.w	r2, r2, #1
 80048b0:	601a      	str	r2, [r3, #0]
 80048b2:	e007      	b.n	80048c4 <HAL_DMA_Abort+0x34c>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 0201 	bic.w	r2, r2, #1
 80048c2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80048c4:	e013      	b.n	80048ee <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048c6:	f7ff f8dd 	bl	8003a84 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	2b05      	cmp	r3, #5
 80048d2:	d90c      	bls.n	80048ee <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2220      	movs	r2, #32
 80048d8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2203      	movs	r2, #3
 80048de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e12d      	b.n	8004b4a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d1e5      	bne.n	80048c6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a2f      	ldr	r2, [pc, #188]	; (80049bc <HAL_DMA_Abort+0x444>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d04a      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a2d      	ldr	r2, [pc, #180]	; (80049c0 <HAL_DMA_Abort+0x448>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d045      	beq.n	800499a <HAL_DMA_Abort+0x422>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a2c      	ldr	r2, [pc, #176]	; (80049c4 <HAL_DMA_Abort+0x44c>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d040      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a2a      	ldr	r2, [pc, #168]	; (80049c8 <HAL_DMA_Abort+0x450>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d03b      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a29      	ldr	r2, [pc, #164]	; (80049cc <HAL_DMA_Abort+0x454>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d036      	beq.n	800499a <HAL_DMA_Abort+0x422>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a27      	ldr	r2, [pc, #156]	; (80049d0 <HAL_DMA_Abort+0x458>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d031      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a26      	ldr	r2, [pc, #152]	; (80049d4 <HAL_DMA_Abort+0x45c>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d02c      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a24      	ldr	r2, [pc, #144]	; (80049d8 <HAL_DMA_Abort+0x460>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d027      	beq.n	800499a <HAL_DMA_Abort+0x422>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a23      	ldr	r2, [pc, #140]	; (80049dc <HAL_DMA_Abort+0x464>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d022      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a21      	ldr	r2, [pc, #132]	; (80049e0 <HAL_DMA_Abort+0x468>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d01d      	beq.n	800499a <HAL_DMA_Abort+0x422>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a20      	ldr	r2, [pc, #128]	; (80049e4 <HAL_DMA_Abort+0x46c>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d018      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a1e      	ldr	r2, [pc, #120]	; (80049e8 <HAL_DMA_Abort+0x470>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d013      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a1d      	ldr	r2, [pc, #116]	; (80049ec <HAL_DMA_Abort+0x474>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d00e      	beq.n	800499a <HAL_DMA_Abort+0x422>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a1b      	ldr	r2, [pc, #108]	; (80049f0 <HAL_DMA_Abort+0x478>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d009      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a1a      	ldr	r2, [pc, #104]	; (80049f4 <HAL_DMA_Abort+0x47c>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d004      	beq.n	800499a <HAL_DMA_Abort+0x422>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a18      	ldr	r2, [pc, #96]	; (80049f8 <HAL_DMA_Abort+0x480>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d101      	bne.n	800499e <HAL_DMA_Abort+0x426>
 800499a:	2301      	movs	r3, #1
 800499c:	e000      	b.n	80049a0 <HAL_DMA_Abort+0x428>
 800499e:	2300      	movs	r3, #0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d02b      	beq.n	80049fc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ae:	f003 031f 	and.w	r3, r3, #31
 80049b2:	223f      	movs	r2, #63	; 0x3f
 80049b4:	409a      	lsls	r2, r3
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	609a      	str	r2, [r3, #8]
 80049ba:	e02a      	b.n	8004a12 <HAL_DMA_Abort+0x49a>
 80049bc:	40020010 	.word	0x40020010
 80049c0:	40020028 	.word	0x40020028
 80049c4:	40020040 	.word	0x40020040
 80049c8:	40020058 	.word	0x40020058
 80049cc:	40020070 	.word	0x40020070
 80049d0:	40020088 	.word	0x40020088
 80049d4:	400200a0 	.word	0x400200a0
 80049d8:	400200b8 	.word	0x400200b8
 80049dc:	40020410 	.word	0x40020410
 80049e0:	40020428 	.word	0x40020428
 80049e4:	40020440 	.word	0x40020440
 80049e8:	40020458 	.word	0x40020458
 80049ec:	40020470 	.word	0x40020470
 80049f0:	40020488 	.word	0x40020488
 80049f4:	400204a0 	.word	0x400204a0
 80049f8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a00:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a06:	f003 031f 	and.w	r3, r3, #31
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	409a      	lsls	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a4f      	ldr	r2, [pc, #316]	; (8004b54 <HAL_DMA_Abort+0x5dc>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d072      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a4d      	ldr	r2, [pc, #308]	; (8004b58 <HAL_DMA_Abort+0x5e0>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d06d      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a4c      	ldr	r2, [pc, #304]	; (8004b5c <HAL_DMA_Abort+0x5e4>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d068      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a4a      	ldr	r2, [pc, #296]	; (8004b60 <HAL_DMA_Abort+0x5e8>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d063      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a49      	ldr	r2, [pc, #292]	; (8004b64 <HAL_DMA_Abort+0x5ec>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d05e      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a47      	ldr	r2, [pc, #284]	; (8004b68 <HAL_DMA_Abort+0x5f0>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d059      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a46      	ldr	r2, [pc, #280]	; (8004b6c <HAL_DMA_Abort+0x5f4>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d054      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a44      	ldr	r2, [pc, #272]	; (8004b70 <HAL_DMA_Abort+0x5f8>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d04f      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a43      	ldr	r2, [pc, #268]	; (8004b74 <HAL_DMA_Abort+0x5fc>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d04a      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a41      	ldr	r2, [pc, #260]	; (8004b78 <HAL_DMA_Abort+0x600>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d045      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a40      	ldr	r2, [pc, #256]	; (8004b7c <HAL_DMA_Abort+0x604>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d040      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a3e      	ldr	r2, [pc, #248]	; (8004b80 <HAL_DMA_Abort+0x608>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d03b      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a3d      	ldr	r2, [pc, #244]	; (8004b84 <HAL_DMA_Abort+0x60c>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d036      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a3b      	ldr	r2, [pc, #236]	; (8004b88 <HAL_DMA_Abort+0x610>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d031      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a3a      	ldr	r2, [pc, #232]	; (8004b8c <HAL_DMA_Abort+0x614>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d02c      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a38      	ldr	r2, [pc, #224]	; (8004b90 <HAL_DMA_Abort+0x618>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d027      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a37      	ldr	r2, [pc, #220]	; (8004b94 <HAL_DMA_Abort+0x61c>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d022      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a35      	ldr	r2, [pc, #212]	; (8004b98 <HAL_DMA_Abort+0x620>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d01d      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a34      	ldr	r2, [pc, #208]	; (8004b9c <HAL_DMA_Abort+0x624>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d018      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a32      	ldr	r2, [pc, #200]	; (8004ba0 <HAL_DMA_Abort+0x628>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d013      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a31      	ldr	r2, [pc, #196]	; (8004ba4 <HAL_DMA_Abort+0x62c>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d00e      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a2f      	ldr	r2, [pc, #188]	; (8004ba8 <HAL_DMA_Abort+0x630>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d009      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a2e      	ldr	r2, [pc, #184]	; (8004bac <HAL_DMA_Abort+0x634>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d004      	beq.n	8004b02 <HAL_DMA_Abort+0x58a>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a2c      	ldr	r2, [pc, #176]	; (8004bb0 <HAL_DMA_Abort+0x638>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d101      	bne.n	8004b06 <HAL_DMA_Abort+0x58e>
 8004b02:	2301      	movs	r3, #1
 8004b04:	e000      	b.n	8004b08 <HAL_DMA_Abort+0x590>
 8004b06:	2300      	movs	r3, #0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d015      	beq.n	8004b38 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004b14:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00c      	beq.n	8004b38 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b2c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004b36:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3718      	adds	r7, #24
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	40020010 	.word	0x40020010
 8004b58:	40020028 	.word	0x40020028
 8004b5c:	40020040 	.word	0x40020040
 8004b60:	40020058 	.word	0x40020058
 8004b64:	40020070 	.word	0x40020070
 8004b68:	40020088 	.word	0x40020088
 8004b6c:	400200a0 	.word	0x400200a0
 8004b70:	400200b8 	.word	0x400200b8
 8004b74:	40020410 	.word	0x40020410
 8004b78:	40020428 	.word	0x40020428
 8004b7c:	40020440 	.word	0x40020440
 8004b80:	40020458 	.word	0x40020458
 8004b84:	40020470 	.word	0x40020470
 8004b88:	40020488 	.word	0x40020488
 8004b8c:	400204a0 	.word	0x400204a0
 8004b90:	400204b8 	.word	0x400204b8
 8004b94:	58025408 	.word	0x58025408
 8004b98:	5802541c 	.word	0x5802541c
 8004b9c:	58025430 	.word	0x58025430
 8004ba0:	58025444 	.word	0x58025444
 8004ba4:	58025458 	.word	0x58025458
 8004ba8:	5802546c 	.word	0x5802546c
 8004bac:	58025480 	.word	0x58025480
 8004bb0:	58025494 	.word	0x58025494

08004bb4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e205      	b.n	8004fd2 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d004      	beq.n	8004bdc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2280      	movs	r2, #128	; 0x80
 8004bd6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e1fa      	b.n	8004fd2 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a8c      	ldr	r2, [pc, #560]	; (8004e14 <HAL_DMA_Abort_IT+0x260>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d04a      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a8b      	ldr	r2, [pc, #556]	; (8004e18 <HAL_DMA_Abort_IT+0x264>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d045      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a89      	ldr	r2, [pc, #548]	; (8004e1c <HAL_DMA_Abort_IT+0x268>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d040      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a88      	ldr	r2, [pc, #544]	; (8004e20 <HAL_DMA_Abort_IT+0x26c>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d03b      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a86      	ldr	r2, [pc, #536]	; (8004e24 <HAL_DMA_Abort_IT+0x270>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d036      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a85      	ldr	r2, [pc, #532]	; (8004e28 <HAL_DMA_Abort_IT+0x274>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d031      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a83      	ldr	r2, [pc, #524]	; (8004e2c <HAL_DMA_Abort_IT+0x278>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d02c      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a82      	ldr	r2, [pc, #520]	; (8004e30 <HAL_DMA_Abort_IT+0x27c>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d027      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a80      	ldr	r2, [pc, #512]	; (8004e34 <HAL_DMA_Abort_IT+0x280>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d022      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a7f      	ldr	r2, [pc, #508]	; (8004e38 <HAL_DMA_Abort_IT+0x284>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d01d      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a7d      	ldr	r2, [pc, #500]	; (8004e3c <HAL_DMA_Abort_IT+0x288>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d018      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a7c      	ldr	r2, [pc, #496]	; (8004e40 <HAL_DMA_Abort_IT+0x28c>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d013      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a7a      	ldr	r2, [pc, #488]	; (8004e44 <HAL_DMA_Abort_IT+0x290>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d00e      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a79      	ldr	r2, [pc, #484]	; (8004e48 <HAL_DMA_Abort_IT+0x294>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d009      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a77      	ldr	r2, [pc, #476]	; (8004e4c <HAL_DMA_Abort_IT+0x298>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d004      	beq.n	8004c7c <HAL_DMA_Abort_IT+0xc8>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a76      	ldr	r2, [pc, #472]	; (8004e50 <HAL_DMA_Abort_IT+0x29c>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d101      	bne.n	8004c80 <HAL_DMA_Abort_IT+0xcc>
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e000      	b.n	8004c82 <HAL_DMA_Abort_IT+0xce>
 8004c80:	2300      	movs	r3, #0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d065      	beq.n	8004d52 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2204      	movs	r2, #4
 8004c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a60      	ldr	r2, [pc, #384]	; (8004e14 <HAL_DMA_Abort_IT+0x260>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d04a      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a5e      	ldr	r2, [pc, #376]	; (8004e18 <HAL_DMA_Abort_IT+0x264>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d045      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a5d      	ldr	r2, [pc, #372]	; (8004e1c <HAL_DMA_Abort_IT+0x268>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d040      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a5b      	ldr	r2, [pc, #364]	; (8004e20 <HAL_DMA_Abort_IT+0x26c>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d03b      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a5a      	ldr	r2, [pc, #360]	; (8004e24 <HAL_DMA_Abort_IT+0x270>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d036      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a58      	ldr	r2, [pc, #352]	; (8004e28 <HAL_DMA_Abort_IT+0x274>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d031      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a57      	ldr	r2, [pc, #348]	; (8004e2c <HAL_DMA_Abort_IT+0x278>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d02c      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a55      	ldr	r2, [pc, #340]	; (8004e30 <HAL_DMA_Abort_IT+0x27c>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d027      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a54      	ldr	r2, [pc, #336]	; (8004e34 <HAL_DMA_Abort_IT+0x280>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d022      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a52      	ldr	r2, [pc, #328]	; (8004e38 <HAL_DMA_Abort_IT+0x284>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d01d      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a51      	ldr	r2, [pc, #324]	; (8004e3c <HAL_DMA_Abort_IT+0x288>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d018      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a4f      	ldr	r2, [pc, #316]	; (8004e40 <HAL_DMA_Abort_IT+0x28c>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d013      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a4e      	ldr	r2, [pc, #312]	; (8004e44 <HAL_DMA_Abort_IT+0x290>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d00e      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a4c      	ldr	r2, [pc, #304]	; (8004e48 <HAL_DMA_Abort_IT+0x294>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d009      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a4b      	ldr	r2, [pc, #300]	; (8004e4c <HAL_DMA_Abort_IT+0x298>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d004      	beq.n	8004d2e <HAL_DMA_Abort_IT+0x17a>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a49      	ldr	r2, [pc, #292]	; (8004e50 <HAL_DMA_Abort_IT+0x29c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d108      	bne.n	8004d40 <HAL_DMA_Abort_IT+0x18c>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f022 0201 	bic.w	r2, r2, #1
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	e147      	b.n	8004fd0 <HAL_DMA_Abort_IT+0x41c>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0201 	bic.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]
 8004d50:	e13e      	b.n	8004fd0 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 020e 	bic.w	r2, r2, #14
 8004d60:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a2b      	ldr	r2, [pc, #172]	; (8004e14 <HAL_DMA_Abort_IT+0x260>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d04a      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a29      	ldr	r2, [pc, #164]	; (8004e18 <HAL_DMA_Abort_IT+0x264>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d045      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a28      	ldr	r2, [pc, #160]	; (8004e1c <HAL_DMA_Abort_IT+0x268>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d040      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a26      	ldr	r2, [pc, #152]	; (8004e20 <HAL_DMA_Abort_IT+0x26c>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d03b      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a25      	ldr	r2, [pc, #148]	; (8004e24 <HAL_DMA_Abort_IT+0x270>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d036      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a23      	ldr	r2, [pc, #140]	; (8004e28 <HAL_DMA_Abort_IT+0x274>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d031      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a22      	ldr	r2, [pc, #136]	; (8004e2c <HAL_DMA_Abort_IT+0x278>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d02c      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a20      	ldr	r2, [pc, #128]	; (8004e30 <HAL_DMA_Abort_IT+0x27c>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d027      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a1f      	ldr	r2, [pc, #124]	; (8004e34 <HAL_DMA_Abort_IT+0x280>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d022      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a1d      	ldr	r2, [pc, #116]	; (8004e38 <HAL_DMA_Abort_IT+0x284>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d01d      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a1c      	ldr	r2, [pc, #112]	; (8004e3c <HAL_DMA_Abort_IT+0x288>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d018      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a1a      	ldr	r2, [pc, #104]	; (8004e40 <HAL_DMA_Abort_IT+0x28c>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d013      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a19      	ldr	r2, [pc, #100]	; (8004e44 <HAL_DMA_Abort_IT+0x290>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d00e      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a17      	ldr	r2, [pc, #92]	; (8004e48 <HAL_DMA_Abort_IT+0x294>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d009      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a16      	ldr	r2, [pc, #88]	; (8004e4c <HAL_DMA_Abort_IT+0x298>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d004      	beq.n	8004e02 <HAL_DMA_Abort_IT+0x24e>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a14      	ldr	r2, [pc, #80]	; (8004e50 <HAL_DMA_Abort_IT+0x29c>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d128      	bne.n	8004e54 <HAL_DMA_Abort_IT+0x2a0>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 0201 	bic.w	r2, r2, #1
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	e027      	b.n	8004e64 <HAL_DMA_Abort_IT+0x2b0>
 8004e14:	40020010 	.word	0x40020010
 8004e18:	40020028 	.word	0x40020028
 8004e1c:	40020040 	.word	0x40020040
 8004e20:	40020058 	.word	0x40020058
 8004e24:	40020070 	.word	0x40020070
 8004e28:	40020088 	.word	0x40020088
 8004e2c:	400200a0 	.word	0x400200a0
 8004e30:	400200b8 	.word	0x400200b8
 8004e34:	40020410 	.word	0x40020410
 8004e38:	40020428 	.word	0x40020428
 8004e3c:	40020440 	.word	0x40020440
 8004e40:	40020458 	.word	0x40020458
 8004e44:	40020470 	.word	0x40020470
 8004e48:	40020488 	.word	0x40020488
 8004e4c:	400204a0 	.word	0x400204a0
 8004e50:	400204b8 	.word	0x400204b8
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f022 0201 	bic.w	r2, r2, #1
 8004e62:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a5c      	ldr	r2, [pc, #368]	; (8004fdc <HAL_DMA_Abort_IT+0x428>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d072      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a5b      	ldr	r2, [pc, #364]	; (8004fe0 <HAL_DMA_Abort_IT+0x42c>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d06d      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a59      	ldr	r2, [pc, #356]	; (8004fe4 <HAL_DMA_Abort_IT+0x430>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d068      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a58      	ldr	r2, [pc, #352]	; (8004fe8 <HAL_DMA_Abort_IT+0x434>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d063      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a56      	ldr	r2, [pc, #344]	; (8004fec <HAL_DMA_Abort_IT+0x438>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d05e      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a55      	ldr	r2, [pc, #340]	; (8004ff0 <HAL_DMA_Abort_IT+0x43c>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d059      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a53      	ldr	r2, [pc, #332]	; (8004ff4 <HAL_DMA_Abort_IT+0x440>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d054      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a52      	ldr	r2, [pc, #328]	; (8004ff8 <HAL_DMA_Abort_IT+0x444>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d04f      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a50      	ldr	r2, [pc, #320]	; (8004ffc <HAL_DMA_Abort_IT+0x448>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d04a      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a4f      	ldr	r2, [pc, #316]	; (8005000 <HAL_DMA_Abort_IT+0x44c>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d045      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a4d      	ldr	r2, [pc, #308]	; (8005004 <HAL_DMA_Abort_IT+0x450>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d040      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a4c      	ldr	r2, [pc, #304]	; (8005008 <HAL_DMA_Abort_IT+0x454>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d03b      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a4a      	ldr	r2, [pc, #296]	; (800500c <HAL_DMA_Abort_IT+0x458>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d036      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a49      	ldr	r2, [pc, #292]	; (8005010 <HAL_DMA_Abort_IT+0x45c>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d031      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a47      	ldr	r2, [pc, #284]	; (8005014 <HAL_DMA_Abort_IT+0x460>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d02c      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a46      	ldr	r2, [pc, #280]	; (8005018 <HAL_DMA_Abort_IT+0x464>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d027      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a44      	ldr	r2, [pc, #272]	; (800501c <HAL_DMA_Abort_IT+0x468>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d022      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a43      	ldr	r2, [pc, #268]	; (8005020 <HAL_DMA_Abort_IT+0x46c>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d01d      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a41      	ldr	r2, [pc, #260]	; (8005024 <HAL_DMA_Abort_IT+0x470>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d018      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a40      	ldr	r2, [pc, #256]	; (8005028 <HAL_DMA_Abort_IT+0x474>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d013      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a3e      	ldr	r2, [pc, #248]	; (800502c <HAL_DMA_Abort_IT+0x478>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d00e      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a3d      	ldr	r2, [pc, #244]	; (8005030 <HAL_DMA_Abort_IT+0x47c>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d009      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a3b      	ldr	r2, [pc, #236]	; (8005034 <HAL_DMA_Abort_IT+0x480>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d004      	beq.n	8004f54 <HAL_DMA_Abort_IT+0x3a0>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a3a      	ldr	r2, [pc, #232]	; (8005038 <HAL_DMA_Abort_IT+0x484>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d101      	bne.n	8004f58 <HAL_DMA_Abort_IT+0x3a4>
 8004f54:	2301      	movs	r3, #1
 8004f56:	e000      	b.n	8004f5a <HAL_DMA_Abort_IT+0x3a6>
 8004f58:	2300      	movs	r3, #0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d028      	beq.n	8004fb0 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f6c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f72:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f78:	f003 031f 	and.w	r3, r3, #31
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	409a      	lsls	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004f8c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00c      	beq.n	8004fb0 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fa0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004fa4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004fae:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d003      	beq.n	8004fd0 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	40020010 	.word	0x40020010
 8004fe0:	40020028 	.word	0x40020028
 8004fe4:	40020040 	.word	0x40020040
 8004fe8:	40020058 	.word	0x40020058
 8004fec:	40020070 	.word	0x40020070
 8004ff0:	40020088 	.word	0x40020088
 8004ff4:	400200a0 	.word	0x400200a0
 8004ff8:	400200b8 	.word	0x400200b8
 8004ffc:	40020410 	.word	0x40020410
 8005000:	40020428 	.word	0x40020428
 8005004:	40020440 	.word	0x40020440
 8005008:	40020458 	.word	0x40020458
 800500c:	40020470 	.word	0x40020470
 8005010:	40020488 	.word	0x40020488
 8005014:	400204a0 	.word	0x400204a0
 8005018:	400204b8 	.word	0x400204b8
 800501c:	58025408 	.word	0x58025408
 8005020:	5802541c 	.word	0x5802541c
 8005024:	58025430 	.word	0x58025430
 8005028:	58025444 	.word	0x58025444
 800502c:	58025458 	.word	0x58025458
 8005030:	5802546c 	.word	0x5802546c
 8005034:	58025480 	.word	0x58025480
 8005038:	58025494 	.word	0x58025494

0800503c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b08a      	sub	sp, #40	; 0x28
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005044:	2300      	movs	r3, #0
 8005046:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005048:	4b67      	ldr	r3, [pc, #412]	; (80051e8 <HAL_DMA_IRQHandler+0x1ac>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a67      	ldr	r2, [pc, #412]	; (80051ec <HAL_DMA_IRQHandler+0x1b0>)
 800504e:	fba2 2303 	umull	r2, r3, r2, r3
 8005052:	0a9b      	lsrs	r3, r3, #10
 8005054:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800505a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005060:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a5f      	ldr	r2, [pc, #380]	; (80051f0 <HAL_DMA_IRQHandler+0x1b4>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d04a      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a5d      	ldr	r2, [pc, #372]	; (80051f4 <HAL_DMA_IRQHandler+0x1b8>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d045      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a5c      	ldr	r2, [pc, #368]	; (80051f8 <HAL_DMA_IRQHandler+0x1bc>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d040      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a5a      	ldr	r2, [pc, #360]	; (80051fc <HAL_DMA_IRQHandler+0x1c0>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d03b      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a59      	ldr	r2, [pc, #356]	; (8005200 <HAL_DMA_IRQHandler+0x1c4>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d036      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a57      	ldr	r2, [pc, #348]	; (8005204 <HAL_DMA_IRQHandler+0x1c8>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d031      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a56      	ldr	r2, [pc, #344]	; (8005208 <HAL_DMA_IRQHandler+0x1cc>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d02c      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a54      	ldr	r2, [pc, #336]	; (800520c <HAL_DMA_IRQHandler+0x1d0>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d027      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a53      	ldr	r2, [pc, #332]	; (8005210 <HAL_DMA_IRQHandler+0x1d4>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d022      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a51      	ldr	r2, [pc, #324]	; (8005214 <HAL_DMA_IRQHandler+0x1d8>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d01d      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a50      	ldr	r2, [pc, #320]	; (8005218 <HAL_DMA_IRQHandler+0x1dc>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d018      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a4e      	ldr	r2, [pc, #312]	; (800521c <HAL_DMA_IRQHandler+0x1e0>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d013      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a4d      	ldr	r2, [pc, #308]	; (8005220 <HAL_DMA_IRQHandler+0x1e4>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d00e      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a4b      	ldr	r2, [pc, #300]	; (8005224 <HAL_DMA_IRQHandler+0x1e8>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d009      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a4a      	ldr	r2, [pc, #296]	; (8005228 <HAL_DMA_IRQHandler+0x1ec>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d004      	beq.n	800510e <HAL_DMA_IRQHandler+0xd2>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a48      	ldr	r2, [pc, #288]	; (800522c <HAL_DMA_IRQHandler+0x1f0>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d101      	bne.n	8005112 <HAL_DMA_IRQHandler+0xd6>
 800510e:	2301      	movs	r3, #1
 8005110:	e000      	b.n	8005114 <HAL_DMA_IRQHandler+0xd8>
 8005112:	2300      	movs	r3, #0
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 842b 	beq.w	8005970 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800511e:	f003 031f 	and.w	r3, r3, #31
 8005122:	2208      	movs	r2, #8
 8005124:	409a      	lsls	r2, r3
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	4013      	ands	r3, r2
 800512a:	2b00      	cmp	r3, #0
 800512c:	f000 80a2 	beq.w	8005274 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a2e      	ldr	r2, [pc, #184]	; (80051f0 <HAL_DMA_IRQHandler+0x1b4>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d04a      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a2d      	ldr	r2, [pc, #180]	; (80051f4 <HAL_DMA_IRQHandler+0x1b8>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d045      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a2b      	ldr	r2, [pc, #172]	; (80051f8 <HAL_DMA_IRQHandler+0x1bc>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d040      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a2a      	ldr	r2, [pc, #168]	; (80051fc <HAL_DMA_IRQHandler+0x1c0>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d03b      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a28      	ldr	r2, [pc, #160]	; (8005200 <HAL_DMA_IRQHandler+0x1c4>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d036      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a27      	ldr	r2, [pc, #156]	; (8005204 <HAL_DMA_IRQHandler+0x1c8>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d031      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a25      	ldr	r2, [pc, #148]	; (8005208 <HAL_DMA_IRQHandler+0x1cc>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d02c      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a24      	ldr	r2, [pc, #144]	; (800520c <HAL_DMA_IRQHandler+0x1d0>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d027      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a22      	ldr	r2, [pc, #136]	; (8005210 <HAL_DMA_IRQHandler+0x1d4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d022      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a21      	ldr	r2, [pc, #132]	; (8005214 <HAL_DMA_IRQHandler+0x1d8>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d01d      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a1f      	ldr	r2, [pc, #124]	; (8005218 <HAL_DMA_IRQHandler+0x1dc>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d018      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a1e      	ldr	r2, [pc, #120]	; (800521c <HAL_DMA_IRQHandler+0x1e0>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d013      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a1c      	ldr	r2, [pc, #112]	; (8005220 <HAL_DMA_IRQHandler+0x1e4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d00e      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a1b      	ldr	r2, [pc, #108]	; (8005224 <HAL_DMA_IRQHandler+0x1e8>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d009      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a19      	ldr	r2, [pc, #100]	; (8005228 <HAL_DMA_IRQHandler+0x1ec>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d004      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x194>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a18      	ldr	r2, [pc, #96]	; (800522c <HAL_DMA_IRQHandler+0x1f0>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d12f      	bne.n	8005230 <HAL_DMA_IRQHandler+0x1f4>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0304 	and.w	r3, r3, #4
 80051da:	2b00      	cmp	r3, #0
 80051dc:	bf14      	ite	ne
 80051de:	2301      	movne	r3, #1
 80051e0:	2300      	moveq	r3, #0
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	e02e      	b.n	8005244 <HAL_DMA_IRQHandler+0x208>
 80051e6:	bf00      	nop
 80051e8:	24000020 	.word	0x24000020
 80051ec:	1b4e81b5 	.word	0x1b4e81b5
 80051f0:	40020010 	.word	0x40020010
 80051f4:	40020028 	.word	0x40020028
 80051f8:	40020040 	.word	0x40020040
 80051fc:	40020058 	.word	0x40020058
 8005200:	40020070 	.word	0x40020070
 8005204:	40020088 	.word	0x40020088
 8005208:	400200a0 	.word	0x400200a0
 800520c:	400200b8 	.word	0x400200b8
 8005210:	40020410 	.word	0x40020410
 8005214:	40020428 	.word	0x40020428
 8005218:	40020440 	.word	0x40020440
 800521c:	40020458 	.word	0x40020458
 8005220:	40020470 	.word	0x40020470
 8005224:	40020488 	.word	0x40020488
 8005228:	400204a0 	.word	0x400204a0
 800522c:	400204b8 	.word	0x400204b8
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0308 	and.w	r3, r3, #8
 800523a:	2b00      	cmp	r3, #0
 800523c:	bf14      	ite	ne
 800523e:	2301      	movne	r3, #1
 8005240:	2300      	moveq	r3, #0
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2b00      	cmp	r3, #0
 8005246:	d015      	beq.n	8005274 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f022 0204 	bic.w	r2, r2, #4
 8005256:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800525c:	f003 031f 	and.w	r3, r3, #31
 8005260:	2208      	movs	r2, #8
 8005262:	409a      	lsls	r2, r3
 8005264:	6a3b      	ldr	r3, [r7, #32]
 8005266:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800526c:	f043 0201 	orr.w	r2, r3, #1
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005278:	f003 031f 	and.w	r3, r3, #31
 800527c:	69ba      	ldr	r2, [r7, #24]
 800527e:	fa22 f303 	lsr.w	r3, r2, r3
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d06e      	beq.n	8005368 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a69      	ldr	r2, [pc, #420]	; (8005434 <HAL_DMA_IRQHandler+0x3f8>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d04a      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a67      	ldr	r2, [pc, #412]	; (8005438 <HAL_DMA_IRQHandler+0x3fc>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d045      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a66      	ldr	r2, [pc, #408]	; (800543c <HAL_DMA_IRQHandler+0x400>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d040      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a64      	ldr	r2, [pc, #400]	; (8005440 <HAL_DMA_IRQHandler+0x404>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d03b      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a63      	ldr	r2, [pc, #396]	; (8005444 <HAL_DMA_IRQHandler+0x408>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d036      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a61      	ldr	r2, [pc, #388]	; (8005448 <HAL_DMA_IRQHandler+0x40c>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d031      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a60      	ldr	r2, [pc, #384]	; (800544c <HAL_DMA_IRQHandler+0x410>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d02c      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a5e      	ldr	r2, [pc, #376]	; (8005450 <HAL_DMA_IRQHandler+0x414>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d027      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a5d      	ldr	r2, [pc, #372]	; (8005454 <HAL_DMA_IRQHandler+0x418>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d022      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a5b      	ldr	r2, [pc, #364]	; (8005458 <HAL_DMA_IRQHandler+0x41c>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d01d      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a5a      	ldr	r2, [pc, #360]	; (800545c <HAL_DMA_IRQHandler+0x420>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d018      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a58      	ldr	r2, [pc, #352]	; (8005460 <HAL_DMA_IRQHandler+0x424>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d013      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a57      	ldr	r2, [pc, #348]	; (8005464 <HAL_DMA_IRQHandler+0x428>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d00e      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a55      	ldr	r2, [pc, #340]	; (8005468 <HAL_DMA_IRQHandler+0x42c>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d009      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a54      	ldr	r2, [pc, #336]	; (800546c <HAL_DMA_IRQHandler+0x430>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d004      	beq.n	800532a <HAL_DMA_IRQHandler+0x2ee>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a52      	ldr	r2, [pc, #328]	; (8005470 <HAL_DMA_IRQHandler+0x434>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d10a      	bne.n	8005340 <HAL_DMA_IRQHandler+0x304>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005334:	2b00      	cmp	r3, #0
 8005336:	bf14      	ite	ne
 8005338:	2301      	movne	r3, #1
 800533a:	2300      	moveq	r3, #0
 800533c:	b2db      	uxtb	r3, r3
 800533e:	e003      	b.n	8005348 <HAL_DMA_IRQHandler+0x30c>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2300      	movs	r3, #0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00d      	beq.n	8005368 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005350:	f003 031f 	and.w	r3, r3, #31
 8005354:	2201      	movs	r2, #1
 8005356:	409a      	lsls	r2, r3
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005360:	f043 0202 	orr.w	r2, r3, #2
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800536c:	f003 031f 	and.w	r3, r3, #31
 8005370:	2204      	movs	r2, #4
 8005372:	409a      	lsls	r2, r3
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	4013      	ands	r3, r2
 8005378:	2b00      	cmp	r3, #0
 800537a:	f000 808f 	beq.w	800549c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a2c      	ldr	r2, [pc, #176]	; (8005434 <HAL_DMA_IRQHandler+0x3f8>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d04a      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a2a      	ldr	r2, [pc, #168]	; (8005438 <HAL_DMA_IRQHandler+0x3fc>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d045      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a29      	ldr	r2, [pc, #164]	; (800543c <HAL_DMA_IRQHandler+0x400>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d040      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a27      	ldr	r2, [pc, #156]	; (8005440 <HAL_DMA_IRQHandler+0x404>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d03b      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a26      	ldr	r2, [pc, #152]	; (8005444 <HAL_DMA_IRQHandler+0x408>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d036      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a24      	ldr	r2, [pc, #144]	; (8005448 <HAL_DMA_IRQHandler+0x40c>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d031      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a23      	ldr	r2, [pc, #140]	; (800544c <HAL_DMA_IRQHandler+0x410>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d02c      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a21      	ldr	r2, [pc, #132]	; (8005450 <HAL_DMA_IRQHandler+0x414>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d027      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a20      	ldr	r2, [pc, #128]	; (8005454 <HAL_DMA_IRQHandler+0x418>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d022      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a1e      	ldr	r2, [pc, #120]	; (8005458 <HAL_DMA_IRQHandler+0x41c>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d01d      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a1d      	ldr	r2, [pc, #116]	; (800545c <HAL_DMA_IRQHandler+0x420>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d018      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a1b      	ldr	r2, [pc, #108]	; (8005460 <HAL_DMA_IRQHandler+0x424>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d013      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a1a      	ldr	r2, [pc, #104]	; (8005464 <HAL_DMA_IRQHandler+0x428>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d00e      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a18      	ldr	r2, [pc, #96]	; (8005468 <HAL_DMA_IRQHandler+0x42c>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d009      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a17      	ldr	r2, [pc, #92]	; (800546c <HAL_DMA_IRQHandler+0x430>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d004      	beq.n	800541e <HAL_DMA_IRQHandler+0x3e2>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a15      	ldr	r2, [pc, #84]	; (8005470 <HAL_DMA_IRQHandler+0x434>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d12a      	bne.n	8005474 <HAL_DMA_IRQHandler+0x438>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b00      	cmp	r3, #0
 800542a:	bf14      	ite	ne
 800542c:	2301      	movne	r3, #1
 800542e:	2300      	moveq	r3, #0
 8005430:	b2db      	uxtb	r3, r3
 8005432:	e023      	b.n	800547c <HAL_DMA_IRQHandler+0x440>
 8005434:	40020010 	.word	0x40020010
 8005438:	40020028 	.word	0x40020028
 800543c:	40020040 	.word	0x40020040
 8005440:	40020058 	.word	0x40020058
 8005444:	40020070 	.word	0x40020070
 8005448:	40020088 	.word	0x40020088
 800544c:	400200a0 	.word	0x400200a0
 8005450:	400200b8 	.word	0x400200b8
 8005454:	40020410 	.word	0x40020410
 8005458:	40020428 	.word	0x40020428
 800545c:	40020440 	.word	0x40020440
 8005460:	40020458 	.word	0x40020458
 8005464:	40020470 	.word	0x40020470
 8005468:	40020488 	.word	0x40020488
 800546c:	400204a0 	.word	0x400204a0
 8005470:	400204b8 	.word	0x400204b8
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2300      	movs	r3, #0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00d      	beq.n	800549c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005484:	f003 031f 	and.w	r3, r3, #31
 8005488:	2204      	movs	r2, #4
 800548a:	409a      	lsls	r2, r3
 800548c:	6a3b      	ldr	r3, [r7, #32]
 800548e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005494:	f043 0204 	orr.w	r2, r3, #4
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054a0:	f003 031f 	and.w	r3, r3, #31
 80054a4:	2210      	movs	r2, #16
 80054a6:	409a      	lsls	r2, r3
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	4013      	ands	r3, r2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f000 80a6 	beq.w	80055fe <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a85      	ldr	r2, [pc, #532]	; (80056cc <HAL_DMA_IRQHandler+0x690>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d04a      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a83      	ldr	r2, [pc, #524]	; (80056d0 <HAL_DMA_IRQHandler+0x694>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d045      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a82      	ldr	r2, [pc, #520]	; (80056d4 <HAL_DMA_IRQHandler+0x698>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d040      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a80      	ldr	r2, [pc, #512]	; (80056d8 <HAL_DMA_IRQHandler+0x69c>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d03b      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a7f      	ldr	r2, [pc, #508]	; (80056dc <HAL_DMA_IRQHandler+0x6a0>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d036      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a7d      	ldr	r2, [pc, #500]	; (80056e0 <HAL_DMA_IRQHandler+0x6a4>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d031      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a7c      	ldr	r2, [pc, #496]	; (80056e4 <HAL_DMA_IRQHandler+0x6a8>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d02c      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a7a      	ldr	r2, [pc, #488]	; (80056e8 <HAL_DMA_IRQHandler+0x6ac>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d027      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a79      	ldr	r2, [pc, #484]	; (80056ec <HAL_DMA_IRQHandler+0x6b0>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d022      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a77      	ldr	r2, [pc, #476]	; (80056f0 <HAL_DMA_IRQHandler+0x6b4>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d01d      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a76      	ldr	r2, [pc, #472]	; (80056f4 <HAL_DMA_IRQHandler+0x6b8>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d018      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a74      	ldr	r2, [pc, #464]	; (80056f8 <HAL_DMA_IRQHandler+0x6bc>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d013      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a73      	ldr	r2, [pc, #460]	; (80056fc <HAL_DMA_IRQHandler+0x6c0>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d00e      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a71      	ldr	r2, [pc, #452]	; (8005700 <HAL_DMA_IRQHandler+0x6c4>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d009      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a70      	ldr	r2, [pc, #448]	; (8005704 <HAL_DMA_IRQHandler+0x6c8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d004      	beq.n	8005552 <HAL_DMA_IRQHandler+0x516>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a6e      	ldr	r2, [pc, #440]	; (8005708 <HAL_DMA_IRQHandler+0x6cc>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d10a      	bne.n	8005568 <HAL_DMA_IRQHandler+0x52c>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0308 	and.w	r3, r3, #8
 800555c:	2b00      	cmp	r3, #0
 800555e:	bf14      	ite	ne
 8005560:	2301      	movne	r3, #1
 8005562:	2300      	moveq	r3, #0
 8005564:	b2db      	uxtb	r3, r3
 8005566:	e009      	b.n	800557c <HAL_DMA_IRQHandler+0x540>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0304 	and.w	r3, r3, #4
 8005572:	2b00      	cmp	r3, #0
 8005574:	bf14      	ite	ne
 8005576:	2301      	movne	r3, #1
 8005578:	2300      	moveq	r3, #0
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d03e      	beq.n	80055fe <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005584:	f003 031f 	and.w	r3, r3, #31
 8005588:	2210      	movs	r2, #16
 800558a:	409a      	lsls	r2, r3
 800558c:	6a3b      	ldr	r3, [r7, #32]
 800558e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d018      	beq.n	80055d0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d108      	bne.n	80055be <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d024      	beq.n	80055fe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	4798      	blx	r3
 80055bc:	e01f      	b.n	80055fe <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d01b      	beq.n	80055fe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	4798      	blx	r3
 80055ce:	e016      	b.n	80055fe <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d107      	bne.n	80055ee <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f022 0208 	bic.w	r2, r2, #8
 80055ec:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d003      	beq.n	80055fe <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005602:	f003 031f 	and.w	r3, r3, #31
 8005606:	2220      	movs	r2, #32
 8005608:	409a      	lsls	r2, r3
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	4013      	ands	r3, r2
 800560e:	2b00      	cmp	r3, #0
 8005610:	f000 8110 	beq.w	8005834 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a2c      	ldr	r2, [pc, #176]	; (80056cc <HAL_DMA_IRQHandler+0x690>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d04a      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a2b      	ldr	r2, [pc, #172]	; (80056d0 <HAL_DMA_IRQHandler+0x694>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d045      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a29      	ldr	r2, [pc, #164]	; (80056d4 <HAL_DMA_IRQHandler+0x698>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d040      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a28      	ldr	r2, [pc, #160]	; (80056d8 <HAL_DMA_IRQHandler+0x69c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d03b      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a26      	ldr	r2, [pc, #152]	; (80056dc <HAL_DMA_IRQHandler+0x6a0>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d036      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a25      	ldr	r2, [pc, #148]	; (80056e0 <HAL_DMA_IRQHandler+0x6a4>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d031      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a23      	ldr	r2, [pc, #140]	; (80056e4 <HAL_DMA_IRQHandler+0x6a8>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d02c      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a22      	ldr	r2, [pc, #136]	; (80056e8 <HAL_DMA_IRQHandler+0x6ac>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d027      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a20      	ldr	r2, [pc, #128]	; (80056ec <HAL_DMA_IRQHandler+0x6b0>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d022      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a1f      	ldr	r2, [pc, #124]	; (80056f0 <HAL_DMA_IRQHandler+0x6b4>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d01d      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a1d      	ldr	r2, [pc, #116]	; (80056f4 <HAL_DMA_IRQHandler+0x6b8>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d018      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a1c      	ldr	r2, [pc, #112]	; (80056f8 <HAL_DMA_IRQHandler+0x6bc>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d013      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a1a      	ldr	r2, [pc, #104]	; (80056fc <HAL_DMA_IRQHandler+0x6c0>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d00e      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a19      	ldr	r2, [pc, #100]	; (8005700 <HAL_DMA_IRQHandler+0x6c4>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d009      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a17      	ldr	r2, [pc, #92]	; (8005704 <HAL_DMA_IRQHandler+0x6c8>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d004      	beq.n	80056b4 <HAL_DMA_IRQHandler+0x678>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a16      	ldr	r2, [pc, #88]	; (8005708 <HAL_DMA_IRQHandler+0x6cc>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d12b      	bne.n	800570c <HAL_DMA_IRQHandler+0x6d0>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0310 	and.w	r3, r3, #16
 80056be:	2b00      	cmp	r3, #0
 80056c0:	bf14      	ite	ne
 80056c2:	2301      	movne	r3, #1
 80056c4:	2300      	moveq	r3, #0
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	e02a      	b.n	8005720 <HAL_DMA_IRQHandler+0x6e4>
 80056ca:	bf00      	nop
 80056cc:	40020010 	.word	0x40020010
 80056d0:	40020028 	.word	0x40020028
 80056d4:	40020040 	.word	0x40020040
 80056d8:	40020058 	.word	0x40020058
 80056dc:	40020070 	.word	0x40020070
 80056e0:	40020088 	.word	0x40020088
 80056e4:	400200a0 	.word	0x400200a0
 80056e8:	400200b8 	.word	0x400200b8
 80056ec:	40020410 	.word	0x40020410
 80056f0:	40020428 	.word	0x40020428
 80056f4:	40020440 	.word	0x40020440
 80056f8:	40020458 	.word	0x40020458
 80056fc:	40020470 	.word	0x40020470
 8005700:	40020488 	.word	0x40020488
 8005704:	400204a0 	.word	0x400204a0
 8005708:	400204b8 	.word	0x400204b8
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0302 	and.w	r3, r3, #2
 8005716:	2b00      	cmp	r3, #0
 8005718:	bf14      	ite	ne
 800571a:	2301      	movne	r3, #1
 800571c:	2300      	moveq	r3, #0
 800571e:	b2db      	uxtb	r3, r3
 8005720:	2b00      	cmp	r3, #0
 8005722:	f000 8087 	beq.w	8005834 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800572a:	f003 031f 	and.w	r3, r3, #31
 800572e:	2220      	movs	r2, #32
 8005730:	409a      	lsls	r2, r3
 8005732:	6a3b      	ldr	r3, [r7, #32]
 8005734:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800573c:	b2db      	uxtb	r3, r3
 800573e:	2b04      	cmp	r3, #4
 8005740:	d139      	bne.n	80057b6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f022 0216 	bic.w	r2, r2, #22
 8005750:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	695a      	ldr	r2, [r3, #20]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005760:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005766:	2b00      	cmp	r3, #0
 8005768:	d103      	bne.n	8005772 <HAL_DMA_IRQHandler+0x736>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800576e:	2b00      	cmp	r3, #0
 8005770:	d007      	beq.n	8005782 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f022 0208 	bic.w	r2, r2, #8
 8005780:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005786:	f003 031f 	and.w	r3, r3, #31
 800578a:	223f      	movs	r2, #63	; 0x3f
 800578c:	409a      	lsls	r2, r3
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f000 834a 	beq.w	8005e40 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	4798      	blx	r3
          }
          return;
 80057b4:	e344      	b.n	8005e40 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d018      	beq.n	80057f6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d108      	bne.n	80057e4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d02c      	beq.n	8005834 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	4798      	blx	r3
 80057e2:	e027      	b.n	8005834 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d023      	beq.n	8005834 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	4798      	blx	r3
 80057f4:	e01e      	b.n	8005834 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10f      	bne.n	8005824 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0210 	bic.w	r2, r2, #16
 8005812:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005828:	2b00      	cmp	r3, #0
 800582a:	d003      	beq.n	8005834 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005838:	2b00      	cmp	r3, #0
 800583a:	f000 8306 	beq.w	8005e4a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	f000 8088 	beq.w	800595c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2204      	movs	r2, #4
 8005850:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a7a      	ldr	r2, [pc, #488]	; (8005a44 <HAL_DMA_IRQHandler+0xa08>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d04a      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a79      	ldr	r2, [pc, #484]	; (8005a48 <HAL_DMA_IRQHandler+0xa0c>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d045      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a77      	ldr	r2, [pc, #476]	; (8005a4c <HAL_DMA_IRQHandler+0xa10>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d040      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a76      	ldr	r2, [pc, #472]	; (8005a50 <HAL_DMA_IRQHandler+0xa14>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d03b      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a74      	ldr	r2, [pc, #464]	; (8005a54 <HAL_DMA_IRQHandler+0xa18>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d036      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a73      	ldr	r2, [pc, #460]	; (8005a58 <HAL_DMA_IRQHandler+0xa1c>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d031      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a71      	ldr	r2, [pc, #452]	; (8005a5c <HAL_DMA_IRQHandler+0xa20>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d02c      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a70      	ldr	r2, [pc, #448]	; (8005a60 <HAL_DMA_IRQHandler+0xa24>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d027      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a6e      	ldr	r2, [pc, #440]	; (8005a64 <HAL_DMA_IRQHandler+0xa28>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d022      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a6d      	ldr	r2, [pc, #436]	; (8005a68 <HAL_DMA_IRQHandler+0xa2c>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d01d      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a6b      	ldr	r2, [pc, #428]	; (8005a6c <HAL_DMA_IRQHandler+0xa30>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d018      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a6a      	ldr	r2, [pc, #424]	; (8005a70 <HAL_DMA_IRQHandler+0xa34>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d013      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a68      	ldr	r2, [pc, #416]	; (8005a74 <HAL_DMA_IRQHandler+0xa38>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d00e      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a67      	ldr	r2, [pc, #412]	; (8005a78 <HAL_DMA_IRQHandler+0xa3c>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d009      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a65      	ldr	r2, [pc, #404]	; (8005a7c <HAL_DMA_IRQHandler+0xa40>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d004      	beq.n	80058f4 <HAL_DMA_IRQHandler+0x8b8>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a64      	ldr	r2, [pc, #400]	; (8005a80 <HAL_DMA_IRQHandler+0xa44>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d108      	bne.n	8005906 <HAL_DMA_IRQHandler+0x8ca>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f022 0201 	bic.w	r2, r2, #1
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	e007      	b.n	8005916 <HAL_DMA_IRQHandler+0x8da>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f022 0201 	bic.w	r2, r2, #1
 8005914:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	3301      	adds	r3, #1
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800591e:	429a      	cmp	r2, r3
 8005920:	d307      	bcc.n	8005932 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 0301 	and.w	r3, r3, #1
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1f2      	bne.n	8005916 <HAL_DMA_IRQHandler+0x8da>
 8005930:	e000      	b.n	8005934 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005932:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d004      	beq.n	800594c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2203      	movs	r2, #3
 8005946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800594a:	e003      	b.n	8005954 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 8272 	beq.w	8005e4a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	4798      	blx	r3
 800596e:	e26c      	b.n	8005e4a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a43      	ldr	r2, [pc, #268]	; (8005a84 <HAL_DMA_IRQHandler+0xa48>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d022      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x984>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a42      	ldr	r2, [pc, #264]	; (8005a88 <HAL_DMA_IRQHandler+0xa4c>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d01d      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x984>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a40      	ldr	r2, [pc, #256]	; (8005a8c <HAL_DMA_IRQHandler+0xa50>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d018      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x984>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a3f      	ldr	r2, [pc, #252]	; (8005a90 <HAL_DMA_IRQHandler+0xa54>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d013      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x984>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a3d      	ldr	r2, [pc, #244]	; (8005a94 <HAL_DMA_IRQHandler+0xa58>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d00e      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x984>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a3c      	ldr	r2, [pc, #240]	; (8005a98 <HAL_DMA_IRQHandler+0xa5c>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d009      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x984>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a3a      	ldr	r2, [pc, #232]	; (8005a9c <HAL_DMA_IRQHandler+0xa60>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d004      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x984>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a39      	ldr	r2, [pc, #228]	; (8005aa0 <HAL_DMA_IRQHandler+0xa64>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d101      	bne.n	80059c4 <HAL_DMA_IRQHandler+0x988>
 80059c0:	2301      	movs	r3, #1
 80059c2:	e000      	b.n	80059c6 <HAL_DMA_IRQHandler+0x98a>
 80059c4:	2300      	movs	r3, #0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 823f 	beq.w	8005e4a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059d8:	f003 031f 	and.w	r3, r3, #31
 80059dc:	2204      	movs	r2, #4
 80059de:	409a      	lsls	r2, r3
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	4013      	ands	r3, r2
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 80cd 	beq.w	8005b84 <HAL_DMA_IRQHandler+0xb48>
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	f003 0304 	and.w	r3, r3, #4
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f000 80c7 	beq.w	8005b84 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059fa:	f003 031f 	and.w	r3, r3, #31
 80059fe:	2204      	movs	r2, #4
 8005a00:	409a      	lsls	r2, r3
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d049      	beq.n	8005aa4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d109      	bne.n	8005a2e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	f000 8210 	beq.w	8005e44 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a2c:	e20a      	b.n	8005e44 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f000 8206 	beq.w	8005e44 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a40:	e200      	b.n	8005e44 <HAL_DMA_IRQHandler+0xe08>
 8005a42:	bf00      	nop
 8005a44:	40020010 	.word	0x40020010
 8005a48:	40020028 	.word	0x40020028
 8005a4c:	40020040 	.word	0x40020040
 8005a50:	40020058 	.word	0x40020058
 8005a54:	40020070 	.word	0x40020070
 8005a58:	40020088 	.word	0x40020088
 8005a5c:	400200a0 	.word	0x400200a0
 8005a60:	400200b8 	.word	0x400200b8
 8005a64:	40020410 	.word	0x40020410
 8005a68:	40020428 	.word	0x40020428
 8005a6c:	40020440 	.word	0x40020440
 8005a70:	40020458 	.word	0x40020458
 8005a74:	40020470 	.word	0x40020470
 8005a78:	40020488 	.word	0x40020488
 8005a7c:	400204a0 	.word	0x400204a0
 8005a80:	400204b8 	.word	0x400204b8
 8005a84:	58025408 	.word	0x58025408
 8005a88:	5802541c 	.word	0x5802541c
 8005a8c:	58025430 	.word	0x58025430
 8005a90:	58025444 	.word	0x58025444
 8005a94:	58025458 	.word	0x58025458
 8005a98:	5802546c 	.word	0x5802546c
 8005a9c:	58025480 	.word	0x58025480
 8005aa0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f003 0320 	and.w	r3, r3, #32
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d160      	bne.n	8005b70 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a8c      	ldr	r2, [pc, #560]	; (8005ce4 <HAL_DMA_IRQHandler+0xca8>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d04a      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a8a      	ldr	r2, [pc, #552]	; (8005ce8 <HAL_DMA_IRQHandler+0xcac>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d045      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a89      	ldr	r2, [pc, #548]	; (8005cec <HAL_DMA_IRQHandler+0xcb0>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d040      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a87      	ldr	r2, [pc, #540]	; (8005cf0 <HAL_DMA_IRQHandler+0xcb4>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d03b      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a86      	ldr	r2, [pc, #536]	; (8005cf4 <HAL_DMA_IRQHandler+0xcb8>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d036      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a84      	ldr	r2, [pc, #528]	; (8005cf8 <HAL_DMA_IRQHandler+0xcbc>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d031      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a83      	ldr	r2, [pc, #524]	; (8005cfc <HAL_DMA_IRQHandler+0xcc0>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d02c      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a81      	ldr	r2, [pc, #516]	; (8005d00 <HAL_DMA_IRQHandler+0xcc4>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d027      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a80      	ldr	r2, [pc, #512]	; (8005d04 <HAL_DMA_IRQHandler+0xcc8>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d022      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a7e      	ldr	r2, [pc, #504]	; (8005d08 <HAL_DMA_IRQHandler+0xccc>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d01d      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a7d      	ldr	r2, [pc, #500]	; (8005d0c <HAL_DMA_IRQHandler+0xcd0>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d018      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a7b      	ldr	r2, [pc, #492]	; (8005d10 <HAL_DMA_IRQHandler+0xcd4>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d013      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a7a      	ldr	r2, [pc, #488]	; (8005d14 <HAL_DMA_IRQHandler+0xcd8>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d00e      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a78      	ldr	r2, [pc, #480]	; (8005d18 <HAL_DMA_IRQHandler+0xcdc>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d009      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a77      	ldr	r2, [pc, #476]	; (8005d1c <HAL_DMA_IRQHandler+0xce0>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d004      	beq.n	8005b4e <HAL_DMA_IRQHandler+0xb12>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a75      	ldr	r2, [pc, #468]	; (8005d20 <HAL_DMA_IRQHandler+0xce4>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d108      	bne.n	8005b60 <HAL_DMA_IRQHandler+0xb24>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f022 0208 	bic.w	r2, r2, #8
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	e007      	b.n	8005b70 <HAL_DMA_IRQHandler+0xb34>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 0204 	bic.w	r2, r2, #4
 8005b6e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f000 8165 	beq.w	8005e44 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b82:	e15f      	b.n	8005e44 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b88:	f003 031f 	and.w	r3, r3, #31
 8005b8c:	2202      	movs	r2, #2
 8005b8e:	409a      	lsls	r2, r3
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	4013      	ands	r3, r2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	f000 80c5 	beq.w	8005d24 <HAL_DMA_IRQHandler+0xce8>
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	f003 0302 	and.w	r3, r3, #2
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f000 80bf 	beq.w	8005d24 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005baa:	f003 031f 	and.w	r3, r3, #31
 8005bae:	2202      	movs	r2, #2
 8005bb0:	409a      	lsls	r2, r3
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d018      	beq.n	8005bf2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d109      	bne.n	8005bde <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f000 813a 	beq.w	8005e48 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bdc:	e134      	b.n	8005e48 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f000 8130 	beq.w	8005e48 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bf0:	e12a      	b.n	8005e48 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	f003 0320 	and.w	r3, r3, #32
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d168      	bne.n	8005cce <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a38      	ldr	r2, [pc, #224]	; (8005ce4 <HAL_DMA_IRQHandler+0xca8>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d04a      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a37      	ldr	r2, [pc, #220]	; (8005ce8 <HAL_DMA_IRQHandler+0xcac>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d045      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a35      	ldr	r2, [pc, #212]	; (8005cec <HAL_DMA_IRQHandler+0xcb0>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d040      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a34      	ldr	r2, [pc, #208]	; (8005cf0 <HAL_DMA_IRQHandler+0xcb4>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d03b      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a32      	ldr	r2, [pc, #200]	; (8005cf4 <HAL_DMA_IRQHandler+0xcb8>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d036      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a31      	ldr	r2, [pc, #196]	; (8005cf8 <HAL_DMA_IRQHandler+0xcbc>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d031      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a2f      	ldr	r2, [pc, #188]	; (8005cfc <HAL_DMA_IRQHandler+0xcc0>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d02c      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a2e      	ldr	r2, [pc, #184]	; (8005d00 <HAL_DMA_IRQHandler+0xcc4>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d027      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a2c      	ldr	r2, [pc, #176]	; (8005d04 <HAL_DMA_IRQHandler+0xcc8>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d022      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a2b      	ldr	r2, [pc, #172]	; (8005d08 <HAL_DMA_IRQHandler+0xccc>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d01d      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a29      	ldr	r2, [pc, #164]	; (8005d0c <HAL_DMA_IRQHandler+0xcd0>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d018      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a28      	ldr	r2, [pc, #160]	; (8005d10 <HAL_DMA_IRQHandler+0xcd4>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d013      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a26      	ldr	r2, [pc, #152]	; (8005d14 <HAL_DMA_IRQHandler+0xcd8>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00e      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a25      	ldr	r2, [pc, #148]	; (8005d18 <HAL_DMA_IRQHandler+0xcdc>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d009      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a23      	ldr	r2, [pc, #140]	; (8005d1c <HAL_DMA_IRQHandler+0xce0>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d004      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xc60>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a22      	ldr	r2, [pc, #136]	; (8005d20 <HAL_DMA_IRQHandler+0xce4>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d108      	bne.n	8005cae <HAL_DMA_IRQHandler+0xc72>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0214 	bic.w	r2, r2, #20
 8005caa:	601a      	str	r2, [r3, #0]
 8005cac:	e007      	b.n	8005cbe <HAL_DMA_IRQHandler+0xc82>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 020a 	bic.w	r2, r2, #10
 8005cbc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	f000 80b8 	beq.w	8005e48 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005ce0:	e0b2      	b.n	8005e48 <HAL_DMA_IRQHandler+0xe0c>
 8005ce2:	bf00      	nop
 8005ce4:	40020010 	.word	0x40020010
 8005ce8:	40020028 	.word	0x40020028
 8005cec:	40020040 	.word	0x40020040
 8005cf0:	40020058 	.word	0x40020058
 8005cf4:	40020070 	.word	0x40020070
 8005cf8:	40020088 	.word	0x40020088
 8005cfc:	400200a0 	.word	0x400200a0
 8005d00:	400200b8 	.word	0x400200b8
 8005d04:	40020410 	.word	0x40020410
 8005d08:	40020428 	.word	0x40020428
 8005d0c:	40020440 	.word	0x40020440
 8005d10:	40020458 	.word	0x40020458
 8005d14:	40020470 	.word	0x40020470
 8005d18:	40020488 	.word	0x40020488
 8005d1c:	400204a0 	.word	0x400204a0
 8005d20:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d28:	f003 031f 	and.w	r3, r3, #31
 8005d2c:	2208      	movs	r2, #8
 8005d2e:	409a      	lsls	r2, r3
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	4013      	ands	r3, r2
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f000 8088 	beq.w	8005e4a <HAL_DMA_IRQHandler+0xe0e>
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	f003 0308 	and.w	r3, r3, #8
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f000 8082 	beq.w	8005e4a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a41      	ldr	r2, [pc, #260]	; (8005e50 <HAL_DMA_IRQHandler+0xe14>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d04a      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a3f      	ldr	r2, [pc, #252]	; (8005e54 <HAL_DMA_IRQHandler+0xe18>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d045      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a3e      	ldr	r2, [pc, #248]	; (8005e58 <HAL_DMA_IRQHandler+0xe1c>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d040      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a3c      	ldr	r2, [pc, #240]	; (8005e5c <HAL_DMA_IRQHandler+0xe20>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d03b      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a3b      	ldr	r2, [pc, #236]	; (8005e60 <HAL_DMA_IRQHandler+0xe24>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d036      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a39      	ldr	r2, [pc, #228]	; (8005e64 <HAL_DMA_IRQHandler+0xe28>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d031      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a38      	ldr	r2, [pc, #224]	; (8005e68 <HAL_DMA_IRQHandler+0xe2c>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d02c      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a36      	ldr	r2, [pc, #216]	; (8005e6c <HAL_DMA_IRQHandler+0xe30>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d027      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a35      	ldr	r2, [pc, #212]	; (8005e70 <HAL_DMA_IRQHandler+0xe34>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d022      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a33      	ldr	r2, [pc, #204]	; (8005e74 <HAL_DMA_IRQHandler+0xe38>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d01d      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a32      	ldr	r2, [pc, #200]	; (8005e78 <HAL_DMA_IRQHandler+0xe3c>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d018      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a30      	ldr	r2, [pc, #192]	; (8005e7c <HAL_DMA_IRQHandler+0xe40>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d013      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a2f      	ldr	r2, [pc, #188]	; (8005e80 <HAL_DMA_IRQHandler+0xe44>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d00e      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a2d      	ldr	r2, [pc, #180]	; (8005e84 <HAL_DMA_IRQHandler+0xe48>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d009      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a2c      	ldr	r2, [pc, #176]	; (8005e88 <HAL_DMA_IRQHandler+0xe4c>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d004      	beq.n	8005de6 <HAL_DMA_IRQHandler+0xdaa>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a2a      	ldr	r2, [pc, #168]	; (8005e8c <HAL_DMA_IRQHandler+0xe50>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d108      	bne.n	8005df8 <HAL_DMA_IRQHandler+0xdbc>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 021c 	bic.w	r2, r2, #28
 8005df4:	601a      	str	r2, [r3, #0]
 8005df6:	e007      	b.n	8005e08 <HAL_DMA_IRQHandler+0xdcc>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 020e 	bic.w	r2, r2, #14
 8005e06:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e0c:	f003 031f 	and.w	r3, r3, #31
 8005e10:	2201      	movs	r2, #1
 8005e12:	409a      	lsls	r2, r3
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d009      	beq.n	8005e4a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	4798      	blx	r3
 8005e3e:	e004      	b.n	8005e4a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005e40:	bf00      	nop
 8005e42:	e002      	b.n	8005e4a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e44:	bf00      	nop
 8005e46:	e000      	b.n	8005e4a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e48:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005e4a:	3728      	adds	r7, #40	; 0x28
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	40020010 	.word	0x40020010
 8005e54:	40020028 	.word	0x40020028
 8005e58:	40020040 	.word	0x40020040
 8005e5c:	40020058 	.word	0x40020058
 8005e60:	40020070 	.word	0x40020070
 8005e64:	40020088 	.word	0x40020088
 8005e68:	400200a0 	.word	0x400200a0
 8005e6c:	400200b8 	.word	0x400200b8
 8005e70:	40020410 	.word	0x40020410
 8005e74:	40020428 	.word	0x40020428
 8005e78:	40020440 	.word	0x40020440
 8005e7c:	40020458 	.word	0x40020458
 8005e80:	40020470 	.word	0x40020470
 8005e84:	40020488 	.word	0x40020488
 8005e88:	400204a0 	.word	0x400204a0
 8005e8c:	400204b8 	.word	0x400204b8

08005e90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a42      	ldr	r2, [pc, #264]	; (8005fa8 <DMA_CalcBaseAndBitshift+0x118>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d04a      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a41      	ldr	r2, [pc, #260]	; (8005fac <DMA_CalcBaseAndBitshift+0x11c>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d045      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a3f      	ldr	r2, [pc, #252]	; (8005fb0 <DMA_CalcBaseAndBitshift+0x120>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d040      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a3e      	ldr	r2, [pc, #248]	; (8005fb4 <DMA_CalcBaseAndBitshift+0x124>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d03b      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a3c      	ldr	r2, [pc, #240]	; (8005fb8 <DMA_CalcBaseAndBitshift+0x128>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d036      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a3b      	ldr	r2, [pc, #236]	; (8005fbc <DMA_CalcBaseAndBitshift+0x12c>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d031      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a39      	ldr	r2, [pc, #228]	; (8005fc0 <DMA_CalcBaseAndBitshift+0x130>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d02c      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a38      	ldr	r2, [pc, #224]	; (8005fc4 <DMA_CalcBaseAndBitshift+0x134>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d027      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a36      	ldr	r2, [pc, #216]	; (8005fc8 <DMA_CalcBaseAndBitshift+0x138>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d022      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a35      	ldr	r2, [pc, #212]	; (8005fcc <DMA_CalcBaseAndBitshift+0x13c>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d01d      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a33      	ldr	r2, [pc, #204]	; (8005fd0 <DMA_CalcBaseAndBitshift+0x140>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d018      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a32      	ldr	r2, [pc, #200]	; (8005fd4 <DMA_CalcBaseAndBitshift+0x144>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d013      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a30      	ldr	r2, [pc, #192]	; (8005fd8 <DMA_CalcBaseAndBitshift+0x148>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d00e      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a2f      	ldr	r2, [pc, #188]	; (8005fdc <DMA_CalcBaseAndBitshift+0x14c>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d009      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a2d      	ldr	r2, [pc, #180]	; (8005fe0 <DMA_CalcBaseAndBitshift+0x150>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d004      	beq.n	8005f38 <DMA_CalcBaseAndBitshift+0xa8>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a2c      	ldr	r2, [pc, #176]	; (8005fe4 <DMA_CalcBaseAndBitshift+0x154>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d101      	bne.n	8005f3c <DMA_CalcBaseAndBitshift+0xac>
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e000      	b.n	8005f3e <DMA_CalcBaseAndBitshift+0xae>
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d024      	beq.n	8005f8c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	3b10      	subs	r3, #16
 8005f4a:	4a27      	ldr	r2, [pc, #156]	; (8005fe8 <DMA_CalcBaseAndBitshift+0x158>)
 8005f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f50:	091b      	lsrs	r3, r3, #4
 8005f52:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	4a24      	ldr	r2, [pc, #144]	; (8005fec <DMA_CalcBaseAndBitshift+0x15c>)
 8005f5c:	5cd3      	ldrb	r3, [r2, r3]
 8005f5e:	461a      	mov	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2b03      	cmp	r3, #3
 8005f68:	d908      	bls.n	8005f7c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	461a      	mov	r2, r3
 8005f70:	4b1f      	ldr	r3, [pc, #124]	; (8005ff0 <DMA_CalcBaseAndBitshift+0x160>)
 8005f72:	4013      	ands	r3, r2
 8005f74:	1d1a      	adds	r2, r3, #4
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	659a      	str	r2, [r3, #88]	; 0x58
 8005f7a:	e00d      	b.n	8005f98 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	461a      	mov	r2, r3
 8005f82:	4b1b      	ldr	r3, [pc, #108]	; (8005ff0 <DMA_CalcBaseAndBitshift+0x160>)
 8005f84:	4013      	ands	r3, r2
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	6593      	str	r3, [r2, #88]	; 0x58
 8005f8a:	e005      	b.n	8005f98 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3714      	adds	r7, #20
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr
 8005fa8:	40020010 	.word	0x40020010
 8005fac:	40020028 	.word	0x40020028
 8005fb0:	40020040 	.word	0x40020040
 8005fb4:	40020058 	.word	0x40020058
 8005fb8:	40020070 	.word	0x40020070
 8005fbc:	40020088 	.word	0x40020088
 8005fc0:	400200a0 	.word	0x400200a0
 8005fc4:	400200b8 	.word	0x400200b8
 8005fc8:	40020410 	.word	0x40020410
 8005fcc:	40020428 	.word	0x40020428
 8005fd0:	40020440 	.word	0x40020440
 8005fd4:	40020458 	.word	0x40020458
 8005fd8:	40020470 	.word	0x40020470
 8005fdc:	40020488 	.word	0x40020488
 8005fe0:	400204a0 	.word	0x400204a0
 8005fe4:	400204b8 	.word	0x400204b8
 8005fe8:	aaaaaaab 	.word	0xaaaaaaab
 8005fec:	0800f260 	.word	0x0800f260
 8005ff0:	fffffc00 	.word	0xfffffc00

08005ff4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d120      	bne.n	800604a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600c:	2b03      	cmp	r3, #3
 800600e:	d858      	bhi.n	80060c2 <DMA_CheckFifoParam+0xce>
 8006010:	a201      	add	r2, pc, #4	; (adr r2, 8006018 <DMA_CheckFifoParam+0x24>)
 8006012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006016:	bf00      	nop
 8006018:	08006029 	.word	0x08006029
 800601c:	0800603b 	.word	0x0800603b
 8006020:	08006029 	.word	0x08006029
 8006024:	080060c3 	.word	0x080060c3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800602c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006030:	2b00      	cmp	r3, #0
 8006032:	d048      	beq.n	80060c6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006038:	e045      	b.n	80060c6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800603e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006042:	d142      	bne.n	80060ca <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006048:	e03f      	b.n	80060ca <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006052:	d123      	bne.n	800609c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006058:	2b03      	cmp	r3, #3
 800605a:	d838      	bhi.n	80060ce <DMA_CheckFifoParam+0xda>
 800605c:	a201      	add	r2, pc, #4	; (adr r2, 8006064 <DMA_CheckFifoParam+0x70>)
 800605e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006062:	bf00      	nop
 8006064:	08006075 	.word	0x08006075
 8006068:	0800607b 	.word	0x0800607b
 800606c:	08006075 	.word	0x08006075
 8006070:	0800608d 	.word	0x0800608d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	73fb      	strb	r3, [r7, #15]
        break;
 8006078:	e030      	b.n	80060dc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800607e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d025      	beq.n	80060d2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800608a:	e022      	b.n	80060d2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006090:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006094:	d11f      	bne.n	80060d6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800609a:	e01c      	b.n	80060d6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d902      	bls.n	80060aa <DMA_CheckFifoParam+0xb6>
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d003      	beq.n	80060b0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80060a8:	e018      	b.n	80060dc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	73fb      	strb	r3, [r7, #15]
        break;
 80060ae:	e015      	b.n	80060dc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00e      	beq.n	80060da <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	73fb      	strb	r3, [r7, #15]
    break;
 80060c0:	e00b      	b.n	80060da <DMA_CheckFifoParam+0xe6>
        break;
 80060c2:	bf00      	nop
 80060c4:	e00a      	b.n	80060dc <DMA_CheckFifoParam+0xe8>
        break;
 80060c6:	bf00      	nop
 80060c8:	e008      	b.n	80060dc <DMA_CheckFifoParam+0xe8>
        break;
 80060ca:	bf00      	nop
 80060cc:	e006      	b.n	80060dc <DMA_CheckFifoParam+0xe8>
        break;
 80060ce:	bf00      	nop
 80060d0:	e004      	b.n	80060dc <DMA_CheckFifoParam+0xe8>
        break;
 80060d2:	bf00      	nop
 80060d4:	e002      	b.n	80060dc <DMA_CheckFifoParam+0xe8>
        break;
 80060d6:	bf00      	nop
 80060d8:	e000      	b.n	80060dc <DMA_CheckFifoParam+0xe8>
    break;
 80060da:	bf00      	nop
    }
  }

  return status;
 80060dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3714      	adds	r7, #20
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop

080060ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a38      	ldr	r2, [pc, #224]	; (80061e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d022      	beq.n	800614a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a36      	ldr	r2, [pc, #216]	; (80061e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d01d      	beq.n	800614a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a35      	ldr	r2, [pc, #212]	; (80061e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d018      	beq.n	800614a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a33      	ldr	r2, [pc, #204]	; (80061ec <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d013      	beq.n	800614a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a32      	ldr	r2, [pc, #200]	; (80061f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d00e      	beq.n	800614a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a30      	ldr	r2, [pc, #192]	; (80061f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d009      	beq.n	800614a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a2f      	ldr	r2, [pc, #188]	; (80061f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d004      	beq.n	800614a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a2d      	ldr	r2, [pc, #180]	; (80061fc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d101      	bne.n	800614e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800614a:	2301      	movs	r3, #1
 800614c:	e000      	b.n	8006150 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800614e:	2300      	movs	r3, #0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d01a      	beq.n	800618a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	b2db      	uxtb	r3, r3
 800615a:	3b08      	subs	r3, #8
 800615c:	4a28      	ldr	r2, [pc, #160]	; (8006200 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800615e:	fba2 2303 	umull	r2, r3, r2, r3
 8006162:	091b      	lsrs	r3, r3, #4
 8006164:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	4b26      	ldr	r3, [pc, #152]	; (8006204 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800616a:	4413      	add	r3, r2
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	461a      	mov	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a24      	ldr	r2, [pc, #144]	; (8006208 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006178:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f003 031f 	and.w	r3, r3, #31
 8006180:	2201      	movs	r2, #1
 8006182:	409a      	lsls	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006188:	e024      	b.n	80061d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	b2db      	uxtb	r3, r3
 8006190:	3b10      	subs	r3, #16
 8006192:	4a1e      	ldr	r2, [pc, #120]	; (800620c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006194:	fba2 2303 	umull	r2, r3, r2, r3
 8006198:	091b      	lsrs	r3, r3, #4
 800619a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	4a1c      	ldr	r2, [pc, #112]	; (8006210 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d806      	bhi.n	80061b2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	4a1b      	ldr	r2, [pc, #108]	; (8006214 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d902      	bls.n	80061b2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	3308      	adds	r3, #8
 80061b0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80061b2:	68fa      	ldr	r2, [r7, #12]
 80061b4:	4b18      	ldr	r3, [pc, #96]	; (8006218 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80061b6:	4413      	add	r3, r2
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	461a      	mov	r2, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a16      	ldr	r2, [pc, #88]	; (800621c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80061c4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f003 031f 	and.w	r3, r3, #31
 80061cc:	2201      	movs	r2, #1
 80061ce:	409a      	lsls	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80061d4:	bf00      	nop
 80061d6:	3714      	adds	r7, #20
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr
 80061e0:	58025408 	.word	0x58025408
 80061e4:	5802541c 	.word	0x5802541c
 80061e8:	58025430 	.word	0x58025430
 80061ec:	58025444 	.word	0x58025444
 80061f0:	58025458 	.word	0x58025458
 80061f4:	5802546c 	.word	0x5802546c
 80061f8:	58025480 	.word	0x58025480
 80061fc:	58025494 	.word	0x58025494
 8006200:	cccccccd 	.word	0xcccccccd
 8006204:	16009600 	.word	0x16009600
 8006208:	58025880 	.word	0x58025880
 800620c:	aaaaaaab 	.word	0xaaaaaaab
 8006210:	400204b8 	.word	0x400204b8
 8006214:	4002040f 	.word	0x4002040f
 8006218:	10008200 	.word	0x10008200
 800621c:	40020880 	.word	0x40020880

08006220 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	b2db      	uxtb	r3, r3
 800622e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d04a      	beq.n	80062cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2b08      	cmp	r3, #8
 800623a:	d847      	bhi.n	80062cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a25      	ldr	r2, [pc, #148]	; (80062d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d022      	beq.n	800628c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a24      	ldr	r2, [pc, #144]	; (80062dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d01d      	beq.n	800628c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a22      	ldr	r2, [pc, #136]	; (80062e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d018      	beq.n	800628c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a21      	ldr	r2, [pc, #132]	; (80062e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d013      	beq.n	800628c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a1f      	ldr	r2, [pc, #124]	; (80062e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d00e      	beq.n	800628c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a1e      	ldr	r2, [pc, #120]	; (80062ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d009      	beq.n	800628c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a1c      	ldr	r2, [pc, #112]	; (80062f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d004      	beq.n	800628c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a1b      	ldr	r2, [pc, #108]	; (80062f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d101      	bne.n	8006290 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800628c:	2301      	movs	r3, #1
 800628e:	e000      	b.n	8006292 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006290:	2300      	movs	r3, #0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d00a      	beq.n	80062ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	4b17      	ldr	r3, [pc, #92]	; (80062f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800629a:	4413      	add	r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	461a      	mov	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a15      	ldr	r2, [pc, #84]	; (80062fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80062a8:	671a      	str	r2, [r3, #112]	; 0x70
 80062aa:	e009      	b.n	80062c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	4b14      	ldr	r3, [pc, #80]	; (8006300 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80062b0:	4413      	add	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	461a      	mov	r2, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a11      	ldr	r2, [pc, #68]	; (8006304 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80062be:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	3b01      	subs	r3, #1
 80062c4:	2201      	movs	r2, #1
 80062c6:	409a      	lsls	r2, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80062cc:	bf00      	nop
 80062ce:	3714      	adds	r7, #20
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr
 80062d8:	58025408 	.word	0x58025408
 80062dc:	5802541c 	.word	0x5802541c
 80062e0:	58025430 	.word	0x58025430
 80062e4:	58025444 	.word	0x58025444
 80062e8:	58025458 	.word	0x58025458
 80062ec:	5802546c 	.word	0x5802546c
 80062f0:	58025480 	.word	0x58025480
 80062f4:	58025494 	.word	0x58025494
 80062f8:	1600963f 	.word	0x1600963f
 80062fc:	58025940 	.word	0x58025940
 8006300:	1000823f 	.word	0x1000823f
 8006304:	40020940 	.word	0x40020940

08006308 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006308:	b480      	push	{r7}
 800630a:	b089      	sub	sp, #36	; 0x24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006312:	2300      	movs	r3, #0
 8006314:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006316:	4b89      	ldr	r3, [pc, #548]	; (800653c <HAL_GPIO_Init+0x234>)
 8006318:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800631a:	e194      	b.n	8006646 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	2101      	movs	r1, #1
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	fa01 f303 	lsl.w	r3, r1, r3
 8006328:	4013      	ands	r3, r2
 800632a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	2b00      	cmp	r3, #0
 8006330:	f000 8186 	beq.w	8006640 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f003 0303 	and.w	r3, r3, #3
 800633c:	2b01      	cmp	r3, #1
 800633e:	d005      	beq.n	800634c <HAL_GPIO_Init+0x44>
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	f003 0303 	and.w	r3, r3, #3
 8006348:	2b02      	cmp	r3, #2
 800634a:	d130      	bne.n	80063ae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	005b      	lsls	r3, r3, #1
 8006356:	2203      	movs	r2, #3
 8006358:	fa02 f303 	lsl.w	r3, r2, r3
 800635c:	43db      	mvns	r3, r3
 800635e:	69ba      	ldr	r2, [r7, #24]
 8006360:	4013      	ands	r3, r2
 8006362:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	68da      	ldr	r2, [r3, #12]
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	fa02 f303 	lsl.w	r3, r2, r3
 8006370:	69ba      	ldr	r2, [r7, #24]
 8006372:	4313      	orrs	r3, r2
 8006374:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	69ba      	ldr	r2, [r7, #24]
 800637a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006382:	2201      	movs	r2, #1
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	fa02 f303 	lsl.w	r3, r2, r3
 800638a:	43db      	mvns	r3, r3
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	4013      	ands	r3, r2
 8006390:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	091b      	lsrs	r3, r3, #4
 8006398:	f003 0201 	and.w	r2, r3, #1
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	fa02 f303 	lsl.w	r3, r2, r3
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	69ba      	ldr	r2, [r7, #24]
 80063ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	f003 0303 	and.w	r3, r3, #3
 80063b6:	2b03      	cmp	r3, #3
 80063b8:	d017      	beq.n	80063ea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80063c0:	69fb      	ldr	r3, [r7, #28]
 80063c2:	005b      	lsls	r3, r3, #1
 80063c4:	2203      	movs	r2, #3
 80063c6:	fa02 f303 	lsl.w	r3, r2, r3
 80063ca:	43db      	mvns	r3, r3
 80063cc:	69ba      	ldr	r2, [r7, #24]
 80063ce:	4013      	ands	r3, r2
 80063d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	689a      	ldr	r2, [r3, #8]
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	005b      	lsls	r3, r3, #1
 80063da:	fa02 f303 	lsl.w	r3, r2, r3
 80063de:	69ba      	ldr	r2, [r7, #24]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	69ba      	ldr	r2, [r7, #24]
 80063e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	f003 0303 	and.w	r3, r3, #3
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d123      	bne.n	800643e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	08da      	lsrs	r2, r3, #3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	3208      	adds	r2, #8
 80063fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006402:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	f003 0307 	and.w	r3, r3, #7
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	220f      	movs	r2, #15
 800640e:	fa02 f303 	lsl.w	r3, r2, r3
 8006412:	43db      	mvns	r3, r3
 8006414:	69ba      	ldr	r2, [r7, #24]
 8006416:	4013      	ands	r3, r2
 8006418:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	691a      	ldr	r2, [r3, #16]
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	f003 0307 	and.w	r3, r3, #7
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	fa02 f303 	lsl.w	r3, r2, r3
 800642a:	69ba      	ldr	r2, [r7, #24]
 800642c:	4313      	orrs	r3, r2
 800642e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	08da      	lsrs	r2, r3, #3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3208      	adds	r2, #8
 8006438:	69b9      	ldr	r1, [r7, #24]
 800643a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	005b      	lsls	r3, r3, #1
 8006448:	2203      	movs	r2, #3
 800644a:	fa02 f303 	lsl.w	r3, r2, r3
 800644e:	43db      	mvns	r3, r3
 8006450:	69ba      	ldr	r2, [r7, #24]
 8006452:	4013      	ands	r3, r2
 8006454:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	f003 0203 	and.w	r2, r3, #3
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	005b      	lsls	r3, r3, #1
 8006462:	fa02 f303 	lsl.w	r3, r2, r3
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	4313      	orrs	r3, r2
 800646a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	69ba      	ldr	r2, [r7, #24]
 8006470:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800647a:	2b00      	cmp	r3, #0
 800647c:	f000 80e0 	beq.w	8006640 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006480:	4b2f      	ldr	r3, [pc, #188]	; (8006540 <HAL_GPIO_Init+0x238>)
 8006482:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006486:	4a2e      	ldr	r2, [pc, #184]	; (8006540 <HAL_GPIO_Init+0x238>)
 8006488:	f043 0302 	orr.w	r3, r3, #2
 800648c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006490:	4b2b      	ldr	r3, [pc, #172]	; (8006540 <HAL_GPIO_Init+0x238>)
 8006492:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006496:	f003 0302 	and.w	r3, r3, #2
 800649a:	60fb      	str	r3, [r7, #12]
 800649c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800649e:	4a29      	ldr	r2, [pc, #164]	; (8006544 <HAL_GPIO_Init+0x23c>)
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	089b      	lsrs	r3, r3, #2
 80064a4:	3302      	adds	r3, #2
 80064a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	f003 0303 	and.w	r3, r3, #3
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	220f      	movs	r2, #15
 80064b6:	fa02 f303 	lsl.w	r3, r2, r3
 80064ba:	43db      	mvns	r3, r3
 80064bc:	69ba      	ldr	r2, [r7, #24]
 80064be:	4013      	ands	r3, r2
 80064c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a20      	ldr	r2, [pc, #128]	; (8006548 <HAL_GPIO_Init+0x240>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d052      	beq.n	8006570 <HAL_GPIO_Init+0x268>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a1f      	ldr	r2, [pc, #124]	; (800654c <HAL_GPIO_Init+0x244>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d031      	beq.n	8006536 <HAL_GPIO_Init+0x22e>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a1e      	ldr	r2, [pc, #120]	; (8006550 <HAL_GPIO_Init+0x248>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d02b      	beq.n	8006532 <HAL_GPIO_Init+0x22a>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a1d      	ldr	r2, [pc, #116]	; (8006554 <HAL_GPIO_Init+0x24c>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d025      	beq.n	800652e <HAL_GPIO_Init+0x226>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a1c      	ldr	r2, [pc, #112]	; (8006558 <HAL_GPIO_Init+0x250>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d01f      	beq.n	800652a <HAL_GPIO_Init+0x222>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a1b      	ldr	r2, [pc, #108]	; (800655c <HAL_GPIO_Init+0x254>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d019      	beq.n	8006526 <HAL_GPIO_Init+0x21e>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a1a      	ldr	r2, [pc, #104]	; (8006560 <HAL_GPIO_Init+0x258>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d013      	beq.n	8006522 <HAL_GPIO_Init+0x21a>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a19      	ldr	r2, [pc, #100]	; (8006564 <HAL_GPIO_Init+0x25c>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d00d      	beq.n	800651e <HAL_GPIO_Init+0x216>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a18      	ldr	r2, [pc, #96]	; (8006568 <HAL_GPIO_Init+0x260>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d007      	beq.n	800651a <HAL_GPIO_Init+0x212>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a17      	ldr	r2, [pc, #92]	; (800656c <HAL_GPIO_Init+0x264>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d101      	bne.n	8006516 <HAL_GPIO_Init+0x20e>
 8006512:	2309      	movs	r3, #9
 8006514:	e02d      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 8006516:	230a      	movs	r3, #10
 8006518:	e02b      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 800651a:	2308      	movs	r3, #8
 800651c:	e029      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 800651e:	2307      	movs	r3, #7
 8006520:	e027      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 8006522:	2306      	movs	r3, #6
 8006524:	e025      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 8006526:	2305      	movs	r3, #5
 8006528:	e023      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 800652a:	2304      	movs	r3, #4
 800652c:	e021      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 800652e:	2303      	movs	r3, #3
 8006530:	e01f      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 8006532:	2302      	movs	r3, #2
 8006534:	e01d      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 8006536:	2301      	movs	r3, #1
 8006538:	e01b      	b.n	8006572 <HAL_GPIO_Init+0x26a>
 800653a:	bf00      	nop
 800653c:	58000080 	.word	0x58000080
 8006540:	58024400 	.word	0x58024400
 8006544:	58000400 	.word	0x58000400
 8006548:	58020000 	.word	0x58020000
 800654c:	58020400 	.word	0x58020400
 8006550:	58020800 	.word	0x58020800
 8006554:	58020c00 	.word	0x58020c00
 8006558:	58021000 	.word	0x58021000
 800655c:	58021400 	.word	0x58021400
 8006560:	58021800 	.word	0x58021800
 8006564:	58021c00 	.word	0x58021c00
 8006568:	58022000 	.word	0x58022000
 800656c:	58022400 	.word	0x58022400
 8006570:	2300      	movs	r3, #0
 8006572:	69fa      	ldr	r2, [r7, #28]
 8006574:	f002 0203 	and.w	r2, r2, #3
 8006578:	0092      	lsls	r2, r2, #2
 800657a:	4093      	lsls	r3, r2
 800657c:	69ba      	ldr	r2, [r7, #24]
 800657e:	4313      	orrs	r3, r2
 8006580:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006582:	4938      	ldr	r1, [pc, #224]	; (8006664 <HAL_GPIO_Init+0x35c>)
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	089b      	lsrs	r3, r3, #2
 8006588:	3302      	adds	r3, #2
 800658a:	69ba      	ldr	r2, [r7, #24]
 800658c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006590:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	43db      	mvns	r3, r3
 800659c:	69ba      	ldr	r2, [r7, #24]
 800659e:	4013      	ands	r3, r2
 80065a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d003      	beq.n	80065b6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80065ae:	69ba      	ldr	r2, [r7, #24]
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80065b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80065be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	43db      	mvns	r3, r3
 80065ca:	69ba      	ldr	r2, [r7, #24]
 80065cc:	4013      	ands	r3, r2
 80065ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d003      	beq.n	80065e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80065dc:	69ba      	ldr	r2, [r7, #24]
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	4313      	orrs	r3, r2
 80065e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80065e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	43db      	mvns	r3, r3
 80065f6:	69ba      	ldr	r2, [r7, #24]
 80065f8:	4013      	ands	r3, r2
 80065fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d003      	beq.n	8006610 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	4313      	orrs	r3, r2
 800660e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	69ba      	ldr	r2, [r7, #24]
 8006614:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	43db      	mvns	r3, r3
 8006620:	69ba      	ldr	r2, [r7, #24]
 8006622:	4013      	ands	r3, r2
 8006624:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	4313      	orrs	r3, r2
 8006638:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	69ba      	ldr	r2, [r7, #24]
 800663e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	3301      	adds	r3, #1
 8006644:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	fa22 f303 	lsr.w	r3, r2, r3
 8006650:	2b00      	cmp	r3, #0
 8006652:	f47f ae63 	bne.w	800631c <HAL_GPIO_Init+0x14>
  }
}
 8006656:	bf00      	nop
 8006658:	bf00      	nop
 800665a:	3724      	adds	r7, #36	; 0x24
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr
 8006664:	58000400 	.word	0x58000400

08006668 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	460b      	mov	r3, r1
 8006672:	807b      	strh	r3, [r7, #2]
 8006674:	4613      	mov	r3, r2
 8006676:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006678:	787b      	ldrb	r3, [r7, #1]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d003      	beq.n	8006686 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800667e:	887a      	ldrh	r2, [r7, #2]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006684:	e003      	b.n	800668e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006686:	887b      	ldrh	r3, [r7, #2]
 8006688:	041a      	lsls	r2, r3, #16
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	619a      	str	r2, [r3, #24]
}
 800668e:	bf00      	nop
 8006690:	370c      	adds	r7, #12
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr

0800669a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800669a:	b580      	push	{r7, lr}
 800669c:	b082      	sub	sp, #8
 800669e:	af00      	add	r7, sp, #0
 80066a0:	4603      	mov	r3, r0
 80066a2:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80066a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066a8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80066ac:	88fb      	ldrh	r3, [r7, #6]
 80066ae:	4013      	ands	r3, r2
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d008      	beq.n	80066c6 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80066b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066b8:	88fb      	ldrh	r3, [r7, #6]
 80066ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80066be:	88fb      	ldrh	r3, [r7, #6]
 80066c0:	4618      	mov	r0, r3
 80066c2:	f7fc f933 	bl	800292c <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80066c6:	bf00      	nop
 80066c8:	3708      	adds	r7, #8
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
	...

080066d0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80066d8:	4b19      	ldr	r3, [pc, #100]	; (8006740 <HAL_PWREx_ConfigSupply+0x70>)
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	f003 0304 	and.w	r3, r3, #4
 80066e0:	2b04      	cmp	r3, #4
 80066e2:	d00a      	beq.n	80066fa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80066e4:	4b16      	ldr	r3, [pc, #88]	; (8006740 <HAL_PWREx_ConfigSupply+0x70>)
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	f003 0307 	and.w	r3, r3, #7
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d001      	beq.n	80066f6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e01f      	b.n	8006736 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80066f6:	2300      	movs	r3, #0
 80066f8:	e01d      	b.n	8006736 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80066fa:	4b11      	ldr	r3, [pc, #68]	; (8006740 <HAL_PWREx_ConfigSupply+0x70>)
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	f023 0207 	bic.w	r2, r3, #7
 8006702:	490f      	ldr	r1, [pc, #60]	; (8006740 <HAL_PWREx_ConfigSupply+0x70>)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4313      	orrs	r3, r2
 8006708:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800670a:	f7fd f9bb 	bl	8003a84 <HAL_GetTick>
 800670e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006710:	e009      	b.n	8006726 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006712:	f7fd f9b7 	bl	8003a84 <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006720:	d901      	bls.n	8006726 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e007      	b.n	8006736 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006726:	4b06      	ldr	r3, [pc, #24]	; (8006740 <HAL_PWREx_ConfigSupply+0x70>)
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800672e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006732:	d1ee      	bne.n	8006712 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006734:	2300      	movs	r3, #0
}
 8006736:	4618      	mov	r0, r3
 8006738:	3710      	adds	r7, #16
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	58024800 	.word	0x58024800

08006744 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b08c      	sub	sp, #48	; 0x30
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d102      	bne.n	8006758 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	f000 bc1c 	b.w	8006f90 <HAL_RCC_OscConfig+0x84c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0301 	and.w	r3, r3, #1
 8006760:	2b00      	cmp	r3, #0
 8006762:	f000 8087 	beq.w	8006874 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006766:	4b9e      	ldr	r3, [pc, #632]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800676e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006770:	4b9b      	ldr	r3, [pc, #620]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006774:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006778:	2b10      	cmp	r3, #16
 800677a:	d007      	beq.n	800678c <HAL_RCC_OscConfig+0x48>
 800677c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800677e:	2b18      	cmp	r3, #24
 8006780:	d110      	bne.n	80067a4 <HAL_RCC_OscConfig+0x60>
 8006782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006784:	f003 0303 	and.w	r3, r3, #3
 8006788:	2b02      	cmp	r3, #2
 800678a:	d10b      	bne.n	80067a4 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800678c:	4b94      	ldr	r3, [pc, #592]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d06c      	beq.n	8006872 <HAL_RCC_OscConfig+0x12e>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d168      	bne.n	8006872 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e3f5      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067ac:	d106      	bne.n	80067bc <HAL_RCC_OscConfig+0x78>
 80067ae:	4b8c      	ldr	r3, [pc, #560]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a8b      	ldr	r2, [pc, #556]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067b8:	6013      	str	r3, [r2, #0]
 80067ba:	e02e      	b.n	800681a <HAL_RCC_OscConfig+0xd6>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10c      	bne.n	80067de <HAL_RCC_OscConfig+0x9a>
 80067c4:	4b86      	ldr	r3, [pc, #536]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a85      	ldr	r2, [pc, #532]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067ce:	6013      	str	r3, [r2, #0]
 80067d0:	4b83      	ldr	r3, [pc, #524]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a82      	ldr	r2, [pc, #520]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067da:	6013      	str	r3, [r2, #0]
 80067dc:	e01d      	b.n	800681a <HAL_RCC_OscConfig+0xd6>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067e6:	d10c      	bne.n	8006802 <HAL_RCC_OscConfig+0xbe>
 80067e8:	4b7d      	ldr	r3, [pc, #500]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a7c      	ldr	r2, [pc, #496]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067f2:	6013      	str	r3, [r2, #0]
 80067f4:	4b7a      	ldr	r3, [pc, #488]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a79      	ldr	r2, [pc, #484]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80067fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067fe:	6013      	str	r3, [r2, #0]
 8006800:	e00b      	b.n	800681a <HAL_RCC_OscConfig+0xd6>
 8006802:	4b77      	ldr	r3, [pc, #476]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a76      	ldr	r2, [pc, #472]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006808:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800680c:	6013      	str	r3, [r2, #0]
 800680e:	4b74      	ldr	r3, [pc, #464]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a73      	ldr	r2, [pc, #460]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006814:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006818:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d013      	beq.n	800684a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006822:	f7fd f92f 	bl	8003a84 <HAL_GetTick>
 8006826:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006828:	e008      	b.n	800683c <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800682a:	f7fd f92b 	bl	8003a84 <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	2b64      	cmp	r3, #100	; 0x64
 8006836:	d901      	bls.n	800683c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8006838:	2303      	movs	r3, #3
 800683a:	e3a9      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800683c:	4b68      	ldr	r3, [pc, #416]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0f0      	beq.n	800682a <HAL_RCC_OscConfig+0xe6>
 8006848:	e014      	b.n	8006874 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800684a:	f7fd f91b 	bl	8003a84 <HAL_GetTick>
 800684e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006850:	e008      	b.n	8006864 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006852:	f7fd f917 	bl	8003a84 <HAL_GetTick>
 8006856:	4602      	mov	r2, r0
 8006858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	2b64      	cmp	r3, #100	; 0x64
 800685e:	d901      	bls.n	8006864 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e395      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006864:	4b5e      	ldr	r3, [pc, #376]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1f0      	bne.n	8006852 <HAL_RCC_OscConfig+0x10e>
 8006870:	e000      	b.n	8006874 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006872:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b00      	cmp	r3, #0
 800687e:	f000 80ca 	beq.w	8006a16 <HAL_RCC_OscConfig+0x2d2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006882:	4b57      	ldr	r3, [pc, #348]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800688a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800688c:	4b54      	ldr	r3, [pc, #336]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 800688e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006890:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006892:	6a3b      	ldr	r3, [r7, #32]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d007      	beq.n	80068a8 <HAL_RCC_OscConfig+0x164>
 8006898:	6a3b      	ldr	r3, [r7, #32]
 800689a:	2b18      	cmp	r3, #24
 800689c:	d156      	bne.n	800694c <HAL_RCC_OscConfig+0x208>
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	f003 0303 	and.w	r3, r3, #3
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d151      	bne.n	800694c <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80068a8:	4b4d      	ldr	r3, [pc, #308]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 0304 	and.w	r3, r3, #4
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d005      	beq.n	80068c0 <HAL_RCC_OscConfig+0x17c>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d101      	bne.n	80068c0 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e367      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80068c0:	4b47      	ldr	r3, [pc, #284]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f023 0219 	bic.w	r2, r3, #25
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	4944      	ldr	r1, [pc, #272]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80068ce:	4313      	orrs	r3, r2
 80068d0:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80068d2:	f7fd f8d7 	bl	8003a84 <HAL_GetTick>
 80068d6:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80068d8:	e008      	b.n	80068ec <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068da:	f7fd f8d3 	bl	8003a84 <HAL_GetTick>
 80068de:	4602      	mov	r2, r0
 80068e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d901      	bls.n	80068ec <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e351      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80068ec:	4b3c      	ldr	r3, [pc, #240]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 0304 	and.w	r3, r3, #4
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d0f0      	beq.n	80068da <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068f8:	f7fd f8d0 	bl	8003a9c <HAL_GetREVID>
 80068fc:	4603      	mov	r3, r0
 80068fe:	f241 0203 	movw	r2, #4099	; 0x1003
 8006902:	4293      	cmp	r3, r2
 8006904:	d817      	bhi.n	8006936 <HAL_RCC_OscConfig+0x1f2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	2b40      	cmp	r3, #64	; 0x40
 800690c:	d108      	bne.n	8006920 <HAL_RCC_OscConfig+0x1dc>
 800690e:	4b34      	ldr	r3, [pc, #208]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006916:	4a32      	ldr	r2, [pc, #200]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800691c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800691e:	e07a      	b.n	8006a16 <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006920:	4b2f      	ldr	r3, [pc, #188]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	691b      	ldr	r3, [r3, #16]
 800692c:	031b      	lsls	r3, r3, #12
 800692e:	492c      	ldr	r1, [pc, #176]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006930:	4313      	orrs	r3, r2
 8006932:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006934:	e06f      	b.n	8006a16 <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006936:	4b2a      	ldr	r3, [pc, #168]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	061b      	lsls	r3, r3, #24
 8006944:	4926      	ldr	r1, [pc, #152]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006946:	4313      	orrs	r3, r2
 8006948:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800694a:	e064      	b.n	8006a16 <HAL_RCC_OscConfig+0x2d2>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d047      	beq.n	80069e4 <HAL_RCC_OscConfig+0x2a0>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006954:	4b22      	ldr	r3, [pc, #136]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f023 0219 	bic.w	r2, r3, #25
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	491f      	ldr	r1, [pc, #124]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006962:	4313      	orrs	r3, r2
 8006964:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006966:	f7fd f88d 	bl	8003a84 <HAL_GetTick>
 800696a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800696c:	e008      	b.n	8006980 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800696e:	f7fd f889 	bl	8003a84 <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	d901      	bls.n	8006980 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e307      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006980:	4b17      	ldr	r3, [pc, #92]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0304 	and.w	r3, r3, #4
 8006988:	2b00      	cmp	r3, #0
 800698a:	d0f0      	beq.n	800696e <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800698c:	f7fd f886 	bl	8003a9c <HAL_GetREVID>
 8006990:	4603      	mov	r3, r0
 8006992:	f241 0203 	movw	r2, #4099	; 0x1003
 8006996:	4293      	cmp	r3, r2
 8006998:	d817      	bhi.n	80069ca <HAL_RCC_OscConfig+0x286>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	2b40      	cmp	r3, #64	; 0x40
 80069a0:	d108      	bne.n	80069b4 <HAL_RCC_OscConfig+0x270>
 80069a2:	4b0f      	ldr	r3, [pc, #60]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80069aa:	4a0d      	ldr	r2, [pc, #52]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80069ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069b0:	6053      	str	r3, [r2, #4]
 80069b2:	e030      	b.n	8006a16 <HAL_RCC_OscConfig+0x2d2>
 80069b4:	4b0a      	ldr	r3, [pc, #40]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	031b      	lsls	r3, r3, #12
 80069c2:	4907      	ldr	r1, [pc, #28]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80069c4:	4313      	orrs	r3, r2
 80069c6:	604b      	str	r3, [r1, #4]
 80069c8:	e025      	b.n	8006a16 <HAL_RCC_OscConfig+0x2d2>
 80069ca:	4b05      	ldr	r3, [pc, #20]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	061b      	lsls	r3, r3, #24
 80069d8:	4901      	ldr	r1, [pc, #4]	; (80069e0 <HAL_RCC_OscConfig+0x29c>)
 80069da:	4313      	orrs	r3, r2
 80069dc:	604b      	str	r3, [r1, #4]
 80069de:	e01a      	b.n	8006a16 <HAL_RCC_OscConfig+0x2d2>
 80069e0:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069e4:	4b9e      	ldr	r3, [pc, #632]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a9d      	ldr	r2, [pc, #628]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 80069ea:	f023 0301 	bic.w	r3, r3, #1
 80069ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069f0:	f7fd f848 	bl	8003a84 <HAL_GetTick>
 80069f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80069f6:	e008      	b.n	8006a0a <HAL_RCC_OscConfig+0x2c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80069f8:	f7fd f844 	bl	8003a84 <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d901      	bls.n	8006a0a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8006a06:	2303      	movs	r3, #3
 8006a08:	e2c2      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006a0a:	4b95      	ldr	r3, [pc, #596]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0304 	and.w	r3, r3, #4
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1f0      	bne.n	80069f8 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 0310 	and.w	r3, r3, #16
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f000 80a9 	beq.w	8006b76 <HAL_RCC_OscConfig+0x432>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a24:	4b8e      	ldr	r3, [pc, #568]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006a26:	691b      	ldr	r3, [r3, #16]
 8006a28:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006a2c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006a2e:	4b8c      	ldr	r3, [pc, #560]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a32:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	2b08      	cmp	r3, #8
 8006a38:	d007      	beq.n	8006a4a <HAL_RCC_OscConfig+0x306>
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	2b18      	cmp	r3, #24
 8006a3e:	d13a      	bne.n	8006ab6 <HAL_RCC_OscConfig+0x372>
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	f003 0303 	and.w	r3, r3, #3
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d135      	bne.n	8006ab6 <HAL_RCC_OscConfig+0x372>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006a4a:	4b85      	ldr	r3, [pc, #532]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d005      	beq.n	8006a62 <HAL_RCC_OscConfig+0x31e>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	69db      	ldr	r3, [r3, #28]
 8006a5a:	2b80      	cmp	r3, #128	; 0x80
 8006a5c:	d001      	beq.n	8006a62 <HAL_RCC_OscConfig+0x31e>
      {
        return HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e296      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006a62:	f7fd f81b 	bl	8003a9c <HAL_GetREVID>
 8006a66:	4603      	mov	r3, r0
 8006a68:	f241 0203 	movw	r2, #4099	; 0x1003
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d817      	bhi.n	8006aa0 <HAL_RCC_OscConfig+0x35c>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6a1b      	ldr	r3, [r3, #32]
 8006a74:	2b20      	cmp	r3, #32
 8006a76:	d108      	bne.n	8006a8a <HAL_RCC_OscConfig+0x346>
 8006a78:	4b79      	ldr	r3, [pc, #484]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006a80:	4a77      	ldr	r2, [pc, #476]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006a82:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a86:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006a88:	e075      	b.n	8006b76 <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006a8a:	4b75      	ldr	r3, [pc, #468]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	069b      	lsls	r3, r3, #26
 8006a98:	4971      	ldr	r1, [pc, #452]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006a9e:	e06a      	b.n	8006b76 <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006aa0:	4b6f      	ldr	r3, [pc, #444]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a1b      	ldr	r3, [r3, #32]
 8006aac:	061b      	lsls	r3, r3, #24
 8006aae:	496c      	ldr	r1, [pc, #432]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006ab4:	e05f      	b.n	8006b76 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d042      	beq.n	8006b44 <HAL_RCC_OscConfig+0x400>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006abe:	4b68      	ldr	r3, [pc, #416]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a67      	ldr	r2, [pc, #412]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006ac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aca:	f7fc ffdb 	bl	8003a84 <HAL_GetTick>
 8006ace:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006ad0:	e008      	b.n	8006ae4 <HAL_RCC_OscConfig+0x3a0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006ad2:	f7fc ffd7 	bl	8003a84 <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d901      	bls.n	8006ae4 <HAL_RCC_OscConfig+0x3a0>
          {
            return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e255      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006ae4:	4b5e      	ldr	r3, [pc, #376]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d0f0      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x38e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006af0:	f7fc ffd4 	bl	8003a9c <HAL_GetREVID>
 8006af4:	4603      	mov	r3, r0
 8006af6:	f241 0203 	movw	r2, #4099	; 0x1003
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d817      	bhi.n	8006b2e <HAL_RCC_OscConfig+0x3ea>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	2b20      	cmp	r3, #32
 8006b04:	d108      	bne.n	8006b18 <HAL_RCC_OscConfig+0x3d4>
 8006b06:	4b56      	ldr	r3, [pc, #344]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006b0e:	4a54      	ldr	r2, [pc, #336]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b10:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006b14:	6053      	str	r3, [r2, #4]
 8006b16:	e02e      	b.n	8006b76 <HAL_RCC_OscConfig+0x432>
 8006b18:	4b51      	ldr	r3, [pc, #324]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a1b      	ldr	r3, [r3, #32]
 8006b24:	069b      	lsls	r3, r3, #26
 8006b26:	494e      	ldr	r1, [pc, #312]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	604b      	str	r3, [r1, #4]
 8006b2c:	e023      	b.n	8006b76 <HAL_RCC_OscConfig+0x432>
 8006b2e:	4b4c      	ldr	r3, [pc, #304]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	061b      	lsls	r3, r3, #24
 8006b3c:	4948      	ldr	r1, [pc, #288]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	60cb      	str	r3, [r1, #12]
 8006b42:	e018      	b.n	8006b76 <HAL_RCC_OscConfig+0x432>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006b44:	4b46      	ldr	r3, [pc, #280]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a45      	ldr	r2, [pc, #276]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b50:	f7fc ff98 	bl	8003a84 <HAL_GetTick>
 8006b54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006b56:	e008      	b.n	8006b6a <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006b58:	f7fc ff94 	bl	8003a84 <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	2b02      	cmp	r3, #2
 8006b64:	d901      	bls.n	8006b6a <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 8006b66:	2303      	movs	r3, #3
 8006b68:	e212      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006b6a:	4b3d      	ldr	r3, [pc, #244]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1f0      	bne.n	8006b58 <HAL_RCC_OscConfig+0x414>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0308 	and.w	r3, r3, #8
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d036      	beq.n	8006bf0 <HAL_RCC_OscConfig+0x4ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	695b      	ldr	r3, [r3, #20]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d019      	beq.n	8006bbe <HAL_RCC_OscConfig+0x47a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b8a:	4b35      	ldr	r3, [pc, #212]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b8e:	4a34      	ldr	r2, [pc, #208]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006b90:	f043 0301 	orr.w	r3, r3, #1
 8006b94:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b96:	f7fc ff75 	bl	8003a84 <HAL_GetTick>
 8006b9a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006b9c:	e008      	b.n	8006bb0 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b9e:	f7fc ff71 	bl	8003a84 <HAL_GetTick>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	1ad3      	subs	r3, r2, r3
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d901      	bls.n	8006bb0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8006bac:	2303      	movs	r3, #3
 8006bae:	e1ef      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006bb0:	4b2b      	ldr	r3, [pc, #172]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006bb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bb4:	f003 0302 	and.w	r3, r3, #2
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d0f0      	beq.n	8006b9e <HAL_RCC_OscConfig+0x45a>
 8006bbc:	e018      	b.n	8006bf0 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006bbe:	4b28      	ldr	r3, [pc, #160]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006bc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bc2:	4a27      	ldr	r2, [pc, #156]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006bc4:	f023 0301 	bic.w	r3, r3, #1
 8006bc8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bca:	f7fc ff5b 	bl	8003a84 <HAL_GetTick>
 8006bce:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006bd0:	e008      	b.n	8006be4 <HAL_RCC_OscConfig+0x4a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006bd2:	f7fc ff57 	bl	8003a84 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d901      	bls.n	8006be4 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e1d5      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006be4:	4b1e      	ldr	r3, [pc, #120]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006be8:	f003 0302 	and.w	r3, r3, #2
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1f0      	bne.n	8006bd2 <HAL_RCC_OscConfig+0x48e>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 0320 	and.w	r3, r3, #32
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d039      	beq.n	8006c70 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d019      	beq.n	8006c38 <HAL_RCC_OscConfig+0x4f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006c04:	4b16      	ldr	r3, [pc, #88]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a15      	ldr	r2, [pc, #84]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006c0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006c0e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006c10:	f7fc ff38 	bl	8003a84 <HAL_GetTick>
 8006c14:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006c16:	e008      	b.n	8006c2a <HAL_RCC_OscConfig+0x4e6>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006c18:	f7fc ff34 	bl	8003a84 <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d901      	bls.n	8006c2a <HAL_RCC_OscConfig+0x4e6>
        {
          return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e1b2      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006c2a:	4b0d      	ldr	r3, [pc, #52]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d0f0      	beq.n	8006c18 <HAL_RCC_OscConfig+0x4d4>
 8006c36:	e01b      	b.n	8006c70 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006c38:	4b09      	ldr	r3, [pc, #36]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a08      	ldr	r2, [pc, #32]	; (8006c60 <HAL_RCC_OscConfig+0x51c>)
 8006c3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c42:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006c44:	f7fc ff1e 	bl	8003a84 <HAL_GetTick>
 8006c48:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006c4a:	e00b      	b.n	8006c64 <HAL_RCC_OscConfig+0x520>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006c4c:	f7fc ff1a 	bl	8003a84 <HAL_GetTick>
 8006c50:	4602      	mov	r2, r0
 8006c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c54:	1ad3      	subs	r3, r2, r3
 8006c56:	2b02      	cmp	r3, #2
 8006c58:	d904      	bls.n	8006c64 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e198      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
 8006c5e:	bf00      	nop
 8006c60:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006c64:	4ba3      	ldr	r3, [pc, #652]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1ed      	bne.n	8006c4c <HAL_RCC_OscConfig+0x508>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 0304 	and.w	r3, r3, #4
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f000 8081 	beq.w	8006d80 <HAL_RCC_OscConfig+0x63c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006c7e:	4b9e      	ldr	r3, [pc, #632]	; (8006ef8 <HAL_RCC_OscConfig+0x7b4>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a9d      	ldr	r2, [pc, #628]	; (8006ef8 <HAL_RCC_OscConfig+0x7b4>)
 8006c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c88:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006c8a:	f7fc fefb 	bl	8003a84 <HAL_GetTick>
 8006c8e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c90:	e008      	b.n	8006ca4 <HAL_RCC_OscConfig+0x560>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006c92:	f7fc fef7 	bl	8003a84 <HAL_GetTick>
 8006c96:	4602      	mov	r2, r0
 8006c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	2b64      	cmp	r3, #100	; 0x64
 8006c9e:	d901      	bls.n	8006ca4 <HAL_RCC_OscConfig+0x560>
      {
        return HAL_TIMEOUT;
 8006ca0:	2303      	movs	r3, #3
 8006ca2:	e175      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ca4:	4b94      	ldr	r3, [pc, #592]	; (8006ef8 <HAL_RCC_OscConfig+0x7b4>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d0f0      	beq.n	8006c92 <HAL_RCC_OscConfig+0x54e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d106      	bne.n	8006cc6 <HAL_RCC_OscConfig+0x582>
 8006cb8:	4b8e      	ldr	r3, [pc, #568]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cbc:	4a8d      	ldr	r2, [pc, #564]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006cbe:	f043 0301 	orr.w	r3, r3, #1
 8006cc2:	6713      	str	r3, [r2, #112]	; 0x70
 8006cc4:	e02d      	b.n	8006d22 <HAL_RCC_OscConfig+0x5de>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10c      	bne.n	8006ce8 <HAL_RCC_OscConfig+0x5a4>
 8006cce:	4b89      	ldr	r3, [pc, #548]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cd2:	4a88      	ldr	r2, [pc, #544]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006cd4:	f023 0301 	bic.w	r3, r3, #1
 8006cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8006cda:	4b86      	ldr	r3, [pc, #536]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cde:	4a85      	ldr	r2, [pc, #532]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006ce0:	f023 0304 	bic.w	r3, r3, #4
 8006ce4:	6713      	str	r3, [r2, #112]	; 0x70
 8006ce6:	e01c      	b.n	8006d22 <HAL_RCC_OscConfig+0x5de>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	2b05      	cmp	r3, #5
 8006cee:	d10c      	bne.n	8006d0a <HAL_RCC_OscConfig+0x5c6>
 8006cf0:	4b80      	ldr	r3, [pc, #512]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cf4:	4a7f      	ldr	r2, [pc, #508]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006cf6:	f043 0304 	orr.w	r3, r3, #4
 8006cfa:	6713      	str	r3, [r2, #112]	; 0x70
 8006cfc:	4b7d      	ldr	r3, [pc, #500]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d00:	4a7c      	ldr	r2, [pc, #496]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006d02:	f043 0301 	orr.w	r3, r3, #1
 8006d06:	6713      	str	r3, [r2, #112]	; 0x70
 8006d08:	e00b      	b.n	8006d22 <HAL_RCC_OscConfig+0x5de>
 8006d0a:	4b7a      	ldr	r3, [pc, #488]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d0e:	4a79      	ldr	r2, [pc, #484]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006d10:	f023 0301 	bic.w	r3, r3, #1
 8006d14:	6713      	str	r3, [r2, #112]	; 0x70
 8006d16:	4b77      	ldr	r3, [pc, #476]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d1a:	4a76      	ldr	r2, [pc, #472]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006d1c:	f023 0304 	bic.w	r3, r3, #4
 8006d20:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d015      	beq.n	8006d56 <HAL_RCC_OscConfig+0x612>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d2a:	f7fc feab 	bl	8003a84 <HAL_GetTick>
 8006d2e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006d30:	e00a      	b.n	8006d48 <HAL_RCC_OscConfig+0x604>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d32:	f7fc fea7 	bl	8003a84 <HAL_GetTick>
 8006d36:	4602      	mov	r2, r0
 8006d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3a:	1ad3      	subs	r3, r2, r3
 8006d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d901      	bls.n	8006d48 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e123      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006d48:	4b6a      	ldr	r3, [pc, #424]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d4c:	f003 0302 	and.w	r3, r3, #2
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d0ee      	beq.n	8006d32 <HAL_RCC_OscConfig+0x5ee>
 8006d54:	e014      	b.n	8006d80 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d56:	f7fc fe95 	bl	8003a84 <HAL_GetTick>
 8006d5a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006d5c:	e00a      	b.n	8006d74 <HAL_RCC_OscConfig+0x630>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d5e:	f7fc fe91 	bl	8003a84 <HAL_GetTick>
 8006d62:	4602      	mov	r2, r0
 8006d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d901      	bls.n	8006d74 <HAL_RCC_OscConfig+0x630>
        {
          return HAL_TIMEOUT;
 8006d70:	2303      	movs	r3, #3
 8006d72:	e10d      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006d74:	4b5f      	ldr	r3, [pc, #380]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d78:	f003 0302 	and.w	r3, r3, #2
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1ee      	bne.n	8006d5e <HAL_RCC_OscConfig+0x61a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f000 8102 	beq.w	8006f8e <HAL_RCC_OscConfig+0x84a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006d8a:	4b5a      	ldr	r3, [pc, #360]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d92:	2b18      	cmp	r3, #24
 8006d94:	f000 80bd 	beq.w	8006f12 <HAL_RCC_OscConfig+0x7ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9c:	2b02      	cmp	r3, #2
 8006d9e:	f040 8095 	bne.w	8006ecc <HAL_RCC_OscConfig+0x788>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006da2:	4b54      	ldr	r3, [pc, #336]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a53      	ldr	r2, [pc, #332]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006da8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006dac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dae:	f7fc fe69 	bl	8003a84 <HAL_GetTick>
 8006db2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006db4:	e008      	b.n	8006dc8 <HAL_RCC_OscConfig+0x684>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006db6:	f7fc fe65 	bl	8003a84 <HAL_GetTick>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbe:	1ad3      	subs	r3, r2, r3
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d901      	bls.n	8006dc8 <HAL_RCC_OscConfig+0x684>
          {
            return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e0e3      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006dc8:	4b4a      	ldr	r3, [pc, #296]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1f0      	bne.n	8006db6 <HAL_RCC_OscConfig+0x672>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006dd4:	4b47      	ldr	r3, [pc, #284]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006dd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006dd8:	4b48      	ldr	r3, [pc, #288]	; (8006efc <HAL_RCC_OscConfig+0x7b8>)
 8006dda:	4013      	ands	r3, r2
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006de4:	0112      	lsls	r2, r2, #4
 8006de6:	430a      	orrs	r2, r1
 8006de8:	4942      	ldr	r1, [pc, #264]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006dea:	4313      	orrs	r3, r2
 8006dec:	628b      	str	r3, [r1, #40]	; 0x28
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df2:	3b01      	subs	r3, #1
 8006df4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	025b      	lsls	r3, r3, #9
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	431a      	orrs	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	041b      	lsls	r3, r3, #16
 8006e0c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006e10:	431a      	orrs	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e16:	3b01      	subs	r3, #1
 8006e18:	061b      	lsls	r3, r3, #24
 8006e1a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006e1e:	4935      	ldr	r1, [pc, #212]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e20:	4313      	orrs	r3, r2
 8006e22:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006e24:	4b33      	ldr	r3, [pc, #204]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e28:	4a32      	ldr	r2, [pc, #200]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e2a:	f023 0301 	bic.w	r3, r3, #1
 8006e2e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006e30:	4b30      	ldr	r3, [pc, #192]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e34:	4b32      	ldr	r3, [pc, #200]	; (8006f00 <HAL_RCC_OscConfig+0x7bc>)
 8006e36:	4013      	ands	r3, r2
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006e3c:	00d2      	lsls	r2, r2, #3
 8006e3e:	492d      	ldr	r1, [pc, #180]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e40:	4313      	orrs	r3, r2
 8006e42:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006e44:	4b2b      	ldr	r3, [pc, #172]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e48:	f023 020c 	bic.w	r2, r3, #12
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e50:	4928      	ldr	r1, [pc, #160]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e52:	4313      	orrs	r3, r2
 8006e54:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006e56:	4b27      	ldr	r3, [pc, #156]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e5a:	f023 0202 	bic.w	r2, r3, #2
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e62:	4924      	ldr	r1, [pc, #144]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e64:	4313      	orrs	r3, r2
 8006e66:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006e68:	4b22      	ldr	r3, [pc, #136]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e6c:	4a21      	ldr	r2, [pc, #132]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e72:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e74:	4b1f      	ldr	r3, [pc, #124]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e78:	4a1e      	ldr	r2, [pc, #120]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e7e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006e80:	4b1c      	ldr	r3, [pc, #112]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e84:	4a1b      	ldr	r2, [pc, #108]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e8a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006e8c:	4b19      	ldr	r3, [pc, #100]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e90:	4a18      	ldr	r2, [pc, #96]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e92:	f043 0301 	orr.w	r3, r3, #1
 8006e96:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e98:	4b16      	ldr	r3, [pc, #88]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a15      	ldr	r2, [pc, #84]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006e9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006ea2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea4:	f7fc fdee 	bl	8003a84 <HAL_GetTick>
 8006ea8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006eaa:	e008      	b.n	8006ebe <HAL_RCC_OscConfig+0x77a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006eac:	f7fc fdea 	bl	8003a84 <HAL_GetTick>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb4:	1ad3      	subs	r3, r2, r3
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d901      	bls.n	8006ebe <HAL_RCC_OscConfig+0x77a>
          {
            return HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	e068      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006ebe:	4b0d      	ldr	r3, [pc, #52]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d0f0      	beq.n	8006eac <HAL_RCC_OscConfig+0x768>
 8006eca:	e060      	b.n	8006f8e <HAL_RCC_OscConfig+0x84a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ecc:	4b09      	ldr	r3, [pc, #36]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a08      	ldr	r2, [pc, #32]	; (8006ef4 <HAL_RCC_OscConfig+0x7b0>)
 8006ed2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ed6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed8:	f7fc fdd4 	bl	8003a84 <HAL_GetTick>
 8006edc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006ede:	e011      	b.n	8006f04 <HAL_RCC_OscConfig+0x7c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ee0:	f7fc fdd0 	bl	8003a84 <HAL_GetTick>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	2b02      	cmp	r3, #2
 8006eec:	d90a      	bls.n	8006f04 <HAL_RCC_OscConfig+0x7c0>
          {
            return HAL_TIMEOUT;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e04e      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
 8006ef2:	bf00      	nop
 8006ef4:	58024400 	.word	0x58024400
 8006ef8:	58024800 	.word	0x58024800
 8006efc:	fffffc0c 	.word	0xfffffc0c
 8006f00:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006f04:	4b24      	ldr	r3, [pc, #144]	; (8006f98 <HAL_RCC_OscConfig+0x854>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d1e7      	bne.n	8006ee0 <HAL_RCC_OscConfig+0x79c>
 8006f10:	e03d      	b.n	8006f8e <HAL_RCC_OscConfig+0x84a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006f12:	4b21      	ldr	r3, [pc, #132]	; (8006f98 <HAL_RCC_OscConfig+0x854>)
 8006f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f16:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006f18:	4b1f      	ldr	r3, [pc, #124]	; (8006f98 <HAL_RCC_OscConfig+0x854>)
 8006f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f1c:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d031      	beq.n	8006f8a <HAL_RCC_OscConfig+0x846>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	f003 0203 	and.w	r2, r3, #3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d12a      	bne.n	8006f8a <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	091b      	lsrs	r3, r3, #4
 8006f38:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d122      	bne.n	8006f8a <HAL_RCC_OscConfig+0x846>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f4e:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d11a      	bne.n	8006f8a <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	0a5b      	lsrs	r3, r3, #9
 8006f58:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f60:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d111      	bne.n	8006f8a <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	0c1b      	lsrs	r3, r3, #16
 8006f6a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f72:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d108      	bne.n	8006f8a <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	0e1b      	lsrs	r3, r3, #24
 8006f7c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f84:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d001      	beq.n	8006f8e <HAL_RCC_OscConfig+0x84a>
      {
        return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e000      	b.n	8006f90 <HAL_RCC_OscConfig+0x84c>
      }
    }
  }
  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3730      	adds	r7, #48	; 0x30
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	58024400 	.word	0x58024400

08006f9c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d101      	bne.n	8006fb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e19c      	b.n	80072ea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006fb0:	4b8a      	ldr	r3, [pc, #552]	; (80071dc <HAL_RCC_ClockConfig+0x240>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f003 030f 	and.w	r3, r3, #15
 8006fb8:	683a      	ldr	r2, [r7, #0]
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d910      	bls.n	8006fe0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fbe:	4b87      	ldr	r3, [pc, #540]	; (80071dc <HAL_RCC_ClockConfig+0x240>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f023 020f 	bic.w	r2, r3, #15
 8006fc6:	4985      	ldr	r1, [pc, #532]	; (80071dc <HAL_RCC_ClockConfig+0x240>)
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fce:	4b83      	ldr	r3, [pc, #524]	; (80071dc <HAL_RCC_ClockConfig+0x240>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 030f 	and.w	r3, r3, #15
 8006fd6:	683a      	ldr	r2, [r7, #0]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d001      	beq.n	8006fe0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e184      	b.n	80072ea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0304 	and.w	r3, r3, #4
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d010      	beq.n	800700e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	691a      	ldr	r2, [r3, #16]
 8006ff0:	4b7b      	ldr	r3, [pc, #492]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 8006ff2:	699b      	ldr	r3, [r3, #24]
 8006ff4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d908      	bls.n	800700e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006ffc:	4b78      	ldr	r3, [pc, #480]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	691b      	ldr	r3, [r3, #16]
 8007008:	4975      	ldr	r1, [pc, #468]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800700a:	4313      	orrs	r3, r2
 800700c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 0308 	and.w	r3, r3, #8
 8007016:	2b00      	cmp	r3, #0
 8007018:	d010      	beq.n	800703c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	695a      	ldr	r2, [r3, #20]
 800701e:	4b70      	ldr	r3, [pc, #448]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 8007020:	69db      	ldr	r3, [r3, #28]
 8007022:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007026:	429a      	cmp	r2, r3
 8007028:	d908      	bls.n	800703c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800702a:	4b6d      	ldr	r3, [pc, #436]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800702c:	69db      	ldr	r3, [r3, #28]
 800702e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	496a      	ldr	r1, [pc, #424]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 8007038:	4313      	orrs	r3, r2
 800703a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0310 	and.w	r3, r3, #16
 8007044:	2b00      	cmp	r3, #0
 8007046:	d010      	beq.n	800706a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	699a      	ldr	r2, [r3, #24]
 800704c:	4b64      	ldr	r3, [pc, #400]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800704e:	69db      	ldr	r3, [r3, #28]
 8007050:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007054:	429a      	cmp	r2, r3
 8007056:	d908      	bls.n	800706a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007058:	4b61      	ldr	r3, [pc, #388]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800705a:	69db      	ldr	r3, [r3, #28]
 800705c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	495e      	ldr	r1, [pc, #376]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 8007066:	4313      	orrs	r3, r2
 8007068:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0320 	and.w	r3, r3, #32
 8007072:	2b00      	cmp	r3, #0
 8007074:	d010      	beq.n	8007098 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	69da      	ldr	r2, [r3, #28]
 800707a:	4b59      	ldr	r3, [pc, #356]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007082:	429a      	cmp	r2, r3
 8007084:	d908      	bls.n	8007098 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007086:	4b56      	ldr	r3, [pc, #344]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 8007088:	6a1b      	ldr	r3, [r3, #32]
 800708a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	69db      	ldr	r3, [r3, #28]
 8007092:	4953      	ldr	r1, [pc, #332]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 8007094:	4313      	orrs	r3, r2
 8007096:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 0302 	and.w	r3, r3, #2
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d010      	beq.n	80070c6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	68da      	ldr	r2, [r3, #12]
 80070a8:	4b4d      	ldr	r3, [pc, #308]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 80070aa:	699b      	ldr	r3, [r3, #24]
 80070ac:	f003 030f 	and.w	r3, r3, #15
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d908      	bls.n	80070c6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070b4:	4b4a      	ldr	r3, [pc, #296]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 80070b6:	699b      	ldr	r3, [r3, #24]
 80070b8:	f023 020f 	bic.w	r2, r3, #15
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	4947      	ldr	r1, [pc, #284]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 80070c2:	4313      	orrs	r3, r2
 80070c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 0301 	and.w	r3, r3, #1
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d055      	beq.n	800717e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80070d2:	4b43      	ldr	r3, [pc, #268]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	4940      	ldr	r1, [pc, #256]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 80070e0:	4313      	orrs	r3, r2
 80070e2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d107      	bne.n	80070fc <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80070ec:	4b3c      	ldr	r3, [pc, #240]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d121      	bne.n	800713c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e0f6      	b.n	80072ea <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	2b03      	cmp	r3, #3
 8007102:	d107      	bne.n	8007114 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007104:	4b36      	ldr	r3, [pc, #216]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800710c:	2b00      	cmp	r3, #0
 800710e:	d115      	bne.n	800713c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	e0ea      	b.n	80072ea <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	2b01      	cmp	r3, #1
 800711a:	d107      	bne.n	800712c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800711c:	4b30      	ldr	r3, [pc, #192]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007124:	2b00      	cmp	r3, #0
 8007126:	d109      	bne.n	800713c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e0de      	b.n	80072ea <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800712c:	4b2c      	ldr	r3, [pc, #176]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f003 0304 	and.w	r3, r3, #4
 8007134:	2b00      	cmp	r3, #0
 8007136:	d101      	bne.n	800713c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	e0d6      	b.n	80072ea <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800713c:	4b28      	ldr	r3, [pc, #160]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	f023 0207 	bic.w	r2, r3, #7
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	4925      	ldr	r1, [pc, #148]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800714a:	4313      	orrs	r3, r2
 800714c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800714e:	f7fc fc99 	bl	8003a84 <HAL_GetTick>
 8007152:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007154:	e00a      	b.n	800716c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007156:	f7fc fc95 	bl	8003a84 <HAL_GetTick>
 800715a:	4602      	mov	r2, r0
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	1ad3      	subs	r3, r2, r3
 8007160:	f241 3288 	movw	r2, #5000	; 0x1388
 8007164:	4293      	cmp	r3, r2
 8007166:	d901      	bls.n	800716c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e0be      	b.n	80072ea <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800716c:	4b1c      	ldr	r3, [pc, #112]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	00db      	lsls	r3, r3, #3
 800717a:	429a      	cmp	r2, r3
 800717c:	d1eb      	bne.n	8007156 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0302 	and.w	r3, r3, #2
 8007186:	2b00      	cmp	r3, #0
 8007188:	d010      	beq.n	80071ac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	68da      	ldr	r2, [r3, #12]
 800718e:	4b14      	ldr	r3, [pc, #80]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	f003 030f 	and.w	r3, r3, #15
 8007196:	429a      	cmp	r2, r3
 8007198:	d208      	bcs.n	80071ac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800719a:	4b11      	ldr	r3, [pc, #68]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 800719c:	699b      	ldr	r3, [r3, #24]
 800719e:	f023 020f 	bic.w	r2, r3, #15
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	490e      	ldr	r1, [pc, #56]	; (80071e0 <HAL_RCC_ClockConfig+0x244>)
 80071a8:	4313      	orrs	r3, r2
 80071aa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80071ac:	4b0b      	ldr	r3, [pc, #44]	; (80071dc <HAL_RCC_ClockConfig+0x240>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 030f 	and.w	r3, r3, #15
 80071b4:	683a      	ldr	r2, [r7, #0]
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d214      	bcs.n	80071e4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071ba:	4b08      	ldr	r3, [pc, #32]	; (80071dc <HAL_RCC_ClockConfig+0x240>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f023 020f 	bic.w	r2, r3, #15
 80071c2:	4906      	ldr	r1, [pc, #24]	; (80071dc <HAL_RCC_ClockConfig+0x240>)
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80071ca:	4b04      	ldr	r3, [pc, #16]	; (80071dc <HAL_RCC_ClockConfig+0x240>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 030f 	and.w	r3, r3, #15
 80071d2:	683a      	ldr	r2, [r7, #0]
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d005      	beq.n	80071e4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e086      	b.n	80072ea <HAL_RCC_ClockConfig+0x34e>
 80071dc:	52002000 	.word	0x52002000
 80071e0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0304 	and.w	r3, r3, #4
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d010      	beq.n	8007212 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	691a      	ldr	r2, [r3, #16]
 80071f4:	4b3f      	ldr	r3, [pc, #252]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d208      	bcs.n	8007212 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007200:	4b3c      	ldr	r3, [pc, #240]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 8007202:	699b      	ldr	r3, [r3, #24]
 8007204:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	691b      	ldr	r3, [r3, #16]
 800720c:	4939      	ldr	r1, [pc, #228]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 800720e:	4313      	orrs	r3, r2
 8007210:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0308 	and.w	r3, r3, #8
 800721a:	2b00      	cmp	r3, #0
 800721c:	d010      	beq.n	8007240 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	695a      	ldr	r2, [r3, #20]
 8007222:	4b34      	ldr	r3, [pc, #208]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 8007224:	69db      	ldr	r3, [r3, #28]
 8007226:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800722a:	429a      	cmp	r2, r3
 800722c:	d208      	bcs.n	8007240 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800722e:	4b31      	ldr	r3, [pc, #196]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 8007230:	69db      	ldr	r3, [r3, #28]
 8007232:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	492e      	ldr	r1, [pc, #184]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 800723c:	4313      	orrs	r3, r2
 800723e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0310 	and.w	r3, r3, #16
 8007248:	2b00      	cmp	r3, #0
 800724a:	d010      	beq.n	800726e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	699a      	ldr	r2, [r3, #24]
 8007250:	4b28      	ldr	r3, [pc, #160]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 8007252:	69db      	ldr	r3, [r3, #28]
 8007254:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007258:	429a      	cmp	r2, r3
 800725a:	d208      	bcs.n	800726e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800725c:	4b25      	ldr	r3, [pc, #148]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 800725e:	69db      	ldr	r3, [r3, #28]
 8007260:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	699b      	ldr	r3, [r3, #24]
 8007268:	4922      	ldr	r1, [pc, #136]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 800726a:	4313      	orrs	r3, r2
 800726c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0320 	and.w	r3, r3, #32
 8007276:	2b00      	cmp	r3, #0
 8007278:	d010      	beq.n	800729c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	69da      	ldr	r2, [r3, #28]
 800727e:	4b1d      	ldr	r3, [pc, #116]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 8007280:	6a1b      	ldr	r3, [r3, #32]
 8007282:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007286:	429a      	cmp	r2, r3
 8007288:	d208      	bcs.n	800729c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800728a:	4b1a      	ldr	r3, [pc, #104]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	69db      	ldr	r3, [r3, #28]
 8007296:	4917      	ldr	r1, [pc, #92]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 8007298:	4313      	orrs	r3, r2
 800729a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800729c:	f000 f834 	bl	8007308 <HAL_RCC_GetSysClockFreq>
 80072a0:	4602      	mov	r2, r0
 80072a2:	4b14      	ldr	r3, [pc, #80]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	0a1b      	lsrs	r3, r3, #8
 80072a8:	f003 030f 	and.w	r3, r3, #15
 80072ac:	4912      	ldr	r1, [pc, #72]	; (80072f8 <HAL_RCC_ClockConfig+0x35c>)
 80072ae:	5ccb      	ldrb	r3, [r1, r3]
 80072b0:	f003 031f 	and.w	r3, r3, #31
 80072b4:	fa22 f303 	lsr.w	r3, r2, r3
 80072b8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072ba:	4b0e      	ldr	r3, [pc, #56]	; (80072f4 <HAL_RCC_ClockConfig+0x358>)
 80072bc:	699b      	ldr	r3, [r3, #24]
 80072be:	f003 030f 	and.w	r3, r3, #15
 80072c2:	4a0d      	ldr	r2, [pc, #52]	; (80072f8 <HAL_RCC_ClockConfig+0x35c>)
 80072c4:	5cd3      	ldrb	r3, [r2, r3]
 80072c6:	f003 031f 	and.w	r3, r3, #31
 80072ca:	693a      	ldr	r2, [r7, #16]
 80072cc:	fa22 f303 	lsr.w	r3, r2, r3
 80072d0:	4a0a      	ldr	r2, [pc, #40]	; (80072fc <HAL_RCC_ClockConfig+0x360>)
 80072d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80072d4:	4a0a      	ldr	r2, [pc, #40]	; (8007300 <HAL_RCC_ClockConfig+0x364>)
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80072da:	4b0a      	ldr	r3, [pc, #40]	; (8007304 <HAL_RCC_ClockConfig+0x368>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4618      	mov	r0, r3
 80072e0:	f7fc fb86 	bl	80039f0 <HAL_InitTick>
 80072e4:	4603      	mov	r3, r0
 80072e6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3718      	adds	r7, #24
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}
 80072f2:	bf00      	nop
 80072f4:	58024400 	.word	0x58024400
 80072f8:	0800f250 	.word	0x0800f250
 80072fc:	24000024 	.word	0x24000024
 8007300:	24000020 	.word	0x24000020
 8007304:	24000028 	.word	0x24000028

08007308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007308:	b480      	push	{r7}
 800730a:	b089      	sub	sp, #36	; 0x24
 800730c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800730e:	4bb3      	ldr	r3, [pc, #716]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007316:	2b18      	cmp	r3, #24
 8007318:	f200 8155 	bhi.w	80075c6 <HAL_RCC_GetSysClockFreq+0x2be>
 800731c:	a201      	add	r2, pc, #4	; (adr r2, 8007324 <HAL_RCC_GetSysClockFreq+0x1c>)
 800731e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007322:	bf00      	nop
 8007324:	08007389 	.word	0x08007389
 8007328:	080075c7 	.word	0x080075c7
 800732c:	080075c7 	.word	0x080075c7
 8007330:	080075c7 	.word	0x080075c7
 8007334:	080075c7 	.word	0x080075c7
 8007338:	080075c7 	.word	0x080075c7
 800733c:	080075c7 	.word	0x080075c7
 8007340:	080075c7 	.word	0x080075c7
 8007344:	080073af 	.word	0x080073af
 8007348:	080075c7 	.word	0x080075c7
 800734c:	080075c7 	.word	0x080075c7
 8007350:	080075c7 	.word	0x080075c7
 8007354:	080075c7 	.word	0x080075c7
 8007358:	080075c7 	.word	0x080075c7
 800735c:	080075c7 	.word	0x080075c7
 8007360:	080075c7 	.word	0x080075c7
 8007364:	080073b5 	.word	0x080073b5
 8007368:	080075c7 	.word	0x080075c7
 800736c:	080075c7 	.word	0x080075c7
 8007370:	080075c7 	.word	0x080075c7
 8007374:	080075c7 	.word	0x080075c7
 8007378:	080075c7 	.word	0x080075c7
 800737c:	080075c7 	.word	0x080075c7
 8007380:	080075c7 	.word	0x080075c7
 8007384:	080073bb 	.word	0x080073bb
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007388:	4b94      	ldr	r3, [pc, #592]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0320 	and.w	r3, r3, #32
 8007390:	2b00      	cmp	r3, #0
 8007392:	d009      	beq.n	80073a8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007394:	4b91      	ldr	r3, [pc, #580]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	08db      	lsrs	r3, r3, #3
 800739a:	f003 0303 	and.w	r3, r3, #3
 800739e:	4a90      	ldr	r2, [pc, #576]	; (80075e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80073a0:	fa22 f303 	lsr.w	r3, r2, r3
 80073a4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80073a6:	e111      	b.n	80075cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80073a8:	4b8d      	ldr	r3, [pc, #564]	; (80075e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80073aa:	61bb      	str	r3, [r7, #24]
    break;
 80073ac:	e10e      	b.n	80075cc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80073ae:	4b8d      	ldr	r3, [pc, #564]	; (80075e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80073b0:	61bb      	str	r3, [r7, #24]
    break;
 80073b2:	e10b      	b.n	80075cc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80073b4:	4b8c      	ldr	r3, [pc, #560]	; (80075e8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80073b6:	61bb      	str	r3, [r7, #24]
    break;
 80073b8:	e108      	b.n	80075cc <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80073ba:	4b88      	ldr	r3, [pc, #544]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073be:	f003 0303 	and.w	r3, r3, #3
 80073c2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80073c4:	4b85      	ldr	r3, [pc, #532]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c8:	091b      	lsrs	r3, r3, #4
 80073ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80073ce:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80073d0:	4b82      	ldr	r3, [pc, #520]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073d4:	f003 0301 	and.w	r3, r3, #1
 80073d8:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80073da:	4b80      	ldr	r3, [pc, #512]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073de:	08db      	lsrs	r3, r3, #3
 80073e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80073e4:	68fa      	ldr	r2, [r7, #12]
 80073e6:	fb02 f303 	mul.w	r3, r2, r3
 80073ea:	ee07 3a90 	vmov	s15, r3
 80073ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073f2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f000 80e1 	beq.w	80075c0 <HAL_RCC_GetSysClockFreq+0x2b8>
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	2b02      	cmp	r3, #2
 8007402:	f000 8083 	beq.w	800750c <HAL_RCC_GetSysClockFreq+0x204>
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	2b02      	cmp	r3, #2
 800740a:	f200 80a1 	bhi.w	8007550 <HAL_RCC_GetSysClockFreq+0x248>
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d003      	beq.n	800741c <HAL_RCC_GetSysClockFreq+0x114>
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d056      	beq.n	80074c8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800741a:	e099      	b.n	8007550 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800741c:	4b6f      	ldr	r3, [pc, #444]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 0320 	and.w	r3, r3, #32
 8007424:	2b00      	cmp	r3, #0
 8007426:	d02d      	beq.n	8007484 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007428:	4b6c      	ldr	r3, [pc, #432]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	08db      	lsrs	r3, r3, #3
 800742e:	f003 0303 	and.w	r3, r3, #3
 8007432:	4a6b      	ldr	r2, [pc, #428]	; (80075e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007434:	fa22 f303 	lsr.w	r3, r2, r3
 8007438:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	ee07 3a90 	vmov	s15, r3
 8007440:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	ee07 3a90 	vmov	s15, r3
 800744a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800744e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007452:	4b62      	ldr	r3, [pc, #392]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800745a:	ee07 3a90 	vmov	s15, r3
 800745e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007462:	ed97 6a02 	vldr	s12, [r7, #8]
 8007466:	eddf 5a61 	vldr	s11, [pc, #388]	; 80075ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800746a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800746e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007472:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800747a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800747e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8007482:	e087      	b.n	8007594 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	ee07 3a90 	vmov	s15, r3
 800748a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800748e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80075f0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007496:	4b51      	ldr	r3, [pc, #324]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800749a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800749e:	ee07 3a90 	vmov	s15, r3
 80074a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80074aa:	eddf 5a50 	vldr	s11, [pc, #320]	; 80075ec <HAL_RCC_GetSysClockFreq+0x2e4>
 80074ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074c6:	e065      	b.n	8007594 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	ee07 3a90 	vmov	s15, r3
 80074ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074d2:	eddf 6a48 	vldr	s13, [pc, #288]	; 80075f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80074d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074da:	4b40      	ldr	r3, [pc, #256]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074e2:	ee07 3a90 	vmov	s15, r3
 80074e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80074ee:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80075ec <HAL_RCC_GetSysClockFreq+0x2e4>
 80074f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007506:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800750a:	e043      	b.n	8007594 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	ee07 3a90 	vmov	s15, r3
 8007512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007516:	eddf 6a38 	vldr	s13, [pc, #224]	; 80075f8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800751a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800751e:	4b2f      	ldr	r3, [pc, #188]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007526:	ee07 3a90 	vmov	s15, r3
 800752a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800752e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007532:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80075ec <HAL_RCC_GetSysClockFreq+0x2e4>
 8007536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800753a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800753e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800754a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800754e:	e021      	b.n	8007594 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	ee07 3a90 	vmov	s15, r3
 8007556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800755a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80075f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800755e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007562:	4b1e      	ldr	r3, [pc, #120]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007572:	ed97 6a02 	vldr	s12, [r7, #8]
 8007576:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80075ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800757a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800757e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007582:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800758a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800758e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007592:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007594:	4b11      	ldr	r3, [pc, #68]	; (80075dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007598:	0a5b      	lsrs	r3, r3, #9
 800759a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800759e:	3301      	adds	r3, #1
 80075a0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	ee07 3a90 	vmov	s15, r3
 80075a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80075ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80075b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075b8:	ee17 3a90 	vmov	r3, s15
 80075bc:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80075be:	e005      	b.n	80075cc <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80075c0:	2300      	movs	r3, #0
 80075c2:	61bb      	str	r3, [r7, #24]
    break;
 80075c4:	e002      	b.n	80075cc <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80075c6:	4b07      	ldr	r3, [pc, #28]	; (80075e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80075c8:	61bb      	str	r3, [r7, #24]
    break;
 80075ca:	bf00      	nop
  }

  return sysclockfreq;
 80075cc:	69bb      	ldr	r3, [r7, #24]
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3724      	adds	r7, #36	; 0x24
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr
 80075da:	bf00      	nop
 80075dc:	58024400 	.word	0x58024400
 80075e0:	03d09000 	.word	0x03d09000
 80075e4:	003d0900 	.word	0x003d0900
 80075e8:	02dc6c00 	.word	0x02dc6c00
 80075ec:	46000000 	.word	0x46000000
 80075f0:	4c742400 	.word	0x4c742400
 80075f4:	4a742400 	.word	0x4a742400
 80075f8:	4c371b00 	.word	0x4c371b00

080075fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b082      	sub	sp, #8
 8007600:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007602:	f7ff fe81 	bl	8007308 <HAL_RCC_GetSysClockFreq>
 8007606:	4602      	mov	r2, r0
 8007608:	4b10      	ldr	r3, [pc, #64]	; (800764c <HAL_RCC_GetHCLKFreq+0x50>)
 800760a:	699b      	ldr	r3, [r3, #24]
 800760c:	0a1b      	lsrs	r3, r3, #8
 800760e:	f003 030f 	and.w	r3, r3, #15
 8007612:	490f      	ldr	r1, [pc, #60]	; (8007650 <HAL_RCC_GetHCLKFreq+0x54>)
 8007614:	5ccb      	ldrb	r3, [r1, r3]
 8007616:	f003 031f 	and.w	r3, r3, #31
 800761a:	fa22 f303 	lsr.w	r3, r2, r3
 800761e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007620:	4b0a      	ldr	r3, [pc, #40]	; (800764c <HAL_RCC_GetHCLKFreq+0x50>)
 8007622:	699b      	ldr	r3, [r3, #24]
 8007624:	f003 030f 	and.w	r3, r3, #15
 8007628:	4a09      	ldr	r2, [pc, #36]	; (8007650 <HAL_RCC_GetHCLKFreq+0x54>)
 800762a:	5cd3      	ldrb	r3, [r2, r3]
 800762c:	f003 031f 	and.w	r3, r3, #31
 8007630:	687a      	ldr	r2, [r7, #4]
 8007632:	fa22 f303 	lsr.w	r3, r2, r3
 8007636:	4a07      	ldr	r2, [pc, #28]	; (8007654 <HAL_RCC_GetHCLKFreq+0x58>)
 8007638:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800763a:	4a07      	ldr	r2, [pc, #28]	; (8007658 <HAL_RCC_GetHCLKFreq+0x5c>)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007640:	4b04      	ldr	r3, [pc, #16]	; (8007654 <HAL_RCC_GetHCLKFreq+0x58>)
 8007642:	681b      	ldr	r3, [r3, #0]
}
 8007644:	4618      	mov	r0, r3
 8007646:	3708      	adds	r7, #8
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	58024400 	.word	0x58024400
 8007650:	0800f250 	.word	0x0800f250
 8007654:	24000024 	.word	0x24000024
 8007658:	24000020 	.word	0x24000020

0800765c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007660:	f7ff ffcc 	bl	80075fc <HAL_RCC_GetHCLKFreq>
 8007664:	4602      	mov	r2, r0
 8007666:	4b06      	ldr	r3, [pc, #24]	; (8007680 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007668:	69db      	ldr	r3, [r3, #28]
 800766a:	091b      	lsrs	r3, r3, #4
 800766c:	f003 0307 	and.w	r3, r3, #7
 8007670:	4904      	ldr	r1, [pc, #16]	; (8007684 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007672:	5ccb      	ldrb	r3, [r1, r3]
 8007674:	f003 031f 	and.w	r3, r3, #31
 8007678:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800767c:	4618      	mov	r0, r3
 800767e:	bd80      	pop	{r7, pc}
 8007680:	58024400 	.word	0x58024400
 8007684:	0800f250 	.word	0x0800f250

08007688 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800768c:	f7ff ffb6 	bl	80075fc <HAL_RCC_GetHCLKFreq>
 8007690:	4602      	mov	r2, r0
 8007692:	4b06      	ldr	r3, [pc, #24]	; (80076ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8007694:	69db      	ldr	r3, [r3, #28]
 8007696:	0a1b      	lsrs	r3, r3, #8
 8007698:	f003 0307 	and.w	r3, r3, #7
 800769c:	4904      	ldr	r1, [pc, #16]	; (80076b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800769e:	5ccb      	ldrb	r3, [r1, r3]
 80076a0:	f003 031f 	and.w	r3, r3, #31
 80076a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	58024400 	.word	0x58024400
 80076b0:	0800f250 	.word	0x0800f250

080076b4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80076bc:	2300      	movs	r3, #0
 80076be:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80076c0:	2300      	movs	r3, #0
 80076c2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d03f      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80076d4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80076d8:	d02a      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80076da:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80076de:	d824      	bhi.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80076e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80076e4:	d018      	beq.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80076e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80076ea:	d81e      	bhi.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d003      	beq.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80076f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076f4:	d007      	beq.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80076f6:	e018      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076f8:	4bab      	ldr	r3, [pc, #684]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80076fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076fc:	4aaa      	ldr	r2, [pc, #680]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80076fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007702:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007704:	e015      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	3304      	adds	r3, #4
 800770a:	2102      	movs	r1, #2
 800770c:	4618      	mov	r0, r3
 800770e:	f001 f9cf 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007712:	4603      	mov	r3, r0
 8007714:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007716:	e00c      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	3324      	adds	r3, #36	; 0x24
 800771c:	2102      	movs	r1, #2
 800771e:	4618      	mov	r0, r3
 8007720:	f001 fa78 	bl	8008c14 <RCCEx_PLL3_Config>
 8007724:	4603      	mov	r3, r0
 8007726:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007728:	e003      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	75fb      	strb	r3, [r7, #23]
      break;
 800772e:	e000      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007730:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007732:	7dfb      	ldrb	r3, [r7, #23]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d109      	bne.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007738:	4b9b      	ldr	r3, [pc, #620]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800773a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800773c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007744:	4998      	ldr	r1, [pc, #608]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007746:	4313      	orrs	r3, r2
 8007748:	650b      	str	r3, [r1, #80]	; 0x50
 800774a:	e001      	b.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800774c:	7dfb      	ldrb	r3, [r7, #23]
 800774e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007758:	2b00      	cmp	r3, #0
 800775a:	d03d      	beq.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007760:	2b04      	cmp	r3, #4
 8007762:	d826      	bhi.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007764:	a201      	add	r2, pc, #4	; (adr r2, 800776c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8007766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800776a:	bf00      	nop
 800776c:	08007781 	.word	0x08007781
 8007770:	0800778f 	.word	0x0800778f
 8007774:	080077a1 	.word	0x080077a1
 8007778:	080077b9 	.word	0x080077b9
 800777c:	080077b9 	.word	0x080077b9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007780:	4b89      	ldr	r3, [pc, #548]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007784:	4a88      	ldr	r2, [pc, #544]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007786:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800778a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800778c:	e015      	b.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	3304      	adds	r3, #4
 8007792:	2100      	movs	r1, #0
 8007794:	4618      	mov	r0, r3
 8007796:	f001 f98b 	bl	8008ab0 <RCCEx_PLL2_Config>
 800779a:	4603      	mov	r3, r0
 800779c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800779e:	e00c      	b.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	3324      	adds	r3, #36	; 0x24
 80077a4:	2100      	movs	r1, #0
 80077a6:	4618      	mov	r0, r3
 80077a8:	f001 fa34 	bl	8008c14 <RCCEx_PLL3_Config>
 80077ac:	4603      	mov	r3, r0
 80077ae:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80077b0:	e003      	b.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	75fb      	strb	r3, [r7, #23]
      break;
 80077b6:	e000      	b.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80077b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077ba:	7dfb      	ldrb	r3, [r7, #23]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d109      	bne.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80077c0:	4b79      	ldr	r3, [pc, #484]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80077c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077c4:	f023 0207 	bic.w	r2, r3, #7
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077cc:	4976      	ldr	r1, [pc, #472]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80077ce:	4313      	orrs	r3, r2
 80077d0:	650b      	str	r3, [r1, #80]	; 0x50
 80077d2:	e001      	b.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077d4:	7dfb      	ldrb	r3, [r7, #23]
 80077d6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d042      	beq.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077ec:	d02b      	beq.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80077ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077f2:	d825      	bhi.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80077f4:	2bc0      	cmp	r3, #192	; 0xc0
 80077f6:	d028      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80077f8:	2bc0      	cmp	r3, #192	; 0xc0
 80077fa:	d821      	bhi.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80077fc:	2b80      	cmp	r3, #128	; 0x80
 80077fe:	d016      	beq.n	800782e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8007800:	2b80      	cmp	r3, #128	; 0x80
 8007802:	d81d      	bhi.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007804:	2b00      	cmp	r3, #0
 8007806:	d002      	beq.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007808:	2b40      	cmp	r3, #64	; 0x40
 800780a:	d007      	beq.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800780c:	e018      	b.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800780e:	4b66      	ldr	r3, [pc, #408]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007812:	4a65      	ldr	r2, [pc, #404]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007818:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800781a:	e017      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	3304      	adds	r3, #4
 8007820:	2100      	movs	r1, #0
 8007822:	4618      	mov	r0, r3
 8007824:	f001 f944 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007828:	4603      	mov	r3, r0
 800782a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800782c:	e00e      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	3324      	adds	r3, #36	; 0x24
 8007832:	2100      	movs	r1, #0
 8007834:	4618      	mov	r0, r3
 8007836:	f001 f9ed 	bl	8008c14 <RCCEx_PLL3_Config>
 800783a:	4603      	mov	r3, r0
 800783c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800783e:	e005      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	75fb      	strb	r3, [r7, #23]
      break;
 8007844:	e002      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007846:	bf00      	nop
 8007848:	e000      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800784a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800784c:	7dfb      	ldrb	r3, [r7, #23]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d109      	bne.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007852:	4b55      	ldr	r3, [pc, #340]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007856:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800785e:	4952      	ldr	r1, [pc, #328]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007860:	4313      	orrs	r3, r2
 8007862:	650b      	str	r3, [r1, #80]	; 0x50
 8007864:	e001      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007866:	7dfb      	ldrb	r3, [r7, #23]
 8007868:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007872:	2b00      	cmp	r3, #0
 8007874:	d049      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800787c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007880:	d030      	beq.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8007882:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007886:	d82a      	bhi.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007888:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800788c:	d02c      	beq.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800788e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007892:	d824      	bhi.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007894:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007898:	d018      	beq.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x218>
 800789a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800789e:	d81e      	bhi.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d003      	beq.n	80078ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80078a4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80078a8:	d007      	beq.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x206>
 80078aa:	e018      	b.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078ac:	4b3e      	ldr	r3, [pc, #248]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80078ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b0:	4a3d      	ldr	r2, [pc, #244]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80078b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80078b8:	e017      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	3304      	adds	r3, #4
 80078be:	2100      	movs	r1, #0
 80078c0:	4618      	mov	r0, r3
 80078c2:	f001 f8f5 	bl	8008ab0 <RCCEx_PLL2_Config>
 80078c6:	4603      	mov	r3, r0
 80078c8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80078ca:	e00e      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	3324      	adds	r3, #36	; 0x24
 80078d0:	2100      	movs	r1, #0
 80078d2:	4618      	mov	r0, r3
 80078d4:	f001 f99e 	bl	8008c14 <RCCEx_PLL3_Config>
 80078d8:	4603      	mov	r3, r0
 80078da:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80078dc:	e005      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	75fb      	strb	r3, [r7, #23]
      break;
 80078e2:	e002      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80078e4:	bf00      	nop
 80078e6:	e000      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80078e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078ea:	7dfb      	ldrb	r3, [r7, #23]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10a      	bne.n	8007906 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80078f0:	4b2d      	ldr	r3, [pc, #180]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80078f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078f4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80078fe:	492a      	ldr	r1, [pc, #168]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007900:	4313      	orrs	r3, r2
 8007902:	658b      	str	r3, [r1, #88]	; 0x58
 8007904:	e001      	b.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007906:	7dfb      	ldrb	r3, [r7, #23]
 8007908:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007912:	2b00      	cmp	r3, #0
 8007914:	d04c      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800791c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007920:	d030      	beq.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8007922:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007926:	d82a      	bhi.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007928:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800792c:	d02c      	beq.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800792e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007932:	d824      	bhi.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007934:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007938:	d018      	beq.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800793a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800793e:	d81e      	bhi.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007940:	2b00      	cmp	r3, #0
 8007942:	d003      	beq.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007944:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007948:	d007      	beq.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800794a:	e018      	b.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800794c:	4b16      	ldr	r3, [pc, #88]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800794e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007950:	4a15      	ldr	r2, [pc, #84]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007952:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007956:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007958:	e017      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	3304      	adds	r3, #4
 800795e:	2100      	movs	r1, #0
 8007960:	4618      	mov	r0, r3
 8007962:	f001 f8a5 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007966:	4603      	mov	r3, r0
 8007968:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800796a:	e00e      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	3324      	adds	r3, #36	; 0x24
 8007970:	2100      	movs	r1, #0
 8007972:	4618      	mov	r0, r3
 8007974:	f001 f94e 	bl	8008c14 <RCCEx_PLL3_Config>
 8007978:	4603      	mov	r3, r0
 800797a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800797c:	e005      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	75fb      	strb	r3, [r7, #23]
      break;
 8007982:	e002      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007984:	bf00      	nop
 8007986:	e000      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007988:	bf00      	nop
    }

    if(ret == HAL_OK)
 800798a:	7dfb      	ldrb	r3, [r7, #23]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d10d      	bne.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007990:	4b05      	ldr	r3, [pc, #20]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007994:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800799e:	4902      	ldr	r1, [pc, #8]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80079a0:	4313      	orrs	r3, r2
 80079a2:	658b      	str	r3, [r1, #88]	; 0x58
 80079a4:	e004      	b.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80079a6:	bf00      	nop
 80079a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ac:	7dfb      	ldrb	r3, [r7, #23]
 80079ae:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d032      	beq.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079c0:	2b30      	cmp	r3, #48	; 0x30
 80079c2:	d01c      	beq.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80079c4:	2b30      	cmp	r3, #48	; 0x30
 80079c6:	d817      	bhi.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 80079c8:	2b20      	cmp	r3, #32
 80079ca:	d00c      	beq.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80079cc:	2b20      	cmp	r3, #32
 80079ce:	d813      	bhi.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d016      	beq.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80079d4:	2b10      	cmp	r3, #16
 80079d6:	d10f      	bne.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079d8:	4baf      	ldr	r3, [pc, #700]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80079da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079dc:	4aae      	ldr	r2, [pc, #696]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80079de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80079e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80079e4:	e00e      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	3304      	adds	r3, #4
 80079ea:	2102      	movs	r1, #2
 80079ec:	4618      	mov	r0, r3
 80079ee:	f001 f85f 	bl	8008ab0 <RCCEx_PLL2_Config>
 80079f2:	4603      	mov	r3, r0
 80079f4:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80079f6:	e005      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	75fb      	strb	r3, [r7, #23]
      break;
 80079fc:	e002      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80079fe:	bf00      	nop
 8007a00:	e000      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007a02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a04:	7dfb      	ldrb	r3, [r7, #23]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d109      	bne.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007a0a:	4ba3      	ldr	r3, [pc, #652]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a0e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a16:	49a0      	ldr	r1, [pc, #640]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007a1c:	e001      	b.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a1e:	7dfb      	ldrb	r3, [r7, #23]
 8007a20:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d047      	beq.n	8007abe <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a36:	d030      	beq.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8007a38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a3c:	d82a      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007a3e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007a42:	d02c      	beq.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8007a44:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007a48:	d824      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007a4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a4e:	d018      	beq.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8007a50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a54:	d81e      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d003      	beq.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8007a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a5e:	d007      	beq.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8007a60:	e018      	b.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a62:	4b8d      	ldr	r3, [pc, #564]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a66:	4a8c      	ldr	r2, [pc, #560]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a6c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007a6e:	e017      	b.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	3304      	adds	r3, #4
 8007a74:	2100      	movs	r1, #0
 8007a76:	4618      	mov	r0, r3
 8007a78:	f001 f81a 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007a80:	e00e      	b.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	3324      	adds	r3, #36	; 0x24
 8007a86:	2100      	movs	r1, #0
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f001 f8c3 	bl	8008c14 <RCCEx_PLL3_Config>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007a92:	e005      	b.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	75fb      	strb	r3, [r7, #23]
      break;
 8007a98:	e002      	b.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8007a9a:	bf00      	nop
 8007a9c:	e000      	b.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8007a9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007aa0:	7dfb      	ldrb	r3, [r7, #23]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d109      	bne.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007aa6:	4b7c      	ldr	r3, [pc, #496]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007aa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aaa:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ab2:	4979      	ldr	r1, [pc, #484]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	650b      	str	r3, [r1, #80]	; 0x50
 8007ab8:	e001      	b.n	8007abe <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aba:	7dfb      	ldrb	r3, [r7, #23]
 8007abc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d049      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ace:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ad2:	d02e      	beq.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8007ad4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ad8:	d828      	bhi.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007ada:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007ade:	d02a      	beq.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8007ae0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007ae4:	d822      	bhi.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007ae6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007aea:	d026      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x486>
 8007aec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007af0:	d81c      	bhi.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007af2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007af6:	d010      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x466>
 8007af8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007afc:	d816      	bhi.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d01d      	beq.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8007b02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b06:	d111      	bne.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	3304      	adds	r3, #4
 8007b0c:	2101      	movs	r1, #1
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f000 ffce 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007b14:	4603      	mov	r3, r0
 8007b16:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007b18:	e012      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	3324      	adds	r3, #36	; 0x24
 8007b1e:	2101      	movs	r1, #1
 8007b20:	4618      	mov	r0, r3
 8007b22:	f001 f877 	bl	8008c14 <RCCEx_PLL3_Config>
 8007b26:	4603      	mov	r3, r0
 8007b28:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007b2a:	e009      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	75fb      	strb	r3, [r7, #23]
      break;
 8007b30:	e006      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007b32:	bf00      	nop
 8007b34:	e004      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007b36:	bf00      	nop
 8007b38:	e002      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007b3a:	bf00      	nop
 8007b3c:	e000      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007b3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b40:	7dfb      	ldrb	r3, [r7, #23]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d109      	bne.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007b46:	4b54      	ldr	r3, [pc, #336]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007b48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b4a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b52:	4951      	ldr	r1, [pc, #324]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007b54:	4313      	orrs	r3, r2
 8007b56:	650b      	str	r3, [r1, #80]	; 0x50
 8007b58:	e001      	b.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b5a:	7dfb      	ldrb	r3, [r7, #23]
 8007b5c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d04b      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007b70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b74:	d02e      	beq.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8007b76:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b7a:	d828      	bhi.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b80:	d02a      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007b82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b86:	d822      	bhi.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007b88:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b8c:	d026      	beq.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x528>
 8007b8e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b92:	d81c      	bhi.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007b94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b98:	d010      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x508>
 8007b9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b9e:	d816      	bhi.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d01d      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8007ba4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007ba8:	d111      	bne.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	3304      	adds	r3, #4
 8007bae:	2101      	movs	r1, #1
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f000 ff7d 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007bba:	e012      	b.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	3324      	adds	r3, #36	; 0x24
 8007bc0:	2101      	movs	r1, #1
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f001 f826 	bl	8008c14 <RCCEx_PLL3_Config>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007bcc:	e009      	b.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	75fb      	strb	r3, [r7, #23]
      break;
 8007bd2:	e006      	b.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007bd4:	bf00      	nop
 8007bd6:	e004      	b.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007bd8:	bf00      	nop
 8007bda:	e002      	b.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007bdc:	bf00      	nop
 8007bde:	e000      	b.n	8007be2 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007be0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007be2:	7dfb      	ldrb	r3, [r7, #23]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d10a      	bne.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007be8:	4b2b      	ldr	r3, [pc, #172]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bec:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007bf6:	4928      	ldr	r1, [pc, #160]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	658b      	str	r3, [r1, #88]	; 0x58
 8007bfc:	e001      	b.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bfe:	7dfb      	ldrb	r3, [r7, #23]
 8007c00:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d02f      	beq.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c16:	d00e      	beq.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8007c18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c1c:	d814      	bhi.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d015      	beq.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007c22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007c26:	d10f      	bne.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c28:	4b1b      	ldr	r3, [pc, #108]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c2c:	4a1a      	ldr	r2, [pc, #104]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007c2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c32:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007c34:	e00c      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	3304      	adds	r3, #4
 8007c3a:	2101      	movs	r1, #1
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f000 ff37 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007c42:	4603      	mov	r3, r0
 8007c44:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8007c46:	e003      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	75fb      	strb	r3, [r7, #23]
      break;
 8007c4c:	e000      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8007c4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c50:	7dfb      	ldrb	r3, [r7, #23]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d109      	bne.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007c56:	4b10      	ldr	r3, [pc, #64]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007c58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c5a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c62:	490d      	ldr	r1, [pc, #52]	; (8007c98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007c64:	4313      	orrs	r3, r2
 8007c66:	650b      	str	r3, [r1, #80]	; 0x50
 8007c68:	e001      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c6a:	7dfb      	ldrb	r3, [r7, #23]
 8007c6c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d033      	beq.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c7e:	2b03      	cmp	r3, #3
 8007c80:	d81c      	bhi.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007c82:	a201      	add	r2, pc, #4	; (adr r2, 8007c88 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8007c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c88:	08007cc3 	.word	0x08007cc3
 8007c8c:	08007c9d 	.word	0x08007c9d
 8007c90:	08007cab 	.word	0x08007cab
 8007c94:	08007cc3 	.word	0x08007cc3
 8007c98:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c9c:	4bb8      	ldr	r3, [pc, #736]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca0:	4ab7      	ldr	r2, [pc, #732]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007ca2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ca6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007ca8:	e00c      	b.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	3304      	adds	r3, #4
 8007cae:	2102      	movs	r1, #2
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f000 fefd 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8007cba:	e003      	b.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	75fb      	strb	r3, [r7, #23]
      break;
 8007cc0:	e000      	b.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8007cc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007cc4:	7dfb      	ldrb	r3, [r7, #23]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d109      	bne.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007cca:	4bad      	ldr	r3, [pc, #692]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cce:	f023 0203 	bic.w	r2, r3, #3
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cd6:	49aa      	ldr	r1, [pc, #680]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007cdc:	e001      	b.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cde:	7dfb      	ldrb	r3, [r7, #23]
 8007ce0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f000 8086 	beq.w	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007cf0:	4ba4      	ldr	r3, [pc, #656]	; (8007f84 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4aa3      	ldr	r2, [pc, #652]	; (8007f84 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8007cf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007cfa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007cfc:	f7fb fec2 	bl	8003a84 <HAL_GetTick>
 8007d00:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d02:	e009      	b.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d04:	f7fb febe 	bl	8003a84 <HAL_GetTick>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	1ad3      	subs	r3, r2, r3
 8007d0e:	2b64      	cmp	r3, #100	; 0x64
 8007d10:	d902      	bls.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	75fb      	strb	r3, [r7, #23]
        break;
 8007d16:	e005      	b.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d18:	4b9a      	ldr	r3, [pc, #616]	; (8007f84 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d0ef      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8007d24:	7dfb      	ldrb	r3, [r7, #23]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d166      	bne.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007d2a:	4b95      	ldr	r3, [pc, #596]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007d34:	4053      	eors	r3, r2
 8007d36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d013      	beq.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007d3e:	4b90      	ldr	r3, [pc, #576]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d46:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007d48:	4b8d      	ldr	r3, [pc, #564]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d4c:	4a8c      	ldr	r2, [pc, #560]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d52:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007d54:	4b8a      	ldr	r3, [pc, #552]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d58:	4a89      	ldr	r2, [pc, #548]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d5e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007d60:	4a87      	ldr	r2, [pc, #540]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007d6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d70:	d115      	bne.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d72:	f7fb fe87 	bl	8003a84 <HAL_GetTick>
 8007d76:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007d78:	e00b      	b.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d7a:	f7fb fe83 	bl	8003a84 <HAL_GetTick>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d902      	bls.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8007d8c:	2303      	movs	r3, #3
 8007d8e:	75fb      	strb	r3, [r7, #23]
            break;
 8007d90:	e005      	b.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007d92:	4b7b      	ldr	r3, [pc, #492]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d96:	f003 0302 	and.w	r3, r3, #2
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d0ed      	beq.n	8007d7a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8007d9e:	7dfb      	ldrb	r3, [r7, #23]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d126      	bne.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007daa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007db2:	d10d      	bne.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8007db4:	4b72      	ldr	r3, [pc, #456]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007db6:	691b      	ldr	r3, [r3, #16]
 8007db8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007dc2:	0919      	lsrs	r1, r3, #4
 8007dc4:	4b70      	ldr	r3, [pc, #448]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8007dc6:	400b      	ands	r3, r1
 8007dc8:	496d      	ldr	r1, [pc, #436]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	610b      	str	r3, [r1, #16]
 8007dce:	e005      	b.n	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x728>
 8007dd0:	4b6b      	ldr	r3, [pc, #428]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007dd2:	691b      	ldr	r3, [r3, #16]
 8007dd4:	4a6a      	ldr	r2, [pc, #424]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007dd6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007dda:	6113      	str	r3, [r2, #16]
 8007ddc:	4b68      	ldr	r3, [pc, #416]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007dde:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007de6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007dea:	4965      	ldr	r1, [pc, #404]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007dec:	4313      	orrs	r3, r2
 8007dee:	670b      	str	r3, [r1, #112]	; 0x70
 8007df0:	e004      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007df2:	7dfb      	ldrb	r3, [r7, #23]
 8007df4:	75bb      	strb	r3, [r7, #22]
 8007df6:	e001      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007df8:	7dfb      	ldrb	r3, [r7, #23]
 8007dfa:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0301 	and.w	r3, r3, #1
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d07e      	beq.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e0c:	2b28      	cmp	r3, #40	; 0x28
 8007e0e:	d867      	bhi.n	8007ee0 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8007e10:	a201      	add	r2, pc, #4	; (adr r2, 8007e18 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8007e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e16:	bf00      	nop
 8007e18:	08007ee7 	.word	0x08007ee7
 8007e1c:	08007ee1 	.word	0x08007ee1
 8007e20:	08007ee1 	.word	0x08007ee1
 8007e24:	08007ee1 	.word	0x08007ee1
 8007e28:	08007ee1 	.word	0x08007ee1
 8007e2c:	08007ee1 	.word	0x08007ee1
 8007e30:	08007ee1 	.word	0x08007ee1
 8007e34:	08007ee1 	.word	0x08007ee1
 8007e38:	08007ebd 	.word	0x08007ebd
 8007e3c:	08007ee1 	.word	0x08007ee1
 8007e40:	08007ee1 	.word	0x08007ee1
 8007e44:	08007ee1 	.word	0x08007ee1
 8007e48:	08007ee1 	.word	0x08007ee1
 8007e4c:	08007ee1 	.word	0x08007ee1
 8007e50:	08007ee1 	.word	0x08007ee1
 8007e54:	08007ee1 	.word	0x08007ee1
 8007e58:	08007ecf 	.word	0x08007ecf
 8007e5c:	08007ee1 	.word	0x08007ee1
 8007e60:	08007ee1 	.word	0x08007ee1
 8007e64:	08007ee1 	.word	0x08007ee1
 8007e68:	08007ee1 	.word	0x08007ee1
 8007e6c:	08007ee1 	.word	0x08007ee1
 8007e70:	08007ee1 	.word	0x08007ee1
 8007e74:	08007ee1 	.word	0x08007ee1
 8007e78:	08007ee7 	.word	0x08007ee7
 8007e7c:	08007ee1 	.word	0x08007ee1
 8007e80:	08007ee1 	.word	0x08007ee1
 8007e84:	08007ee1 	.word	0x08007ee1
 8007e88:	08007ee1 	.word	0x08007ee1
 8007e8c:	08007ee1 	.word	0x08007ee1
 8007e90:	08007ee1 	.word	0x08007ee1
 8007e94:	08007ee1 	.word	0x08007ee1
 8007e98:	08007ee7 	.word	0x08007ee7
 8007e9c:	08007ee1 	.word	0x08007ee1
 8007ea0:	08007ee1 	.word	0x08007ee1
 8007ea4:	08007ee1 	.word	0x08007ee1
 8007ea8:	08007ee1 	.word	0x08007ee1
 8007eac:	08007ee1 	.word	0x08007ee1
 8007eb0:	08007ee1 	.word	0x08007ee1
 8007eb4:	08007ee1 	.word	0x08007ee1
 8007eb8:	08007ee7 	.word	0x08007ee7
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	3304      	adds	r3, #4
 8007ec0:	2101      	movs	r1, #1
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f000 fdf4 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007ecc:	e00c      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	3324      	adds	r3, #36	; 0x24
 8007ed2:	2101      	movs	r1, #1
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f000 fe9d 	bl	8008c14 <RCCEx_PLL3_Config>
 8007eda:	4603      	mov	r3, r0
 8007edc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007ede:	e003      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	75fb      	strb	r3, [r7, #23]
      break;
 8007ee4:	e000      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8007ee6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ee8:	7dfb      	ldrb	r3, [r7, #23]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d109      	bne.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007eee:	4b24      	ldr	r3, [pc, #144]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ef2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007efa:	4921      	ldr	r1, [pc, #132]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007efc:	4313      	orrs	r3, r2
 8007efe:	654b      	str	r3, [r1, #84]	; 0x54
 8007f00:	e001      	b.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f02:	7dfb      	ldrb	r3, [r7, #23]
 8007f04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f003 0302 	and.w	r3, r3, #2
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d03e      	beq.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f16:	2b05      	cmp	r3, #5
 8007f18:	d820      	bhi.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8007f1a:	a201      	add	r2, pc, #4	; (adr r2, 8007f20 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8007f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f20:	08007f63 	.word	0x08007f63
 8007f24:	08007f39 	.word	0x08007f39
 8007f28:	08007f4b 	.word	0x08007f4b
 8007f2c:	08007f63 	.word	0x08007f63
 8007f30:	08007f63 	.word	0x08007f63
 8007f34:	08007f63 	.word	0x08007f63
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	3304      	adds	r3, #4
 8007f3c:	2101      	movs	r1, #1
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f000 fdb6 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007f44:	4603      	mov	r3, r0
 8007f46:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007f48:	e00c      	b.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	3324      	adds	r3, #36	; 0x24
 8007f4e:	2101      	movs	r1, #1
 8007f50:	4618      	mov	r0, r3
 8007f52:	f000 fe5f 	bl	8008c14 <RCCEx_PLL3_Config>
 8007f56:	4603      	mov	r3, r0
 8007f58:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007f5a:	e003      	b.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	75fb      	strb	r3, [r7, #23]
      break;
 8007f60:	e000      	b.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8007f62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f64:	7dfb      	ldrb	r3, [r7, #23]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d110      	bne.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007f6a:	4b05      	ldr	r3, [pc, #20]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f6e:	f023 0207 	bic.w	r2, r3, #7
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f76:	4902      	ldr	r1, [pc, #8]	; (8007f80 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	654b      	str	r3, [r1, #84]	; 0x54
 8007f7c:	e008      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8007f7e:	bf00      	nop
 8007f80:	58024400 	.word	0x58024400
 8007f84:	58024800 	.word	0x58024800
 8007f88:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f8c:	7dfb      	ldrb	r3, [r7, #23]
 8007f8e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f003 0304 	and.w	r3, r3, #4
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d039      	beq.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fa2:	2b05      	cmp	r3, #5
 8007fa4:	d820      	bhi.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8007fa6:	a201      	add	r2, pc, #4	; (adr r2, 8007fac <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8007fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fac:	08007fef 	.word	0x08007fef
 8007fb0:	08007fc5 	.word	0x08007fc5
 8007fb4:	08007fd7 	.word	0x08007fd7
 8007fb8:	08007fef 	.word	0x08007fef
 8007fbc:	08007fef 	.word	0x08007fef
 8007fc0:	08007fef 	.word	0x08007fef
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	3304      	adds	r3, #4
 8007fc8:	2101      	movs	r1, #1
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f000 fd70 	bl	8008ab0 <RCCEx_PLL2_Config>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007fd4:	e00c      	b.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	3324      	adds	r3, #36	; 0x24
 8007fda:	2101      	movs	r1, #1
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f000 fe19 	bl	8008c14 <RCCEx_PLL3_Config>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007fe6:	e003      	b.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	75fb      	strb	r3, [r7, #23]
      break;
 8007fec:	e000      	b.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8007fee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ff0:	7dfb      	ldrb	r3, [r7, #23]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d10a      	bne.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007ff6:	4bb7      	ldr	r3, [pc, #732]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ffa:	f023 0207 	bic.w	r2, r3, #7
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008004:	49b3      	ldr	r1, [pc, #716]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008006:	4313      	orrs	r3, r2
 8008008:	658b      	str	r3, [r1, #88]	; 0x58
 800800a:	e001      	b.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800800c:	7dfb      	ldrb	r3, [r7, #23]
 800800e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f003 0320 	and.w	r3, r3, #32
 8008018:	2b00      	cmp	r3, #0
 800801a:	d04b      	beq.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008022:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008026:	d02e      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8008028:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800802c:	d828      	bhi.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800802e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008032:	d02a      	beq.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8008034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008038:	d822      	bhi.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800803a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800803e:	d026      	beq.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8008040:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008044:	d81c      	bhi.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008046:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800804a:	d010      	beq.n	800806e <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 800804c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008050:	d816      	bhi.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008052:	2b00      	cmp	r3, #0
 8008054:	d01d      	beq.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8008056:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800805a:	d111      	bne.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	3304      	adds	r3, #4
 8008060:	2100      	movs	r1, #0
 8008062:	4618      	mov	r0, r3
 8008064:	f000 fd24 	bl	8008ab0 <RCCEx_PLL2_Config>
 8008068:	4603      	mov	r3, r0
 800806a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800806c:	e012      	b.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	3324      	adds	r3, #36	; 0x24
 8008072:	2102      	movs	r1, #2
 8008074:	4618      	mov	r0, r3
 8008076:	f000 fdcd 	bl	8008c14 <RCCEx_PLL3_Config>
 800807a:	4603      	mov	r3, r0
 800807c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800807e:	e009      	b.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	75fb      	strb	r3, [r7, #23]
      break;
 8008084:	e006      	b.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008086:	bf00      	nop
 8008088:	e004      	b.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800808a:	bf00      	nop
 800808c:	e002      	b.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800808e:	bf00      	nop
 8008090:	e000      	b.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008092:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008094:	7dfb      	ldrb	r3, [r7, #23]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10a      	bne.n	80080b0 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800809a:	4b8e      	ldr	r3, [pc, #568]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800809c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800809e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080a8:	498a      	ldr	r1, [pc, #552]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80080aa:	4313      	orrs	r3, r2
 80080ac:	654b      	str	r3, [r1, #84]	; 0x54
 80080ae:	e001      	b.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080b0:	7dfb      	ldrb	r3, [r7, #23]
 80080b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d04b      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80080c6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80080ca:	d02e      	beq.n	800812a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 80080cc:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80080d0:	d828      	bhi.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80080d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080d6:	d02a      	beq.n	800812e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80080d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080dc:	d822      	bhi.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80080de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80080e2:	d026      	beq.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80080e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80080e8:	d81c      	bhi.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80080ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080ee:	d010      	beq.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 80080f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080f4:	d816      	bhi.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d01d      	beq.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80080fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080fe:	d111      	bne.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	3304      	adds	r3, #4
 8008104:	2100      	movs	r1, #0
 8008106:	4618      	mov	r0, r3
 8008108:	f000 fcd2 	bl	8008ab0 <RCCEx_PLL2_Config>
 800810c:	4603      	mov	r3, r0
 800810e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008110:	e012      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	3324      	adds	r3, #36	; 0x24
 8008116:	2102      	movs	r1, #2
 8008118:	4618      	mov	r0, r3
 800811a:	f000 fd7b 	bl	8008c14 <RCCEx_PLL3_Config>
 800811e:	4603      	mov	r3, r0
 8008120:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008122:	e009      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	75fb      	strb	r3, [r7, #23]
      break;
 8008128:	e006      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800812a:	bf00      	nop
 800812c:	e004      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800812e:	bf00      	nop
 8008130:	e002      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008132:	bf00      	nop
 8008134:	e000      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008136:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008138:	7dfb      	ldrb	r3, [r7, #23]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d10a      	bne.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800813e:	4b65      	ldr	r3, [pc, #404]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008142:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800814c:	4961      	ldr	r1, [pc, #388]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800814e:	4313      	orrs	r3, r2
 8008150:	658b      	str	r3, [r1, #88]	; 0x58
 8008152:	e001      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008154:	7dfb      	ldrb	r3, [r7, #23]
 8008156:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008160:	2b00      	cmp	r3, #0
 8008162:	d04b      	beq.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800816a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800816e:	d02e      	beq.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8008170:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008174:	d828      	bhi.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008176:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800817a:	d02a      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800817c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008180:	d822      	bhi.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008182:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008186:	d026      	beq.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8008188:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800818c:	d81c      	bhi.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800818e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008192:	d010      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8008194:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008198:	d816      	bhi.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800819a:	2b00      	cmp	r3, #0
 800819c:	d01d      	beq.n	80081da <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800819e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081a2:	d111      	bne.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	3304      	adds	r3, #4
 80081a8:	2100      	movs	r1, #0
 80081aa:	4618      	mov	r0, r3
 80081ac:	f000 fc80 	bl	8008ab0 <RCCEx_PLL2_Config>
 80081b0:	4603      	mov	r3, r0
 80081b2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80081b4:	e012      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	3324      	adds	r3, #36	; 0x24
 80081ba:	2102      	movs	r1, #2
 80081bc:	4618      	mov	r0, r3
 80081be:	f000 fd29 	bl	8008c14 <RCCEx_PLL3_Config>
 80081c2:	4603      	mov	r3, r0
 80081c4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80081c6:	e009      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	75fb      	strb	r3, [r7, #23]
      break;
 80081cc:	e006      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80081ce:	bf00      	nop
 80081d0:	e004      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80081d2:	bf00      	nop
 80081d4:	e002      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80081d6:	bf00      	nop
 80081d8:	e000      	b.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80081da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80081dc:	7dfb      	ldrb	r3, [r7, #23]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d10a      	bne.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80081e2:	4b3c      	ldr	r3, [pc, #240]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80081e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80081f0:	4938      	ldr	r1, [pc, #224]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80081f2:	4313      	orrs	r3, r2
 80081f4:	658b      	str	r3, [r1, #88]	; 0x58
 80081f6:	e001      	b.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081f8:	7dfb      	ldrb	r3, [r7, #23]
 80081fa:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 0308 	and.w	r3, r3, #8
 8008204:	2b00      	cmp	r3, #0
 8008206:	d01a      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800820e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008212:	d10a      	bne.n	800822a <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	3324      	adds	r3, #36	; 0x24
 8008218:	2102      	movs	r1, #2
 800821a:	4618      	mov	r0, r3
 800821c:	f000 fcfa 	bl	8008c14 <RCCEx_PLL3_Config>
 8008220:	4603      	mov	r3, r0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d001      	beq.n	800822a <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800822a:	4b2a      	ldr	r3, [pc, #168]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800822c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800822e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008238:	4926      	ldr	r1, [pc, #152]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800823a:	4313      	orrs	r3, r2
 800823c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 0310 	and.w	r3, r3, #16
 8008246:	2b00      	cmp	r3, #0
 8008248:	d01a      	beq.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008250:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008254:	d10a      	bne.n	800826c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	3324      	adds	r3, #36	; 0x24
 800825a:	2102      	movs	r1, #2
 800825c:	4618      	mov	r0, r3
 800825e:	f000 fcd9 	bl	8008c14 <RCCEx_PLL3_Config>
 8008262:	4603      	mov	r3, r0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d001      	beq.n	800826c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800826c:	4b19      	ldr	r3, [pc, #100]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800826e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008270:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800827a:	4916      	ldr	r1, [pc, #88]	; (80082d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800827c:	4313      	orrs	r3, r2
 800827e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008288:	2b00      	cmp	r3, #0
 800828a:	d036      	beq.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008292:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008296:	d01f      	beq.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8008298:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800829c:	d817      	bhi.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d003      	beq.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 80082a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082a6:	d009      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0xc08>
 80082a8:	e011      	b.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	3304      	adds	r3, #4
 80082ae:	2100      	movs	r1, #0
 80082b0:	4618      	mov	r0, r3
 80082b2:	f000 fbfd 	bl	8008ab0 <RCCEx_PLL2_Config>
 80082b6:	4603      	mov	r3, r0
 80082b8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80082ba:	e00e      	b.n	80082da <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	3324      	adds	r3, #36	; 0x24
 80082c0:	2102      	movs	r1, #2
 80082c2:	4618      	mov	r0, r3
 80082c4:	f000 fca6 	bl	8008c14 <RCCEx_PLL3_Config>
 80082c8:	4603      	mov	r3, r0
 80082ca:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80082cc:	e005      	b.n	80082da <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082ce:	2301      	movs	r3, #1
 80082d0:	75fb      	strb	r3, [r7, #23]
      break;
 80082d2:	e002      	b.n	80082da <HAL_RCCEx_PeriphCLKConfig+0xc26>
 80082d4:	58024400 	.word	0x58024400
      break;
 80082d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082da:	7dfb      	ldrb	r3, [r7, #23]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d10a      	bne.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80082e0:	4b93      	ldr	r3, [pc, #588]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80082e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80082ee:	4990      	ldr	r1, [pc, #576]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80082f0:	4313      	orrs	r3, r2
 80082f2:	658b      	str	r3, [r1, #88]	; 0x58
 80082f4:	e001      	b.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082f6:	7dfb      	ldrb	r3, [r7, #23]
 80082f8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008302:	2b00      	cmp	r3, #0
 8008304:	d033      	beq.n	800836e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800830c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008310:	d01c      	beq.n	800834c <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8008312:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008316:	d816      	bhi.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8008318:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800831c:	d003      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800831e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008322:	d007      	beq.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8008324:	e00f      	b.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008326:	4b82      	ldr	r3, [pc, #520]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800832a:	4a81      	ldr	r2, [pc, #516]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800832c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008330:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8008332:	e00c      	b.n	800834e <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	3324      	adds	r3, #36	; 0x24
 8008338:	2101      	movs	r1, #1
 800833a:	4618      	mov	r0, r3
 800833c:	f000 fc6a 	bl	8008c14 <RCCEx_PLL3_Config>
 8008340:	4603      	mov	r3, r0
 8008342:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8008344:	e003      	b.n	800834e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	75fb      	strb	r3, [r7, #23]
      break;
 800834a:	e000      	b.n	800834e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 800834c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800834e:	7dfb      	ldrb	r3, [r7, #23]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10a      	bne.n	800836a <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008354:	4b76      	ldr	r3, [pc, #472]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008356:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008358:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008362:	4973      	ldr	r1, [pc, #460]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008364:	4313      	orrs	r3, r2
 8008366:	654b      	str	r3, [r1, #84]	; 0x54
 8008368:	e001      	b.n	800836e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800836a:	7dfb      	ldrb	r3, [r7, #23]
 800836c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008376:	2b00      	cmp	r3, #0
 8008378:	d029      	beq.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800837e:	2b00      	cmp	r3, #0
 8008380:	d003      	beq.n	800838a <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8008382:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008386:	d007      	beq.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8008388:	e00f      	b.n	80083aa <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800838a:	4b69      	ldr	r3, [pc, #420]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800838c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800838e:	4a68      	ldr	r2, [pc, #416]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008390:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008394:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008396:	e00b      	b.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	3304      	adds	r3, #4
 800839c:	2102      	movs	r1, #2
 800839e:	4618      	mov	r0, r3
 80083a0:	f000 fb86 	bl	8008ab0 <RCCEx_PLL2_Config>
 80083a4:	4603      	mov	r3, r0
 80083a6:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80083a8:	e002      	b.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	75fb      	strb	r3, [r7, #23]
      break;
 80083ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80083b0:	7dfb      	ldrb	r3, [r7, #23]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d109      	bne.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80083b6:	4b5e      	ldr	r3, [pc, #376]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80083b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083ba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083c2:	495b      	ldr	r1, [pc, #364]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80083c4:	4313      	orrs	r3, r2
 80083c6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80083c8:	e001      	b.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083ca:	7dfb      	ldrb	r3, [r7, #23]
 80083cc:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d00a      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	3324      	adds	r3, #36	; 0x24
 80083de:	2102      	movs	r1, #2
 80083e0:	4618      	mov	r0, r3
 80083e2:	f000 fc17 	bl	8008c14 <RCCEx_PLL3_Config>
 80083e6:	4603      	mov	r3, r0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d001      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d030      	beq.n	800845e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008400:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008404:	d017      	beq.n	8008436 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8008406:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800840a:	d811      	bhi.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800840c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008410:	d013      	beq.n	800843a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8008412:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008416:	d80b      	bhi.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8008418:	2b00      	cmp	r3, #0
 800841a:	d010      	beq.n	800843e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800841c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008420:	d106      	bne.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008422:	4b43      	ldr	r3, [pc, #268]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008426:	4a42      	ldr	r2, [pc, #264]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008428:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800842c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800842e:	e007      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	75fb      	strb	r3, [r7, #23]
      break;
 8008434:	e004      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8008436:	bf00      	nop
 8008438:	e002      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800843a:	bf00      	nop
 800843c:	e000      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800843e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008440:	7dfb      	ldrb	r3, [r7, #23]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d109      	bne.n	800845a <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008446:	4b3a      	ldr	r3, [pc, #232]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800844a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008452:	4937      	ldr	r1, [pc, #220]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008454:	4313      	orrs	r3, r2
 8008456:	654b      	str	r3, [r1, #84]	; 0x54
 8008458:	e001      	b.n	800845e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800845a:	7dfb      	ldrb	r3, [r7, #23]
 800845c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008466:	2b00      	cmp	r3, #0
 8008468:	d008      	beq.n	800847c <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800846a:	4b31      	ldr	r3, [pc, #196]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800846c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800846e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008476:	492e      	ldr	r1, [pc, #184]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008478:	4313      	orrs	r3, r2
 800847a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d009      	beq.n	800849c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008488:	4b29      	ldr	r3, [pc, #164]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800848a:	691b      	ldr	r3, [r3, #16]
 800848c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008496:	4926      	ldr	r1, [pc, #152]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008498:	4313      	orrs	r3, r2
 800849a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d008      	beq.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80084a8:	4b21      	ldr	r3, [pc, #132]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80084aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084ac:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80084b4:	491e      	ldr	r1, [pc, #120]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80084b6:	4313      	orrs	r3, r2
 80084b8:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d00d      	beq.n	80084e2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80084c6:	4b1a      	ldr	r3, [pc, #104]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	4a19      	ldr	r2, [pc, #100]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80084cc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80084d0:	6113      	str	r3, [r2, #16]
 80084d2:	4b17      	ldr	r3, [pc, #92]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80084d4:	691a      	ldr	r2, [r3, #16]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80084dc:	4914      	ldr	r1, [pc, #80]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80084de:	4313      	orrs	r3, r2
 80084e0:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	da08      	bge.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80084ea:	4b11      	ldr	r3, [pc, #68]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80084ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084f6:	490e      	ldr	r1, [pc, #56]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80084f8:	4313      	orrs	r3, r2
 80084fa:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d009      	beq.n	800851c <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008508:	4b09      	ldr	r3, [pc, #36]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800850a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800850c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008516:	4906      	ldr	r1, [pc, #24]	; (8008530 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008518:	4313      	orrs	r3, r2
 800851a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800851c:	7dbb      	ldrb	r3, [r7, #22]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d101      	bne.n	8008526 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	e000      	b.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8008526:	2301      	movs	r3, #1
}
 8008528:	4618      	mov	r0, r3
 800852a:	3718      	adds	r7, #24
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}
 8008530:	58024400 	.word	0x58024400

08008534 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008538:	f7ff f860 	bl	80075fc <HAL_RCC_GetHCLKFreq>
 800853c:	4602      	mov	r2, r0
 800853e:	4b06      	ldr	r3, [pc, #24]	; (8008558 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008540:	6a1b      	ldr	r3, [r3, #32]
 8008542:	091b      	lsrs	r3, r3, #4
 8008544:	f003 0307 	and.w	r3, r3, #7
 8008548:	4904      	ldr	r1, [pc, #16]	; (800855c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800854a:	5ccb      	ldrb	r3, [r1, r3]
 800854c:	f003 031f 	and.w	r3, r3, #31
 8008550:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008554:	4618      	mov	r0, r3
 8008556:	bd80      	pop	{r7, pc}
 8008558:	58024400 	.word	0x58024400
 800855c:	0800f250 	.word	0x0800f250

08008560 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008560:	b480      	push	{r7}
 8008562:	b089      	sub	sp, #36	; 0x24
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008568:	4ba1      	ldr	r3, [pc, #644]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800856a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800856c:	f003 0303 	and.w	r3, r3, #3
 8008570:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008572:	4b9f      	ldr	r3, [pc, #636]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008576:	0b1b      	lsrs	r3, r3, #12
 8008578:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800857c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800857e:	4b9c      	ldr	r3, [pc, #624]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008582:	091b      	lsrs	r3, r3, #4
 8008584:	f003 0301 	and.w	r3, r3, #1
 8008588:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800858a:	4b99      	ldr	r3, [pc, #612]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800858c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800858e:	08db      	lsrs	r3, r3, #3
 8008590:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008594:	693a      	ldr	r2, [r7, #16]
 8008596:	fb02 f303 	mul.w	r3, r2, r3
 800859a:	ee07 3a90 	vmov	s15, r3
 800859e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f000 8111 	beq.w	80087d0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	2b02      	cmp	r3, #2
 80085b2:	f000 8083 	beq.w	80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	2b02      	cmp	r3, #2
 80085ba:	f200 80a1 	bhi.w	8008700 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d003      	beq.n	80085cc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80085c4:	69bb      	ldr	r3, [r7, #24]
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d056      	beq.n	8008678 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80085ca:	e099      	b.n	8008700 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80085cc:	4b88      	ldr	r3, [pc, #544]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f003 0320 	and.w	r3, r3, #32
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d02d      	beq.n	8008634 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80085d8:	4b85      	ldr	r3, [pc, #532]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	08db      	lsrs	r3, r3, #3
 80085de:	f003 0303 	and.w	r3, r3, #3
 80085e2:	4a84      	ldr	r2, [pc, #528]	; (80087f4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80085e4:	fa22 f303 	lsr.w	r3, r2, r3
 80085e8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	ee07 3a90 	vmov	s15, r3
 80085f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	ee07 3a90 	vmov	s15, r3
 80085fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008602:	4b7b      	ldr	r3, [pc, #492]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800860a:	ee07 3a90 	vmov	s15, r3
 800860e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008612:	ed97 6a03 	vldr	s12, [r7, #12]
 8008616:	eddf 5a78 	vldr	s11, [pc, #480]	; 80087f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800861a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800861e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008622:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800862a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800862e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008632:	e087      	b.n	8008744 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	ee07 3a90 	vmov	s15, r3
 800863a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800863e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80087fc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008646:	4b6a      	ldr	r3, [pc, #424]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800864e:	ee07 3a90 	vmov	s15, r3
 8008652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008656:	ed97 6a03 	vldr	s12, [r7, #12]
 800865a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80087f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800865e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008666:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800866a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800866e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008672:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008676:	e065      	b.n	8008744 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	ee07 3a90 	vmov	s15, r3
 800867e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008682:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008800 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800868a:	4b59      	ldr	r3, [pc, #356]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800868c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800868e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008692:	ee07 3a90 	vmov	s15, r3
 8008696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800869a:	ed97 6a03 	vldr	s12, [r7, #12]
 800869e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80087f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80086a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80086ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80086ba:	e043      	b.n	8008744 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	ee07 3a90 	vmov	s15, r3
 80086c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086c6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008804 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80086ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086ce:	4b48      	ldr	r3, [pc, #288]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086d6:	ee07 3a90 	vmov	s15, r3
 80086da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086de:	ed97 6a03 	vldr	s12, [r7, #12]
 80086e2:	eddf 5a45 	vldr	s11, [pc, #276]	; 80087f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80086e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80086f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80086fe:	e021      	b.n	8008744 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	ee07 3a90 	vmov	s15, r3
 8008706:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800870a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008800 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800870e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008712:	4b37      	ldr	r3, [pc, #220]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008716:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800871a:	ee07 3a90 	vmov	s15, r3
 800871e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008722:	ed97 6a03 	vldr	s12, [r7, #12]
 8008726:	eddf 5a34 	vldr	s11, [pc, #208]	; 80087f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800872a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800872e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008732:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008736:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800873a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800873e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008742:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008744:	4b2a      	ldr	r3, [pc, #168]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008748:	0a5b      	lsrs	r3, r3, #9
 800874a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800874e:	ee07 3a90 	vmov	s15, r3
 8008752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008756:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800875a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800875e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008762:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008766:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800876a:	ee17 2a90 	vmov	r2, s15
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008772:	4b1f      	ldr	r3, [pc, #124]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008776:	0c1b      	lsrs	r3, r3, #16
 8008778:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800877c:	ee07 3a90 	vmov	s15, r3
 8008780:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008784:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008788:	ee37 7a87 	vadd.f32	s14, s15, s14
 800878c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008790:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008794:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008798:	ee17 2a90 	vmov	r2, s15
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80087a0:	4b13      	ldr	r3, [pc, #76]	; (80087f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087a4:	0e1b      	lsrs	r3, r3, #24
 80087a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087aa:	ee07 3a90 	vmov	s15, r3
 80087ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80087b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80087ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80087be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087c6:	ee17 2a90 	vmov	r2, s15
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80087ce:	e008      	b.n	80087e2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	609a      	str	r2, [r3, #8]
}
 80087e2:	bf00      	nop
 80087e4:	3724      	adds	r7, #36	; 0x24
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop
 80087f0:	58024400 	.word	0x58024400
 80087f4:	03d09000 	.word	0x03d09000
 80087f8:	46000000 	.word	0x46000000
 80087fc:	4c742400 	.word	0x4c742400
 8008800:	4a742400 	.word	0x4a742400
 8008804:	4c371b00 	.word	0x4c371b00

08008808 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8008808:	b480      	push	{r7}
 800880a:	b089      	sub	sp, #36	; 0x24
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008810:	4ba1      	ldr	r3, [pc, #644]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008814:	f003 0303 	and.w	r3, r3, #3
 8008818:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800881a:	4b9f      	ldr	r3, [pc, #636]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800881c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800881e:	0d1b      	lsrs	r3, r3, #20
 8008820:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008824:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008826:	4b9c      	ldr	r3, [pc, #624]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800882a:	0a1b      	lsrs	r3, r3, #8
 800882c:	f003 0301 	and.w	r3, r3, #1
 8008830:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008832:	4b99      	ldr	r3, [pc, #612]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008836:	08db      	lsrs	r3, r3, #3
 8008838:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800883c:	693a      	ldr	r2, [r7, #16]
 800883e:	fb02 f303 	mul.w	r3, r2, r3
 8008842:	ee07 3a90 	vmov	s15, r3
 8008846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800884a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	2b00      	cmp	r3, #0
 8008852:	f000 8111 	beq.w	8008a78 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008856:	69bb      	ldr	r3, [r7, #24]
 8008858:	2b02      	cmp	r3, #2
 800885a:	f000 8083 	beq.w	8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800885e:	69bb      	ldr	r3, [r7, #24]
 8008860:	2b02      	cmp	r3, #2
 8008862:	f200 80a1 	bhi.w	80089a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008866:	69bb      	ldr	r3, [r7, #24]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d003      	beq.n	8008874 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800886c:	69bb      	ldr	r3, [r7, #24]
 800886e:	2b01      	cmp	r3, #1
 8008870:	d056      	beq.n	8008920 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008872:	e099      	b.n	80089a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008874:	4b88      	ldr	r3, [pc, #544]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f003 0320 	and.w	r3, r3, #32
 800887c:	2b00      	cmp	r3, #0
 800887e:	d02d      	beq.n	80088dc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008880:	4b85      	ldr	r3, [pc, #532]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	08db      	lsrs	r3, r3, #3
 8008886:	f003 0303 	and.w	r3, r3, #3
 800888a:	4a84      	ldr	r2, [pc, #528]	; (8008a9c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800888c:	fa22 f303 	lsr.w	r3, r2, r3
 8008890:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	ee07 3a90 	vmov	s15, r3
 8008898:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	ee07 3a90 	vmov	s15, r3
 80088a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088aa:	4b7b      	ldr	r3, [pc, #492]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088b2:	ee07 3a90 	vmov	s15, r3
 80088b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80088be:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80088c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80088ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088d6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80088da:	e087      	b.n	80089ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	ee07 3a90 	vmov	s15, r3
 80088e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088e6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80088ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088ee:	4b6a      	ldr	r3, [pc, #424]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088f6:	ee07 3a90 	vmov	s15, r3
 80088fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008902:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800890a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800890e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800891a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800891e:	e065      	b.n	80089ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	ee07 3a90 	vmov	s15, r3
 8008926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800892a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800892e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008932:	4b59      	ldr	r3, [pc, #356]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800893a:	ee07 3a90 	vmov	s15, r3
 800893e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008942:	ed97 6a03 	vldr	s12, [r7, #12]
 8008946:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800894a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800894e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008952:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008956:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800895a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800895e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008962:	e043      	b.n	80089ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	ee07 3a90 	vmov	s15, r3
 800896a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800896e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008aac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008976:	4b48      	ldr	r3, [pc, #288]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800897a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800897e:	ee07 3a90 	vmov	s15, r3
 8008982:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008986:	ed97 6a03 	vldr	s12, [r7, #12]
 800898a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800898e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008992:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008996:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800899a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800899e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80089a6:	e021      	b.n	80089ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	ee07 3a90 	vmov	s15, r3
 80089ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089b2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80089b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089ba:	4b37      	ldr	r3, [pc, #220]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089c2:	ee07 3a90 	vmov	s15, r3
 80089c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80089ce:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80089de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80089ea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80089ec:	4b2a      	ldr	r3, [pc, #168]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f0:	0a5b      	lsrs	r3, r3, #9
 80089f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089f6:	ee07 3a90 	vmov	s15, r3
 80089fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a06:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a12:	ee17 2a90 	vmov	r2, s15
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008a1a:	4b1f      	ldr	r3, [pc, #124]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a1e:	0c1b      	lsrs	r3, r3, #16
 8008a20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a24:	ee07 3a90 	vmov	s15, r3
 8008a28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a34:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a40:	ee17 2a90 	vmov	r2, s15
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008a48:	4b13      	ldr	r3, [pc, #76]	; (8008a98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a4c:	0e1b      	lsrs	r3, r3, #24
 8008a4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a52:	ee07 3a90 	vmov	s15, r3
 8008a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a5a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a62:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a6e:	ee17 2a90 	vmov	r2, s15
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008a76:	e008      	b.n	8008a8a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	609a      	str	r2, [r3, #8]
}
 8008a8a:	bf00      	nop
 8008a8c:	3724      	adds	r7, #36	; 0x24
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
 8008a96:	bf00      	nop
 8008a98:	58024400 	.word	0x58024400
 8008a9c:	03d09000 	.word	0x03d09000
 8008aa0:	46000000 	.word	0x46000000
 8008aa4:	4c742400 	.word	0x4c742400
 8008aa8:	4a742400 	.word	0x4a742400
 8008aac:	4c371b00 	.word	0x4c371b00

08008ab0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008aba:	2300      	movs	r3, #0
 8008abc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008abe:	4b53      	ldr	r3, [pc, #332]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ac2:	f003 0303 	and.w	r3, r3, #3
 8008ac6:	2b03      	cmp	r3, #3
 8008ac8:	d101      	bne.n	8008ace <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e099      	b.n	8008c02 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008ace:	4b4f      	ldr	r3, [pc, #316]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a4e      	ldr	r2, [pc, #312]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008ad4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008ad8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ada:	f7fa ffd3 	bl	8003a84 <HAL_GetTick>
 8008ade:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ae0:	e008      	b.n	8008af4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008ae2:	f7fa ffcf 	bl	8003a84 <HAL_GetTick>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	1ad3      	subs	r3, r2, r3
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	d901      	bls.n	8008af4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008af0:	2303      	movs	r3, #3
 8008af2:	e086      	b.n	8008c02 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008af4:	4b45      	ldr	r3, [pc, #276]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d1f0      	bne.n	8008ae2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008b00:	4b42      	ldr	r3, [pc, #264]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b04:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	031b      	lsls	r3, r3, #12
 8008b0e:	493f      	ldr	r1, [pc, #252]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b10:	4313      	orrs	r3, r2
 8008b12:	628b      	str	r3, [r1, #40]	; 0x28
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	3b01      	subs	r3, #1
 8008b24:	025b      	lsls	r3, r3, #9
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	431a      	orrs	r2, r3
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	3b01      	subs	r3, #1
 8008b30:	041b      	lsls	r3, r3, #16
 8008b32:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008b36:	431a      	orrs	r2, r3
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	691b      	ldr	r3, [r3, #16]
 8008b3c:	3b01      	subs	r3, #1
 8008b3e:	061b      	lsls	r3, r3, #24
 8008b40:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008b44:	4931      	ldr	r1, [pc, #196]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b46:	4313      	orrs	r3, r2
 8008b48:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008b4a:	4b30      	ldr	r3, [pc, #192]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b4e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	695b      	ldr	r3, [r3, #20]
 8008b56:	492d      	ldr	r1, [pc, #180]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008b5c:	4b2b      	ldr	r3, [pc, #172]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b60:	f023 0220 	bic.w	r2, r3, #32
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	699b      	ldr	r3, [r3, #24]
 8008b68:	4928      	ldr	r1, [pc, #160]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008b6e:	4b27      	ldr	r3, [pc, #156]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b72:	4a26      	ldr	r2, [pc, #152]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b74:	f023 0310 	bic.w	r3, r3, #16
 8008b78:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008b7a:	4b24      	ldr	r3, [pc, #144]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008b7e:	4b24      	ldr	r3, [pc, #144]	; (8008c10 <RCCEx_PLL2_Config+0x160>)
 8008b80:	4013      	ands	r3, r2
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	69d2      	ldr	r2, [r2, #28]
 8008b86:	00d2      	lsls	r2, r2, #3
 8008b88:	4920      	ldr	r1, [pc, #128]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008b8e:	4b1f      	ldr	r3, [pc, #124]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b92:	4a1e      	ldr	r2, [pc, #120]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008b94:	f043 0310 	orr.w	r3, r3, #16
 8008b98:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d106      	bne.n	8008bae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008ba0:	4b1a      	ldr	r3, [pc, #104]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ba4:	4a19      	ldr	r2, [pc, #100]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008ba6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008baa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008bac:	e00f      	b.n	8008bce <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d106      	bne.n	8008bc2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008bb4:	4b15      	ldr	r3, [pc, #84]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bb8:	4a14      	ldr	r2, [pc, #80]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008bba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008bbe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008bc0:	e005      	b.n	8008bce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008bc2:	4b12      	ldr	r3, [pc, #72]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bc6:	4a11      	ldr	r2, [pc, #68]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008bc8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008bcc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008bce:	4b0f      	ldr	r3, [pc, #60]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4a0e      	ldr	r2, [pc, #56]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008bd4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008bd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bda:	f7fa ff53 	bl	8003a84 <HAL_GetTick>
 8008bde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008be0:	e008      	b.n	8008bf4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008be2:	f7fa ff4f 	bl	8003a84 <HAL_GetTick>
 8008be6:	4602      	mov	r2, r0
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	1ad3      	subs	r3, r2, r3
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	d901      	bls.n	8008bf4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008bf0:	2303      	movs	r3, #3
 8008bf2:	e006      	b.n	8008c02 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008bf4:	4b05      	ldr	r3, [pc, #20]	; (8008c0c <RCCEx_PLL2_Config+0x15c>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d0f0      	beq.n	8008be2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	58024400 	.word	0x58024400
 8008c10:	ffff0007 	.word	0xffff0007

08008c14 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b084      	sub	sp, #16
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c22:	4b53      	ldr	r3, [pc, #332]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c26:	f003 0303 	and.w	r3, r3, #3
 8008c2a:	2b03      	cmp	r3, #3
 8008c2c:	d101      	bne.n	8008c32 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e099      	b.n	8008d66 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008c32:	4b4f      	ldr	r3, [pc, #316]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a4e      	ldr	r2, [pc, #312]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008c38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008c3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c3e:	f7fa ff21 	bl	8003a84 <HAL_GetTick>
 8008c42:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c44:	e008      	b.n	8008c58 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008c46:	f7fa ff1d 	bl	8003a84 <HAL_GetTick>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	1ad3      	subs	r3, r2, r3
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d901      	bls.n	8008c58 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008c54:	2303      	movs	r3, #3
 8008c56:	e086      	b.n	8008d66 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c58:	4b45      	ldr	r3, [pc, #276]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1f0      	bne.n	8008c46 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008c64:	4b42      	ldr	r3, [pc, #264]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c68:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	051b      	lsls	r3, r3, #20
 8008c72:	493f      	ldr	r1, [pc, #252]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008c74:	4313      	orrs	r3, r2
 8008c76:	628b      	str	r3, [r1, #40]	; 0x28
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	3b01      	subs	r3, #1
 8008c88:	025b      	lsls	r3, r3, #9
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	431a      	orrs	r2, r3
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	3b01      	subs	r3, #1
 8008c94:	041b      	lsls	r3, r3, #16
 8008c96:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008c9a:	431a      	orrs	r2, r3
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	061b      	lsls	r3, r3, #24
 8008ca4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008ca8:	4931      	ldr	r1, [pc, #196]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008caa:	4313      	orrs	r3, r2
 8008cac:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008cae:	4b30      	ldr	r3, [pc, #192]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cb2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	695b      	ldr	r3, [r3, #20]
 8008cba:	492d      	ldr	r1, [pc, #180]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008cc0:	4b2b      	ldr	r3, [pc, #172]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cc4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	699b      	ldr	r3, [r3, #24]
 8008ccc:	4928      	ldr	r1, [pc, #160]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008cd2:	4b27      	ldr	r3, [pc, #156]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cd6:	4a26      	ldr	r2, [pc, #152]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008cd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cdc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008cde:	4b24      	ldr	r3, [pc, #144]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008ce0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ce2:	4b24      	ldr	r3, [pc, #144]	; (8008d74 <RCCEx_PLL3_Config+0x160>)
 8008ce4:	4013      	ands	r3, r2
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	69d2      	ldr	r2, [r2, #28]
 8008cea:	00d2      	lsls	r2, r2, #3
 8008cec:	4920      	ldr	r1, [pc, #128]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008cf2:	4b1f      	ldr	r3, [pc, #124]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cf6:	4a1e      	ldr	r2, [pc, #120]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008cfc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d106      	bne.n	8008d12 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008d04:	4b1a      	ldr	r3, [pc, #104]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d08:	4a19      	ldr	r2, [pc, #100]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008d0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008d0e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008d10:	e00f      	b.n	8008d32 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d106      	bne.n	8008d26 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008d18:	4b15      	ldr	r3, [pc, #84]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d1c:	4a14      	ldr	r2, [pc, #80]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008d1e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008d22:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008d24:	e005      	b.n	8008d32 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008d26:	4b12      	ldr	r3, [pc, #72]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d2a:	4a11      	ldr	r2, [pc, #68]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008d2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008d30:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008d32:	4b0f      	ldr	r3, [pc, #60]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a0e      	ldr	r2, [pc, #56]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d3e:	f7fa fea1 	bl	8003a84 <HAL_GetTick>
 8008d42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d44:	e008      	b.n	8008d58 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008d46:	f7fa fe9d 	bl	8003a84 <HAL_GetTick>
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	1ad3      	subs	r3, r2, r3
 8008d50:	2b02      	cmp	r3, #2
 8008d52:	d901      	bls.n	8008d58 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008d54:	2303      	movs	r3, #3
 8008d56:	e006      	b.n	8008d66 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d58:	4b05      	ldr	r3, [pc, #20]	; (8008d70 <RCCEx_PLL3_Config+0x15c>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d0f0      	beq.n	8008d46 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3710      	adds	r7, #16
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
 8008d6e:	bf00      	nop
 8008d70:	58024400 	.word	0x58024400
 8008d74:	ffff0007 	.word	0xffff0007

08008d78 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d101      	bne.n	8008d8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008d86:	2301      	movs	r3, #1
 8008d88:	e0f1      	b.n	8008f6e <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a78      	ldr	r2, [pc, #480]	; (8008f78 <HAL_SPI_Init+0x200>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d00f      	beq.n	8008dba <HAL_SPI_Init+0x42>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a77      	ldr	r2, [pc, #476]	; (8008f7c <HAL_SPI_Init+0x204>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d00a      	beq.n	8008dba <HAL_SPI_Init+0x42>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a75      	ldr	r2, [pc, #468]	; (8008f80 <HAL_SPI_Init+0x208>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d005      	beq.n	8008dba <HAL_SPI_Init+0x42>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	2b0f      	cmp	r3, #15
 8008db4:	d901      	bls.n	8008dba <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e0d9      	b.n	8008f6e <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 f8e2 	bl	8008f84 <SPI_GetPacketSize>
 8008dc0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a6c      	ldr	r2, [pc, #432]	; (8008f78 <HAL_SPI_Init+0x200>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d00c      	beq.n	8008de6 <HAL_SPI_Init+0x6e>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a6a      	ldr	r2, [pc, #424]	; (8008f7c <HAL_SPI_Init+0x204>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d007      	beq.n	8008de6 <HAL_SPI_Init+0x6e>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4a69      	ldr	r2, [pc, #420]	; (8008f80 <HAL_SPI_Init+0x208>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d002      	beq.n	8008de6 <HAL_SPI_Init+0x6e>
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2b08      	cmp	r3, #8
 8008de4:	d811      	bhi.n	8008e0a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008dea:	4a63      	ldr	r2, [pc, #396]	; (8008f78 <HAL_SPI_Init+0x200>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d009      	beq.n	8008e04 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4a61      	ldr	r2, [pc, #388]	; (8008f7c <HAL_SPI_Init+0x204>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d004      	beq.n	8008e04 <HAL_SPI_Init+0x8c>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4a60      	ldr	r2, [pc, #384]	; (8008f80 <HAL_SPI_Init+0x208>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d104      	bne.n	8008e0e <HAL_SPI_Init+0x96>
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2b10      	cmp	r3, #16
 8008e08:	d901      	bls.n	8008e0e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e0af      	b.n	8008f6e <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d106      	bne.n	8008e28 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f7f9 fed0 	bl	8002bc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2202      	movs	r2, #2
 8008e2c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f022 0201 	bic.w	r2, r2, #1
 8008e3e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8008e4a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	699b      	ldr	r3, [r3, #24]
 8008e50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008e54:	d119      	bne.n	8008e8a <HAL_SPI_Init+0x112>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e5e:	d103      	bne.n	8008e68 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d008      	beq.n	8008e7a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d10c      	bne.n	8008e8a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008e74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008e78:	d107      	bne.n	8008e8a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	681a      	ldr	r2, [r3, #0]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008e88:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	69da      	ldr	r2, [r3, #28]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e92:	431a      	orrs	r2, r3
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	431a      	orrs	r2, r3
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e9c:	ea42 0103 	orr.w	r1, r2, r3
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	68da      	ldr	r2, [r3, #12]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	430a      	orrs	r2, r1
 8008eaa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb4:	431a      	orrs	r2, r3
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eba:	431a      	orrs	r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	699b      	ldr	r3, [r3, #24]
 8008ec0:	431a      	orrs	r2, r3
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	691b      	ldr	r3, [r3, #16]
 8008ec6:	431a      	orrs	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	695b      	ldr	r3, [r3, #20]
 8008ecc:	431a      	orrs	r2, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a1b      	ldr	r3, [r3, #32]
 8008ed2:	431a      	orrs	r2, r3
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	431a      	orrs	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ede:	431a      	orrs	r2, r3
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	689b      	ldr	r3, [r3, #8]
 8008ee4:	431a      	orrs	r2, r3
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008eea:	ea42 0103 	orr.w	r1, r2, r3
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	430a      	orrs	r2, r1
 8008ef8:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d113      	bne.n	8008f2a <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f14:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008f28:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f022 0201 	bic.w	r2, r2, #1
 8008f38:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00a      	beq.n	8008f5c <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	68db      	ldr	r3, [r3, #12]
 8008f4c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	430a      	orrs	r2, r1
 8008f5a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2201      	movs	r2, #1
 8008f68:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8008f6c:	2300      	movs	r3, #0
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	bf00      	nop
 8008f78:	40013000 	.word	0x40013000
 8008f7c:	40003800 	.word	0x40003800
 8008f80:	40003c00 	.word	0x40003c00

08008f84 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b085      	sub	sp, #20
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f90:	095b      	lsrs	r3, r3, #5
 8008f92:	3301      	adds	r3, #1
 8008f94:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	68db      	ldr	r3, [r3, #12]
 8008f9a:	3301      	adds	r3, #1
 8008f9c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	3307      	adds	r3, #7
 8008fa2:	08db      	lsrs	r3, r3, #3
 8008fa4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	68fa      	ldr	r2, [r7, #12]
 8008faa:	fb02 f303 	mul.w	r3, r2, r3
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3714      	adds	r7, #20
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr

08008fba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	b082      	sub	sp, #8
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d101      	bne.n	8008fcc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008fc8:	2301      	movs	r3, #1
 8008fca:	e049      	b.n	8009060 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fd2:	b2db      	uxtb	r3, r3
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d106      	bne.n	8008fe6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f7f9 fe57 	bl	8002c94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2202      	movs	r2, #2
 8008fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681a      	ldr	r2, [r3, #0]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	3304      	adds	r3, #4
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	4610      	mov	r0, r2
 8008ffa:	f000 fd71 	bl	8009ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2201      	movs	r2, #1
 8009002:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2201      	movs	r2, #1
 800900a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2201      	movs	r2, #1
 8009012:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2201      	movs	r2, #1
 8009022:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2201      	movs	r2, #1
 800902a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2201      	movs	r2, #1
 8009032:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2201      	movs	r2, #1
 800903a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2201      	movs	r2, #1
 8009042:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2201      	movs	r2, #1
 800904a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2201      	movs	r2, #1
 8009052:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2201      	movs	r2, #1
 800905a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800905e:	2300      	movs	r3, #0
}
 8009060:	4618      	mov	r0, r3
 8009062:	3708      	adds	r7, #8
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009076:	b2db      	uxtb	r3, r3
 8009078:	2b01      	cmp	r3, #1
 800907a:	d001      	beq.n	8009080 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800907c:	2301      	movs	r3, #1
 800907e:	e054      	b.n	800912a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2202      	movs	r2, #2
 8009084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	68da      	ldr	r2, [r3, #12]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f042 0201 	orr.w	r2, r2, #1
 8009096:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a26      	ldr	r2, [pc, #152]	; (8009138 <HAL_TIM_Base_Start_IT+0xd0>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d022      	beq.n	80090e8 <HAL_TIM_Base_Start_IT+0x80>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090aa:	d01d      	beq.n	80090e8 <HAL_TIM_Base_Start_IT+0x80>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	4a22      	ldr	r2, [pc, #136]	; (800913c <HAL_TIM_Base_Start_IT+0xd4>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d018      	beq.n	80090e8 <HAL_TIM_Base_Start_IT+0x80>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4a21      	ldr	r2, [pc, #132]	; (8009140 <HAL_TIM_Base_Start_IT+0xd8>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d013      	beq.n	80090e8 <HAL_TIM_Base_Start_IT+0x80>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a1f      	ldr	r2, [pc, #124]	; (8009144 <HAL_TIM_Base_Start_IT+0xdc>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d00e      	beq.n	80090e8 <HAL_TIM_Base_Start_IT+0x80>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a1e      	ldr	r2, [pc, #120]	; (8009148 <HAL_TIM_Base_Start_IT+0xe0>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d009      	beq.n	80090e8 <HAL_TIM_Base_Start_IT+0x80>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a1c      	ldr	r2, [pc, #112]	; (800914c <HAL_TIM_Base_Start_IT+0xe4>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d004      	beq.n	80090e8 <HAL_TIM_Base_Start_IT+0x80>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a1b      	ldr	r2, [pc, #108]	; (8009150 <HAL_TIM_Base_Start_IT+0xe8>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d115      	bne.n	8009114 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	689a      	ldr	r2, [r3, #8]
 80090ee:	4b19      	ldr	r3, [pc, #100]	; (8009154 <HAL_TIM_Base_Start_IT+0xec>)
 80090f0:	4013      	ands	r3, r2
 80090f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2b06      	cmp	r3, #6
 80090f8:	d015      	beq.n	8009126 <HAL_TIM_Base_Start_IT+0xbe>
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009100:	d011      	beq.n	8009126 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f042 0201 	orr.w	r2, r2, #1
 8009110:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009112:	e008      	b.n	8009126 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f042 0201 	orr.w	r2, r2, #1
 8009122:	601a      	str	r2, [r3, #0]
 8009124:	e000      	b.n	8009128 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009126:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009128:	2300      	movs	r3, #0
}
 800912a:	4618      	mov	r0, r3
 800912c:	3714      	adds	r7, #20
 800912e:	46bd      	mov	sp, r7
 8009130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009134:	4770      	bx	lr
 8009136:	bf00      	nop
 8009138:	40010000 	.word	0x40010000
 800913c:	40000400 	.word	0x40000400
 8009140:	40000800 	.word	0x40000800
 8009144:	40000c00 	.word	0x40000c00
 8009148:	40010400 	.word	0x40010400
 800914c:	40001800 	.word	0x40001800
 8009150:	40014000 	.word	0x40014000
 8009154:	00010007 	.word	0x00010007

08009158 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d101      	bne.n	800916a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009166:	2301      	movs	r3, #1
 8009168:	e049      	b.n	80091fe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009170:	b2db      	uxtb	r3, r3
 8009172:	2b00      	cmp	r3, #0
 8009174:	d106      	bne.n	8009184 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 f841 	bl	8009206 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2202      	movs	r2, #2
 8009188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	3304      	adds	r3, #4
 8009194:	4619      	mov	r1, r3
 8009196:	4610      	mov	r0, r2
 8009198:	f000 fca2 	bl	8009ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2201      	movs	r2, #1
 80091b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2201      	movs	r2, #1
 80091e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091fc:	2300      	movs	r3, #0
}
 80091fe:	4618      	mov	r0, r3
 8009200:	3708      	adds	r7, #8
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}

08009206 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009206:	b480      	push	{r7}
 8009208:	b083      	sub	sp, #12
 800920a:	af00      	add	r7, sp, #0
 800920c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800920e:	bf00      	nop
 8009210:	370c      	adds	r7, #12
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr
	...

0800921c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d109      	bne.n	8009240 <HAL_TIM_PWM_Start+0x24>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009232:	b2db      	uxtb	r3, r3
 8009234:	2b01      	cmp	r3, #1
 8009236:	bf14      	ite	ne
 8009238:	2301      	movne	r3, #1
 800923a:	2300      	moveq	r3, #0
 800923c:	b2db      	uxtb	r3, r3
 800923e:	e03c      	b.n	80092ba <HAL_TIM_PWM_Start+0x9e>
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	2b04      	cmp	r3, #4
 8009244:	d109      	bne.n	800925a <HAL_TIM_PWM_Start+0x3e>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800924c:	b2db      	uxtb	r3, r3
 800924e:	2b01      	cmp	r3, #1
 8009250:	bf14      	ite	ne
 8009252:	2301      	movne	r3, #1
 8009254:	2300      	moveq	r3, #0
 8009256:	b2db      	uxtb	r3, r3
 8009258:	e02f      	b.n	80092ba <HAL_TIM_PWM_Start+0x9e>
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	2b08      	cmp	r3, #8
 800925e:	d109      	bne.n	8009274 <HAL_TIM_PWM_Start+0x58>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009266:	b2db      	uxtb	r3, r3
 8009268:	2b01      	cmp	r3, #1
 800926a:	bf14      	ite	ne
 800926c:	2301      	movne	r3, #1
 800926e:	2300      	moveq	r3, #0
 8009270:	b2db      	uxtb	r3, r3
 8009272:	e022      	b.n	80092ba <HAL_TIM_PWM_Start+0x9e>
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	2b0c      	cmp	r3, #12
 8009278:	d109      	bne.n	800928e <HAL_TIM_PWM_Start+0x72>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009280:	b2db      	uxtb	r3, r3
 8009282:	2b01      	cmp	r3, #1
 8009284:	bf14      	ite	ne
 8009286:	2301      	movne	r3, #1
 8009288:	2300      	moveq	r3, #0
 800928a:	b2db      	uxtb	r3, r3
 800928c:	e015      	b.n	80092ba <HAL_TIM_PWM_Start+0x9e>
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	2b10      	cmp	r3, #16
 8009292:	d109      	bne.n	80092a8 <HAL_TIM_PWM_Start+0x8c>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800929a:	b2db      	uxtb	r3, r3
 800929c:	2b01      	cmp	r3, #1
 800929e:	bf14      	ite	ne
 80092a0:	2301      	movne	r3, #1
 80092a2:	2300      	moveq	r3, #0
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	e008      	b.n	80092ba <HAL_TIM_PWM_Start+0x9e>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80092ae:	b2db      	uxtb	r3, r3
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	bf14      	ite	ne
 80092b4:	2301      	movne	r3, #1
 80092b6:	2300      	moveq	r3, #0
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d001      	beq.n	80092c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80092be:	2301      	movs	r3, #1
 80092c0:	e0a1      	b.n	8009406 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d104      	bne.n	80092d2 <HAL_TIM_PWM_Start+0xb6>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2202      	movs	r2, #2
 80092cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80092d0:	e023      	b.n	800931a <HAL_TIM_PWM_Start+0xfe>
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	2b04      	cmp	r3, #4
 80092d6:	d104      	bne.n	80092e2 <HAL_TIM_PWM_Start+0xc6>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2202      	movs	r2, #2
 80092dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80092e0:	e01b      	b.n	800931a <HAL_TIM_PWM_Start+0xfe>
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	2b08      	cmp	r3, #8
 80092e6:	d104      	bne.n	80092f2 <HAL_TIM_PWM_Start+0xd6>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2202      	movs	r2, #2
 80092ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80092f0:	e013      	b.n	800931a <HAL_TIM_PWM_Start+0xfe>
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	2b0c      	cmp	r3, #12
 80092f6:	d104      	bne.n	8009302 <HAL_TIM_PWM_Start+0xe6>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2202      	movs	r2, #2
 80092fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009300:	e00b      	b.n	800931a <HAL_TIM_PWM_Start+0xfe>
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	2b10      	cmp	r3, #16
 8009306:	d104      	bne.n	8009312 <HAL_TIM_PWM_Start+0xf6>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2202      	movs	r2, #2
 800930c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009310:	e003      	b.n	800931a <HAL_TIM_PWM_Start+0xfe>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2202      	movs	r2, #2
 8009316:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	2201      	movs	r2, #1
 8009320:	6839      	ldr	r1, [r7, #0]
 8009322:	4618      	mov	r0, r3
 8009324:	f000 ffea 	bl	800a2fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a38      	ldr	r2, [pc, #224]	; (8009410 <HAL_TIM_PWM_Start+0x1f4>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d013      	beq.n	800935a <HAL_TIM_PWM_Start+0x13e>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4a37      	ldr	r2, [pc, #220]	; (8009414 <HAL_TIM_PWM_Start+0x1f8>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d00e      	beq.n	800935a <HAL_TIM_PWM_Start+0x13e>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a35      	ldr	r2, [pc, #212]	; (8009418 <HAL_TIM_PWM_Start+0x1fc>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d009      	beq.n	800935a <HAL_TIM_PWM_Start+0x13e>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	4a34      	ldr	r2, [pc, #208]	; (800941c <HAL_TIM_PWM_Start+0x200>)
 800934c:	4293      	cmp	r3, r2
 800934e:	d004      	beq.n	800935a <HAL_TIM_PWM_Start+0x13e>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4a32      	ldr	r2, [pc, #200]	; (8009420 <HAL_TIM_PWM_Start+0x204>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d101      	bne.n	800935e <HAL_TIM_PWM_Start+0x142>
 800935a:	2301      	movs	r3, #1
 800935c:	e000      	b.n	8009360 <HAL_TIM_PWM_Start+0x144>
 800935e:	2300      	movs	r3, #0
 8009360:	2b00      	cmp	r3, #0
 8009362:	d007      	beq.n	8009374 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009372:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a25      	ldr	r2, [pc, #148]	; (8009410 <HAL_TIM_PWM_Start+0x1f4>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d022      	beq.n	80093c4 <HAL_TIM_PWM_Start+0x1a8>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009386:	d01d      	beq.n	80093c4 <HAL_TIM_PWM_Start+0x1a8>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a25      	ldr	r2, [pc, #148]	; (8009424 <HAL_TIM_PWM_Start+0x208>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d018      	beq.n	80093c4 <HAL_TIM_PWM_Start+0x1a8>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a24      	ldr	r2, [pc, #144]	; (8009428 <HAL_TIM_PWM_Start+0x20c>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d013      	beq.n	80093c4 <HAL_TIM_PWM_Start+0x1a8>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a22      	ldr	r2, [pc, #136]	; (800942c <HAL_TIM_PWM_Start+0x210>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d00e      	beq.n	80093c4 <HAL_TIM_PWM_Start+0x1a8>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a1a      	ldr	r2, [pc, #104]	; (8009414 <HAL_TIM_PWM_Start+0x1f8>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d009      	beq.n	80093c4 <HAL_TIM_PWM_Start+0x1a8>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a1e      	ldr	r2, [pc, #120]	; (8009430 <HAL_TIM_PWM_Start+0x214>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d004      	beq.n	80093c4 <HAL_TIM_PWM_Start+0x1a8>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a16      	ldr	r2, [pc, #88]	; (8009418 <HAL_TIM_PWM_Start+0x1fc>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d115      	bne.n	80093f0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	689a      	ldr	r2, [r3, #8]
 80093ca:	4b1a      	ldr	r3, [pc, #104]	; (8009434 <HAL_TIM_PWM_Start+0x218>)
 80093cc:	4013      	ands	r3, r2
 80093ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2b06      	cmp	r3, #6
 80093d4:	d015      	beq.n	8009402 <HAL_TIM_PWM_Start+0x1e6>
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80093dc:	d011      	beq.n	8009402 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f042 0201 	orr.w	r2, r2, #1
 80093ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093ee:	e008      	b.n	8009402 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	681a      	ldr	r2, [r3, #0]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f042 0201 	orr.w	r2, r2, #1
 80093fe:	601a      	str	r2, [r3, #0]
 8009400:	e000      	b.n	8009404 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009402:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009404:	2300      	movs	r3, #0
}
 8009406:	4618      	mov	r0, r3
 8009408:	3710      	adds	r7, #16
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop
 8009410:	40010000 	.word	0x40010000
 8009414:	40010400 	.word	0x40010400
 8009418:	40014000 	.word	0x40014000
 800941c:	40014400 	.word	0x40014400
 8009420:	40014800 	.word	0x40014800
 8009424:	40000400 	.word	0x40000400
 8009428:	40000800 	.word	0x40000800
 800942c:	40000c00 	.word	0x40000c00
 8009430:	40001800 	.word	0x40001800
 8009434:	00010007 	.word	0x00010007

08009438 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	691b      	ldr	r3, [r3, #16]
 8009446:	f003 0302 	and.w	r3, r3, #2
 800944a:	2b02      	cmp	r3, #2
 800944c:	d122      	bne.n	8009494 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	68db      	ldr	r3, [r3, #12]
 8009454:	f003 0302 	and.w	r3, r3, #2
 8009458:	2b02      	cmp	r3, #2
 800945a:	d11b      	bne.n	8009494 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f06f 0202 	mvn.w	r2, #2
 8009464:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2201      	movs	r2, #1
 800946a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	699b      	ldr	r3, [r3, #24]
 8009472:	f003 0303 	and.w	r3, r3, #3
 8009476:	2b00      	cmp	r3, #0
 8009478:	d003      	beq.n	8009482 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 fb12 	bl	8009aa4 <HAL_TIM_IC_CaptureCallback>
 8009480:	e005      	b.n	800948e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 fb04 	bl	8009a90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f000 fb15 	bl	8009ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	691b      	ldr	r3, [r3, #16]
 800949a:	f003 0304 	and.w	r3, r3, #4
 800949e:	2b04      	cmp	r3, #4
 80094a0:	d122      	bne.n	80094e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	68db      	ldr	r3, [r3, #12]
 80094a8:	f003 0304 	and.w	r3, r3, #4
 80094ac:	2b04      	cmp	r3, #4
 80094ae:	d11b      	bne.n	80094e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f06f 0204 	mvn.w	r2, #4
 80094b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2202      	movs	r2, #2
 80094be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	699b      	ldr	r3, [r3, #24]
 80094c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d003      	beq.n	80094d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 fae8 	bl	8009aa4 <HAL_TIM_IC_CaptureCallback>
 80094d4:	e005      	b.n	80094e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 fada 	bl	8009a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f000 faeb 	bl	8009ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2200      	movs	r2, #0
 80094e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	691b      	ldr	r3, [r3, #16]
 80094ee:	f003 0308 	and.w	r3, r3, #8
 80094f2:	2b08      	cmp	r3, #8
 80094f4:	d122      	bne.n	800953c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	68db      	ldr	r3, [r3, #12]
 80094fc:	f003 0308 	and.w	r3, r3, #8
 8009500:	2b08      	cmp	r3, #8
 8009502:	d11b      	bne.n	800953c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f06f 0208 	mvn.w	r2, #8
 800950c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2204      	movs	r2, #4
 8009512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	69db      	ldr	r3, [r3, #28]
 800951a:	f003 0303 	and.w	r3, r3, #3
 800951e:	2b00      	cmp	r3, #0
 8009520:	d003      	beq.n	800952a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f000 fabe 	bl	8009aa4 <HAL_TIM_IC_CaptureCallback>
 8009528:	e005      	b.n	8009536 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 fab0 	bl	8009a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f000 fac1 	bl	8009ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2200      	movs	r2, #0
 800953a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	691b      	ldr	r3, [r3, #16]
 8009542:	f003 0310 	and.w	r3, r3, #16
 8009546:	2b10      	cmp	r3, #16
 8009548:	d122      	bne.n	8009590 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	68db      	ldr	r3, [r3, #12]
 8009550:	f003 0310 	and.w	r3, r3, #16
 8009554:	2b10      	cmp	r3, #16
 8009556:	d11b      	bne.n	8009590 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f06f 0210 	mvn.w	r2, #16
 8009560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2208      	movs	r2, #8
 8009566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	69db      	ldr	r3, [r3, #28]
 800956e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009572:	2b00      	cmp	r3, #0
 8009574:	d003      	beq.n	800957e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fa94 	bl	8009aa4 <HAL_TIM_IC_CaptureCallback>
 800957c:	e005      	b.n	800958a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 fa86 	bl	8009a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f000 fa97 	bl	8009ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2200      	movs	r2, #0
 800958e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	691b      	ldr	r3, [r3, #16]
 8009596:	f003 0301 	and.w	r3, r3, #1
 800959a:	2b01      	cmp	r3, #1
 800959c:	d10e      	bne.n	80095bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	f003 0301 	and.w	r3, r3, #1
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	d107      	bne.n	80095bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f06f 0201 	mvn.w	r2, #1
 80095b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f7f7 ffc6 	bl	8001548 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	691b      	ldr	r3, [r3, #16]
 80095c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095c6:	2b80      	cmp	r3, #128	; 0x80
 80095c8:	d10e      	bne.n	80095e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	68db      	ldr	r3, [r3, #12]
 80095d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095d4:	2b80      	cmp	r3, #128	; 0x80
 80095d6:	d107      	bne.n	80095e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80095e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f000 ffc6 	bl	800a574 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	691b      	ldr	r3, [r3, #16]
 80095ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095f6:	d10e      	bne.n	8009616 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009602:	2b80      	cmp	r3, #128	; 0x80
 8009604:	d107      	bne.n	8009616 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800960e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 ffb9 	bl	800a588 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	691b      	ldr	r3, [r3, #16]
 800961c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009620:	2b40      	cmp	r3, #64	; 0x40
 8009622:	d10e      	bne.n	8009642 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	68db      	ldr	r3, [r3, #12]
 800962a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800962e:	2b40      	cmp	r3, #64	; 0x40
 8009630:	d107      	bne.n	8009642 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800963a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 fa45 	bl	8009acc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	691b      	ldr	r3, [r3, #16]
 8009648:	f003 0320 	and.w	r3, r3, #32
 800964c:	2b20      	cmp	r3, #32
 800964e:	d10e      	bne.n	800966e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	f003 0320 	and.w	r3, r3, #32
 800965a:	2b20      	cmp	r3, #32
 800965c:	d107      	bne.n	800966e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f06f 0220 	mvn.w	r2, #32
 8009666:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f000 ff79 	bl	800a560 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800966e:	bf00      	nop
 8009670:	3708      	adds	r7, #8
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
	...

08009678 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b086      	sub	sp, #24
 800967c:	af00      	add	r7, sp, #0
 800967e:	60f8      	str	r0, [r7, #12]
 8009680:	60b9      	str	r1, [r7, #8]
 8009682:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009684:	2300      	movs	r3, #0
 8009686:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800968e:	2b01      	cmp	r3, #1
 8009690:	d101      	bne.n	8009696 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009692:	2302      	movs	r3, #2
 8009694:	e0ff      	b.n	8009896 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2201      	movs	r2, #1
 800969a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2b14      	cmp	r3, #20
 80096a2:	f200 80f0 	bhi.w	8009886 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80096a6:	a201      	add	r2, pc, #4	; (adr r2, 80096ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80096a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ac:	08009701 	.word	0x08009701
 80096b0:	08009887 	.word	0x08009887
 80096b4:	08009887 	.word	0x08009887
 80096b8:	08009887 	.word	0x08009887
 80096bc:	08009741 	.word	0x08009741
 80096c0:	08009887 	.word	0x08009887
 80096c4:	08009887 	.word	0x08009887
 80096c8:	08009887 	.word	0x08009887
 80096cc:	08009783 	.word	0x08009783
 80096d0:	08009887 	.word	0x08009887
 80096d4:	08009887 	.word	0x08009887
 80096d8:	08009887 	.word	0x08009887
 80096dc:	080097c3 	.word	0x080097c3
 80096e0:	08009887 	.word	0x08009887
 80096e4:	08009887 	.word	0x08009887
 80096e8:	08009887 	.word	0x08009887
 80096ec:	08009805 	.word	0x08009805
 80096f0:	08009887 	.word	0x08009887
 80096f4:	08009887 	.word	0x08009887
 80096f8:	08009887 	.word	0x08009887
 80096fc:	08009845 	.word	0x08009845
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	68b9      	ldr	r1, [r7, #8]
 8009706:	4618      	mov	r0, r3
 8009708:	f000 fa84 	bl	8009c14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	699a      	ldr	r2, [r3, #24]
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f042 0208 	orr.w	r2, r2, #8
 800971a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	699a      	ldr	r2, [r3, #24]
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f022 0204 	bic.w	r2, r2, #4
 800972a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	6999      	ldr	r1, [r3, #24]
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	691a      	ldr	r2, [r3, #16]
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	430a      	orrs	r2, r1
 800973c:	619a      	str	r2, [r3, #24]
      break;
 800973e:	e0a5      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	68b9      	ldr	r1, [r7, #8]
 8009746:	4618      	mov	r0, r3
 8009748:	f000 faf4 	bl	8009d34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	699a      	ldr	r2, [r3, #24]
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800975a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	699a      	ldr	r2, [r3, #24]
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800976a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	6999      	ldr	r1, [r3, #24]
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	691b      	ldr	r3, [r3, #16]
 8009776:	021a      	lsls	r2, r3, #8
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	430a      	orrs	r2, r1
 800977e:	619a      	str	r2, [r3, #24]
      break;
 8009780:	e084      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68b9      	ldr	r1, [r7, #8]
 8009788:	4618      	mov	r0, r3
 800978a:	f000 fb5d 	bl	8009e48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	69da      	ldr	r2, [r3, #28]
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f042 0208 	orr.w	r2, r2, #8
 800979c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	69da      	ldr	r2, [r3, #28]
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f022 0204 	bic.w	r2, r2, #4
 80097ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	69d9      	ldr	r1, [r3, #28]
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	691a      	ldr	r2, [r3, #16]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	430a      	orrs	r2, r1
 80097be:	61da      	str	r2, [r3, #28]
      break;
 80097c0:	e064      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68b9      	ldr	r1, [r7, #8]
 80097c8:	4618      	mov	r0, r3
 80097ca:	f000 fbc5 	bl	8009f58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	69da      	ldr	r2, [r3, #28]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80097dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	69da      	ldr	r2, [r3, #28]
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	69d9      	ldr	r1, [r3, #28]
 80097f4:	68bb      	ldr	r3, [r7, #8]
 80097f6:	691b      	ldr	r3, [r3, #16]
 80097f8:	021a      	lsls	r2, r3, #8
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	430a      	orrs	r2, r1
 8009800:	61da      	str	r2, [r3, #28]
      break;
 8009802:	e043      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68b9      	ldr	r1, [r7, #8]
 800980a:	4618      	mov	r0, r3
 800980c:	f000 fc0e 	bl	800a02c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f042 0208 	orr.w	r2, r2, #8
 800981e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f022 0204 	bic.w	r2, r2, #4
 800982e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	691a      	ldr	r2, [r3, #16]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	430a      	orrs	r2, r1
 8009840:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009842:	e023      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	68b9      	ldr	r1, [r7, #8]
 800984a:	4618      	mov	r0, r3
 800984c:	f000 fc52 	bl	800a0f4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800985e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800986e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	691b      	ldr	r3, [r3, #16]
 800987a:	021a      	lsls	r2, r3, #8
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	430a      	orrs	r2, r1
 8009882:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009884:	e002      	b.n	800988c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	75fb      	strb	r3, [r7, #23]
      break;
 800988a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2200      	movs	r2, #0
 8009890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009894:	7dfb      	ldrb	r3, [r7, #23]
}
 8009896:	4618      	mov	r0, r3
 8009898:	3718      	adds	r7, #24
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
 800989e:	bf00      	nop

080098a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098aa:	2300      	movs	r3, #0
 80098ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098b4:	2b01      	cmp	r3, #1
 80098b6:	d101      	bne.n	80098bc <HAL_TIM_ConfigClockSource+0x1c>
 80098b8:	2302      	movs	r3, #2
 80098ba:	e0dc      	b.n	8009a76 <HAL_TIM_ConfigClockSource+0x1d6>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2201      	movs	r2, #1
 80098c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2202      	movs	r2, #2
 80098c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	689b      	ldr	r3, [r3, #8]
 80098d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80098d4:	68ba      	ldr	r2, [r7, #8]
 80098d6:	4b6a      	ldr	r3, [pc, #424]	; (8009a80 <HAL_TIM_ConfigClockSource+0x1e0>)
 80098d8:	4013      	ands	r3, r2
 80098da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80098e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	68ba      	ldr	r2, [r7, #8]
 80098ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a64      	ldr	r2, [pc, #400]	; (8009a84 <HAL_TIM_ConfigClockSource+0x1e4>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	f000 80a9 	beq.w	8009a4a <HAL_TIM_ConfigClockSource+0x1aa>
 80098f8:	4a62      	ldr	r2, [pc, #392]	; (8009a84 <HAL_TIM_ConfigClockSource+0x1e4>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	f200 80ae 	bhi.w	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 8009900:	4a61      	ldr	r2, [pc, #388]	; (8009a88 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009902:	4293      	cmp	r3, r2
 8009904:	f000 80a1 	beq.w	8009a4a <HAL_TIM_ConfigClockSource+0x1aa>
 8009908:	4a5f      	ldr	r2, [pc, #380]	; (8009a88 <HAL_TIM_ConfigClockSource+0x1e8>)
 800990a:	4293      	cmp	r3, r2
 800990c:	f200 80a6 	bhi.w	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 8009910:	4a5e      	ldr	r2, [pc, #376]	; (8009a8c <HAL_TIM_ConfigClockSource+0x1ec>)
 8009912:	4293      	cmp	r3, r2
 8009914:	f000 8099 	beq.w	8009a4a <HAL_TIM_ConfigClockSource+0x1aa>
 8009918:	4a5c      	ldr	r2, [pc, #368]	; (8009a8c <HAL_TIM_ConfigClockSource+0x1ec>)
 800991a:	4293      	cmp	r3, r2
 800991c:	f200 809e 	bhi.w	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 8009920:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009924:	f000 8091 	beq.w	8009a4a <HAL_TIM_ConfigClockSource+0x1aa>
 8009928:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800992c:	f200 8096 	bhi.w	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 8009930:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009934:	f000 8089 	beq.w	8009a4a <HAL_TIM_ConfigClockSource+0x1aa>
 8009938:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800993c:	f200 808e 	bhi.w	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 8009940:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009944:	d03e      	beq.n	80099c4 <HAL_TIM_ConfigClockSource+0x124>
 8009946:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800994a:	f200 8087 	bhi.w	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 800994e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009952:	f000 8086 	beq.w	8009a62 <HAL_TIM_ConfigClockSource+0x1c2>
 8009956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800995a:	d87f      	bhi.n	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 800995c:	2b70      	cmp	r3, #112	; 0x70
 800995e:	d01a      	beq.n	8009996 <HAL_TIM_ConfigClockSource+0xf6>
 8009960:	2b70      	cmp	r3, #112	; 0x70
 8009962:	d87b      	bhi.n	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 8009964:	2b60      	cmp	r3, #96	; 0x60
 8009966:	d050      	beq.n	8009a0a <HAL_TIM_ConfigClockSource+0x16a>
 8009968:	2b60      	cmp	r3, #96	; 0x60
 800996a:	d877      	bhi.n	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 800996c:	2b50      	cmp	r3, #80	; 0x50
 800996e:	d03c      	beq.n	80099ea <HAL_TIM_ConfigClockSource+0x14a>
 8009970:	2b50      	cmp	r3, #80	; 0x50
 8009972:	d873      	bhi.n	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 8009974:	2b40      	cmp	r3, #64	; 0x40
 8009976:	d058      	beq.n	8009a2a <HAL_TIM_ConfigClockSource+0x18a>
 8009978:	2b40      	cmp	r3, #64	; 0x40
 800997a:	d86f      	bhi.n	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 800997c:	2b30      	cmp	r3, #48	; 0x30
 800997e:	d064      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0x1aa>
 8009980:	2b30      	cmp	r3, #48	; 0x30
 8009982:	d86b      	bhi.n	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 8009984:	2b20      	cmp	r3, #32
 8009986:	d060      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0x1aa>
 8009988:	2b20      	cmp	r3, #32
 800998a:	d867      	bhi.n	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
 800998c:	2b00      	cmp	r3, #0
 800998e:	d05c      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0x1aa>
 8009990:	2b10      	cmp	r3, #16
 8009992:	d05a      	beq.n	8009a4a <HAL_TIM_ConfigClockSource+0x1aa>
 8009994:	e062      	b.n	8009a5c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6818      	ldr	r0, [r3, #0]
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	6899      	ldr	r1, [r3, #8]
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	685a      	ldr	r2, [r3, #4]
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	f000 fc89 	bl	800a2bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	689b      	ldr	r3, [r3, #8]
 80099b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80099b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	68ba      	ldr	r2, [r7, #8]
 80099c0:	609a      	str	r2, [r3, #8]
      break;
 80099c2:	e04f      	b.n	8009a64 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6818      	ldr	r0, [r3, #0]
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	6899      	ldr	r1, [r3, #8]
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	685a      	ldr	r2, [r3, #4]
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	f000 fc72 	bl	800a2bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	689a      	ldr	r2, [r3, #8]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80099e6:	609a      	str	r2, [r3, #8]
      break;
 80099e8:	e03c      	b.n	8009a64 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6818      	ldr	r0, [r3, #0]
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	6859      	ldr	r1, [r3, #4]
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	68db      	ldr	r3, [r3, #12]
 80099f6:	461a      	mov	r2, r3
 80099f8:	f000 fbe2 	bl	800a1c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	2150      	movs	r1, #80	; 0x50
 8009a02:	4618      	mov	r0, r3
 8009a04:	f000 fc3c 	bl	800a280 <TIM_ITRx_SetConfig>
      break;
 8009a08:	e02c      	b.n	8009a64 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6818      	ldr	r0, [r3, #0]
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	6859      	ldr	r1, [r3, #4]
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	68db      	ldr	r3, [r3, #12]
 8009a16:	461a      	mov	r2, r3
 8009a18:	f000 fc01 	bl	800a21e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	2160      	movs	r1, #96	; 0x60
 8009a22:	4618      	mov	r0, r3
 8009a24:	f000 fc2c 	bl	800a280 <TIM_ITRx_SetConfig>
      break;
 8009a28:	e01c      	b.n	8009a64 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6818      	ldr	r0, [r3, #0]
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	6859      	ldr	r1, [r3, #4]
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	68db      	ldr	r3, [r3, #12]
 8009a36:	461a      	mov	r2, r3
 8009a38:	f000 fbc2 	bl	800a1c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	2140      	movs	r1, #64	; 0x40
 8009a42:	4618      	mov	r0, r3
 8009a44:	f000 fc1c 	bl	800a280 <TIM_ITRx_SetConfig>
      break;
 8009a48:	e00c      	b.n	8009a64 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681a      	ldr	r2, [r3, #0]
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4619      	mov	r1, r3
 8009a54:	4610      	mov	r0, r2
 8009a56:	f000 fc13 	bl	800a280 <TIM_ITRx_SetConfig>
      break;
 8009a5a:	e003      	b.n	8009a64 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	73fb      	strb	r3, [r7, #15]
      break;
 8009a60:	e000      	b.n	8009a64 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009a62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2201      	movs	r2, #1
 8009a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	3710      	adds	r7, #16
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}
 8009a7e:	bf00      	nop
 8009a80:	ffceff88 	.word	0xffceff88
 8009a84:	00100040 	.word	0x00100040
 8009a88:	00100030 	.word	0x00100030
 8009a8c:	00100020 	.word	0x00100020

08009a90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b083      	sub	sp, #12
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009a98:	bf00      	nop
 8009a9a:	370c      	adds	r7, #12
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b083      	sub	sp, #12
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009aac:	bf00      	nop
 8009aae:	370c      	adds	r7, #12
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009ac0:	bf00      	nop
 8009ac2:	370c      	adds	r7, #12
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aca:	4770      	bx	lr

08009acc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b083      	sub	sp, #12
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009ad4:	bf00      	nop
 8009ad6:	370c      	adds	r7, #12
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b085      	sub	sp, #20
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	4a40      	ldr	r2, [pc, #256]	; (8009bf4 <TIM_Base_SetConfig+0x114>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d013      	beq.n	8009b20 <TIM_Base_SetConfig+0x40>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009afe:	d00f      	beq.n	8009b20 <TIM_Base_SetConfig+0x40>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	4a3d      	ldr	r2, [pc, #244]	; (8009bf8 <TIM_Base_SetConfig+0x118>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d00b      	beq.n	8009b20 <TIM_Base_SetConfig+0x40>
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	4a3c      	ldr	r2, [pc, #240]	; (8009bfc <TIM_Base_SetConfig+0x11c>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d007      	beq.n	8009b20 <TIM_Base_SetConfig+0x40>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	4a3b      	ldr	r2, [pc, #236]	; (8009c00 <TIM_Base_SetConfig+0x120>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d003      	beq.n	8009b20 <TIM_Base_SetConfig+0x40>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	4a3a      	ldr	r2, [pc, #232]	; (8009c04 <TIM_Base_SetConfig+0x124>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d108      	bne.n	8009b32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	685b      	ldr	r3, [r3, #4]
 8009b2c:	68fa      	ldr	r2, [r7, #12]
 8009b2e:	4313      	orrs	r3, r2
 8009b30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	4a2f      	ldr	r2, [pc, #188]	; (8009bf4 <TIM_Base_SetConfig+0x114>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d01f      	beq.n	8009b7a <TIM_Base_SetConfig+0x9a>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b40:	d01b      	beq.n	8009b7a <TIM_Base_SetConfig+0x9a>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	4a2c      	ldr	r2, [pc, #176]	; (8009bf8 <TIM_Base_SetConfig+0x118>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d017      	beq.n	8009b7a <TIM_Base_SetConfig+0x9a>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	4a2b      	ldr	r2, [pc, #172]	; (8009bfc <TIM_Base_SetConfig+0x11c>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d013      	beq.n	8009b7a <TIM_Base_SetConfig+0x9a>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	4a2a      	ldr	r2, [pc, #168]	; (8009c00 <TIM_Base_SetConfig+0x120>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d00f      	beq.n	8009b7a <TIM_Base_SetConfig+0x9a>
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	4a29      	ldr	r2, [pc, #164]	; (8009c04 <TIM_Base_SetConfig+0x124>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d00b      	beq.n	8009b7a <TIM_Base_SetConfig+0x9a>
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	4a28      	ldr	r2, [pc, #160]	; (8009c08 <TIM_Base_SetConfig+0x128>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d007      	beq.n	8009b7a <TIM_Base_SetConfig+0x9a>
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	4a27      	ldr	r2, [pc, #156]	; (8009c0c <TIM_Base_SetConfig+0x12c>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d003      	beq.n	8009b7a <TIM_Base_SetConfig+0x9a>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	4a26      	ldr	r2, [pc, #152]	; (8009c10 <TIM_Base_SetConfig+0x130>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d108      	bne.n	8009b8c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	68db      	ldr	r3, [r3, #12]
 8009b86:	68fa      	ldr	r2, [r7, #12]
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	695b      	ldr	r3, [r3, #20]
 8009b96:	4313      	orrs	r3, r2
 8009b98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	68fa      	ldr	r2, [r7, #12]
 8009b9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	689a      	ldr	r2, [r3, #8]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	681a      	ldr	r2, [r3, #0]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4a10      	ldr	r2, [pc, #64]	; (8009bf4 <TIM_Base_SetConfig+0x114>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d00f      	beq.n	8009bd8 <TIM_Base_SetConfig+0xf8>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a12      	ldr	r2, [pc, #72]	; (8009c04 <TIM_Base_SetConfig+0x124>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d00b      	beq.n	8009bd8 <TIM_Base_SetConfig+0xf8>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	4a11      	ldr	r2, [pc, #68]	; (8009c08 <TIM_Base_SetConfig+0x128>)
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d007      	beq.n	8009bd8 <TIM_Base_SetConfig+0xf8>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	4a10      	ldr	r2, [pc, #64]	; (8009c0c <TIM_Base_SetConfig+0x12c>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d003      	beq.n	8009bd8 <TIM_Base_SetConfig+0xf8>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	4a0f      	ldr	r2, [pc, #60]	; (8009c10 <TIM_Base_SetConfig+0x130>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d103      	bne.n	8009be0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	691a      	ldr	r2, [r3, #16]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2201      	movs	r2, #1
 8009be4:	615a      	str	r2, [r3, #20]
}
 8009be6:	bf00      	nop
 8009be8:	3714      	adds	r7, #20
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop
 8009bf4:	40010000 	.word	0x40010000
 8009bf8:	40000400 	.word	0x40000400
 8009bfc:	40000800 	.word	0x40000800
 8009c00:	40000c00 	.word	0x40000c00
 8009c04:	40010400 	.word	0x40010400
 8009c08:	40014000 	.word	0x40014000
 8009c0c:	40014400 	.word	0x40014400
 8009c10:	40014800 	.word	0x40014800

08009c14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b087      	sub	sp, #28
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6a1b      	ldr	r3, [r3, #32]
 8009c22:	f023 0201 	bic.w	r2, r3, #1
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6a1b      	ldr	r3, [r3, #32]
 8009c2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	699b      	ldr	r3, [r3, #24]
 8009c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009c3c:	68fa      	ldr	r2, [r7, #12]
 8009c3e:	4b37      	ldr	r3, [pc, #220]	; (8009d1c <TIM_OC1_SetConfig+0x108>)
 8009c40:	4013      	ands	r3, r2
 8009c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f023 0303 	bic.w	r3, r3, #3
 8009c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	4313      	orrs	r3, r2
 8009c54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	f023 0302 	bic.w	r3, r3, #2
 8009c5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	689b      	ldr	r3, [r3, #8]
 8009c62:	697a      	ldr	r2, [r7, #20]
 8009c64:	4313      	orrs	r3, r2
 8009c66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	4a2d      	ldr	r2, [pc, #180]	; (8009d20 <TIM_OC1_SetConfig+0x10c>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d00f      	beq.n	8009c90 <TIM_OC1_SetConfig+0x7c>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	4a2c      	ldr	r2, [pc, #176]	; (8009d24 <TIM_OC1_SetConfig+0x110>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d00b      	beq.n	8009c90 <TIM_OC1_SetConfig+0x7c>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	4a2b      	ldr	r2, [pc, #172]	; (8009d28 <TIM_OC1_SetConfig+0x114>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d007      	beq.n	8009c90 <TIM_OC1_SetConfig+0x7c>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	4a2a      	ldr	r2, [pc, #168]	; (8009d2c <TIM_OC1_SetConfig+0x118>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d003      	beq.n	8009c90 <TIM_OC1_SetConfig+0x7c>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4a29      	ldr	r2, [pc, #164]	; (8009d30 <TIM_OC1_SetConfig+0x11c>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d10c      	bne.n	8009caa <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009c90:	697b      	ldr	r3, [r7, #20]
 8009c92:	f023 0308 	bic.w	r3, r3, #8
 8009c96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	68db      	ldr	r3, [r3, #12]
 8009c9c:	697a      	ldr	r2, [r7, #20]
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	f023 0304 	bic.w	r3, r3, #4
 8009ca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4a1c      	ldr	r2, [pc, #112]	; (8009d20 <TIM_OC1_SetConfig+0x10c>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d00f      	beq.n	8009cd2 <TIM_OC1_SetConfig+0xbe>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	4a1b      	ldr	r2, [pc, #108]	; (8009d24 <TIM_OC1_SetConfig+0x110>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d00b      	beq.n	8009cd2 <TIM_OC1_SetConfig+0xbe>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	4a1a      	ldr	r2, [pc, #104]	; (8009d28 <TIM_OC1_SetConfig+0x114>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d007      	beq.n	8009cd2 <TIM_OC1_SetConfig+0xbe>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	4a19      	ldr	r2, [pc, #100]	; (8009d2c <TIM_OC1_SetConfig+0x118>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d003      	beq.n	8009cd2 <TIM_OC1_SetConfig+0xbe>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	4a18      	ldr	r2, [pc, #96]	; (8009d30 <TIM_OC1_SetConfig+0x11c>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d111      	bne.n	8009cf6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009cd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	695b      	ldr	r3, [r3, #20]
 8009ce6:	693a      	ldr	r2, [r7, #16]
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	699b      	ldr	r3, [r3, #24]
 8009cf0:	693a      	ldr	r2, [r7, #16]
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	693a      	ldr	r2, [r7, #16]
 8009cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	68fa      	ldr	r2, [r7, #12]
 8009d00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	685a      	ldr	r2, [r3, #4]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	697a      	ldr	r2, [r7, #20]
 8009d0e:	621a      	str	r2, [r3, #32]
}
 8009d10:	bf00      	nop
 8009d12:	371c      	adds	r7, #28
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr
 8009d1c:	fffeff8f 	.word	0xfffeff8f
 8009d20:	40010000 	.word	0x40010000
 8009d24:	40010400 	.word	0x40010400
 8009d28:	40014000 	.word	0x40014000
 8009d2c:	40014400 	.word	0x40014400
 8009d30:	40014800 	.word	0x40014800

08009d34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b087      	sub	sp, #28
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6a1b      	ldr	r3, [r3, #32]
 8009d42:	f023 0210 	bic.w	r2, r3, #16
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6a1b      	ldr	r3, [r3, #32]
 8009d4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	699b      	ldr	r3, [r3, #24]
 8009d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009d5c:	68fa      	ldr	r2, [r7, #12]
 8009d5e:	4b34      	ldr	r3, [pc, #208]	; (8009e30 <TIM_OC2_SetConfig+0xfc>)
 8009d60:	4013      	ands	r3, r2
 8009d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	021b      	lsls	r3, r3, #8
 8009d72:	68fa      	ldr	r2, [r7, #12]
 8009d74:	4313      	orrs	r3, r2
 8009d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	f023 0320 	bic.w	r3, r3, #32
 8009d7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	011b      	lsls	r3, r3, #4
 8009d86:	697a      	ldr	r2, [r7, #20]
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	4a29      	ldr	r2, [pc, #164]	; (8009e34 <TIM_OC2_SetConfig+0x100>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d003      	beq.n	8009d9c <TIM_OC2_SetConfig+0x68>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	4a28      	ldr	r2, [pc, #160]	; (8009e38 <TIM_OC2_SetConfig+0x104>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d10d      	bne.n	8009db8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009da2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	011b      	lsls	r3, r3, #4
 8009daa:	697a      	ldr	r2, [r7, #20]
 8009dac:	4313      	orrs	r3, r2
 8009dae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009db6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	4a1e      	ldr	r2, [pc, #120]	; (8009e34 <TIM_OC2_SetConfig+0x100>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d00f      	beq.n	8009de0 <TIM_OC2_SetConfig+0xac>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	4a1d      	ldr	r2, [pc, #116]	; (8009e38 <TIM_OC2_SetConfig+0x104>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d00b      	beq.n	8009de0 <TIM_OC2_SetConfig+0xac>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a1c      	ldr	r2, [pc, #112]	; (8009e3c <TIM_OC2_SetConfig+0x108>)
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d007      	beq.n	8009de0 <TIM_OC2_SetConfig+0xac>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a1b      	ldr	r2, [pc, #108]	; (8009e40 <TIM_OC2_SetConfig+0x10c>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d003      	beq.n	8009de0 <TIM_OC2_SetConfig+0xac>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a1a      	ldr	r2, [pc, #104]	; (8009e44 <TIM_OC2_SetConfig+0x110>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d113      	bne.n	8009e08 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009de6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009dee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	695b      	ldr	r3, [r3, #20]
 8009df4:	009b      	lsls	r3, r3, #2
 8009df6:	693a      	ldr	r2, [r7, #16]
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	699b      	ldr	r3, [r3, #24]
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	693a      	ldr	r2, [r7, #16]
 8009e04:	4313      	orrs	r3, r2
 8009e06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	693a      	ldr	r2, [r7, #16]
 8009e0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	68fa      	ldr	r2, [r7, #12]
 8009e12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	685a      	ldr	r2, [r3, #4]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	697a      	ldr	r2, [r7, #20]
 8009e20:	621a      	str	r2, [r3, #32]
}
 8009e22:	bf00      	nop
 8009e24:	371c      	adds	r7, #28
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr
 8009e2e:	bf00      	nop
 8009e30:	feff8fff 	.word	0xfeff8fff
 8009e34:	40010000 	.word	0x40010000
 8009e38:	40010400 	.word	0x40010400
 8009e3c:	40014000 	.word	0x40014000
 8009e40:	40014400 	.word	0x40014400
 8009e44:	40014800 	.word	0x40014800

08009e48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b087      	sub	sp, #28
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6a1b      	ldr	r3, [r3, #32]
 8009e56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6a1b      	ldr	r3, [r3, #32]
 8009e62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	685b      	ldr	r3, [r3, #4]
 8009e68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	69db      	ldr	r3, [r3, #28]
 8009e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	4b33      	ldr	r3, [pc, #204]	; (8009f40 <TIM_OC3_SetConfig+0xf8>)
 8009e74:	4013      	ands	r3, r2
 8009e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f023 0303 	bic.w	r3, r3, #3
 8009e7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	68fa      	ldr	r2, [r7, #12]
 8009e86:	4313      	orrs	r3, r2
 8009e88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009e90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	689b      	ldr	r3, [r3, #8]
 8009e96:	021b      	lsls	r3, r3, #8
 8009e98:	697a      	ldr	r2, [r7, #20]
 8009e9a:	4313      	orrs	r3, r2
 8009e9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4a28      	ldr	r2, [pc, #160]	; (8009f44 <TIM_OC3_SetConfig+0xfc>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d003      	beq.n	8009eae <TIM_OC3_SetConfig+0x66>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	4a27      	ldr	r2, [pc, #156]	; (8009f48 <TIM_OC3_SetConfig+0x100>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d10d      	bne.n	8009eca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009eb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	68db      	ldr	r3, [r3, #12]
 8009eba:	021b      	lsls	r3, r3, #8
 8009ebc:	697a      	ldr	r2, [r7, #20]
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ec8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	4a1d      	ldr	r2, [pc, #116]	; (8009f44 <TIM_OC3_SetConfig+0xfc>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d00f      	beq.n	8009ef2 <TIM_OC3_SetConfig+0xaa>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a1c      	ldr	r2, [pc, #112]	; (8009f48 <TIM_OC3_SetConfig+0x100>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d00b      	beq.n	8009ef2 <TIM_OC3_SetConfig+0xaa>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	4a1b      	ldr	r2, [pc, #108]	; (8009f4c <TIM_OC3_SetConfig+0x104>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d007      	beq.n	8009ef2 <TIM_OC3_SetConfig+0xaa>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	4a1a      	ldr	r2, [pc, #104]	; (8009f50 <TIM_OC3_SetConfig+0x108>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d003      	beq.n	8009ef2 <TIM_OC3_SetConfig+0xaa>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	4a19      	ldr	r2, [pc, #100]	; (8009f54 <TIM_OC3_SetConfig+0x10c>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d113      	bne.n	8009f1a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	695b      	ldr	r3, [r3, #20]
 8009f06:	011b      	lsls	r3, r3, #4
 8009f08:	693a      	ldr	r2, [r7, #16]
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	699b      	ldr	r3, [r3, #24]
 8009f12:	011b      	lsls	r3, r3, #4
 8009f14:	693a      	ldr	r2, [r7, #16]
 8009f16:	4313      	orrs	r3, r2
 8009f18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	693a      	ldr	r2, [r7, #16]
 8009f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	68fa      	ldr	r2, [r7, #12]
 8009f24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	685a      	ldr	r2, [r3, #4]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	697a      	ldr	r2, [r7, #20]
 8009f32:	621a      	str	r2, [r3, #32]
}
 8009f34:	bf00      	nop
 8009f36:	371c      	adds	r7, #28
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr
 8009f40:	fffeff8f 	.word	0xfffeff8f
 8009f44:	40010000 	.word	0x40010000
 8009f48:	40010400 	.word	0x40010400
 8009f4c:	40014000 	.word	0x40014000
 8009f50:	40014400 	.word	0x40014400
 8009f54:	40014800 	.word	0x40014800

08009f58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b087      	sub	sp, #28
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6a1b      	ldr	r3, [r3, #32]
 8009f66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6a1b      	ldr	r3, [r3, #32]
 8009f72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	69db      	ldr	r3, [r3, #28]
 8009f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009f80:	68fa      	ldr	r2, [r7, #12]
 8009f82:	4b24      	ldr	r3, [pc, #144]	; (800a014 <TIM_OC4_SetConfig+0xbc>)
 8009f84:	4013      	ands	r3, r2
 8009f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	021b      	lsls	r3, r3, #8
 8009f96:	68fa      	ldr	r2, [r7, #12]
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009fa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	689b      	ldr	r3, [r3, #8]
 8009fa8:	031b      	lsls	r3, r3, #12
 8009faa:	693a      	ldr	r2, [r7, #16]
 8009fac:	4313      	orrs	r3, r2
 8009fae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	4a19      	ldr	r2, [pc, #100]	; (800a018 <TIM_OC4_SetConfig+0xc0>)
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	d00f      	beq.n	8009fd8 <TIM_OC4_SetConfig+0x80>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	4a18      	ldr	r2, [pc, #96]	; (800a01c <TIM_OC4_SetConfig+0xc4>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d00b      	beq.n	8009fd8 <TIM_OC4_SetConfig+0x80>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	4a17      	ldr	r2, [pc, #92]	; (800a020 <TIM_OC4_SetConfig+0xc8>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d007      	beq.n	8009fd8 <TIM_OC4_SetConfig+0x80>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	4a16      	ldr	r2, [pc, #88]	; (800a024 <TIM_OC4_SetConfig+0xcc>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d003      	beq.n	8009fd8 <TIM_OC4_SetConfig+0x80>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	4a15      	ldr	r2, [pc, #84]	; (800a028 <TIM_OC4_SetConfig+0xd0>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d109      	bne.n	8009fec <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009fde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	695b      	ldr	r3, [r3, #20]
 8009fe4:	019b      	lsls	r3, r3, #6
 8009fe6:	697a      	ldr	r2, [r7, #20]
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	697a      	ldr	r2, [r7, #20]
 8009ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	68fa      	ldr	r2, [r7, #12]
 8009ff6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	685a      	ldr	r2, [r3, #4]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	693a      	ldr	r2, [r7, #16]
 800a004:	621a      	str	r2, [r3, #32]
}
 800a006:	bf00      	nop
 800a008:	371c      	adds	r7, #28
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr
 800a012:	bf00      	nop
 800a014:	feff8fff 	.word	0xfeff8fff
 800a018:	40010000 	.word	0x40010000
 800a01c:	40010400 	.word	0x40010400
 800a020:	40014000 	.word	0x40014000
 800a024:	40014400 	.word	0x40014400
 800a028:	40014800 	.word	0x40014800

0800a02c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a02c:	b480      	push	{r7}
 800a02e:	b087      	sub	sp, #28
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
 800a034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6a1b      	ldr	r3, [r3, #32]
 800a03a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a1b      	ldr	r3, [r3, #32]
 800a046:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a054:	68fa      	ldr	r2, [r7, #12]
 800a056:	4b21      	ldr	r3, [pc, #132]	; (800a0dc <TIM_OC5_SetConfig+0xb0>)
 800a058:	4013      	ands	r3, r2
 800a05a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	68fa      	ldr	r2, [r7, #12]
 800a062:	4313      	orrs	r3, r2
 800a064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a06c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	041b      	lsls	r3, r3, #16
 800a074:	693a      	ldr	r2, [r7, #16]
 800a076:	4313      	orrs	r3, r2
 800a078:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	4a18      	ldr	r2, [pc, #96]	; (800a0e0 <TIM_OC5_SetConfig+0xb4>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d00f      	beq.n	800a0a2 <TIM_OC5_SetConfig+0x76>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	4a17      	ldr	r2, [pc, #92]	; (800a0e4 <TIM_OC5_SetConfig+0xb8>)
 800a086:	4293      	cmp	r3, r2
 800a088:	d00b      	beq.n	800a0a2 <TIM_OC5_SetConfig+0x76>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	4a16      	ldr	r2, [pc, #88]	; (800a0e8 <TIM_OC5_SetConfig+0xbc>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d007      	beq.n	800a0a2 <TIM_OC5_SetConfig+0x76>
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	4a15      	ldr	r2, [pc, #84]	; (800a0ec <TIM_OC5_SetConfig+0xc0>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d003      	beq.n	800a0a2 <TIM_OC5_SetConfig+0x76>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	4a14      	ldr	r2, [pc, #80]	; (800a0f0 <TIM_OC5_SetConfig+0xc4>)
 800a09e:	4293      	cmp	r3, r2
 800a0a0:	d109      	bne.n	800a0b6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a0a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	695b      	ldr	r3, [r3, #20]
 800a0ae:	021b      	lsls	r3, r3, #8
 800a0b0:	697a      	ldr	r2, [r7, #20]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	697a      	ldr	r2, [r7, #20]
 800a0ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	68fa      	ldr	r2, [r7, #12]
 800a0c0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	685a      	ldr	r2, [r3, #4]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	693a      	ldr	r2, [r7, #16]
 800a0ce:	621a      	str	r2, [r3, #32]
}
 800a0d0:	bf00      	nop
 800a0d2:	371c      	adds	r7, #28
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr
 800a0dc:	fffeff8f 	.word	0xfffeff8f
 800a0e0:	40010000 	.word	0x40010000
 800a0e4:	40010400 	.word	0x40010400
 800a0e8:	40014000 	.word	0x40014000
 800a0ec:	40014400 	.word	0x40014400
 800a0f0:	40014800 	.word	0x40014800

0800a0f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b087      	sub	sp, #28
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6a1b      	ldr	r3, [r3, #32]
 800a102:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6a1b      	ldr	r3, [r3, #32]
 800a10e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a11c:	68fa      	ldr	r2, [r7, #12]
 800a11e:	4b22      	ldr	r3, [pc, #136]	; (800a1a8 <TIM_OC6_SetConfig+0xb4>)
 800a120:	4013      	ands	r3, r2
 800a122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	021b      	lsls	r3, r3, #8
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a136:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	689b      	ldr	r3, [r3, #8]
 800a13c:	051b      	lsls	r3, r3, #20
 800a13e:	693a      	ldr	r2, [r7, #16]
 800a140:	4313      	orrs	r3, r2
 800a142:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	4a19      	ldr	r2, [pc, #100]	; (800a1ac <TIM_OC6_SetConfig+0xb8>)
 800a148:	4293      	cmp	r3, r2
 800a14a:	d00f      	beq.n	800a16c <TIM_OC6_SetConfig+0x78>
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4a18      	ldr	r2, [pc, #96]	; (800a1b0 <TIM_OC6_SetConfig+0xbc>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d00b      	beq.n	800a16c <TIM_OC6_SetConfig+0x78>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	4a17      	ldr	r2, [pc, #92]	; (800a1b4 <TIM_OC6_SetConfig+0xc0>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d007      	beq.n	800a16c <TIM_OC6_SetConfig+0x78>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	4a16      	ldr	r2, [pc, #88]	; (800a1b8 <TIM_OC6_SetConfig+0xc4>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d003      	beq.n	800a16c <TIM_OC6_SetConfig+0x78>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	4a15      	ldr	r2, [pc, #84]	; (800a1bc <TIM_OC6_SetConfig+0xc8>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d109      	bne.n	800a180 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a172:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	695b      	ldr	r3, [r3, #20]
 800a178:	029b      	lsls	r3, r3, #10
 800a17a:	697a      	ldr	r2, [r7, #20]
 800a17c:	4313      	orrs	r3, r2
 800a17e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	697a      	ldr	r2, [r7, #20]
 800a184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	68fa      	ldr	r2, [r7, #12]
 800a18a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	685a      	ldr	r2, [r3, #4]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	693a      	ldr	r2, [r7, #16]
 800a198:	621a      	str	r2, [r3, #32]
}
 800a19a:	bf00      	nop
 800a19c:	371c      	adds	r7, #28
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop
 800a1a8:	feff8fff 	.word	0xfeff8fff
 800a1ac:	40010000 	.word	0x40010000
 800a1b0:	40010400 	.word	0x40010400
 800a1b4:	40014000 	.word	0x40014000
 800a1b8:	40014400 	.word	0x40014400
 800a1bc:	40014800 	.word	0x40014800

0800a1c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b087      	sub	sp, #28
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	60f8      	str	r0, [r7, #12]
 800a1c8:	60b9      	str	r1, [r7, #8]
 800a1ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	6a1b      	ldr	r3, [r3, #32]
 800a1d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	6a1b      	ldr	r3, [r3, #32]
 800a1d6:	f023 0201 	bic.w	r2, r3, #1
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	699b      	ldr	r3, [r3, #24]
 800a1e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a1e4:	693b      	ldr	r3, [r7, #16]
 800a1e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a1ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	011b      	lsls	r3, r3, #4
 800a1f0:	693a      	ldr	r2, [r7, #16]
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	f023 030a 	bic.w	r3, r3, #10
 800a1fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a1fe:	697a      	ldr	r2, [r7, #20]
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	4313      	orrs	r3, r2
 800a204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	693a      	ldr	r2, [r7, #16]
 800a20a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	697a      	ldr	r2, [r7, #20]
 800a210:	621a      	str	r2, [r3, #32]
}
 800a212:	bf00      	nop
 800a214:	371c      	adds	r7, #28
 800a216:	46bd      	mov	sp, r7
 800a218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21c:	4770      	bx	lr

0800a21e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a21e:	b480      	push	{r7}
 800a220:	b087      	sub	sp, #28
 800a222:	af00      	add	r7, sp, #0
 800a224:	60f8      	str	r0, [r7, #12]
 800a226:	60b9      	str	r1, [r7, #8]
 800a228:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	6a1b      	ldr	r3, [r3, #32]
 800a22e:	f023 0210 	bic.w	r2, r3, #16
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	699b      	ldr	r3, [r3, #24]
 800a23a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	6a1b      	ldr	r3, [r3, #32]
 800a240:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a248:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	031b      	lsls	r3, r3, #12
 800a24e:	697a      	ldr	r2, [r7, #20]
 800a250:	4313      	orrs	r3, r2
 800a252:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a25a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	011b      	lsls	r3, r3, #4
 800a260:	693a      	ldr	r2, [r7, #16]
 800a262:	4313      	orrs	r3, r2
 800a264:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	697a      	ldr	r2, [r7, #20]
 800a26a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	693a      	ldr	r2, [r7, #16]
 800a270:	621a      	str	r2, [r3, #32]
}
 800a272:	bf00      	nop
 800a274:	371c      	adds	r7, #28
 800a276:	46bd      	mov	sp, r7
 800a278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27c:	4770      	bx	lr
	...

0800a280 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a280:	b480      	push	{r7}
 800a282:	b085      	sub	sp, #20
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	689b      	ldr	r3, [r3, #8]
 800a28e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a290:	68fa      	ldr	r2, [r7, #12]
 800a292:	4b09      	ldr	r3, [pc, #36]	; (800a2b8 <TIM_ITRx_SetConfig+0x38>)
 800a294:	4013      	ands	r3, r2
 800a296:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a298:	683a      	ldr	r2, [r7, #0]
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	4313      	orrs	r3, r2
 800a29e:	f043 0307 	orr.w	r3, r3, #7
 800a2a2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	68fa      	ldr	r2, [r7, #12]
 800a2a8:	609a      	str	r2, [r3, #8]
}
 800a2aa:	bf00      	nop
 800a2ac:	3714      	adds	r7, #20
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b4:	4770      	bx	lr
 800a2b6:	bf00      	nop
 800a2b8:	ffcfff8f 	.word	0xffcfff8f

0800a2bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b087      	sub	sp, #28
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	60f8      	str	r0, [r7, #12]
 800a2c4:	60b9      	str	r1, [r7, #8]
 800a2c6:	607a      	str	r2, [r7, #4]
 800a2c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	689b      	ldr	r3, [r3, #8]
 800a2ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2d0:	697b      	ldr	r3, [r7, #20]
 800a2d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a2d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	021a      	lsls	r2, r3, #8
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	431a      	orrs	r2, r3
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	697a      	ldr	r2, [r7, #20]
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	697a      	ldr	r2, [r7, #20]
 800a2ee:	609a      	str	r2, [r3, #8]
}
 800a2f0:	bf00      	nop
 800a2f2:	371c      	adds	r7, #28
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr

0800a2fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b087      	sub	sp, #28
 800a300:	af00      	add	r7, sp, #0
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	60b9      	str	r1, [r7, #8]
 800a306:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	f003 031f 	and.w	r3, r3, #31
 800a30e:	2201      	movs	r2, #1
 800a310:	fa02 f303 	lsl.w	r3, r2, r3
 800a314:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	6a1a      	ldr	r2, [r3, #32]
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	43db      	mvns	r3, r3
 800a31e:	401a      	ands	r2, r3
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	6a1a      	ldr	r2, [r3, #32]
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	f003 031f 	and.w	r3, r3, #31
 800a32e:	6879      	ldr	r1, [r7, #4]
 800a330:	fa01 f303 	lsl.w	r3, r1, r3
 800a334:	431a      	orrs	r2, r3
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	621a      	str	r2, [r3, #32]
}
 800a33a:	bf00      	nop
 800a33c:	371c      	adds	r7, #28
 800a33e:	46bd      	mov	sp, r7
 800a340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a344:	4770      	bx	lr
	...

0800a348 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a348:	b480      	push	{r7}
 800a34a:	b085      	sub	sp, #20
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d101      	bne.n	800a360 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a35c:	2302      	movs	r3, #2
 800a35e:	e06d      	b.n	800a43c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2202      	movs	r2, #2
 800a36c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	689b      	ldr	r3, [r3, #8]
 800a37e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4a30      	ldr	r2, [pc, #192]	; (800a448 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d004      	beq.n	800a394 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	4a2f      	ldr	r2, [pc, #188]	; (800a44c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d108      	bne.n	800a3a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a39a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	685b      	ldr	r3, [r3, #4]
 800a3a0:	68fa      	ldr	r2, [r7, #12]
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	68fa      	ldr	r2, [r7, #12]
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	68fa      	ldr	r2, [r7, #12]
 800a3be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4a20      	ldr	r2, [pc, #128]	; (800a448 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d022      	beq.n	800a410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3d2:	d01d      	beq.n	800a410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a1d      	ldr	r2, [pc, #116]	; (800a450 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d018      	beq.n	800a410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a1c      	ldr	r2, [pc, #112]	; (800a454 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d013      	beq.n	800a410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4a1a      	ldr	r2, [pc, #104]	; (800a458 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d00e      	beq.n	800a410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4a15      	ldr	r2, [pc, #84]	; (800a44c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	d009      	beq.n	800a410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a16      	ldr	r2, [pc, #88]	; (800a45c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d004      	beq.n	800a410 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a15      	ldr	r2, [pc, #84]	; (800a460 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d10c      	bne.n	800a42a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a416:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	689b      	ldr	r3, [r3, #8]
 800a41c:	68ba      	ldr	r2, [r7, #8]
 800a41e:	4313      	orrs	r3, r2
 800a420:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68ba      	ldr	r2, [r7, #8]
 800a428:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2201      	movs	r2, #1
 800a42e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2200      	movs	r2, #0
 800a436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a43a:	2300      	movs	r3, #0
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3714      	adds	r7, #20
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr
 800a448:	40010000 	.word	0x40010000
 800a44c:	40010400 	.word	0x40010400
 800a450:	40000400 	.word	0x40000400
 800a454:	40000800 	.word	0x40000800
 800a458:	40000c00 	.word	0x40000c00
 800a45c:	40001800 	.word	0x40001800
 800a460:	40014000 	.word	0x40014000

0800a464 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a464:	b480      	push	{r7}
 800a466:	b085      	sub	sp, #20
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a46e:	2300      	movs	r3, #0
 800a470:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a478:	2b01      	cmp	r3, #1
 800a47a:	d101      	bne.n	800a480 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a47c:	2302      	movs	r3, #2
 800a47e:	e065      	b.n	800a54c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2201      	movs	r2, #1
 800a484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	68db      	ldr	r3, [r3, #12]
 800a492:	4313      	orrs	r3, r2
 800a494:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	689b      	ldr	r3, [r3, #8]
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4313      	orrs	r3, r2
 800a4be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	4313      	orrs	r3, r2
 800a4cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	695b      	ldr	r3, [r3, #20]
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	699b      	ldr	r3, [r3, #24]
 800a4f4:	041b      	lsls	r3, r3, #16
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	4a16      	ldr	r2, [pc, #88]	; (800a558 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d004      	beq.n	800a50e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	4a14      	ldr	r2, [pc, #80]	; (800a55c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d115      	bne.n	800a53a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a518:	051b      	lsls	r3, r3, #20
 800a51a:	4313      	orrs	r3, r2
 800a51c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	69db      	ldr	r3, [r3, #28]
 800a528:	4313      	orrs	r3, r2
 800a52a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	6a1b      	ldr	r3, [r3, #32]
 800a536:	4313      	orrs	r3, r2
 800a538:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	68fa      	ldr	r2, [r7, #12]
 800a540:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2200      	movs	r2, #0
 800a546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a54a:	2300      	movs	r3, #0
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3714      	adds	r7, #20
 800a550:	46bd      	mov	sp, r7
 800a552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a556:	4770      	bx	lr
 800a558:	40010000 	.word	0x40010000
 800a55c:	40010400 	.word	0x40010400

0800a560 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a574:	b480      	push	{r7}
 800a576:	b083      	sub	sp, #12
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a57c:	bf00      	nop
 800a57e:	370c      	adds	r7, #12
 800a580:	46bd      	mov	sp, r7
 800a582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a586:	4770      	bx	lr

0800a588 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d101      	bne.n	800a5ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e042      	b.n	800a634 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d106      	bne.n	800a5c6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f7f8 fd59 	bl	8003078 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2224      	movs	r2, #36	; 0x24
 800a5ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	681a      	ldr	r2, [r3, #0]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f022 0201 	bic.w	r2, r2, #1
 800a5dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f000 fd54 	bl	800b08c <UART_SetConfig>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	2b01      	cmp	r3, #1
 800a5e8:	d101      	bne.n	800a5ee <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	e022      	b.n	800a634 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d002      	beq.n	800a5fc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f001 faa8 	bl	800bb4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	685a      	ldr	r2, [r3, #4]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a60a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	689a      	ldr	r2, [r3, #8]
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a61a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f042 0201 	orr.w	r2, r2, #1
 800a62a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f001 fb2f 	bl	800bc90 <UART_CheckIdleState>
 800a632:	4603      	mov	r3, r0
}
 800a634:	4618      	mov	r0, r3
 800a636:	3708      	adds	r7, #8
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}

0800a63c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b08a      	sub	sp, #40	; 0x28
 800a640:	af02      	add	r7, sp, #8
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	603b      	str	r3, [r7, #0]
 800a648:	4613      	mov	r3, r2
 800a64a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a652:	2b20      	cmp	r3, #32
 800a654:	f040 8083 	bne.w	800a75e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d002      	beq.n	800a664 <HAL_UART_Transmit+0x28>
 800a65e:	88fb      	ldrh	r3, [r7, #6]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d101      	bne.n	800a668 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a664:	2301      	movs	r3, #1
 800a666:	e07b      	b.n	800a760 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a66e:	2b01      	cmp	r3, #1
 800a670:	d101      	bne.n	800a676 <HAL_UART_Transmit+0x3a>
 800a672:	2302      	movs	r3, #2
 800a674:	e074      	b.n	800a760 <HAL_UART_Transmit+0x124>
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	2201      	movs	r2, #1
 800a67a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2200      	movs	r2, #0
 800a682:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	2221      	movs	r2, #33	; 0x21
 800a68a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a68e:	f7f9 f9f9 	bl	8003a84 <HAL_GetTick>
 800a692:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	88fa      	ldrh	r2, [r7, #6]
 800a698:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	88fa      	ldrh	r2, [r7, #6]
 800a6a0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	689b      	ldr	r3, [r3, #8]
 800a6a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6ac:	d108      	bne.n	800a6c0 <HAL_UART_Transmit+0x84>
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	691b      	ldr	r3, [r3, #16]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d104      	bne.n	800a6c0 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	61bb      	str	r3, [r7, #24]
 800a6be:	e003      	b.n	800a6c8 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800a6d0:	e02c      	b.n	800a72c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	2180      	movs	r1, #128	; 0x80
 800a6dc:	68f8      	ldr	r0, [r7, #12]
 800a6de:	f001 fb22 	bl	800bd26 <UART_WaitOnFlagUntilTimeout>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d001      	beq.n	800a6ec <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800a6e8:	2303      	movs	r3, #3
 800a6ea:	e039      	b.n	800a760 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800a6ec:	69fb      	ldr	r3, [r7, #28]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d10b      	bne.n	800a70a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a6f2:	69bb      	ldr	r3, [r7, #24]
 800a6f4:	881b      	ldrh	r3, [r3, #0]
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a700:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a702:	69bb      	ldr	r3, [r7, #24]
 800a704:	3302      	adds	r3, #2
 800a706:	61bb      	str	r3, [r7, #24]
 800a708:	e007      	b.n	800a71a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a70a:	69fb      	ldr	r3, [r7, #28]
 800a70c:	781a      	ldrb	r2, [r3, #0]
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a714:	69fb      	ldr	r3, [r7, #28]
 800a716:	3301      	adds	r3, #1
 800a718:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a720:	b29b      	uxth	r3, r3
 800a722:	3b01      	subs	r3, #1
 800a724:	b29a      	uxth	r2, r3
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a732:	b29b      	uxth	r3, r3
 800a734:	2b00      	cmp	r3, #0
 800a736:	d1cc      	bne.n	800a6d2 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	9300      	str	r3, [sp, #0]
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	2200      	movs	r2, #0
 800a740:	2140      	movs	r1, #64	; 0x40
 800a742:	68f8      	ldr	r0, [r7, #12]
 800a744:	f001 faef 	bl	800bd26 <UART_WaitOnFlagUntilTimeout>
 800a748:	4603      	mov	r3, r0
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d001      	beq.n	800a752 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800a74e:	2303      	movs	r3, #3
 800a750:	e006      	b.n	800a760 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	2220      	movs	r2, #32
 800a756:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800a75a:	2300      	movs	r3, #0
 800a75c:	e000      	b.n	800a760 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800a75e:	2302      	movs	r3, #2
  }
}
 800a760:	4618      	mov	r0, r3
 800a762:	3720      	adds	r7, #32
 800a764:	46bd      	mov	sp, r7
 800a766:	bd80      	pop	{r7, pc}

0800a768 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b08a      	sub	sp, #40	; 0x28
 800a76c:	af02      	add	r7, sp, #8
 800a76e:	60f8      	str	r0, [r7, #12]
 800a770:	60b9      	str	r1, [r7, #8]
 800a772:	603b      	str	r3, [r7, #0]
 800a774:	4613      	mov	r3, r2
 800a776:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a77e:	2b20      	cmp	r3, #32
 800a780:	f040 80c0 	bne.w	800a904 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d002      	beq.n	800a790 <HAL_UART_Receive+0x28>
 800a78a:	88fb      	ldrh	r3, [r7, #6]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d101      	bne.n	800a794 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800a790:	2301      	movs	r3, #1
 800a792:	e0b8      	b.n	800a906 <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a79a:	2b01      	cmp	r3, #1
 800a79c:	d101      	bne.n	800a7a2 <HAL_UART_Receive+0x3a>
 800a79e:	2302      	movs	r3, #2
 800a7a0:	e0b1      	b.n	800a906 <HAL_UART_Receive+0x19e>
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	2222      	movs	r2, #34	; 0x22
 800a7b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	2200      	movs	r2, #0
 800a7be:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a7c0:	f7f9 f960 	bl	8003a84 <HAL_GetTick>
 800a7c4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	88fa      	ldrh	r2, [r7, #6]
 800a7ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	88fa      	ldrh	r2, [r7, #6]
 800a7d2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	689b      	ldr	r3, [r3, #8]
 800a7da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7de:	d10e      	bne.n	800a7fe <HAL_UART_Receive+0x96>
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	691b      	ldr	r3, [r3, #16]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d105      	bne.n	800a7f4 <HAL_UART_Receive+0x8c>
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a7ee:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a7f2:	e02d      	b.n	800a850 <HAL_UART_Receive+0xe8>
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	22ff      	movs	r2, #255	; 0xff
 800a7f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a7fc:	e028      	b.n	800a850 <HAL_UART_Receive+0xe8>
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	689b      	ldr	r3, [r3, #8]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d10d      	bne.n	800a822 <HAL_UART_Receive+0xba>
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	691b      	ldr	r3, [r3, #16]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d104      	bne.n	800a818 <HAL_UART_Receive+0xb0>
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	22ff      	movs	r2, #255	; 0xff
 800a812:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a816:	e01b      	b.n	800a850 <HAL_UART_Receive+0xe8>
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	227f      	movs	r2, #127	; 0x7f
 800a81c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a820:	e016      	b.n	800a850 <HAL_UART_Receive+0xe8>
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	689b      	ldr	r3, [r3, #8]
 800a826:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a82a:	d10d      	bne.n	800a848 <HAL_UART_Receive+0xe0>
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	691b      	ldr	r3, [r3, #16]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d104      	bne.n	800a83e <HAL_UART_Receive+0xd6>
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	227f      	movs	r2, #127	; 0x7f
 800a838:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a83c:	e008      	b.n	800a850 <HAL_UART_Receive+0xe8>
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	223f      	movs	r2, #63	; 0x3f
 800a842:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800a846:	e003      	b.n	800a850 <HAL_UART_Receive+0xe8>
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2200      	movs	r2, #0
 800a84c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800a856:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	689b      	ldr	r3, [r3, #8]
 800a85c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a860:	d108      	bne.n	800a874 <HAL_UART_Receive+0x10c>
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	691b      	ldr	r3, [r3, #16]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d104      	bne.n	800a874 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 800a86a:	2300      	movs	r3, #0
 800a86c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	61bb      	str	r3, [r7, #24]
 800a872:	e003      	b.n	800a87c <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a878:	2300      	movs	r3, #0
 800a87a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2200      	movs	r2, #0
 800a880:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800a884:	e032      	b.n	800a8ec <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	9300      	str	r3, [sp, #0]
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	2200      	movs	r2, #0
 800a88e:	2120      	movs	r1, #32
 800a890:	68f8      	ldr	r0, [r7, #12]
 800a892:	f001 fa48 	bl	800bd26 <UART_WaitOnFlagUntilTimeout>
 800a896:	4603      	mov	r3, r0
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d001      	beq.n	800a8a0 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 800a89c:	2303      	movs	r3, #3
 800a89e:	e032      	b.n	800a906 <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 800a8a0:	69fb      	ldr	r3, [r7, #28]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d10c      	bne.n	800a8c0 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ac:	b29a      	uxth	r2, r3
 800a8ae:	8a7b      	ldrh	r3, [r7, #18]
 800a8b0:	4013      	ands	r3, r2
 800a8b2:	b29a      	uxth	r2, r3
 800a8b4:	69bb      	ldr	r3, [r7, #24]
 800a8b6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a8b8:	69bb      	ldr	r3, [r7, #24]
 800a8ba:	3302      	adds	r3, #2
 800a8bc:	61bb      	str	r3, [r7, #24]
 800a8be:	e00c      	b.n	800a8da <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c6:	b2da      	uxtb	r2, r3
 800a8c8:	8a7b      	ldrh	r3, [r7, #18]
 800a8ca:	b2db      	uxtb	r3, r3
 800a8cc:	4013      	ands	r3, r2
 800a8ce:	b2da      	uxtb	r2, r3
 800a8d0:	69fb      	ldr	r3, [r7, #28]
 800a8d2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800a8d4:	69fb      	ldr	r3, [r7, #28]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	3b01      	subs	r3, #1
 800a8e4:	b29a      	uxth	r2, r3
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a8f2:	b29b      	uxth	r3, r3
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d1c6      	bne.n	800a886 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	2220      	movs	r2, #32
 800a8fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800a900:	2300      	movs	r3, #0
 800a902:	e000      	b.n	800a906 <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 800a904:	2302      	movs	r3, #2
  }
}
 800a906:	4618      	mov	r0, r3
 800a908:	3720      	adds	r7, #32
 800a90a:	46bd      	mov	sp, r7
 800a90c:	bd80      	pop	{r7, pc}
	...

0800a910 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b0ba      	sub	sp, #232	; 0xe8
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	69db      	ldr	r3, [r3, #28]
 800a91e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a936:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a93a:	f640 030f 	movw	r3, #2063	; 0x80f
 800a93e:	4013      	ands	r3, r2
 800a940:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a944:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d11b      	bne.n	800a984 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a94c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a950:	f003 0320 	and.w	r3, r3, #32
 800a954:	2b00      	cmp	r3, #0
 800a956:	d015      	beq.n	800a984 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a95c:	f003 0320 	and.w	r3, r3, #32
 800a960:	2b00      	cmp	r3, #0
 800a962:	d105      	bne.n	800a970 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a964:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d009      	beq.n	800a984 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a974:	2b00      	cmp	r3, #0
 800a976:	f000 835a 	beq.w	800b02e <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	4798      	blx	r3
      }
      return;
 800a982:	e354      	b.n	800b02e <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a984:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a988:	2b00      	cmp	r3, #0
 800a98a:	f000 811f 	beq.w	800abcc <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a98e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800a992:	4b8b      	ldr	r3, [pc, #556]	; (800abc0 <HAL_UART_IRQHandler+0x2b0>)
 800a994:	4013      	ands	r3, r2
 800a996:	2b00      	cmp	r3, #0
 800a998:	d106      	bne.n	800a9a8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a99a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a99e:	4b89      	ldr	r3, [pc, #548]	; (800abc4 <HAL_UART_IRQHandler+0x2b4>)
 800a9a0:	4013      	ands	r3, r2
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	f000 8112 	beq.w	800abcc <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a9a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9ac:	f003 0301 	and.w	r3, r3, #1
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d011      	beq.n	800a9d8 <HAL_UART_IRQHandler+0xc8>
 800a9b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a9b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d00b      	beq.n	800a9d8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	2201      	movs	r2, #1
 800a9c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9ce:	f043 0201 	orr.w	r2, r3, #1
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a9d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9dc:	f003 0302 	and.w	r3, r3, #2
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d011      	beq.n	800aa08 <HAL_UART_IRQHandler+0xf8>
 800a9e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a9e8:	f003 0301 	and.w	r3, r3, #1
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d00b      	beq.n	800aa08 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	2202      	movs	r2, #2
 800a9f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9fe:	f043 0204 	orr.w	r2, r3, #4
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa0c:	f003 0304 	and.w	r3, r3, #4
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d011      	beq.n	800aa38 <HAL_UART_IRQHandler+0x128>
 800aa14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aa18:	f003 0301 	and.w	r3, r3, #1
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d00b      	beq.n	800aa38 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	2204      	movs	r2, #4
 800aa26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aa2e:	f043 0202 	orr.w	r2, r3, #2
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800aa38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa3c:	f003 0308 	and.w	r3, r3, #8
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d017      	beq.n	800aa74 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aa44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa48:	f003 0320 	and.w	r3, r3, #32
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d105      	bne.n	800aa5c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800aa50:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800aa54:	4b5a      	ldr	r3, [pc, #360]	; (800abc0 <HAL_UART_IRQHandler+0x2b0>)
 800aa56:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d00b      	beq.n	800aa74 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	2208      	movs	r2, #8
 800aa62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aa6a:	f043 0208 	orr.w	r2, r3, #8
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800aa74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d012      	beq.n	800aaa6 <HAL_UART_IRQHandler+0x196>
 800aa80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d00c      	beq.n	800aaa6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aa94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aa9c:	f043 0220 	orr.w	r2, r3, #32
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	f000 82c0 	beq.w	800b032 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aab6:	f003 0320 	and.w	r3, r3, #32
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d013      	beq.n	800aae6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aabe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aac2:	f003 0320 	and.w	r3, r3, #32
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d105      	bne.n	800aad6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aaca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d007      	beq.n	800aae6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d003      	beq.n	800aae6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aaec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aafa:	2b40      	cmp	r3, #64	; 0x40
 800aafc:	d005      	beq.n	800ab0a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aafe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ab02:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d04f      	beq.n	800abaa <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f001 f9d4 	bl	800beb8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	689b      	ldr	r3, [r3, #8]
 800ab16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab1a:	2b40      	cmp	r3, #64	; 0x40
 800ab1c:	d141      	bne.n	800aba2 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	3308      	adds	r3, #8
 800ab24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab28:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ab2c:	e853 3f00 	ldrex	r3, [r3]
 800ab30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ab34:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ab38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	3308      	adds	r3, #8
 800ab46:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ab4a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800ab4e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab52:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800ab56:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ab5a:	e841 2300 	strex	r3, r2, [r1]
 800ab5e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ab62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d1d9      	bne.n	800ab1e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d013      	beq.n	800ab9a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab76:	4a14      	ldr	r2, [pc, #80]	; (800abc8 <HAL_UART_IRQHandler+0x2b8>)
 800ab78:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7fa f818 	bl	8004bb4 <HAL_DMA_Abort_IT>
 800ab84:	4603      	mov	r3, r0
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d017      	beq.n	800abba <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab90:	687a      	ldr	r2, [r7, #4]
 800ab92:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800ab94:	4610      	mov	r0, r2
 800ab96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab98:	e00f      	b.n	800abba <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 fa60 	bl	800b060 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aba0:	e00b      	b.n	800abba <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f000 fa5c 	bl	800b060 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aba8:	e007      	b.n	800abba <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f000 fa58 	bl	800b060 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2200      	movs	r2, #0
 800abb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800abb8:	e23b      	b.n	800b032 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abba:	bf00      	nop
    return;
 800abbc:	e239      	b.n	800b032 <HAL_UART_IRQHandler+0x722>
 800abbe:	bf00      	nop
 800abc0:	10000001 	.word	0x10000001
 800abc4:	04000120 	.word	0x04000120
 800abc8:	0800bf85 	.word	0x0800bf85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	f040 81ce 	bne.w	800af72 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800abd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abda:	f003 0310 	and.w	r3, r3, #16
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f000 81c7 	beq.w	800af72 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800abe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800abe8:	f003 0310 	and.w	r3, r3, #16
 800abec:	2b00      	cmp	r3, #0
 800abee:	f000 81c0 	beq.w	800af72 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2210      	movs	r2, #16
 800abf8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac04:	2b40      	cmp	r3, #64	; 0x40
 800ac06:	f040 813b 	bne.w	800ae80 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4a8b      	ldr	r2, [pc, #556]	; (800ae40 <HAL_UART_IRQHandler+0x530>)
 800ac12:	4293      	cmp	r3, r2
 800ac14:	d059      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a89      	ldr	r2, [pc, #548]	; (800ae44 <HAL_UART_IRQHandler+0x534>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d053      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	4a87      	ldr	r2, [pc, #540]	; (800ae48 <HAL_UART_IRQHandler+0x538>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d04d      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a85      	ldr	r2, [pc, #532]	; (800ae4c <HAL_UART_IRQHandler+0x53c>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d047      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4a83      	ldr	r2, [pc, #524]	; (800ae50 <HAL_UART_IRQHandler+0x540>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d041      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4a81      	ldr	r2, [pc, #516]	; (800ae54 <HAL_UART_IRQHandler+0x544>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d03b      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	4a7f      	ldr	r2, [pc, #508]	; (800ae58 <HAL_UART_IRQHandler+0x548>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d035      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	4a7d      	ldr	r2, [pc, #500]	; (800ae5c <HAL_UART_IRQHandler+0x54c>)
 800ac66:	4293      	cmp	r3, r2
 800ac68:	d02f      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a7b      	ldr	r2, [pc, #492]	; (800ae60 <HAL_UART_IRQHandler+0x550>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d029      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4a79      	ldr	r2, [pc, #484]	; (800ae64 <HAL_UART_IRQHandler+0x554>)
 800ac7e:	4293      	cmp	r3, r2
 800ac80:	d023      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	4a77      	ldr	r2, [pc, #476]	; (800ae68 <HAL_UART_IRQHandler+0x558>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d01d      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4a75      	ldr	r2, [pc, #468]	; (800ae6c <HAL_UART_IRQHandler+0x55c>)
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d017      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4a73      	ldr	r2, [pc, #460]	; (800ae70 <HAL_UART_IRQHandler+0x560>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d011      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4a71      	ldr	r2, [pc, #452]	; (800ae74 <HAL_UART_IRQHandler+0x564>)
 800acae:	4293      	cmp	r3, r2
 800acb0:	d00b      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	4a6f      	ldr	r2, [pc, #444]	; (800ae78 <HAL_UART_IRQHandler+0x568>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d005      	beq.n	800acca <HAL_UART_IRQHandler+0x3ba>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a6d      	ldr	r2, [pc, #436]	; (800ae7c <HAL_UART_IRQHandler+0x56c>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d105      	bne.n	800acd6 <HAL_UART_IRQHandler+0x3c6>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	685b      	ldr	r3, [r3, #4]
 800acd2:	b29b      	uxth	r3, r3
 800acd4:	e004      	b.n	800ace0 <HAL_UART_IRQHandler+0x3d0>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	b29b      	uxth	r3, r3
 800ace0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ace4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800ace8:	2b00      	cmp	r3, #0
 800acea:	f000 81a4 	beq.w	800b036 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800acf4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800acf8:	429a      	cmp	r2, r3
 800acfa:	f080 819c 	bcs.w	800b036 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ad04:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad0c:	69db      	ldr	r3, [r3, #28]
 800ad0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad12:	f000 8086 	beq.w	800ae22 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ad22:	e853 3f00 	ldrex	r3, [r3]
 800ad26:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800ad2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ad2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ad32:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ad40:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800ad44:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad48:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800ad4c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800ad50:	e841 2300 	strex	r3, r2, [r1]
 800ad54:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800ad58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d1da      	bne.n	800ad16 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	3308      	adds	r3, #8
 800ad66:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ad6a:	e853 3f00 	ldrex	r3, [r3]
 800ad6e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ad70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ad72:	f023 0301 	bic.w	r3, r3, #1
 800ad76:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	3308      	adds	r3, #8
 800ad80:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ad84:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ad88:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad8a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ad8c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ad90:	e841 2300 	strex	r3, r2, [r1]
 800ad94:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ad96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d1e1      	bne.n	800ad60 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	3308      	adds	r3, #8
 800ada2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ada6:	e853 3f00 	ldrex	r3, [r3]
 800adaa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800adac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800adae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800adb2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	3308      	adds	r3, #8
 800adbc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800adc0:	66fa      	str	r2, [r7, #108]	; 0x6c
 800adc2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800adc6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800adc8:	e841 2300 	strex	r3, r2, [r1]
 800adcc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800adce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800add0:	2b00      	cmp	r3, #0
 800add2:	d1e3      	bne.n	800ad9c <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2220      	movs	r2, #32
 800add8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2200      	movs	r2, #0
 800ade0:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ade8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800adea:	e853 3f00 	ldrex	r3, [r3]
 800adee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800adf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800adf2:	f023 0310 	bic.w	r3, r3, #16
 800adf6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	461a      	mov	r2, r3
 800ae00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ae04:	65bb      	str	r3, [r7, #88]	; 0x58
 800ae06:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ae0a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ae0c:	e841 2300 	strex	r3, r2, [r1]
 800ae10:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ae12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d1e4      	bne.n	800ade2 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f7f9 fbab 	bl	8004578 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ae2e:	b29b      	uxth	r3, r3
 800ae30:	1ad3      	subs	r3, r2, r3
 800ae32:	b29b      	uxth	r3, r3
 800ae34:	4619      	mov	r1, r3
 800ae36:	6878      	ldr	r0, [r7, #4]
 800ae38:	f000 f91c 	bl	800b074 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ae3c:	e0fb      	b.n	800b036 <HAL_UART_IRQHandler+0x726>
 800ae3e:	bf00      	nop
 800ae40:	40020010 	.word	0x40020010
 800ae44:	40020028 	.word	0x40020028
 800ae48:	40020040 	.word	0x40020040
 800ae4c:	40020058 	.word	0x40020058
 800ae50:	40020070 	.word	0x40020070
 800ae54:	40020088 	.word	0x40020088
 800ae58:	400200a0 	.word	0x400200a0
 800ae5c:	400200b8 	.word	0x400200b8
 800ae60:	40020410 	.word	0x40020410
 800ae64:	40020428 	.word	0x40020428
 800ae68:	40020440 	.word	0x40020440
 800ae6c:	40020458 	.word	0x40020458
 800ae70:	40020470 	.word	0x40020470
 800ae74:	40020488 	.word	0x40020488
 800ae78:	400204a0 	.word	0x400204a0
 800ae7c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ae8c:	b29b      	uxth	r3, r3
 800ae8e:	1ad3      	subs	r3, r2, r3
 800ae90:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ae9a:	b29b      	uxth	r3, r3
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	f000 80cc 	beq.w	800b03a <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800aea2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	f000 80c7 	beq.w	800b03a <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeb4:	e853 3f00 	ldrex	r3, [r3]
 800aeb8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800aeba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aebc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aec0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	461a      	mov	r2, r3
 800aeca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aece:	647b      	str	r3, [r7, #68]	; 0x44
 800aed0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800aed4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aed6:	e841 2300 	strex	r3, r2, [r1]
 800aeda:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800aedc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d1e4      	bne.n	800aeac <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	3308      	adds	r3, #8
 800aee8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeec:	e853 3f00 	ldrex	r3, [r3]
 800aef0:	623b      	str	r3, [r7, #32]
   return(result);
 800aef2:	6a3a      	ldr	r2, [r7, #32]
 800aef4:	4b54      	ldr	r3, [pc, #336]	; (800b048 <HAL_UART_IRQHandler+0x738>)
 800aef6:	4013      	ands	r3, r2
 800aef8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	3308      	adds	r3, #8
 800af02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800af06:	633a      	str	r2, [r7, #48]	; 0x30
 800af08:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800af0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af0e:	e841 2300 	strex	r3, r2, [r1]
 800af12:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800af14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af16:	2b00      	cmp	r3, #0
 800af18:	d1e3      	bne.n	800aee2 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	2220      	movs	r2, #32
 800af1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2200      	movs	r2, #0
 800af26:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2200      	movs	r2, #0
 800af2c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	e853 3f00 	ldrex	r3, [r3]
 800af3a:	60fb      	str	r3, [r7, #12]
   return(result);
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	f023 0310 	bic.w	r3, r3, #16
 800af42:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	461a      	mov	r2, r3
 800af4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800af50:	61fb      	str	r3, [r7, #28]
 800af52:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af54:	69b9      	ldr	r1, [r7, #24]
 800af56:	69fa      	ldr	r2, [r7, #28]
 800af58:	e841 2300 	strex	r3, r2, [r1]
 800af5c:	617b      	str	r3, [r7, #20]
   return(result);
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d1e4      	bne.n	800af2e <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800af64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800af68:	4619      	mov	r1, r3
 800af6a:	6878      	ldr	r0, [r7, #4]
 800af6c:	f000 f882 	bl	800b074 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800af70:	e063      	b.n	800b03a <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800af72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d00e      	beq.n	800af9c <HAL_UART_IRQHandler+0x68c>
 800af7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800af82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af86:	2b00      	cmp	r3, #0
 800af88:	d008      	beq.n	800af9c <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800af92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f001 f836 	bl	800c006 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800af9a:	e051      	b.n	800b040 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800af9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d014      	beq.n	800afd2 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800afa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800afac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d105      	bne.n	800afc0 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800afb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800afb8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d008      	beq.n	800afd2 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d03a      	beq.n	800b03e <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	4798      	blx	r3
    }
    return;
 800afd0:	e035      	b.n	800b03e <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800afd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d009      	beq.n	800aff2 <HAL_UART_IRQHandler+0x6e2>
 800afde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800afe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d003      	beq.n	800aff2 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f000 ffe0 	bl	800bfb0 <UART_EndTransmit_IT>
    return;
 800aff0:	e026      	b.n	800b040 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800aff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aff6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800affa:	2b00      	cmp	r3, #0
 800affc:	d009      	beq.n	800b012 <HAL_UART_IRQHandler+0x702>
 800affe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b002:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b006:	2b00      	cmp	r3, #0
 800b008:	d003      	beq.n	800b012 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f001 f80f 	bl	800c02e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b010:	e016      	b.n	800b040 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b016:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d010      	beq.n	800b040 <HAL_UART_IRQHandler+0x730>
 800b01e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b022:	2b00      	cmp	r3, #0
 800b024:	da0c      	bge.n	800b040 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f000 fff7 	bl	800c01a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b02c:	e008      	b.n	800b040 <HAL_UART_IRQHandler+0x730>
      return;
 800b02e:	bf00      	nop
 800b030:	e006      	b.n	800b040 <HAL_UART_IRQHandler+0x730>
    return;
 800b032:	bf00      	nop
 800b034:	e004      	b.n	800b040 <HAL_UART_IRQHandler+0x730>
      return;
 800b036:	bf00      	nop
 800b038:	e002      	b.n	800b040 <HAL_UART_IRQHandler+0x730>
      return;
 800b03a:	bf00      	nop
 800b03c:	e000      	b.n	800b040 <HAL_UART_IRQHandler+0x730>
    return;
 800b03e:	bf00      	nop
  }
}
 800b040:	37e8      	adds	r7, #232	; 0xe8
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
 800b046:	bf00      	nop
 800b048:	effffffe 	.word	0xeffffffe

0800b04c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b083      	sub	sp, #12
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b054:	bf00      	nop
 800b056:	370c      	adds	r7, #12
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr

0800b060 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b060:	b480      	push	{r7}
 800b062:	b083      	sub	sp, #12
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b068:	bf00      	nop
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr

0800b074 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b074:	b480      	push	{r7}
 800b076:	b083      	sub	sp, #12
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	460b      	mov	r3, r1
 800b07e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b080:	bf00      	nop
 800b082:	370c      	adds	r7, #12
 800b084:	46bd      	mov	sp, r7
 800b086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08a:	4770      	bx	lr

0800b08c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b08c:	b5b0      	push	{r4, r5, r7, lr}
 800b08e:	b08e      	sub	sp, #56	; 0x38
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b094:	2300      	movs	r3, #0
 800b096:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	689a      	ldr	r2, [r3, #8]
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	691b      	ldr	r3, [r3, #16]
 800b0a2:	431a      	orrs	r2, r3
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	695b      	ldr	r3, [r3, #20]
 800b0a8:	431a      	orrs	r2, r3
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	69db      	ldr	r3, [r3, #28]
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	4bbf      	ldr	r3, [pc, #764]	; (800b3b8 <UART_SetConfig+0x32c>)
 800b0ba:	4013      	ands	r3, r2
 800b0bc:	687a      	ldr	r2, [r7, #4]
 800b0be:	6812      	ldr	r2, [r2, #0]
 800b0c0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b0c2:	430b      	orrs	r3, r1
 800b0c4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	68da      	ldr	r2, [r3, #12]
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	430a      	orrs	r2, r1
 800b0da:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	699b      	ldr	r3, [r3, #24]
 800b0e0:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	4ab5      	ldr	r2, [pc, #724]	; (800b3bc <UART_SetConfig+0x330>)
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	d004      	beq.n	800b0f6 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6a1b      	ldr	r3, [r3, #32]
 800b0f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	689a      	ldr	r2, [r3, #8]
 800b0fc:	4bb0      	ldr	r3, [pc, #704]	; (800b3c0 <UART_SetConfig+0x334>)
 800b0fe:	4013      	ands	r3, r2
 800b100:	687a      	ldr	r2, [r7, #4]
 800b102:	6812      	ldr	r2, [r2, #0]
 800b104:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b106:	430b      	orrs	r3, r1
 800b108:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b110:	f023 010f 	bic.w	r1, r3, #15
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	430a      	orrs	r2, r1
 800b11e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	4aa7      	ldr	r2, [pc, #668]	; (800b3c4 <UART_SetConfig+0x338>)
 800b126:	4293      	cmp	r3, r2
 800b128:	d176      	bne.n	800b218 <UART_SetConfig+0x18c>
 800b12a:	4ba7      	ldr	r3, [pc, #668]	; (800b3c8 <UART_SetConfig+0x33c>)
 800b12c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b12e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b132:	2b28      	cmp	r3, #40	; 0x28
 800b134:	d86c      	bhi.n	800b210 <UART_SetConfig+0x184>
 800b136:	a201      	add	r2, pc, #4	; (adr r2, 800b13c <UART_SetConfig+0xb0>)
 800b138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b13c:	0800b1e1 	.word	0x0800b1e1
 800b140:	0800b211 	.word	0x0800b211
 800b144:	0800b211 	.word	0x0800b211
 800b148:	0800b211 	.word	0x0800b211
 800b14c:	0800b211 	.word	0x0800b211
 800b150:	0800b211 	.word	0x0800b211
 800b154:	0800b211 	.word	0x0800b211
 800b158:	0800b211 	.word	0x0800b211
 800b15c:	0800b1e9 	.word	0x0800b1e9
 800b160:	0800b211 	.word	0x0800b211
 800b164:	0800b211 	.word	0x0800b211
 800b168:	0800b211 	.word	0x0800b211
 800b16c:	0800b211 	.word	0x0800b211
 800b170:	0800b211 	.word	0x0800b211
 800b174:	0800b211 	.word	0x0800b211
 800b178:	0800b211 	.word	0x0800b211
 800b17c:	0800b1f1 	.word	0x0800b1f1
 800b180:	0800b211 	.word	0x0800b211
 800b184:	0800b211 	.word	0x0800b211
 800b188:	0800b211 	.word	0x0800b211
 800b18c:	0800b211 	.word	0x0800b211
 800b190:	0800b211 	.word	0x0800b211
 800b194:	0800b211 	.word	0x0800b211
 800b198:	0800b211 	.word	0x0800b211
 800b19c:	0800b1f9 	.word	0x0800b1f9
 800b1a0:	0800b211 	.word	0x0800b211
 800b1a4:	0800b211 	.word	0x0800b211
 800b1a8:	0800b211 	.word	0x0800b211
 800b1ac:	0800b211 	.word	0x0800b211
 800b1b0:	0800b211 	.word	0x0800b211
 800b1b4:	0800b211 	.word	0x0800b211
 800b1b8:	0800b211 	.word	0x0800b211
 800b1bc:	0800b201 	.word	0x0800b201
 800b1c0:	0800b211 	.word	0x0800b211
 800b1c4:	0800b211 	.word	0x0800b211
 800b1c8:	0800b211 	.word	0x0800b211
 800b1cc:	0800b211 	.word	0x0800b211
 800b1d0:	0800b211 	.word	0x0800b211
 800b1d4:	0800b211 	.word	0x0800b211
 800b1d8:	0800b211 	.word	0x0800b211
 800b1dc:	0800b209 	.word	0x0800b209
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b1e6:	e222      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b1e8:	2304      	movs	r3, #4
 800b1ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b1ee:	e21e      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b1f0:	2308      	movs	r3, #8
 800b1f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b1f6:	e21a      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b1f8:	2310      	movs	r3, #16
 800b1fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b1fe:	e216      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b200:	2320      	movs	r3, #32
 800b202:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b206:	e212      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b208:	2340      	movs	r3, #64	; 0x40
 800b20a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b20e:	e20e      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b210:	2380      	movs	r3, #128	; 0x80
 800b212:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b216:	e20a      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	4a6b      	ldr	r2, [pc, #428]	; (800b3cc <UART_SetConfig+0x340>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d130      	bne.n	800b284 <UART_SetConfig+0x1f8>
 800b222:	4b69      	ldr	r3, [pc, #420]	; (800b3c8 <UART_SetConfig+0x33c>)
 800b224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b226:	f003 0307 	and.w	r3, r3, #7
 800b22a:	2b05      	cmp	r3, #5
 800b22c:	d826      	bhi.n	800b27c <UART_SetConfig+0x1f0>
 800b22e:	a201      	add	r2, pc, #4	; (adr r2, 800b234 <UART_SetConfig+0x1a8>)
 800b230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b234:	0800b24d 	.word	0x0800b24d
 800b238:	0800b255 	.word	0x0800b255
 800b23c:	0800b25d 	.word	0x0800b25d
 800b240:	0800b265 	.word	0x0800b265
 800b244:	0800b26d 	.word	0x0800b26d
 800b248:	0800b275 	.word	0x0800b275
 800b24c:	2300      	movs	r3, #0
 800b24e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b252:	e1ec      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b254:	2304      	movs	r3, #4
 800b256:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b25a:	e1e8      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b25c:	2308      	movs	r3, #8
 800b25e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b262:	e1e4      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b264:	2310      	movs	r3, #16
 800b266:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b26a:	e1e0      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b26c:	2320      	movs	r3, #32
 800b26e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b272:	e1dc      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b274:	2340      	movs	r3, #64	; 0x40
 800b276:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b27a:	e1d8      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b27c:	2380      	movs	r3, #128	; 0x80
 800b27e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b282:	e1d4      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	4a51      	ldr	r2, [pc, #324]	; (800b3d0 <UART_SetConfig+0x344>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d130      	bne.n	800b2f0 <UART_SetConfig+0x264>
 800b28e:	4b4e      	ldr	r3, [pc, #312]	; (800b3c8 <UART_SetConfig+0x33c>)
 800b290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b292:	f003 0307 	and.w	r3, r3, #7
 800b296:	2b05      	cmp	r3, #5
 800b298:	d826      	bhi.n	800b2e8 <UART_SetConfig+0x25c>
 800b29a:	a201      	add	r2, pc, #4	; (adr r2, 800b2a0 <UART_SetConfig+0x214>)
 800b29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2a0:	0800b2b9 	.word	0x0800b2b9
 800b2a4:	0800b2c1 	.word	0x0800b2c1
 800b2a8:	0800b2c9 	.word	0x0800b2c9
 800b2ac:	0800b2d1 	.word	0x0800b2d1
 800b2b0:	0800b2d9 	.word	0x0800b2d9
 800b2b4:	0800b2e1 	.word	0x0800b2e1
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2be:	e1b6      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b2c0:	2304      	movs	r3, #4
 800b2c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2c6:	e1b2      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b2c8:	2308      	movs	r3, #8
 800b2ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2ce:	e1ae      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b2d0:	2310      	movs	r3, #16
 800b2d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2d6:	e1aa      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b2d8:	2320      	movs	r3, #32
 800b2da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2de:	e1a6      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b2e0:	2340      	movs	r3, #64	; 0x40
 800b2e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2e6:	e1a2      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b2e8:	2380      	movs	r3, #128	; 0x80
 800b2ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b2ee:	e19e      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4a37      	ldr	r2, [pc, #220]	; (800b3d4 <UART_SetConfig+0x348>)
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	d130      	bne.n	800b35c <UART_SetConfig+0x2d0>
 800b2fa:	4b33      	ldr	r3, [pc, #204]	; (800b3c8 <UART_SetConfig+0x33c>)
 800b2fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b2fe:	f003 0307 	and.w	r3, r3, #7
 800b302:	2b05      	cmp	r3, #5
 800b304:	d826      	bhi.n	800b354 <UART_SetConfig+0x2c8>
 800b306:	a201      	add	r2, pc, #4	; (adr r2, 800b30c <UART_SetConfig+0x280>)
 800b308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b30c:	0800b325 	.word	0x0800b325
 800b310:	0800b32d 	.word	0x0800b32d
 800b314:	0800b335 	.word	0x0800b335
 800b318:	0800b33d 	.word	0x0800b33d
 800b31c:	0800b345 	.word	0x0800b345
 800b320:	0800b34d 	.word	0x0800b34d
 800b324:	2300      	movs	r3, #0
 800b326:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b32a:	e180      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b32c:	2304      	movs	r3, #4
 800b32e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b332:	e17c      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b334:	2308      	movs	r3, #8
 800b336:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b33a:	e178      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b33c:	2310      	movs	r3, #16
 800b33e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b342:	e174      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b344:	2320      	movs	r3, #32
 800b346:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b34a:	e170      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b34c:	2340      	movs	r3, #64	; 0x40
 800b34e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b352:	e16c      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b354:	2380      	movs	r3, #128	; 0x80
 800b356:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b35a:	e168      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4a1d      	ldr	r2, [pc, #116]	; (800b3d8 <UART_SetConfig+0x34c>)
 800b362:	4293      	cmp	r3, r2
 800b364:	d142      	bne.n	800b3ec <UART_SetConfig+0x360>
 800b366:	4b18      	ldr	r3, [pc, #96]	; (800b3c8 <UART_SetConfig+0x33c>)
 800b368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b36a:	f003 0307 	and.w	r3, r3, #7
 800b36e:	2b05      	cmp	r3, #5
 800b370:	d838      	bhi.n	800b3e4 <UART_SetConfig+0x358>
 800b372:	a201      	add	r2, pc, #4	; (adr r2, 800b378 <UART_SetConfig+0x2ec>)
 800b374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b378:	0800b391 	.word	0x0800b391
 800b37c:	0800b399 	.word	0x0800b399
 800b380:	0800b3a1 	.word	0x0800b3a1
 800b384:	0800b3a9 	.word	0x0800b3a9
 800b388:	0800b3b1 	.word	0x0800b3b1
 800b38c:	0800b3dd 	.word	0x0800b3dd
 800b390:	2300      	movs	r3, #0
 800b392:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b396:	e14a      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b398:	2304      	movs	r3, #4
 800b39a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b39e:	e146      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b3a0:	2308      	movs	r3, #8
 800b3a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3a6:	e142      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b3a8:	2310      	movs	r3, #16
 800b3aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3ae:	e13e      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b3b0:	2320      	movs	r3, #32
 800b3b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3b6:	e13a      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b3b8:	cfff69f3 	.word	0xcfff69f3
 800b3bc:	58000c00 	.word	0x58000c00
 800b3c0:	11fff4ff 	.word	0x11fff4ff
 800b3c4:	40011000 	.word	0x40011000
 800b3c8:	58024400 	.word	0x58024400
 800b3cc:	40004400 	.word	0x40004400
 800b3d0:	40004800 	.word	0x40004800
 800b3d4:	40004c00 	.word	0x40004c00
 800b3d8:	40005000 	.word	0x40005000
 800b3dc:	2340      	movs	r3, #64	; 0x40
 800b3de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3e2:	e124      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b3e4:	2380      	movs	r3, #128	; 0x80
 800b3e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b3ea:	e120      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4acc      	ldr	r2, [pc, #816]	; (800b724 <UART_SetConfig+0x698>)
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d176      	bne.n	800b4e4 <UART_SetConfig+0x458>
 800b3f6:	4bcc      	ldr	r3, [pc, #816]	; (800b728 <UART_SetConfig+0x69c>)
 800b3f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b3fe:	2b28      	cmp	r3, #40	; 0x28
 800b400:	d86c      	bhi.n	800b4dc <UART_SetConfig+0x450>
 800b402:	a201      	add	r2, pc, #4	; (adr r2, 800b408 <UART_SetConfig+0x37c>)
 800b404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b408:	0800b4ad 	.word	0x0800b4ad
 800b40c:	0800b4dd 	.word	0x0800b4dd
 800b410:	0800b4dd 	.word	0x0800b4dd
 800b414:	0800b4dd 	.word	0x0800b4dd
 800b418:	0800b4dd 	.word	0x0800b4dd
 800b41c:	0800b4dd 	.word	0x0800b4dd
 800b420:	0800b4dd 	.word	0x0800b4dd
 800b424:	0800b4dd 	.word	0x0800b4dd
 800b428:	0800b4b5 	.word	0x0800b4b5
 800b42c:	0800b4dd 	.word	0x0800b4dd
 800b430:	0800b4dd 	.word	0x0800b4dd
 800b434:	0800b4dd 	.word	0x0800b4dd
 800b438:	0800b4dd 	.word	0x0800b4dd
 800b43c:	0800b4dd 	.word	0x0800b4dd
 800b440:	0800b4dd 	.word	0x0800b4dd
 800b444:	0800b4dd 	.word	0x0800b4dd
 800b448:	0800b4bd 	.word	0x0800b4bd
 800b44c:	0800b4dd 	.word	0x0800b4dd
 800b450:	0800b4dd 	.word	0x0800b4dd
 800b454:	0800b4dd 	.word	0x0800b4dd
 800b458:	0800b4dd 	.word	0x0800b4dd
 800b45c:	0800b4dd 	.word	0x0800b4dd
 800b460:	0800b4dd 	.word	0x0800b4dd
 800b464:	0800b4dd 	.word	0x0800b4dd
 800b468:	0800b4c5 	.word	0x0800b4c5
 800b46c:	0800b4dd 	.word	0x0800b4dd
 800b470:	0800b4dd 	.word	0x0800b4dd
 800b474:	0800b4dd 	.word	0x0800b4dd
 800b478:	0800b4dd 	.word	0x0800b4dd
 800b47c:	0800b4dd 	.word	0x0800b4dd
 800b480:	0800b4dd 	.word	0x0800b4dd
 800b484:	0800b4dd 	.word	0x0800b4dd
 800b488:	0800b4cd 	.word	0x0800b4cd
 800b48c:	0800b4dd 	.word	0x0800b4dd
 800b490:	0800b4dd 	.word	0x0800b4dd
 800b494:	0800b4dd 	.word	0x0800b4dd
 800b498:	0800b4dd 	.word	0x0800b4dd
 800b49c:	0800b4dd 	.word	0x0800b4dd
 800b4a0:	0800b4dd 	.word	0x0800b4dd
 800b4a4:	0800b4dd 	.word	0x0800b4dd
 800b4a8:	0800b4d5 	.word	0x0800b4d5
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b4b2:	e0bc      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b4b4:	2304      	movs	r3, #4
 800b4b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b4ba:	e0b8      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b4bc:	2308      	movs	r3, #8
 800b4be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b4c2:	e0b4      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b4c4:	2310      	movs	r3, #16
 800b4c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b4ca:	e0b0      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b4cc:	2320      	movs	r3, #32
 800b4ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b4d2:	e0ac      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b4d4:	2340      	movs	r3, #64	; 0x40
 800b4d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b4da:	e0a8      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b4dc:	2380      	movs	r3, #128	; 0x80
 800b4de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b4e2:	e0a4      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	4a90      	ldr	r2, [pc, #576]	; (800b72c <UART_SetConfig+0x6a0>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d130      	bne.n	800b550 <UART_SetConfig+0x4c4>
 800b4ee:	4b8e      	ldr	r3, [pc, #568]	; (800b728 <UART_SetConfig+0x69c>)
 800b4f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4f2:	f003 0307 	and.w	r3, r3, #7
 800b4f6:	2b05      	cmp	r3, #5
 800b4f8:	d826      	bhi.n	800b548 <UART_SetConfig+0x4bc>
 800b4fa:	a201      	add	r2, pc, #4	; (adr r2, 800b500 <UART_SetConfig+0x474>)
 800b4fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b500:	0800b519 	.word	0x0800b519
 800b504:	0800b521 	.word	0x0800b521
 800b508:	0800b529 	.word	0x0800b529
 800b50c:	0800b531 	.word	0x0800b531
 800b510:	0800b539 	.word	0x0800b539
 800b514:	0800b541 	.word	0x0800b541
 800b518:	2300      	movs	r3, #0
 800b51a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b51e:	e086      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b520:	2304      	movs	r3, #4
 800b522:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b526:	e082      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b528:	2308      	movs	r3, #8
 800b52a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b52e:	e07e      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b530:	2310      	movs	r3, #16
 800b532:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b536:	e07a      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b538:	2320      	movs	r3, #32
 800b53a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b53e:	e076      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b540:	2340      	movs	r3, #64	; 0x40
 800b542:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b546:	e072      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b548:	2380      	movs	r3, #128	; 0x80
 800b54a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b54e:	e06e      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	4a76      	ldr	r2, [pc, #472]	; (800b730 <UART_SetConfig+0x6a4>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d130      	bne.n	800b5bc <UART_SetConfig+0x530>
 800b55a:	4b73      	ldr	r3, [pc, #460]	; (800b728 <UART_SetConfig+0x69c>)
 800b55c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b55e:	f003 0307 	and.w	r3, r3, #7
 800b562:	2b05      	cmp	r3, #5
 800b564:	d826      	bhi.n	800b5b4 <UART_SetConfig+0x528>
 800b566:	a201      	add	r2, pc, #4	; (adr r2, 800b56c <UART_SetConfig+0x4e0>)
 800b568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b56c:	0800b585 	.word	0x0800b585
 800b570:	0800b58d 	.word	0x0800b58d
 800b574:	0800b595 	.word	0x0800b595
 800b578:	0800b59d 	.word	0x0800b59d
 800b57c:	0800b5a5 	.word	0x0800b5a5
 800b580:	0800b5ad 	.word	0x0800b5ad
 800b584:	2300      	movs	r3, #0
 800b586:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b58a:	e050      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b58c:	2304      	movs	r3, #4
 800b58e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b592:	e04c      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b594:	2308      	movs	r3, #8
 800b596:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b59a:	e048      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b59c:	2310      	movs	r3, #16
 800b59e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5a2:	e044      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b5a4:	2320      	movs	r3, #32
 800b5a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5aa:	e040      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b5ac:	2340      	movs	r3, #64	; 0x40
 800b5ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5b2:	e03c      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b5b4:	2380      	movs	r3, #128	; 0x80
 800b5b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5ba:	e038      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	4a5c      	ldr	r2, [pc, #368]	; (800b734 <UART_SetConfig+0x6a8>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d130      	bne.n	800b628 <UART_SetConfig+0x59c>
 800b5c6:	4b58      	ldr	r3, [pc, #352]	; (800b728 <UART_SetConfig+0x69c>)
 800b5c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5ca:	f003 0307 	and.w	r3, r3, #7
 800b5ce:	2b05      	cmp	r3, #5
 800b5d0:	d826      	bhi.n	800b620 <UART_SetConfig+0x594>
 800b5d2:	a201      	add	r2, pc, #4	; (adr r2, 800b5d8 <UART_SetConfig+0x54c>)
 800b5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5d8:	0800b5f1 	.word	0x0800b5f1
 800b5dc:	0800b5f9 	.word	0x0800b5f9
 800b5e0:	0800b601 	.word	0x0800b601
 800b5e4:	0800b609 	.word	0x0800b609
 800b5e8:	0800b611 	.word	0x0800b611
 800b5ec:	0800b619 	.word	0x0800b619
 800b5f0:	2302      	movs	r3, #2
 800b5f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5f6:	e01a      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b5f8:	2304      	movs	r3, #4
 800b5fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b5fe:	e016      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b600:	2308      	movs	r3, #8
 800b602:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b606:	e012      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b608:	2310      	movs	r3, #16
 800b60a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b60e:	e00e      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b610:	2320      	movs	r3, #32
 800b612:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b616:	e00a      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b618:	2340      	movs	r3, #64	; 0x40
 800b61a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b61e:	e006      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b620:	2380      	movs	r3, #128	; 0x80
 800b622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b626:	e002      	b.n	800b62e <UART_SetConfig+0x5a2>
 800b628:	2380      	movs	r3, #128	; 0x80
 800b62a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4a40      	ldr	r2, [pc, #256]	; (800b734 <UART_SetConfig+0x6a8>)
 800b634:	4293      	cmp	r3, r2
 800b636:	f040 80ef 	bne.w	800b818 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b63a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b63e:	2b20      	cmp	r3, #32
 800b640:	dc46      	bgt.n	800b6d0 <UART_SetConfig+0x644>
 800b642:	2b02      	cmp	r3, #2
 800b644:	f2c0 8081 	blt.w	800b74a <UART_SetConfig+0x6be>
 800b648:	3b02      	subs	r3, #2
 800b64a:	2b1e      	cmp	r3, #30
 800b64c:	d87d      	bhi.n	800b74a <UART_SetConfig+0x6be>
 800b64e:	a201      	add	r2, pc, #4	; (adr r2, 800b654 <UART_SetConfig+0x5c8>)
 800b650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b654:	0800b6d7 	.word	0x0800b6d7
 800b658:	0800b74b 	.word	0x0800b74b
 800b65c:	0800b6df 	.word	0x0800b6df
 800b660:	0800b74b 	.word	0x0800b74b
 800b664:	0800b74b 	.word	0x0800b74b
 800b668:	0800b74b 	.word	0x0800b74b
 800b66c:	0800b6ef 	.word	0x0800b6ef
 800b670:	0800b74b 	.word	0x0800b74b
 800b674:	0800b74b 	.word	0x0800b74b
 800b678:	0800b74b 	.word	0x0800b74b
 800b67c:	0800b74b 	.word	0x0800b74b
 800b680:	0800b74b 	.word	0x0800b74b
 800b684:	0800b74b 	.word	0x0800b74b
 800b688:	0800b74b 	.word	0x0800b74b
 800b68c:	0800b6ff 	.word	0x0800b6ff
 800b690:	0800b74b 	.word	0x0800b74b
 800b694:	0800b74b 	.word	0x0800b74b
 800b698:	0800b74b 	.word	0x0800b74b
 800b69c:	0800b74b 	.word	0x0800b74b
 800b6a0:	0800b74b 	.word	0x0800b74b
 800b6a4:	0800b74b 	.word	0x0800b74b
 800b6a8:	0800b74b 	.word	0x0800b74b
 800b6ac:	0800b74b 	.word	0x0800b74b
 800b6b0:	0800b74b 	.word	0x0800b74b
 800b6b4:	0800b74b 	.word	0x0800b74b
 800b6b8:	0800b74b 	.word	0x0800b74b
 800b6bc:	0800b74b 	.word	0x0800b74b
 800b6c0:	0800b74b 	.word	0x0800b74b
 800b6c4:	0800b74b 	.word	0x0800b74b
 800b6c8:	0800b74b 	.word	0x0800b74b
 800b6cc:	0800b73d 	.word	0x0800b73d
 800b6d0:	2b40      	cmp	r3, #64	; 0x40
 800b6d2:	d036      	beq.n	800b742 <UART_SetConfig+0x6b6>
 800b6d4:	e039      	b.n	800b74a <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b6d6:	f7fc ff2d 	bl	8008534 <HAL_RCCEx_GetD3PCLK1Freq>
 800b6da:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800b6dc:	e03b      	b.n	800b756 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b6de:	f107 0314 	add.w	r3, r7, #20
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	f7fc ff3c 	bl	8008560 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b6e8:	69bb      	ldr	r3, [r7, #24]
 800b6ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b6ec:	e033      	b.n	800b756 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b6ee:	f107 0308 	add.w	r3, r7, #8
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f7fd f888 	bl	8008808 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b6fc:	e02b      	b.n	800b756 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b6fe:	4b0a      	ldr	r3, [pc, #40]	; (800b728 <UART_SetConfig+0x69c>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	f003 0320 	and.w	r3, r3, #32
 800b706:	2b00      	cmp	r3, #0
 800b708:	d009      	beq.n	800b71e <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b70a:	4b07      	ldr	r3, [pc, #28]	; (800b728 <UART_SetConfig+0x69c>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	08db      	lsrs	r3, r3, #3
 800b710:	f003 0303 	and.w	r3, r3, #3
 800b714:	4a08      	ldr	r2, [pc, #32]	; (800b738 <UART_SetConfig+0x6ac>)
 800b716:	fa22 f303 	lsr.w	r3, r2, r3
 800b71a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b71c:	e01b      	b.n	800b756 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800b71e:	4b06      	ldr	r3, [pc, #24]	; (800b738 <UART_SetConfig+0x6ac>)
 800b720:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b722:	e018      	b.n	800b756 <UART_SetConfig+0x6ca>
 800b724:	40011400 	.word	0x40011400
 800b728:	58024400 	.word	0x58024400
 800b72c:	40007800 	.word	0x40007800
 800b730:	40007c00 	.word	0x40007c00
 800b734:	58000c00 	.word	0x58000c00
 800b738:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b73c:	4bc4      	ldr	r3, [pc, #784]	; (800ba50 <UART_SetConfig+0x9c4>)
 800b73e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b740:	e009      	b.n	800b756 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b746:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b748:	e005      	b.n	800b756 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800b74a:	2300      	movs	r3, #0
 800b74c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800b74e:	2301      	movs	r3, #1
 800b750:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800b754:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b758:	2b00      	cmp	r3, #0
 800b75a:	f000 81da 	beq.w	800bb12 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b762:	4abc      	ldr	r2, [pc, #752]	; (800ba54 <UART_SetConfig+0x9c8>)
 800b764:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b768:	461a      	mov	r2, r3
 800b76a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b76c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b770:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	685a      	ldr	r2, [r3, #4]
 800b776:	4613      	mov	r3, r2
 800b778:	005b      	lsls	r3, r3, #1
 800b77a:	4413      	add	r3, r2
 800b77c:	6a3a      	ldr	r2, [r7, #32]
 800b77e:	429a      	cmp	r2, r3
 800b780:	d305      	bcc.n	800b78e <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	685b      	ldr	r3, [r3, #4]
 800b786:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b788:	6a3a      	ldr	r2, [r7, #32]
 800b78a:	429a      	cmp	r2, r3
 800b78c:	d903      	bls.n	800b796 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800b78e:	2301      	movs	r3, #1
 800b790:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800b794:	e1bd      	b.n	800bb12 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b798:	4618      	mov	r0, r3
 800b79a:	f04f 0100 	mov.w	r1, #0
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7a2:	4aac      	ldr	r2, [pc, #688]	; (800ba54 <UART_SetConfig+0x9c8>)
 800b7a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b7a8:	b29a      	uxth	r2, r3
 800b7aa:	f04f 0300 	mov.w	r3, #0
 800b7ae:	f7f4 ffab 	bl	8000708 <__aeabi_uldivmod>
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	460b      	mov	r3, r1
 800b7b6:	4610      	mov	r0, r2
 800b7b8:	4619      	mov	r1, r3
 800b7ba:	f04f 0200 	mov.w	r2, #0
 800b7be:	f04f 0300 	mov.w	r3, #0
 800b7c2:	020b      	lsls	r3, r1, #8
 800b7c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b7c8:	0202      	lsls	r2, r0, #8
 800b7ca:	6879      	ldr	r1, [r7, #4]
 800b7cc:	6849      	ldr	r1, [r1, #4]
 800b7ce:	0849      	lsrs	r1, r1, #1
 800b7d0:	4608      	mov	r0, r1
 800b7d2:	f04f 0100 	mov.w	r1, #0
 800b7d6:	1814      	adds	r4, r2, r0
 800b7d8:	eb43 0501 	adc.w	r5, r3, r1
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	f04f 0300 	mov.w	r3, #0
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	4629      	mov	r1, r5
 800b7ea:	f7f4 ff8d 	bl	8000708 <__aeabi_uldivmod>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	460b      	mov	r3, r1
 800b7f2:	4613      	mov	r3, r2
 800b7f4:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b7f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b7fc:	d308      	bcc.n	800b810 <UART_SetConfig+0x784>
 800b7fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b800:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b804:	d204      	bcs.n	800b810 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b80c:	60da      	str	r2, [r3, #12]
 800b80e:	e180      	b.n	800bb12 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800b810:	2301      	movs	r3, #1
 800b812:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800b816:	e17c      	b.n	800bb12 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	69db      	ldr	r3, [r3, #28]
 800b81c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b820:	f040 80be 	bne.w	800b9a0 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 800b824:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b828:	2b20      	cmp	r3, #32
 800b82a:	dc49      	bgt.n	800b8c0 <UART_SetConfig+0x834>
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	db7c      	blt.n	800b92a <UART_SetConfig+0x89e>
 800b830:	2b20      	cmp	r3, #32
 800b832:	d87a      	bhi.n	800b92a <UART_SetConfig+0x89e>
 800b834:	a201      	add	r2, pc, #4	; (adr r2, 800b83c <UART_SetConfig+0x7b0>)
 800b836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b83a:	bf00      	nop
 800b83c:	0800b8c7 	.word	0x0800b8c7
 800b840:	0800b8cf 	.word	0x0800b8cf
 800b844:	0800b92b 	.word	0x0800b92b
 800b848:	0800b92b 	.word	0x0800b92b
 800b84c:	0800b8d7 	.word	0x0800b8d7
 800b850:	0800b92b 	.word	0x0800b92b
 800b854:	0800b92b 	.word	0x0800b92b
 800b858:	0800b92b 	.word	0x0800b92b
 800b85c:	0800b8e7 	.word	0x0800b8e7
 800b860:	0800b92b 	.word	0x0800b92b
 800b864:	0800b92b 	.word	0x0800b92b
 800b868:	0800b92b 	.word	0x0800b92b
 800b86c:	0800b92b 	.word	0x0800b92b
 800b870:	0800b92b 	.word	0x0800b92b
 800b874:	0800b92b 	.word	0x0800b92b
 800b878:	0800b92b 	.word	0x0800b92b
 800b87c:	0800b8f7 	.word	0x0800b8f7
 800b880:	0800b92b 	.word	0x0800b92b
 800b884:	0800b92b 	.word	0x0800b92b
 800b888:	0800b92b 	.word	0x0800b92b
 800b88c:	0800b92b 	.word	0x0800b92b
 800b890:	0800b92b 	.word	0x0800b92b
 800b894:	0800b92b 	.word	0x0800b92b
 800b898:	0800b92b 	.word	0x0800b92b
 800b89c:	0800b92b 	.word	0x0800b92b
 800b8a0:	0800b92b 	.word	0x0800b92b
 800b8a4:	0800b92b 	.word	0x0800b92b
 800b8a8:	0800b92b 	.word	0x0800b92b
 800b8ac:	0800b92b 	.word	0x0800b92b
 800b8b0:	0800b92b 	.word	0x0800b92b
 800b8b4:	0800b92b 	.word	0x0800b92b
 800b8b8:	0800b92b 	.word	0x0800b92b
 800b8bc:	0800b91d 	.word	0x0800b91d
 800b8c0:	2b40      	cmp	r3, #64	; 0x40
 800b8c2:	d02e      	beq.n	800b922 <UART_SetConfig+0x896>
 800b8c4:	e031      	b.n	800b92a <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b8c6:	f7fb fec9 	bl	800765c <HAL_RCC_GetPCLK1Freq>
 800b8ca:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800b8cc:	e033      	b.n	800b936 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b8ce:	f7fb fedb 	bl	8007688 <HAL_RCC_GetPCLK2Freq>
 800b8d2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800b8d4:	e02f      	b.n	800b936 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b8d6:	f107 0314 	add.w	r3, r7, #20
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7fc fe40 	bl	8008560 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b8e0:	69bb      	ldr	r3, [r7, #24]
 800b8e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b8e4:	e027      	b.n	800b936 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b8e6:	f107 0308 	add.w	r3, r7, #8
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	f7fc ff8c 	bl	8008808 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b8f4:	e01f      	b.n	800b936 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b8f6:	4b58      	ldr	r3, [pc, #352]	; (800ba58 <UART_SetConfig+0x9cc>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	f003 0320 	and.w	r3, r3, #32
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d009      	beq.n	800b916 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b902:	4b55      	ldr	r3, [pc, #340]	; (800ba58 <UART_SetConfig+0x9cc>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	08db      	lsrs	r3, r3, #3
 800b908:	f003 0303 	and.w	r3, r3, #3
 800b90c:	4a53      	ldr	r2, [pc, #332]	; (800ba5c <UART_SetConfig+0x9d0>)
 800b90e:	fa22 f303 	lsr.w	r3, r2, r3
 800b912:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b914:	e00f      	b.n	800b936 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800b916:	4b51      	ldr	r3, [pc, #324]	; (800ba5c <UART_SetConfig+0x9d0>)
 800b918:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b91a:	e00c      	b.n	800b936 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b91c:	4b4c      	ldr	r3, [pc, #304]	; (800ba50 <UART_SetConfig+0x9c4>)
 800b91e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b920:	e009      	b.n	800b936 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b926:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b928:	e005      	b.n	800b936 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800b92a:	2300      	movs	r3, #0
 800b92c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800b92e:	2301      	movs	r3, #1
 800b930:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800b934:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b938:	2b00      	cmp	r3, #0
 800b93a:	f000 80ea 	beq.w	800bb12 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b942:	4a44      	ldr	r2, [pc, #272]	; (800ba54 <UART_SetConfig+0x9c8>)
 800b944:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b948:	461a      	mov	r2, r3
 800b94a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b94c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b950:	005a      	lsls	r2, r3, #1
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	685b      	ldr	r3, [r3, #4]
 800b956:	085b      	lsrs	r3, r3, #1
 800b958:	441a      	add	r2, r3
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	685b      	ldr	r3, [r3, #4]
 800b95e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b962:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b966:	2b0f      	cmp	r3, #15
 800b968:	d916      	bls.n	800b998 <UART_SetConfig+0x90c>
 800b96a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b96c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b970:	d212      	bcs.n	800b998 <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b974:	b29b      	uxth	r3, r3
 800b976:	f023 030f 	bic.w	r3, r3, #15
 800b97a:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b97c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b97e:	085b      	lsrs	r3, r3, #1
 800b980:	b29b      	uxth	r3, r3
 800b982:	f003 0307 	and.w	r3, r3, #7
 800b986:	b29a      	uxth	r2, r3
 800b988:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b98a:	4313      	orrs	r3, r2
 800b98c:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b994:	60da      	str	r2, [r3, #12]
 800b996:	e0bc      	b.n	800bb12 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800b998:	2301      	movs	r3, #1
 800b99a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800b99e:	e0b8      	b.n	800bb12 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b9a0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b9a4:	2b20      	cmp	r3, #32
 800b9a6:	dc4b      	bgt.n	800ba40 <UART_SetConfig+0x9b4>
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	f2c0 8087 	blt.w	800babc <UART_SetConfig+0xa30>
 800b9ae:	2b20      	cmp	r3, #32
 800b9b0:	f200 8084 	bhi.w	800babc <UART_SetConfig+0xa30>
 800b9b4:	a201      	add	r2, pc, #4	; (adr r2, 800b9bc <UART_SetConfig+0x930>)
 800b9b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9ba:	bf00      	nop
 800b9bc:	0800ba47 	.word	0x0800ba47
 800b9c0:	0800ba61 	.word	0x0800ba61
 800b9c4:	0800babd 	.word	0x0800babd
 800b9c8:	0800babd 	.word	0x0800babd
 800b9cc:	0800ba69 	.word	0x0800ba69
 800b9d0:	0800babd 	.word	0x0800babd
 800b9d4:	0800babd 	.word	0x0800babd
 800b9d8:	0800babd 	.word	0x0800babd
 800b9dc:	0800ba79 	.word	0x0800ba79
 800b9e0:	0800babd 	.word	0x0800babd
 800b9e4:	0800babd 	.word	0x0800babd
 800b9e8:	0800babd 	.word	0x0800babd
 800b9ec:	0800babd 	.word	0x0800babd
 800b9f0:	0800babd 	.word	0x0800babd
 800b9f4:	0800babd 	.word	0x0800babd
 800b9f8:	0800babd 	.word	0x0800babd
 800b9fc:	0800ba89 	.word	0x0800ba89
 800ba00:	0800babd 	.word	0x0800babd
 800ba04:	0800babd 	.word	0x0800babd
 800ba08:	0800babd 	.word	0x0800babd
 800ba0c:	0800babd 	.word	0x0800babd
 800ba10:	0800babd 	.word	0x0800babd
 800ba14:	0800babd 	.word	0x0800babd
 800ba18:	0800babd 	.word	0x0800babd
 800ba1c:	0800babd 	.word	0x0800babd
 800ba20:	0800babd 	.word	0x0800babd
 800ba24:	0800babd 	.word	0x0800babd
 800ba28:	0800babd 	.word	0x0800babd
 800ba2c:	0800babd 	.word	0x0800babd
 800ba30:	0800babd 	.word	0x0800babd
 800ba34:	0800babd 	.word	0x0800babd
 800ba38:	0800babd 	.word	0x0800babd
 800ba3c:	0800baaf 	.word	0x0800baaf
 800ba40:	2b40      	cmp	r3, #64	; 0x40
 800ba42:	d037      	beq.n	800bab4 <UART_SetConfig+0xa28>
 800ba44:	e03a      	b.n	800babc <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba46:	f7fb fe09 	bl	800765c <HAL_RCC_GetPCLK1Freq>
 800ba4a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ba4c:	e03c      	b.n	800bac8 <UART_SetConfig+0xa3c>
 800ba4e:	bf00      	nop
 800ba50:	003d0900 	.word	0x003d0900
 800ba54:	0800f268 	.word	0x0800f268
 800ba58:	58024400 	.word	0x58024400
 800ba5c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ba60:	f7fb fe12 	bl	8007688 <HAL_RCC_GetPCLK2Freq>
 800ba64:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ba66:	e02f      	b.n	800bac8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba68:	f107 0314 	add.w	r3, r7, #20
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	f7fc fd77 	bl	8008560 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ba72:	69bb      	ldr	r3, [r7, #24]
 800ba74:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ba76:	e027      	b.n	800bac8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ba78:	f107 0308 	add.w	r3, r7, #8
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f7fc fec3 	bl	8008808 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ba86:	e01f      	b.n	800bac8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba88:	4b2c      	ldr	r3, [pc, #176]	; (800bb3c <UART_SetConfig+0xab0>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f003 0320 	and.w	r3, r3, #32
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d009      	beq.n	800baa8 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ba94:	4b29      	ldr	r3, [pc, #164]	; (800bb3c <UART_SetConfig+0xab0>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	08db      	lsrs	r3, r3, #3
 800ba9a:	f003 0303 	and.w	r3, r3, #3
 800ba9e:	4a28      	ldr	r2, [pc, #160]	; (800bb40 <UART_SetConfig+0xab4>)
 800baa0:	fa22 f303 	lsr.w	r3, r2, r3
 800baa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800baa6:	e00f      	b.n	800bac8 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800baa8:	4b25      	ldr	r3, [pc, #148]	; (800bb40 <UART_SetConfig+0xab4>)
 800baaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800baac:	e00c      	b.n	800bac8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800baae:	4b25      	ldr	r3, [pc, #148]	; (800bb44 <UART_SetConfig+0xab8>)
 800bab0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800bab2:	e009      	b.n	800bac8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bab4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bab8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800baba:	e005      	b.n	800bac8 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800babc:	2300      	movs	r3, #0
 800babe:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800bac0:	2301      	movs	r3, #1
 800bac2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800bac6:	bf00      	nop
    }

    if (pclk != 0U)
 800bac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d021      	beq.n	800bb12 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bad2:	4a1d      	ldr	r2, [pc, #116]	; (800bb48 <UART_SetConfig+0xabc>)
 800bad4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bad8:	461a      	mov	r2, r3
 800bada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800badc:	fbb3 f2f2 	udiv	r2, r3, r2
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	685b      	ldr	r3, [r3, #4]
 800bae4:	085b      	lsrs	r3, r3, #1
 800bae6:	441a      	add	r2, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	685b      	ldr	r3, [r3, #4]
 800baec:	fbb2 f3f3 	udiv	r3, r2, r3
 800baf0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800baf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baf4:	2b0f      	cmp	r3, #15
 800baf6:	d909      	bls.n	800bb0c <UART_SetConfig+0xa80>
 800baf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bafa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bafe:	d205      	bcs.n	800bb0c <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bb00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb02:	b29a      	uxth	r2, r3
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	60da      	str	r2, [r3, #12]
 800bb0a:	e002      	b.n	800bb12 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2201      	movs	r2, #1
 800bb16:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2200      	movs	r2, #0
 800bb26:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800bb2e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3738      	adds	r7, #56	; 0x38
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bdb0      	pop	{r4, r5, r7, pc}
 800bb3a:	bf00      	nop
 800bb3c:	58024400 	.word	0x58024400
 800bb40:	03d09000 	.word	0x03d09000
 800bb44:	003d0900 	.word	0x003d0900
 800bb48:	0800f268 	.word	0x0800f268

0800bb4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bb4c:	b480      	push	{r7}
 800bb4e:	b083      	sub	sp, #12
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb58:	f003 0301 	and.w	r3, r3, #1
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d00a      	beq.n	800bb76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	685b      	ldr	r3, [r3, #4]
 800bb66:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	430a      	orrs	r2, r1
 800bb74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb7a:	f003 0302 	and.w	r3, r3, #2
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d00a      	beq.n	800bb98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	685b      	ldr	r3, [r3, #4]
 800bb88:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	430a      	orrs	r2, r1
 800bb96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb9c:	f003 0304 	and.w	r3, r3, #4
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d00a      	beq.n	800bbba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	685b      	ldr	r3, [r3, #4]
 800bbaa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	430a      	orrs	r2, r1
 800bbb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbbe:	f003 0308 	and.w	r3, r3, #8
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d00a      	beq.n	800bbdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	430a      	orrs	r2, r1
 800bbda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbe0:	f003 0310 	and.w	r3, r3, #16
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d00a      	beq.n	800bbfe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	689b      	ldr	r3, [r3, #8]
 800bbee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	430a      	orrs	r2, r1
 800bbfc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc02:	f003 0320 	and.w	r3, r3, #32
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d00a      	beq.n	800bc20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	689b      	ldr	r3, [r3, #8]
 800bc10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	430a      	orrs	r2, r1
 800bc1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d01a      	beq.n	800bc62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	685b      	ldr	r3, [r3, #4]
 800bc32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	430a      	orrs	r2, r1
 800bc40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bc4a:	d10a      	bne.n	800bc62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	685b      	ldr	r3, [r3, #4]
 800bc52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	430a      	orrs	r2, r1
 800bc60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d00a      	beq.n	800bc84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	685b      	ldr	r3, [r3, #4]
 800bc74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	430a      	orrs	r2, r1
 800bc82:	605a      	str	r2, [r3, #4]
  }
}
 800bc84:	bf00      	nop
 800bc86:	370c      	adds	r7, #12
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr

0800bc90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b086      	sub	sp, #24
 800bc94:	af02      	add	r7, sp, #8
 800bc96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bca0:	f7f7 fef0 	bl	8003a84 <HAL_GetTick>
 800bca4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f003 0308 	and.w	r3, r3, #8
 800bcb0:	2b08      	cmp	r3, #8
 800bcb2:	d10e      	bne.n	800bcd2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bcb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bcb8:	9300      	str	r3, [sp, #0]
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f000 f82f 	bl	800bd26 <UART_WaitOnFlagUntilTimeout>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d001      	beq.n	800bcd2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bcce:	2303      	movs	r3, #3
 800bcd0:	e025      	b.n	800bd1e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	f003 0304 	and.w	r3, r3, #4
 800bcdc:	2b04      	cmp	r3, #4
 800bcde:	d10e      	bne.n	800bcfe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bce0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bce4:	9300      	str	r3, [sp, #0]
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f000 f819 	bl	800bd26 <UART_WaitOnFlagUntilTimeout>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d001      	beq.n	800bcfe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bcfa:	2303      	movs	r3, #3
 800bcfc:	e00f      	b.n	800bd1e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2220      	movs	r2, #32
 800bd02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2220      	movs	r2, #32
 800bd0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2200      	movs	r2, #0
 800bd12:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2200      	movs	r2, #0
 800bd18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bd1c:	2300      	movs	r3, #0
}
 800bd1e:	4618      	mov	r0, r3
 800bd20:	3710      	adds	r7, #16
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}

0800bd26 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bd26:	b580      	push	{r7, lr}
 800bd28:	b09c      	sub	sp, #112	; 0x70
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	60f8      	str	r0, [r7, #12]
 800bd2e:	60b9      	str	r1, [r7, #8]
 800bd30:	603b      	str	r3, [r7, #0]
 800bd32:	4613      	mov	r3, r2
 800bd34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bd36:	e0a9      	b.n	800be8c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bd38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bd3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd3e:	f000 80a5 	beq.w	800be8c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd42:	f7f7 fe9f 	bl	8003a84 <HAL_GetTick>
 800bd46:	4602      	mov	r2, r0
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	1ad3      	subs	r3, r2, r3
 800bd4c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800bd4e:	429a      	cmp	r2, r3
 800bd50:	d302      	bcc.n	800bd58 <UART_WaitOnFlagUntilTimeout+0x32>
 800bd52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d140      	bne.n	800bdda <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd60:	e853 3f00 	ldrex	r3, [r3]
 800bd64:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800bd66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bd6c:	667b      	str	r3, [r7, #100]	; 0x64
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	461a      	mov	r2, r3
 800bd74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bd76:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bd78:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd7a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bd7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bd7e:	e841 2300 	strex	r3, r2, [r1]
 800bd82:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800bd84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d1e6      	bne.n	800bd58 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	3308      	adds	r3, #8
 800bd90:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd94:	e853 3f00 	ldrex	r3, [r3]
 800bd98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bd9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd9c:	f023 0301 	bic.w	r3, r3, #1
 800bda0:	663b      	str	r3, [r7, #96]	; 0x60
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	3308      	adds	r3, #8
 800bda8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800bdaa:	64ba      	str	r2, [r7, #72]	; 0x48
 800bdac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bdb0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bdb2:	e841 2300 	strex	r3, r2, [r1]
 800bdb6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800bdb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d1e5      	bne.n	800bd8a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	2220      	movs	r2, #32
 800bdc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	2220      	movs	r2, #32
 800bdca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800bdd6:	2303      	movs	r3, #3
 800bdd8:	e069      	b.n	800beae <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	f003 0304 	and.w	r3, r3, #4
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d051      	beq.n	800be8c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	69db      	ldr	r3, [r3, #28]
 800bdee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bdf2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bdf6:	d149      	bne.n	800be8c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800be00:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be0a:	e853 3f00 	ldrex	r3, [r3]
 800be0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800be10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be12:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800be16:	66fb      	str	r3, [r7, #108]	; 0x6c
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	461a      	mov	r2, r3
 800be1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800be20:	637b      	str	r3, [r7, #52]	; 0x34
 800be22:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800be26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be28:	e841 2300 	strex	r3, r2, [r1]
 800be2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800be2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be30:	2b00      	cmp	r3, #0
 800be32:	d1e6      	bne.n	800be02 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	3308      	adds	r3, #8
 800be3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	e853 3f00 	ldrex	r3, [r3]
 800be42:	613b      	str	r3, [r7, #16]
   return(result);
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	f023 0301 	bic.w	r3, r3, #1
 800be4a:	66bb      	str	r3, [r7, #104]	; 0x68
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	3308      	adds	r3, #8
 800be52:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800be54:	623a      	str	r2, [r7, #32]
 800be56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be58:	69f9      	ldr	r1, [r7, #28]
 800be5a:	6a3a      	ldr	r2, [r7, #32]
 800be5c:	e841 2300 	strex	r3, r2, [r1]
 800be60:	61bb      	str	r3, [r7, #24]
   return(result);
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d1e5      	bne.n	800be34 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	2220      	movs	r2, #32
 800be6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	2220      	movs	r2, #32
 800be74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	2220      	movs	r2, #32
 800be7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	2200      	movs	r2, #0
 800be84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800be88:	2303      	movs	r3, #3
 800be8a:	e010      	b.n	800beae <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	69da      	ldr	r2, [r3, #28]
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	4013      	ands	r3, r2
 800be96:	68ba      	ldr	r2, [r7, #8]
 800be98:	429a      	cmp	r2, r3
 800be9a:	bf0c      	ite	eq
 800be9c:	2301      	moveq	r3, #1
 800be9e:	2300      	movne	r3, #0
 800bea0:	b2db      	uxtb	r3, r3
 800bea2:	461a      	mov	r2, r3
 800bea4:	79fb      	ldrb	r3, [r7, #7]
 800bea6:	429a      	cmp	r2, r3
 800bea8:	f43f af46 	beq.w	800bd38 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800beac:	2300      	movs	r3, #0
}
 800beae:	4618      	mov	r0, r3
 800beb0:	3770      	adds	r7, #112	; 0x70
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}
	...

0800beb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800beb8:	b480      	push	{r7}
 800beba:	b095      	sub	sp, #84	; 0x54
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bec8:	e853 3f00 	ldrex	r3, [r3]
 800becc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800bece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bed4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	461a      	mov	r2, r3
 800bedc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bede:	643b      	str	r3, [r7, #64]	; 0x40
 800bee0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bee2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bee4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bee6:	e841 2300 	strex	r3, r2, [r1]
 800beea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800beec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d1e6      	bne.n	800bec0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	3308      	adds	r3, #8
 800bef8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800befa:	6a3b      	ldr	r3, [r7, #32]
 800befc:	e853 3f00 	ldrex	r3, [r3]
 800bf00:	61fb      	str	r3, [r7, #28]
   return(result);
 800bf02:	69fa      	ldr	r2, [r7, #28]
 800bf04:	4b1e      	ldr	r3, [pc, #120]	; (800bf80 <UART_EndRxTransfer+0xc8>)
 800bf06:	4013      	ands	r3, r2
 800bf08:	64bb      	str	r3, [r7, #72]	; 0x48
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	3308      	adds	r3, #8
 800bf10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bf12:	62fa      	str	r2, [r7, #44]	; 0x2c
 800bf14:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bf18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bf1a:	e841 2300 	strex	r3, r2, [r1]
 800bf1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bf20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d1e5      	bne.n	800bef2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bf2a:	2b01      	cmp	r3, #1
 800bf2c:	d118      	bne.n	800bf60 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	e853 3f00 	ldrex	r3, [r3]
 800bf3a:	60bb      	str	r3, [r7, #8]
   return(result);
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	f023 0310 	bic.w	r3, r3, #16
 800bf42:	647b      	str	r3, [r7, #68]	; 0x44
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	461a      	mov	r2, r3
 800bf4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bf4c:	61bb      	str	r3, [r7, #24]
 800bf4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf50:	6979      	ldr	r1, [r7, #20]
 800bf52:	69ba      	ldr	r2, [r7, #24]
 800bf54:	e841 2300 	strex	r3, r2, [r1]
 800bf58:	613b      	str	r3, [r7, #16]
   return(result);
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d1e6      	bne.n	800bf2e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2220      	movs	r2, #32
 800bf64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2200      	movs	r2, #0
 800bf72:	671a      	str	r2, [r3, #112]	; 0x70
}
 800bf74:	bf00      	nop
 800bf76:	3754      	adds	r7, #84	; 0x54
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr
 800bf80:	effffffe 	.word	0xeffffffe

0800bf84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b084      	sub	sp, #16
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	2200      	movs	r2, #0
 800bf96:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bfa2:	68f8      	ldr	r0, [r7, #12]
 800bfa4:	f7ff f85c 	bl	800b060 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bfa8:	bf00      	nop
 800bfaa:	3710      	adds	r7, #16
 800bfac:	46bd      	mov	sp, r7
 800bfae:	bd80      	pop	{r7, pc}

0800bfb0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b088      	sub	sp, #32
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	e853 3f00 	ldrex	r3, [r3]
 800bfc4:	60bb      	str	r3, [r7, #8]
   return(result);
 800bfc6:	68bb      	ldr	r3, [r7, #8]
 800bfc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bfcc:	61fb      	str	r3, [r7, #28]
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	461a      	mov	r2, r3
 800bfd4:	69fb      	ldr	r3, [r7, #28]
 800bfd6:	61bb      	str	r3, [r7, #24]
 800bfd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfda:	6979      	ldr	r1, [r7, #20]
 800bfdc:	69ba      	ldr	r2, [r7, #24]
 800bfde:	e841 2300 	strex	r3, r2, [r1]
 800bfe2:	613b      	str	r3, [r7, #16]
   return(result);
 800bfe4:	693b      	ldr	r3, [r7, #16]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d1e6      	bne.n	800bfb8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2220      	movs	r2, #32
 800bfee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2200      	movs	r2, #0
 800bff6:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	f7ff f827 	bl	800b04c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bffe:	bf00      	nop
 800c000:	3720      	adds	r7, #32
 800c002:	46bd      	mov	sp, r7
 800c004:	bd80      	pop	{r7, pc}

0800c006 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c006:	b480      	push	{r7}
 800c008:	b083      	sub	sp, #12
 800c00a:	af00      	add	r7, sp, #0
 800c00c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c00e:	bf00      	nop
 800c010:	370c      	adds	r7, #12
 800c012:	46bd      	mov	sp, r7
 800c014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c018:	4770      	bx	lr

0800c01a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c01a:	b480      	push	{r7}
 800c01c:	b083      	sub	sp, #12
 800c01e:	af00      	add	r7, sp, #0
 800c020:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c022:	bf00      	nop
 800c024:	370c      	adds	r7, #12
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr

0800c02e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c02e:	b480      	push	{r7}
 800c030:	b083      	sub	sp, #12
 800c032:	af00      	add	r7, sp, #0
 800c034:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c036:	bf00      	nop
 800c038:	370c      	adds	r7, #12
 800c03a:	46bd      	mov	sp, r7
 800c03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c040:	4770      	bx	lr

0800c042 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800c042:	b580      	push	{r7, lr}
 800c044:	b084      	sub	sp, #16
 800c046:	af00      	add	r7, sp, #0
 800c048:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c050:	2b01      	cmp	r3, #1
 800c052:	d101      	bne.n	800c058 <HAL_UARTEx_EnableFifoMode+0x16>
 800c054:	2302      	movs	r3, #2
 800c056:	e02b      	b.n	800c0b0 <HAL_UARTEx_EnableFifoMode+0x6e>
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2201      	movs	r2, #1
 800c05c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	2224      	movs	r2, #36	; 0x24
 800c064:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	681a      	ldr	r2, [r3, #0]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f022 0201 	bic.w	r2, r2, #1
 800c07e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c086:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800c08e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	68fa      	ldr	r2, [r7, #12]
 800c096:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c098:	6878      	ldr	r0, [r7, #4]
 800c09a:	f000 f8c3 	bl	800c224 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	2220      	movs	r2, #32
 800c0a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c0ae:	2300      	movs	r3, #0
}
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	3710      	adds	r7, #16
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bd80      	pop	{r7, pc}

0800c0b8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c0b8:	b480      	push	{r7}
 800c0ba:	b085      	sub	sp, #20
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c0c6:	2b01      	cmp	r3, #1
 800c0c8:	d101      	bne.n	800c0ce <HAL_UARTEx_DisableFifoMode+0x16>
 800c0ca:	2302      	movs	r3, #2
 800c0cc:	e027      	b.n	800c11e <HAL_UARTEx_DisableFifoMode+0x66>
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2201      	movs	r2, #1
 800c0d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2224      	movs	r2, #36	; 0x24
 800c0da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	681a      	ldr	r2, [r3, #0]
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f022 0201 	bic.w	r2, r2, #1
 800c0f4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c0fc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	2200      	movs	r2, #0
 800c102:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	68fa      	ldr	r2, [r7, #12]
 800c10a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2220      	movs	r2, #32
 800c110:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2200      	movs	r2, #0
 800c118:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c11c:	2300      	movs	r3, #0
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3714      	adds	r7, #20
 800c122:	46bd      	mov	sp, r7
 800c124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c128:	4770      	bx	lr

0800c12a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c12a:	b580      	push	{r7, lr}
 800c12c:	b084      	sub	sp, #16
 800c12e:	af00      	add	r7, sp, #0
 800c130:	6078      	str	r0, [r7, #4]
 800c132:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c13a:	2b01      	cmp	r3, #1
 800c13c:	d101      	bne.n	800c142 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c13e:	2302      	movs	r3, #2
 800c140:	e02d      	b.n	800c19e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	2201      	movs	r2, #1
 800c146:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2224      	movs	r2, #36	; 0x24
 800c14e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	681a      	ldr	r2, [r3, #0]
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	f022 0201 	bic.w	r2, r2, #1
 800c168:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	689b      	ldr	r3, [r3, #8]
 800c170:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	683a      	ldr	r2, [r7, #0]
 800c17a:	430a      	orrs	r2, r1
 800c17c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	f000 f850 	bl	800c224 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	68fa      	ldr	r2, [r7, #12]
 800c18a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2220      	movs	r2, #32
 800c190:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2200      	movs	r2, #0
 800c198:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c19c:	2300      	movs	r3, #0
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	3710      	adds	r7, #16
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}

0800c1a6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c1a6:	b580      	push	{r7, lr}
 800c1a8:	b084      	sub	sp, #16
 800c1aa:	af00      	add	r7, sp, #0
 800c1ac:	6078      	str	r0, [r7, #4]
 800c1ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c1b6:	2b01      	cmp	r3, #1
 800c1b8:	d101      	bne.n	800c1be <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c1ba:	2302      	movs	r3, #2
 800c1bc:	e02d      	b.n	800c21a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2201      	movs	r2, #1
 800c1c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2224      	movs	r2, #36	; 0x24
 800c1ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	681a      	ldr	r2, [r3, #0]
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f022 0201 	bic.w	r2, r2, #1
 800c1e4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	689b      	ldr	r3, [r3, #8]
 800c1ec:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	683a      	ldr	r2, [r7, #0]
 800c1f6:	430a      	orrs	r2, r1
 800c1f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c1fa:	6878      	ldr	r0, [r7, #4]
 800c1fc:	f000 f812 	bl	800c224 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	68fa      	ldr	r2, [r7, #12]
 800c206:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2220      	movs	r2, #32
 800c20c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2200      	movs	r2, #0
 800c214:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c218:	2300      	movs	r3, #0
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3710      	adds	r7, #16
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}
	...

0800c224 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c224:	b480      	push	{r7}
 800c226:	b085      	sub	sp, #20
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c230:	2b00      	cmp	r3, #0
 800c232:	d108      	bne.n	800c246 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	2201      	movs	r2, #1
 800c238:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2201      	movs	r2, #1
 800c240:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c244:	e031      	b.n	800c2aa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c246:	2310      	movs	r3, #16
 800c248:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c24a:	2310      	movs	r3, #16
 800c24c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	689b      	ldr	r3, [r3, #8]
 800c254:	0e5b      	lsrs	r3, r3, #25
 800c256:	b2db      	uxtb	r3, r3
 800c258:	f003 0307 	and.w	r3, r3, #7
 800c25c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	689b      	ldr	r3, [r3, #8]
 800c264:	0f5b      	lsrs	r3, r3, #29
 800c266:	b2db      	uxtb	r3, r3
 800c268:	f003 0307 	and.w	r3, r3, #7
 800c26c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c26e:	7bbb      	ldrb	r3, [r7, #14]
 800c270:	7b3a      	ldrb	r2, [r7, #12]
 800c272:	4911      	ldr	r1, [pc, #68]	; (800c2b8 <UARTEx_SetNbDataToProcess+0x94>)
 800c274:	5c8a      	ldrb	r2, [r1, r2]
 800c276:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c27a:	7b3a      	ldrb	r2, [r7, #12]
 800c27c:	490f      	ldr	r1, [pc, #60]	; (800c2bc <UARTEx_SetNbDataToProcess+0x98>)
 800c27e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c280:	fb93 f3f2 	sdiv	r3, r3, r2
 800c284:	b29a      	uxth	r2, r3
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c28c:	7bfb      	ldrb	r3, [r7, #15]
 800c28e:	7b7a      	ldrb	r2, [r7, #13]
 800c290:	4909      	ldr	r1, [pc, #36]	; (800c2b8 <UARTEx_SetNbDataToProcess+0x94>)
 800c292:	5c8a      	ldrb	r2, [r1, r2]
 800c294:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c298:	7b7a      	ldrb	r2, [r7, #13]
 800c29a:	4908      	ldr	r1, [pc, #32]	; (800c2bc <UARTEx_SetNbDataToProcess+0x98>)
 800c29c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c29e:	fb93 f3f2 	sdiv	r3, r3, r2
 800c2a2:	b29a      	uxth	r2, r3
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c2aa:	bf00      	nop
 800c2ac:	3714      	adds	r7, #20
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b4:	4770      	bx	lr
 800c2b6:	bf00      	nop
 800c2b8:	0800f280 	.word	0x0800f280
 800c2bc:	0800f288 	.word	0x0800f288

0800c2c0 <sinf_poly>:
 800c2c0:	07cb      	lsls	r3, r1, #31
 800c2c2:	d412      	bmi.n	800c2ea <sinf_poly+0x2a>
 800c2c4:	ee21 6b00 	vmul.f64	d6, d1, d0
 800c2c8:	ed90 5b1a 	vldr	d5, [r0, #104]	; 0x68
 800c2cc:	ed90 7b18 	vldr	d7, [r0, #96]	; 0x60
 800c2d0:	eea5 7b01 	vfma.f64	d7, d5, d1
 800c2d4:	ed90 5b16 	vldr	d5, [r0, #88]	; 0x58
 800c2d8:	ee21 1b06 	vmul.f64	d1, d1, d6
 800c2dc:	eea5 0b06 	vfma.f64	d0, d5, d6
 800c2e0:	eea7 0b01 	vfma.f64	d0, d7, d1
 800c2e4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800c2e8:	4770      	bx	lr
 800c2ea:	ed90 5b14 	vldr	d5, [r0, #80]	; 0x50
 800c2ee:	ee21 6b01 	vmul.f64	d6, d1, d1
 800c2f2:	ed90 7b12 	vldr	d7, [r0, #72]	; 0x48
 800c2f6:	ed90 0b0c 	vldr	d0, [r0, #48]	; 0x30
 800c2fa:	eea1 7b05 	vfma.f64	d7, d1, d5
 800c2fe:	ed90 5b0e 	vldr	d5, [r0, #56]	; 0x38
 800c302:	eea1 0b05 	vfma.f64	d0, d1, d5
 800c306:	ed90 5b10 	vldr	d5, [r0, #64]	; 0x40
 800c30a:	ee21 1b06 	vmul.f64	d1, d1, d6
 800c30e:	eea6 0b05 	vfma.f64	d0, d6, d5
 800c312:	e7e5      	b.n	800c2e0 <sinf_poly+0x20>
 800c314:	0000      	movs	r0, r0
	...

0800c318 <cosf>:
 800c318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c31a:	ee10 4a10 	vmov	r4, s0
 800c31e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800c322:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 800c326:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800c32a:	d20c      	bcs.n	800c346 <cosf+0x2e>
 800c32c:	ee26 1b06 	vmul.f64	d1, d6, d6
 800c330:	f5b3 7f66 	cmp.w	r3, #920	; 0x398
 800c334:	d378      	bcc.n	800c428 <cosf+0x110>
 800c336:	eeb0 0b46 	vmov.f64	d0, d6
 800c33a:	483f      	ldr	r0, [pc, #252]	; (800c438 <cosf+0x120>)
 800c33c:	2101      	movs	r1, #1
 800c33e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c342:	f7ff bfbd 	b.w	800c2c0 <sinf_poly>
 800c346:	f240 422e 	movw	r2, #1070	; 0x42e
 800c34a:	4293      	cmp	r3, r2
 800c34c:	d826      	bhi.n	800c39c <cosf+0x84>
 800c34e:	4b3a      	ldr	r3, [pc, #232]	; (800c438 <cosf+0x120>)
 800c350:	ed93 7b08 	vldr	d7, [r3, #32]
 800c354:	ee26 7b07 	vmul.f64	d7, d6, d7
 800c358:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800c35c:	f103 0070 	add.w	r0, r3, #112	; 0x70
 800c360:	ee17 1a90 	vmov	r1, s15
 800c364:	f501 0100 	add.w	r1, r1, #8388608	; 0x800000
 800c368:	1609      	asrs	r1, r1, #24
 800c36a:	ee07 1a90 	vmov	s15, r1
 800c36e:	f001 0203 	and.w	r2, r1, #3
 800c372:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800c376:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800c37a:	ed92 0b00 	vldr	d0, [r2]
 800c37e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 800c382:	f011 0f02 	tst.w	r1, #2
 800c386:	eea5 6b47 	vfms.f64	d6, d5, d7
 800c38a:	f081 0101 	eor.w	r1, r1, #1
 800c38e:	bf08      	it	eq
 800c390:	4618      	moveq	r0, r3
 800c392:	ee26 1b06 	vmul.f64	d1, d6, d6
 800c396:	ee20 0b06 	vmul.f64	d0, d0, d6
 800c39a:	e7d0      	b.n	800c33e <cosf+0x26>
 800c39c:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 800c3a0:	d23e      	bcs.n	800c420 <cosf+0x108>
 800c3a2:	4b26      	ldr	r3, [pc, #152]	; (800c43c <cosf+0x124>)
 800c3a4:	f3c4 6283 	ubfx	r2, r4, #26, #4
 800c3a8:	eb03 0082 	add.w	r0, r3, r2, lsl #2
 800c3ac:	f3c4 0116 	ubfx	r1, r4, #0, #23
 800c3b0:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 800c3b4:	6a06      	ldr	r6, [r0, #32]
 800c3b6:	6900      	ldr	r0, [r0, #16]
 800c3b8:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800c3bc:	40a9      	lsls	r1, r5
 800c3be:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800c3c2:	fba1 6706 	umull	r6, r7, r1, r6
 800c3c6:	fb05 f301 	mul.w	r3, r5, r1
 800c3ca:	463a      	mov	r2, r7
 800c3cc:	fbe0 2301 	umlal	r2, r3, r0, r1
 800c3d0:	1c11      	adds	r1, r2, #0
 800c3d2:	f143 5600 	adc.w	r6, r3, #536870912	; 0x20000000
 800c3d6:	2000      	movs	r0, #0
 800c3d8:	1a10      	subs	r0, r2, r0
 800c3da:	f006 4140 	and.w	r1, r6, #3221225472	; 0xc0000000
 800c3de:	eb63 0101 	sbc.w	r1, r3, r1
 800c3e2:	f7f4 f963 	bl	80006ac <__aeabi_l2d>
 800c3e6:	0fb5      	lsrs	r5, r6, #30
 800c3e8:	4b13      	ldr	r3, [pc, #76]	; (800c438 <cosf+0x120>)
 800c3ea:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 800c3ee:	ed9f 0b10 	vldr	d0, [pc, #64]	; 800c430 <cosf+0x118>
 800c3f2:	ec41 0b17 	vmov	d7, r0, r1
 800c3f6:	f004 0203 	and.w	r2, r4, #3
 800c3fa:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800c3fe:	ee27 0b00 	vmul.f64	d0, d7, d0
 800c402:	ed92 7b00 	vldr	d7, [r2]
 800c406:	ee20 1b00 	vmul.f64	d1, d0, d0
 800c40a:	f014 0f02 	tst.w	r4, #2
 800c40e:	f103 0070 	add.w	r0, r3, #112	; 0x70
 800c412:	f085 0101 	eor.w	r1, r5, #1
 800c416:	bf08      	it	eq
 800c418:	4618      	moveq	r0, r3
 800c41a:	ee27 0b00 	vmul.f64	d0, d7, d0
 800c41e:	e78e      	b.n	800c33e <cosf+0x26>
 800c420:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c424:	f000 b817 	b.w	800c456 <__math_invalidf>
 800c428:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c42c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c42e:	bf00      	nop
 800c430:	54442d18 	.word	0x54442d18
 800c434:	3c1921fb 	.word	0x3c1921fb
 800c438:	0800f2f0 	.word	0x0800f2f0
 800c43c:	0800f290 	.word	0x0800f290

0800c440 <with_errnof>:
 800c440:	b513      	push	{r0, r1, r4, lr}
 800c442:	4604      	mov	r4, r0
 800c444:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c448:	f000 fa84 	bl	800c954 <__errno>
 800c44c:	ed9d 0a01 	vldr	s0, [sp, #4]
 800c450:	6004      	str	r4, [r0, #0]
 800c452:	b002      	add	sp, #8
 800c454:	bd10      	pop	{r4, pc}

0800c456 <__math_invalidf>:
 800c456:	eef0 7a40 	vmov.f32	s15, s0
 800c45a:	ee30 7a40 	vsub.f32	s14, s0, s0
 800c45e:	eef4 7a67 	vcmp.f32	s15, s15
 800c462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c466:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800c46a:	d602      	bvs.n	800c472 <__math_invalidf+0x1c>
 800c46c:	2021      	movs	r0, #33	; 0x21
 800c46e:	f7ff bfe7 	b.w	800c440 <with_errnof>
 800c472:	4770      	bx	lr

0800c474 <sinf_poly>:
 800c474:	07cb      	lsls	r3, r1, #31
 800c476:	d412      	bmi.n	800c49e <sinf_poly+0x2a>
 800c478:	ee21 6b00 	vmul.f64	d6, d1, d0
 800c47c:	ed90 5b1a 	vldr	d5, [r0, #104]	; 0x68
 800c480:	ed90 7b18 	vldr	d7, [r0, #96]	; 0x60
 800c484:	eea5 7b01 	vfma.f64	d7, d5, d1
 800c488:	ed90 5b16 	vldr	d5, [r0, #88]	; 0x58
 800c48c:	ee21 1b06 	vmul.f64	d1, d1, d6
 800c490:	eea5 0b06 	vfma.f64	d0, d5, d6
 800c494:	eea7 0b01 	vfma.f64	d0, d7, d1
 800c498:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800c49c:	4770      	bx	lr
 800c49e:	ed90 5b14 	vldr	d5, [r0, #80]	; 0x50
 800c4a2:	ee21 6b01 	vmul.f64	d6, d1, d1
 800c4a6:	ed90 7b12 	vldr	d7, [r0, #72]	; 0x48
 800c4aa:	ed90 0b0c 	vldr	d0, [r0, #48]	; 0x30
 800c4ae:	eea1 7b05 	vfma.f64	d7, d1, d5
 800c4b2:	ed90 5b0e 	vldr	d5, [r0, #56]	; 0x38
 800c4b6:	eea1 0b05 	vfma.f64	d0, d1, d5
 800c4ba:	ed90 5b10 	vldr	d5, [r0, #64]	; 0x40
 800c4be:	ee21 1b06 	vmul.f64	d1, d1, d6
 800c4c2:	eea6 0b05 	vfma.f64	d0, d6, d5
 800c4c6:	e7e5      	b.n	800c494 <sinf_poly+0x20>

0800c4c8 <sinf>:
 800c4c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4ca:	ee10 4a10 	vmov	r4, s0
 800c4ce:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800c4d2:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 800c4d6:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800c4da:	eef0 7a40 	vmov.f32	s15, s0
 800c4de:	ea4f 5214 	mov.w	r2, r4, lsr #20
 800c4e2:	d218      	bcs.n	800c516 <sinf+0x4e>
 800c4e4:	ee26 1b06 	vmul.f64	d1, d6, d6
 800c4e8:	f5b3 7f66 	cmp.w	r3, #920	; 0x398
 800c4ec:	d20a      	bcs.n	800c504 <sinf+0x3c>
 800c4ee:	f412 6fff 	tst.w	r2, #2040	; 0x7f8
 800c4f2:	d103      	bne.n	800c4fc <sinf+0x34>
 800c4f4:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 800c4f8:	ed8d 1a01 	vstr	s2, [sp, #4]
 800c4fc:	eeb0 0a67 	vmov.f32	s0, s15
 800c500:	b003      	add	sp, #12
 800c502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c504:	483e      	ldr	r0, [pc, #248]	; (800c600 <sinf+0x138>)
 800c506:	eeb0 0b46 	vmov.f64	d0, d6
 800c50a:	2100      	movs	r1, #0
 800c50c:	b003      	add	sp, #12
 800c50e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c512:	f7ff bfaf 	b.w	800c474 <sinf_poly>
 800c516:	f240 422e 	movw	r2, #1070	; 0x42e
 800c51a:	4293      	cmp	r3, r2
 800c51c:	d824      	bhi.n	800c568 <sinf+0xa0>
 800c51e:	4b38      	ldr	r3, [pc, #224]	; (800c600 <sinf+0x138>)
 800c520:	ed93 7b08 	vldr	d7, [r3, #32]
 800c524:	ee26 7b07 	vmul.f64	d7, d6, d7
 800c528:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800c52c:	f103 0070 	add.w	r0, r3, #112	; 0x70
 800c530:	ee17 1a90 	vmov	r1, s15
 800c534:	f501 0100 	add.w	r1, r1, #8388608	; 0x800000
 800c538:	1609      	asrs	r1, r1, #24
 800c53a:	ee07 1a90 	vmov	s15, r1
 800c53e:	f001 0203 	and.w	r2, r1, #3
 800c542:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800c546:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800c54a:	ed92 0b00 	vldr	d0, [r2]
 800c54e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 800c552:	f011 0f02 	tst.w	r1, #2
 800c556:	eea5 6b47 	vfms.f64	d6, d5, d7
 800c55a:	bf08      	it	eq
 800c55c:	4618      	moveq	r0, r3
 800c55e:	ee26 1b06 	vmul.f64	d1, d6, d6
 800c562:	ee20 0b06 	vmul.f64	d0, d0, d6
 800c566:	e7d1      	b.n	800c50c <sinf+0x44>
 800c568:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 800c56c:	d23d      	bcs.n	800c5ea <sinf+0x122>
 800c56e:	4b25      	ldr	r3, [pc, #148]	; (800c604 <sinf+0x13c>)
 800c570:	f3c4 6283 	ubfx	r2, r4, #26, #4
 800c574:	eb03 0082 	add.w	r0, r3, r2, lsl #2
 800c578:	f3c4 0116 	ubfx	r1, r4, #0, #23
 800c57c:	6a06      	ldr	r6, [r0, #32]
 800c57e:	6900      	ldr	r0, [r0, #16]
 800c580:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 800c584:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800c588:	40a9      	lsls	r1, r5
 800c58a:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800c58e:	fba1 6706 	umull	r6, r7, r1, r6
 800c592:	fb05 f301 	mul.w	r3, r5, r1
 800c596:	463a      	mov	r2, r7
 800c598:	fbe0 2301 	umlal	r2, r3, r0, r1
 800c59c:	1c11      	adds	r1, r2, #0
 800c59e:	f143 5600 	adc.w	r6, r3, #536870912	; 0x20000000
 800c5a2:	2000      	movs	r0, #0
 800c5a4:	1a10      	subs	r0, r2, r0
 800c5a6:	f006 4140 	and.w	r1, r6, #3221225472	; 0xc0000000
 800c5aa:	eb63 0101 	sbc.w	r1, r3, r1
 800c5ae:	f7f4 f87d 	bl	80006ac <__aeabi_l2d>
 800c5b2:	0fb5      	lsrs	r5, r6, #30
 800c5b4:	4a12      	ldr	r2, [pc, #72]	; (800c600 <sinf+0x138>)
 800c5b6:	eb05 73d4 	add.w	r3, r5, r4, lsr #31
 800c5ba:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 800c5f8 <sinf+0x130>
 800c5be:	ec41 0b17 	vmov	d7, r0, r1
 800c5c2:	f003 0103 	and.w	r1, r3, #3
 800c5c6:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 800c5ca:	ee27 0b00 	vmul.f64	d0, d7, d0
 800c5ce:	ed91 7b00 	vldr	d7, [r1]
 800c5d2:	ee20 1b00 	vmul.f64	d1, d0, d0
 800c5d6:	f013 0f02 	tst.w	r3, #2
 800c5da:	f102 0070 	add.w	r0, r2, #112	; 0x70
 800c5de:	4629      	mov	r1, r5
 800c5e0:	bf08      	it	eq
 800c5e2:	4610      	moveq	r0, r2
 800c5e4:	ee27 0b00 	vmul.f64	d0, d7, d0
 800c5e8:	e790      	b.n	800c50c <sinf+0x44>
 800c5ea:	b003      	add	sp, #12
 800c5ec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c5f0:	f7ff bf31 	b.w	800c456 <__math_invalidf>
 800c5f4:	f3af 8000 	nop.w
 800c5f8:	54442d18 	.word	0x54442d18
 800c5fc:	3c1921fb 	.word	0x3c1921fb
 800c600:	0800f2f0 	.word	0x0800f2f0
 800c604:	0800f290 	.word	0x0800f290

0800c608 <atan2f>:
 800c608:	f000 b826 	b.w	800c658 <__ieee754_atan2f>

0800c60c <sqrtf>:
 800c60c:	b508      	push	{r3, lr}
 800c60e:	ed2d 8b02 	vpush	{d8}
 800c612:	eeb0 8a40 	vmov.f32	s16, s0
 800c616:	f000 f8bd 	bl	800c794 <__ieee754_sqrtf>
 800c61a:	4b0d      	ldr	r3, [pc, #52]	; (800c650 <sqrtf+0x44>)
 800c61c:	f993 3000 	ldrsb.w	r3, [r3]
 800c620:	3301      	adds	r3, #1
 800c622:	d011      	beq.n	800c648 <sqrtf+0x3c>
 800c624:	eeb4 8a48 	vcmp.f32	s16, s16
 800c628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c62c:	d60c      	bvs.n	800c648 <sqrtf+0x3c>
 800c62e:	eddf 8a09 	vldr	s17, [pc, #36]	; 800c654 <sqrtf+0x48>
 800c632:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c63a:	d505      	bpl.n	800c648 <sqrtf+0x3c>
 800c63c:	f000 f98a 	bl	800c954 <__errno>
 800c640:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c644:	2321      	movs	r3, #33	; 0x21
 800c646:	6003      	str	r3, [r0, #0]
 800c648:	ecbd 8b02 	vpop	{d8}
 800c64c:	bd08      	pop	{r3, pc}
 800c64e:	bf00      	nop
 800c650:	2400002d 	.word	0x2400002d
 800c654:	00000000 	.word	0x00000000

0800c658 <__ieee754_atan2f>:
 800c658:	ee10 2a90 	vmov	r2, s1
 800c65c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800c660:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800c664:	b510      	push	{r4, lr}
 800c666:	eef0 7a40 	vmov.f32	s15, s0
 800c66a:	dc06      	bgt.n	800c67a <__ieee754_atan2f+0x22>
 800c66c:	ee10 0a10 	vmov	r0, s0
 800c670:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800c674:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c678:	dd04      	ble.n	800c684 <__ieee754_atan2f+0x2c>
 800c67a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c67e:	eeb0 0a67 	vmov.f32	s0, s15
 800c682:	bd10      	pop	{r4, pc}
 800c684:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800c688:	d103      	bne.n	800c692 <__ieee754_atan2f+0x3a>
 800c68a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c68e:	f000 b885 	b.w	800c79c <atanf>
 800c692:	1794      	asrs	r4, r2, #30
 800c694:	f004 0402 	and.w	r4, r4, #2
 800c698:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c69c:	b93b      	cbnz	r3, 800c6ae <__ieee754_atan2f+0x56>
 800c69e:	2c02      	cmp	r4, #2
 800c6a0:	d05c      	beq.n	800c75c <__ieee754_atan2f+0x104>
 800c6a2:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800c770 <__ieee754_atan2f+0x118>
 800c6a6:	2c03      	cmp	r4, #3
 800c6a8:	fe47 7a00 	vseleq.f32	s15, s14, s0
 800c6ac:	e7e7      	b.n	800c67e <__ieee754_atan2f+0x26>
 800c6ae:	b939      	cbnz	r1, 800c6c0 <__ieee754_atan2f+0x68>
 800c6b0:	eddf 7a30 	vldr	s15, [pc, #192]	; 800c774 <__ieee754_atan2f+0x11c>
 800c6b4:	ed9f 0a30 	vldr	s0, [pc, #192]	; 800c778 <__ieee754_atan2f+0x120>
 800c6b8:	2800      	cmp	r0, #0
 800c6ba:	fe67 7a80 	vselge.f32	s15, s15, s0
 800c6be:	e7de      	b.n	800c67e <__ieee754_atan2f+0x26>
 800c6c0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800c6c4:	d110      	bne.n	800c6e8 <__ieee754_atan2f+0x90>
 800c6c6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c6ca:	f104 34ff 	add.w	r4, r4, #4294967295
 800c6ce:	d107      	bne.n	800c6e0 <__ieee754_atan2f+0x88>
 800c6d0:	2c02      	cmp	r4, #2
 800c6d2:	d846      	bhi.n	800c762 <__ieee754_atan2f+0x10a>
 800c6d4:	4b29      	ldr	r3, [pc, #164]	; (800c77c <__ieee754_atan2f+0x124>)
 800c6d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c6da:	edd4 7a00 	vldr	s15, [r4]
 800c6de:	e7ce      	b.n	800c67e <__ieee754_atan2f+0x26>
 800c6e0:	2c02      	cmp	r4, #2
 800c6e2:	d841      	bhi.n	800c768 <__ieee754_atan2f+0x110>
 800c6e4:	4b26      	ldr	r3, [pc, #152]	; (800c780 <__ieee754_atan2f+0x128>)
 800c6e6:	e7f6      	b.n	800c6d6 <__ieee754_atan2f+0x7e>
 800c6e8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c6ec:	d0e0      	beq.n	800c6b0 <__ieee754_atan2f+0x58>
 800c6ee:	1a5b      	subs	r3, r3, r1
 800c6f0:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800c6f4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800c6f8:	da1a      	bge.n	800c730 <__ieee754_atan2f+0xd8>
 800c6fa:	2a00      	cmp	r2, #0
 800c6fc:	da01      	bge.n	800c702 <__ieee754_atan2f+0xaa>
 800c6fe:	313c      	adds	r1, #60	; 0x3c
 800c700:	db19      	blt.n	800c736 <__ieee754_atan2f+0xde>
 800c702:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800c706:	f000 f91d 	bl	800c944 <fabsf>
 800c70a:	f000 f847 	bl	800c79c <atanf>
 800c70e:	eef0 7a40 	vmov.f32	s15, s0
 800c712:	2c01      	cmp	r4, #1
 800c714:	d012      	beq.n	800c73c <__ieee754_atan2f+0xe4>
 800c716:	2c02      	cmp	r4, #2
 800c718:	d017      	beq.n	800c74a <__ieee754_atan2f+0xf2>
 800c71a:	2c00      	cmp	r4, #0
 800c71c:	d0af      	beq.n	800c67e <__ieee754_atan2f+0x26>
 800c71e:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800c784 <__ieee754_atan2f+0x12c>
 800c722:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c726:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800c788 <__ieee754_atan2f+0x130>
 800c72a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c72e:	e7a6      	b.n	800c67e <__ieee754_atan2f+0x26>
 800c730:	eddf 7a10 	vldr	s15, [pc, #64]	; 800c774 <__ieee754_atan2f+0x11c>
 800c734:	e7ed      	b.n	800c712 <__ieee754_atan2f+0xba>
 800c736:	eddf 7a15 	vldr	s15, [pc, #84]	; 800c78c <__ieee754_atan2f+0x134>
 800c73a:	e7ea      	b.n	800c712 <__ieee754_atan2f+0xba>
 800c73c:	ee17 3a90 	vmov	r3, s15
 800c740:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c744:	ee07 3a90 	vmov	s15, r3
 800c748:	e799      	b.n	800c67e <__ieee754_atan2f+0x26>
 800c74a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800c784 <__ieee754_atan2f+0x12c>
 800c74e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c752:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800c788 <__ieee754_atan2f+0x130>
 800c756:	ee70 7a67 	vsub.f32	s15, s0, s15
 800c75a:	e790      	b.n	800c67e <__ieee754_atan2f+0x26>
 800c75c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800c788 <__ieee754_atan2f+0x130>
 800c760:	e78d      	b.n	800c67e <__ieee754_atan2f+0x26>
 800c762:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800c790 <__ieee754_atan2f+0x138>
 800c766:	e78a      	b.n	800c67e <__ieee754_atan2f+0x26>
 800c768:	eddf 7a08 	vldr	s15, [pc, #32]	; 800c78c <__ieee754_atan2f+0x134>
 800c76c:	e787      	b.n	800c67e <__ieee754_atan2f+0x26>
 800c76e:	bf00      	nop
 800c770:	c0490fdb 	.word	0xc0490fdb
 800c774:	3fc90fdb 	.word	0x3fc90fdb
 800c778:	bfc90fdb 	.word	0xbfc90fdb
 800c77c:	0800f3d0 	.word	0x0800f3d0
 800c780:	0800f3dc 	.word	0x0800f3dc
 800c784:	33bbbd2e 	.word	0x33bbbd2e
 800c788:	40490fdb 	.word	0x40490fdb
 800c78c:	00000000 	.word	0x00000000
 800c790:	3f490fdb 	.word	0x3f490fdb

0800c794 <__ieee754_sqrtf>:
 800c794:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c798:	4770      	bx	lr
	...

0800c79c <atanf>:
 800c79c:	b538      	push	{r3, r4, r5, lr}
 800c79e:	ee10 5a10 	vmov	r5, s0
 800c7a2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800c7a6:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800c7aa:	eef0 7a40 	vmov.f32	s15, s0
 800c7ae:	db0f      	blt.n	800c7d0 <atanf+0x34>
 800c7b0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800c7b4:	dd04      	ble.n	800c7c0 <atanf+0x24>
 800c7b6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800c7ba:	eeb0 0a67 	vmov.f32	s0, s15
 800c7be:	bd38      	pop	{r3, r4, r5, pc}
 800c7c0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800c8f8 <atanf+0x15c>
 800c7c4:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800c8fc <atanf+0x160>
 800c7c8:	2d00      	cmp	r5, #0
 800c7ca:	fe77 7a80 	vselgt.f32	s15, s15, s0
 800c7ce:	e7f4      	b.n	800c7ba <atanf+0x1e>
 800c7d0:	4b4b      	ldr	r3, [pc, #300]	; (800c900 <atanf+0x164>)
 800c7d2:	429c      	cmp	r4, r3
 800c7d4:	dc10      	bgt.n	800c7f8 <atanf+0x5c>
 800c7d6:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800c7da:	da0a      	bge.n	800c7f2 <atanf+0x56>
 800c7dc:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800c904 <atanf+0x168>
 800c7e0:	ee30 7a07 	vadd.f32	s14, s0, s14
 800c7e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c7e8:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800c7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7f0:	dce3      	bgt.n	800c7ba <atanf+0x1e>
 800c7f2:	f04f 33ff 	mov.w	r3, #4294967295
 800c7f6:	e013      	b.n	800c820 <atanf+0x84>
 800c7f8:	f000 f8a4 	bl	800c944 <fabsf>
 800c7fc:	4b42      	ldr	r3, [pc, #264]	; (800c908 <atanf+0x16c>)
 800c7fe:	429c      	cmp	r4, r3
 800c800:	dc4f      	bgt.n	800c8a2 <atanf+0x106>
 800c802:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800c806:	429c      	cmp	r4, r3
 800c808:	dc41      	bgt.n	800c88e <atanf+0xf2>
 800c80a:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800c80e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800c812:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c816:	2300      	movs	r3, #0
 800c818:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c81c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c820:	1c5a      	adds	r2, r3, #1
 800c822:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800c826:	eddf 5a39 	vldr	s11, [pc, #228]	; 800c90c <atanf+0x170>
 800c82a:	ed9f 6a39 	vldr	s12, [pc, #228]	; 800c910 <atanf+0x174>
 800c82e:	ed9f 5a39 	vldr	s10, [pc, #228]	; 800c914 <atanf+0x178>
 800c832:	ed9f 0a39 	vldr	s0, [pc, #228]	; 800c918 <atanf+0x17c>
 800c836:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c83a:	eea7 6a25 	vfma.f32	s12, s14, s11
 800c83e:	eddf 5a37 	vldr	s11, [pc, #220]	; 800c91c <atanf+0x180>
 800c842:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c846:	ed9f 6a36 	vldr	s12, [pc, #216]	; 800c920 <atanf+0x184>
 800c84a:	eea5 6a87 	vfma.f32	s12, s11, s14
 800c84e:	eddf 5a35 	vldr	s11, [pc, #212]	; 800c924 <atanf+0x188>
 800c852:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c856:	ed9f 6a34 	vldr	s12, [pc, #208]	; 800c928 <atanf+0x18c>
 800c85a:	eea5 6a87 	vfma.f32	s12, s11, s14
 800c85e:	eddf 5a33 	vldr	s11, [pc, #204]	; 800c92c <atanf+0x190>
 800c862:	eee7 5a05 	vfma.f32	s11, s14, s10
 800c866:	ed9f 5a32 	vldr	s10, [pc, #200]	; 800c930 <atanf+0x194>
 800c86a:	eea5 5a87 	vfma.f32	s10, s11, s14
 800c86e:	eddf 5a31 	vldr	s11, [pc, #196]	; 800c934 <atanf+0x198>
 800c872:	eee5 5a07 	vfma.f32	s11, s10, s14
 800c876:	eea5 0a87 	vfma.f32	s0, s11, s14
 800c87a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c87e:	eea6 0a26 	vfma.f32	s0, s12, s13
 800c882:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c886:	d121      	bne.n	800c8cc <atanf+0x130>
 800c888:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c88c:	e795      	b.n	800c7ba <atanf+0x1e>
 800c88e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c892:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c896:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c89a:	2301      	movs	r3, #1
 800c89c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c8a0:	e7be      	b.n	800c820 <atanf+0x84>
 800c8a2:	4b25      	ldr	r3, [pc, #148]	; (800c938 <atanf+0x19c>)
 800c8a4:	429c      	cmp	r4, r3
 800c8a6:	dc0b      	bgt.n	800c8c0 <atanf+0x124>
 800c8a8:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800c8ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c8b0:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c8b4:	2302      	movs	r3, #2
 800c8b6:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c8ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c8be:	e7af      	b.n	800c820 <atanf+0x84>
 800c8c0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800c8c4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c8c8:	2303      	movs	r3, #3
 800c8ca:	e7a9      	b.n	800c820 <atanf+0x84>
 800c8cc:	4a1b      	ldr	r2, [pc, #108]	; (800c93c <atanf+0x1a0>)
 800c8ce:	491c      	ldr	r1, [pc, #112]	; (800c940 <atanf+0x1a4>)
 800c8d0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c8d4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800c8d8:	ed93 7a00 	vldr	s14, [r3]
 800c8dc:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c8e0:	2d00      	cmp	r5, #0
 800c8e2:	ee70 7a67 	vsub.f32	s15, s0, s15
 800c8e6:	ed92 0a00 	vldr	s0, [r2]
 800c8ea:	ee70 7a67 	vsub.f32	s15, s0, s15
 800c8ee:	bfb8      	it	lt
 800c8f0:	eef1 7a67 	vneglt.f32	s15, s15
 800c8f4:	e761      	b.n	800c7ba <atanf+0x1e>
 800c8f6:	bf00      	nop
 800c8f8:	3fc90fdb 	.word	0x3fc90fdb
 800c8fc:	bfc90fdb 	.word	0xbfc90fdb
 800c900:	3edfffff 	.word	0x3edfffff
 800c904:	7149f2ca 	.word	0x7149f2ca
 800c908:	3f97ffff 	.word	0x3f97ffff
 800c90c:	3c8569d7 	.word	0x3c8569d7
 800c910:	3d4bda59 	.word	0x3d4bda59
 800c914:	bd15a221 	.word	0xbd15a221
 800c918:	be4ccccd 	.word	0xbe4ccccd
 800c91c:	3d886b35 	.word	0x3d886b35
 800c920:	3dba2e6e 	.word	0x3dba2e6e
 800c924:	3e124925 	.word	0x3e124925
 800c928:	3eaaaaab 	.word	0x3eaaaaab
 800c92c:	bd6ef16b 	.word	0xbd6ef16b
 800c930:	bd9d8795 	.word	0xbd9d8795
 800c934:	bde38e38 	.word	0xbde38e38
 800c938:	401bffff 	.word	0x401bffff
 800c93c:	0800f3e8 	.word	0x0800f3e8
 800c940:	0800f3f8 	.word	0x0800f3f8

0800c944 <fabsf>:
 800c944:	ee10 3a10 	vmov	r3, s0
 800c948:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c94c:	ee00 3a10 	vmov	s0, r3
 800c950:	4770      	bx	lr
	...

0800c954 <__errno>:
 800c954:	4b01      	ldr	r3, [pc, #4]	; (800c95c <__errno+0x8>)
 800c956:	6818      	ldr	r0, [r3, #0]
 800c958:	4770      	bx	lr
 800c95a:	bf00      	nop
 800c95c:	24000030 	.word	0x24000030

0800c960 <__libc_init_array>:
 800c960:	b570      	push	{r4, r5, r6, lr}
 800c962:	4d0d      	ldr	r5, [pc, #52]	; (800c998 <__libc_init_array+0x38>)
 800c964:	4c0d      	ldr	r4, [pc, #52]	; (800c99c <__libc_init_array+0x3c>)
 800c966:	1b64      	subs	r4, r4, r5
 800c968:	10a4      	asrs	r4, r4, #2
 800c96a:	2600      	movs	r6, #0
 800c96c:	42a6      	cmp	r6, r4
 800c96e:	d109      	bne.n	800c984 <__libc_init_array+0x24>
 800c970:	4d0b      	ldr	r5, [pc, #44]	; (800c9a0 <__libc_init_array+0x40>)
 800c972:	4c0c      	ldr	r4, [pc, #48]	; (800c9a4 <__libc_init_array+0x44>)
 800c974:	f002 fc60 	bl	800f238 <_init>
 800c978:	1b64      	subs	r4, r4, r5
 800c97a:	10a4      	asrs	r4, r4, #2
 800c97c:	2600      	movs	r6, #0
 800c97e:	42a6      	cmp	r6, r4
 800c980:	d105      	bne.n	800c98e <__libc_init_array+0x2e>
 800c982:	bd70      	pop	{r4, r5, r6, pc}
 800c984:	f855 3b04 	ldr.w	r3, [r5], #4
 800c988:	4798      	blx	r3
 800c98a:	3601      	adds	r6, #1
 800c98c:	e7ee      	b.n	800c96c <__libc_init_array+0xc>
 800c98e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c992:	4798      	blx	r3
 800c994:	3601      	adds	r6, #1
 800c996:	e7f2      	b.n	800c97e <__libc_init_array+0x1e>
 800c998:	0800f7f4 	.word	0x0800f7f4
 800c99c:	0800f7f4 	.word	0x0800f7f4
 800c9a0:	0800f7f4 	.word	0x0800f7f4
 800c9a4:	0800f7fc 	.word	0x0800f7fc

0800c9a8 <memset>:
 800c9a8:	4402      	add	r2, r0
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	4293      	cmp	r3, r2
 800c9ae:	d100      	bne.n	800c9b2 <memset+0xa>
 800c9b0:	4770      	bx	lr
 800c9b2:	f803 1b01 	strb.w	r1, [r3], #1
 800c9b6:	e7f9      	b.n	800c9ac <memset+0x4>

0800c9b8 <__cvt>:
 800c9b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9ba:	ed2d 8b02 	vpush	{d8}
 800c9be:	eeb0 8b40 	vmov.f64	d8, d0
 800c9c2:	b085      	sub	sp, #20
 800c9c4:	4617      	mov	r7, r2
 800c9c6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c9c8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c9ca:	ee18 2a90 	vmov	r2, s17
 800c9ce:	f025 0520 	bic.w	r5, r5, #32
 800c9d2:	2a00      	cmp	r2, #0
 800c9d4:	bfb6      	itet	lt
 800c9d6:	222d      	movlt	r2, #45	; 0x2d
 800c9d8:	2200      	movge	r2, #0
 800c9da:	eeb1 8b40 	vneglt.f64	d8, d0
 800c9de:	2d46      	cmp	r5, #70	; 0x46
 800c9e0:	460c      	mov	r4, r1
 800c9e2:	701a      	strb	r2, [r3, #0]
 800c9e4:	d004      	beq.n	800c9f0 <__cvt+0x38>
 800c9e6:	2d45      	cmp	r5, #69	; 0x45
 800c9e8:	d100      	bne.n	800c9ec <__cvt+0x34>
 800c9ea:	3401      	adds	r4, #1
 800c9ec:	2102      	movs	r1, #2
 800c9ee:	e000      	b.n	800c9f2 <__cvt+0x3a>
 800c9f0:	2103      	movs	r1, #3
 800c9f2:	ab03      	add	r3, sp, #12
 800c9f4:	9301      	str	r3, [sp, #4]
 800c9f6:	ab02      	add	r3, sp, #8
 800c9f8:	9300      	str	r3, [sp, #0]
 800c9fa:	4622      	mov	r2, r4
 800c9fc:	4633      	mov	r3, r6
 800c9fe:	eeb0 0b48 	vmov.f64	d0, d8
 800ca02:	f000 fca9 	bl	800d358 <_dtoa_r>
 800ca06:	2d47      	cmp	r5, #71	; 0x47
 800ca08:	d109      	bne.n	800ca1e <__cvt+0x66>
 800ca0a:	07fb      	lsls	r3, r7, #31
 800ca0c:	d407      	bmi.n	800ca1e <__cvt+0x66>
 800ca0e:	9b03      	ldr	r3, [sp, #12]
 800ca10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca12:	1a1b      	subs	r3, r3, r0
 800ca14:	6013      	str	r3, [r2, #0]
 800ca16:	b005      	add	sp, #20
 800ca18:	ecbd 8b02 	vpop	{d8}
 800ca1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca1e:	2d46      	cmp	r5, #70	; 0x46
 800ca20:	eb00 0204 	add.w	r2, r0, r4
 800ca24:	d10c      	bne.n	800ca40 <__cvt+0x88>
 800ca26:	7803      	ldrb	r3, [r0, #0]
 800ca28:	2b30      	cmp	r3, #48	; 0x30
 800ca2a:	d107      	bne.n	800ca3c <__cvt+0x84>
 800ca2c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ca30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca34:	bf1c      	itt	ne
 800ca36:	f1c4 0401 	rsbne	r4, r4, #1
 800ca3a:	6034      	strne	r4, [r6, #0]
 800ca3c:	6833      	ldr	r3, [r6, #0]
 800ca3e:	441a      	add	r2, r3
 800ca40:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ca44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca48:	bf08      	it	eq
 800ca4a:	9203      	streq	r2, [sp, #12]
 800ca4c:	2130      	movs	r1, #48	; 0x30
 800ca4e:	9b03      	ldr	r3, [sp, #12]
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d2dc      	bcs.n	800ca0e <__cvt+0x56>
 800ca54:	1c5c      	adds	r4, r3, #1
 800ca56:	9403      	str	r4, [sp, #12]
 800ca58:	7019      	strb	r1, [r3, #0]
 800ca5a:	e7f8      	b.n	800ca4e <__cvt+0x96>

0800ca5c <__exponent>:
 800ca5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca5e:	4603      	mov	r3, r0
 800ca60:	2900      	cmp	r1, #0
 800ca62:	bfb8      	it	lt
 800ca64:	4249      	neglt	r1, r1
 800ca66:	f803 2b02 	strb.w	r2, [r3], #2
 800ca6a:	bfb4      	ite	lt
 800ca6c:	222d      	movlt	r2, #45	; 0x2d
 800ca6e:	222b      	movge	r2, #43	; 0x2b
 800ca70:	2909      	cmp	r1, #9
 800ca72:	7042      	strb	r2, [r0, #1]
 800ca74:	dd2a      	ble.n	800cacc <__exponent+0x70>
 800ca76:	f10d 0407 	add.w	r4, sp, #7
 800ca7a:	46a4      	mov	ip, r4
 800ca7c:	270a      	movs	r7, #10
 800ca7e:	46a6      	mov	lr, r4
 800ca80:	460a      	mov	r2, r1
 800ca82:	fb91 f6f7 	sdiv	r6, r1, r7
 800ca86:	fb07 1516 	mls	r5, r7, r6, r1
 800ca8a:	3530      	adds	r5, #48	; 0x30
 800ca8c:	2a63      	cmp	r2, #99	; 0x63
 800ca8e:	f104 34ff 	add.w	r4, r4, #4294967295
 800ca92:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ca96:	4631      	mov	r1, r6
 800ca98:	dcf1      	bgt.n	800ca7e <__exponent+0x22>
 800ca9a:	3130      	adds	r1, #48	; 0x30
 800ca9c:	f1ae 0502 	sub.w	r5, lr, #2
 800caa0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800caa4:	1c44      	adds	r4, r0, #1
 800caa6:	4629      	mov	r1, r5
 800caa8:	4561      	cmp	r1, ip
 800caaa:	d30a      	bcc.n	800cac2 <__exponent+0x66>
 800caac:	f10d 0209 	add.w	r2, sp, #9
 800cab0:	eba2 020e 	sub.w	r2, r2, lr
 800cab4:	4565      	cmp	r5, ip
 800cab6:	bf88      	it	hi
 800cab8:	2200      	movhi	r2, #0
 800caba:	4413      	add	r3, r2
 800cabc:	1a18      	subs	r0, r3, r0
 800cabe:	b003      	add	sp, #12
 800cac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cac6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800caca:	e7ed      	b.n	800caa8 <__exponent+0x4c>
 800cacc:	2330      	movs	r3, #48	; 0x30
 800cace:	3130      	adds	r1, #48	; 0x30
 800cad0:	7083      	strb	r3, [r0, #2]
 800cad2:	70c1      	strb	r1, [r0, #3]
 800cad4:	1d03      	adds	r3, r0, #4
 800cad6:	e7f1      	b.n	800cabc <__exponent+0x60>

0800cad8 <_printf_float>:
 800cad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cadc:	b08b      	sub	sp, #44	; 0x2c
 800cade:	460c      	mov	r4, r1
 800cae0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800cae4:	4616      	mov	r6, r2
 800cae6:	461f      	mov	r7, r3
 800cae8:	4605      	mov	r5, r0
 800caea:	f001 f9b7 	bl	800de5c <_localeconv_r>
 800caee:	f8d0 b000 	ldr.w	fp, [r0]
 800caf2:	4658      	mov	r0, fp
 800caf4:	f7f3 fbf4 	bl	80002e0 <strlen>
 800caf8:	2300      	movs	r3, #0
 800cafa:	9308      	str	r3, [sp, #32]
 800cafc:	f8d8 3000 	ldr.w	r3, [r8]
 800cb00:	f894 9018 	ldrb.w	r9, [r4, #24]
 800cb04:	6822      	ldr	r2, [r4, #0]
 800cb06:	3307      	adds	r3, #7
 800cb08:	f023 0307 	bic.w	r3, r3, #7
 800cb0c:	f103 0108 	add.w	r1, r3, #8
 800cb10:	f8c8 1000 	str.w	r1, [r8]
 800cb14:	4682      	mov	sl, r0
 800cb16:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cb1a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800cb1e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800cd80 <_printf_float+0x2a8>
 800cb22:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800cb26:	eeb0 6bc0 	vabs.f64	d6, d0
 800cb2a:	eeb4 6b47 	vcmp.f64	d6, d7
 800cb2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb32:	dd24      	ble.n	800cb7e <_printf_float+0xa6>
 800cb34:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800cb38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb3c:	d502      	bpl.n	800cb44 <_printf_float+0x6c>
 800cb3e:	232d      	movs	r3, #45	; 0x2d
 800cb40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb44:	4b90      	ldr	r3, [pc, #576]	; (800cd88 <_printf_float+0x2b0>)
 800cb46:	4891      	ldr	r0, [pc, #580]	; (800cd8c <_printf_float+0x2b4>)
 800cb48:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800cb4c:	bf94      	ite	ls
 800cb4e:	4698      	movls	r8, r3
 800cb50:	4680      	movhi	r8, r0
 800cb52:	2303      	movs	r3, #3
 800cb54:	6123      	str	r3, [r4, #16]
 800cb56:	f022 0204 	bic.w	r2, r2, #4
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	6022      	str	r2, [r4, #0]
 800cb5e:	9304      	str	r3, [sp, #16]
 800cb60:	9700      	str	r7, [sp, #0]
 800cb62:	4633      	mov	r3, r6
 800cb64:	aa09      	add	r2, sp, #36	; 0x24
 800cb66:	4621      	mov	r1, r4
 800cb68:	4628      	mov	r0, r5
 800cb6a:	f000 f9d3 	bl	800cf14 <_printf_common>
 800cb6e:	3001      	adds	r0, #1
 800cb70:	f040 808a 	bne.w	800cc88 <_printf_float+0x1b0>
 800cb74:	f04f 30ff 	mov.w	r0, #4294967295
 800cb78:	b00b      	add	sp, #44	; 0x2c
 800cb7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb7e:	eeb4 0b40 	vcmp.f64	d0, d0
 800cb82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb86:	d709      	bvc.n	800cb9c <_printf_float+0xc4>
 800cb88:	ee10 3a90 	vmov	r3, s1
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	bfbc      	itt	lt
 800cb90:	232d      	movlt	r3, #45	; 0x2d
 800cb92:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cb96:	487e      	ldr	r0, [pc, #504]	; (800cd90 <_printf_float+0x2b8>)
 800cb98:	4b7e      	ldr	r3, [pc, #504]	; (800cd94 <_printf_float+0x2bc>)
 800cb9a:	e7d5      	b.n	800cb48 <_printf_float+0x70>
 800cb9c:	6863      	ldr	r3, [r4, #4]
 800cb9e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800cba2:	9104      	str	r1, [sp, #16]
 800cba4:	1c59      	adds	r1, r3, #1
 800cba6:	d13c      	bne.n	800cc22 <_printf_float+0x14a>
 800cba8:	2306      	movs	r3, #6
 800cbaa:	6063      	str	r3, [r4, #4]
 800cbac:	2300      	movs	r3, #0
 800cbae:	9303      	str	r3, [sp, #12]
 800cbb0:	ab08      	add	r3, sp, #32
 800cbb2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800cbb6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cbba:	ab07      	add	r3, sp, #28
 800cbbc:	6861      	ldr	r1, [r4, #4]
 800cbbe:	9300      	str	r3, [sp, #0]
 800cbc0:	6022      	str	r2, [r4, #0]
 800cbc2:	f10d 031b 	add.w	r3, sp, #27
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	f7ff fef6 	bl	800c9b8 <__cvt>
 800cbcc:	9b04      	ldr	r3, [sp, #16]
 800cbce:	9907      	ldr	r1, [sp, #28]
 800cbd0:	2b47      	cmp	r3, #71	; 0x47
 800cbd2:	4680      	mov	r8, r0
 800cbd4:	d108      	bne.n	800cbe8 <_printf_float+0x110>
 800cbd6:	1cc8      	adds	r0, r1, #3
 800cbd8:	db02      	blt.n	800cbe0 <_printf_float+0x108>
 800cbda:	6863      	ldr	r3, [r4, #4]
 800cbdc:	4299      	cmp	r1, r3
 800cbde:	dd41      	ble.n	800cc64 <_printf_float+0x18c>
 800cbe0:	f1a9 0902 	sub.w	r9, r9, #2
 800cbe4:	fa5f f989 	uxtb.w	r9, r9
 800cbe8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800cbec:	d820      	bhi.n	800cc30 <_printf_float+0x158>
 800cbee:	3901      	subs	r1, #1
 800cbf0:	464a      	mov	r2, r9
 800cbf2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cbf6:	9107      	str	r1, [sp, #28]
 800cbf8:	f7ff ff30 	bl	800ca5c <__exponent>
 800cbfc:	9a08      	ldr	r2, [sp, #32]
 800cbfe:	9004      	str	r0, [sp, #16]
 800cc00:	1813      	adds	r3, r2, r0
 800cc02:	2a01      	cmp	r2, #1
 800cc04:	6123      	str	r3, [r4, #16]
 800cc06:	dc02      	bgt.n	800cc0e <_printf_float+0x136>
 800cc08:	6822      	ldr	r2, [r4, #0]
 800cc0a:	07d2      	lsls	r2, r2, #31
 800cc0c:	d501      	bpl.n	800cc12 <_printf_float+0x13a>
 800cc0e:	3301      	adds	r3, #1
 800cc10:	6123      	str	r3, [r4, #16]
 800cc12:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d0a2      	beq.n	800cb60 <_printf_float+0x88>
 800cc1a:	232d      	movs	r3, #45	; 0x2d
 800cc1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc20:	e79e      	b.n	800cb60 <_printf_float+0x88>
 800cc22:	9904      	ldr	r1, [sp, #16]
 800cc24:	2947      	cmp	r1, #71	; 0x47
 800cc26:	d1c1      	bne.n	800cbac <_printf_float+0xd4>
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d1bf      	bne.n	800cbac <_printf_float+0xd4>
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	e7bc      	b.n	800cbaa <_printf_float+0xd2>
 800cc30:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800cc34:	d118      	bne.n	800cc68 <_printf_float+0x190>
 800cc36:	2900      	cmp	r1, #0
 800cc38:	6863      	ldr	r3, [r4, #4]
 800cc3a:	dd0b      	ble.n	800cc54 <_printf_float+0x17c>
 800cc3c:	6121      	str	r1, [r4, #16]
 800cc3e:	b913      	cbnz	r3, 800cc46 <_printf_float+0x16e>
 800cc40:	6822      	ldr	r2, [r4, #0]
 800cc42:	07d0      	lsls	r0, r2, #31
 800cc44:	d502      	bpl.n	800cc4c <_printf_float+0x174>
 800cc46:	3301      	adds	r3, #1
 800cc48:	440b      	add	r3, r1
 800cc4a:	6123      	str	r3, [r4, #16]
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	65a1      	str	r1, [r4, #88]	; 0x58
 800cc50:	9304      	str	r3, [sp, #16]
 800cc52:	e7de      	b.n	800cc12 <_printf_float+0x13a>
 800cc54:	b913      	cbnz	r3, 800cc5c <_printf_float+0x184>
 800cc56:	6822      	ldr	r2, [r4, #0]
 800cc58:	07d2      	lsls	r2, r2, #31
 800cc5a:	d501      	bpl.n	800cc60 <_printf_float+0x188>
 800cc5c:	3302      	adds	r3, #2
 800cc5e:	e7f4      	b.n	800cc4a <_printf_float+0x172>
 800cc60:	2301      	movs	r3, #1
 800cc62:	e7f2      	b.n	800cc4a <_printf_float+0x172>
 800cc64:	f04f 0967 	mov.w	r9, #103	; 0x67
 800cc68:	9b08      	ldr	r3, [sp, #32]
 800cc6a:	4299      	cmp	r1, r3
 800cc6c:	db05      	blt.n	800cc7a <_printf_float+0x1a2>
 800cc6e:	6823      	ldr	r3, [r4, #0]
 800cc70:	6121      	str	r1, [r4, #16]
 800cc72:	07d8      	lsls	r0, r3, #31
 800cc74:	d5ea      	bpl.n	800cc4c <_printf_float+0x174>
 800cc76:	1c4b      	adds	r3, r1, #1
 800cc78:	e7e7      	b.n	800cc4a <_printf_float+0x172>
 800cc7a:	2900      	cmp	r1, #0
 800cc7c:	bfd4      	ite	le
 800cc7e:	f1c1 0202 	rsble	r2, r1, #2
 800cc82:	2201      	movgt	r2, #1
 800cc84:	4413      	add	r3, r2
 800cc86:	e7e0      	b.n	800cc4a <_printf_float+0x172>
 800cc88:	6823      	ldr	r3, [r4, #0]
 800cc8a:	055a      	lsls	r2, r3, #21
 800cc8c:	d407      	bmi.n	800cc9e <_printf_float+0x1c6>
 800cc8e:	6923      	ldr	r3, [r4, #16]
 800cc90:	4642      	mov	r2, r8
 800cc92:	4631      	mov	r1, r6
 800cc94:	4628      	mov	r0, r5
 800cc96:	47b8      	blx	r7
 800cc98:	3001      	adds	r0, #1
 800cc9a:	d12a      	bne.n	800ccf2 <_printf_float+0x21a>
 800cc9c:	e76a      	b.n	800cb74 <_printf_float+0x9c>
 800cc9e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800cca2:	f240 80e2 	bls.w	800ce6a <_printf_float+0x392>
 800cca6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800ccaa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ccae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccb2:	d133      	bne.n	800cd1c <_printf_float+0x244>
 800ccb4:	4a38      	ldr	r2, [pc, #224]	; (800cd98 <_printf_float+0x2c0>)
 800ccb6:	2301      	movs	r3, #1
 800ccb8:	4631      	mov	r1, r6
 800ccba:	4628      	mov	r0, r5
 800ccbc:	47b8      	blx	r7
 800ccbe:	3001      	adds	r0, #1
 800ccc0:	f43f af58 	beq.w	800cb74 <_printf_float+0x9c>
 800ccc4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	db02      	blt.n	800ccd2 <_printf_float+0x1fa>
 800cccc:	6823      	ldr	r3, [r4, #0]
 800ccce:	07d8      	lsls	r0, r3, #31
 800ccd0:	d50f      	bpl.n	800ccf2 <_printf_float+0x21a>
 800ccd2:	4653      	mov	r3, sl
 800ccd4:	465a      	mov	r2, fp
 800ccd6:	4631      	mov	r1, r6
 800ccd8:	4628      	mov	r0, r5
 800ccda:	47b8      	blx	r7
 800ccdc:	3001      	adds	r0, #1
 800ccde:	f43f af49 	beq.w	800cb74 <_printf_float+0x9c>
 800cce2:	f04f 0800 	mov.w	r8, #0
 800cce6:	f104 091a 	add.w	r9, r4, #26
 800ccea:	9b08      	ldr	r3, [sp, #32]
 800ccec:	3b01      	subs	r3, #1
 800ccee:	4543      	cmp	r3, r8
 800ccf0:	dc09      	bgt.n	800cd06 <_printf_float+0x22e>
 800ccf2:	6823      	ldr	r3, [r4, #0]
 800ccf4:	079b      	lsls	r3, r3, #30
 800ccf6:	f100 8108 	bmi.w	800cf0a <_printf_float+0x432>
 800ccfa:	68e0      	ldr	r0, [r4, #12]
 800ccfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccfe:	4298      	cmp	r0, r3
 800cd00:	bfb8      	it	lt
 800cd02:	4618      	movlt	r0, r3
 800cd04:	e738      	b.n	800cb78 <_printf_float+0xa0>
 800cd06:	2301      	movs	r3, #1
 800cd08:	464a      	mov	r2, r9
 800cd0a:	4631      	mov	r1, r6
 800cd0c:	4628      	mov	r0, r5
 800cd0e:	47b8      	blx	r7
 800cd10:	3001      	adds	r0, #1
 800cd12:	f43f af2f 	beq.w	800cb74 <_printf_float+0x9c>
 800cd16:	f108 0801 	add.w	r8, r8, #1
 800cd1a:	e7e6      	b.n	800ccea <_printf_float+0x212>
 800cd1c:	9b07      	ldr	r3, [sp, #28]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	dc3c      	bgt.n	800cd9c <_printf_float+0x2c4>
 800cd22:	4a1d      	ldr	r2, [pc, #116]	; (800cd98 <_printf_float+0x2c0>)
 800cd24:	2301      	movs	r3, #1
 800cd26:	4631      	mov	r1, r6
 800cd28:	4628      	mov	r0, r5
 800cd2a:	47b8      	blx	r7
 800cd2c:	3001      	adds	r0, #1
 800cd2e:	f43f af21 	beq.w	800cb74 <_printf_float+0x9c>
 800cd32:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800cd36:	4313      	orrs	r3, r2
 800cd38:	d102      	bne.n	800cd40 <_printf_float+0x268>
 800cd3a:	6823      	ldr	r3, [r4, #0]
 800cd3c:	07d9      	lsls	r1, r3, #31
 800cd3e:	d5d8      	bpl.n	800ccf2 <_printf_float+0x21a>
 800cd40:	4653      	mov	r3, sl
 800cd42:	465a      	mov	r2, fp
 800cd44:	4631      	mov	r1, r6
 800cd46:	4628      	mov	r0, r5
 800cd48:	47b8      	blx	r7
 800cd4a:	3001      	adds	r0, #1
 800cd4c:	f43f af12 	beq.w	800cb74 <_printf_float+0x9c>
 800cd50:	f04f 0900 	mov.w	r9, #0
 800cd54:	f104 0a1a 	add.w	sl, r4, #26
 800cd58:	9b07      	ldr	r3, [sp, #28]
 800cd5a:	425b      	negs	r3, r3
 800cd5c:	454b      	cmp	r3, r9
 800cd5e:	dc01      	bgt.n	800cd64 <_printf_float+0x28c>
 800cd60:	9b08      	ldr	r3, [sp, #32]
 800cd62:	e795      	b.n	800cc90 <_printf_float+0x1b8>
 800cd64:	2301      	movs	r3, #1
 800cd66:	4652      	mov	r2, sl
 800cd68:	4631      	mov	r1, r6
 800cd6a:	4628      	mov	r0, r5
 800cd6c:	47b8      	blx	r7
 800cd6e:	3001      	adds	r0, #1
 800cd70:	f43f af00 	beq.w	800cb74 <_printf_float+0x9c>
 800cd74:	f109 0901 	add.w	r9, r9, #1
 800cd78:	e7ee      	b.n	800cd58 <_printf_float+0x280>
 800cd7a:	bf00      	nop
 800cd7c:	f3af 8000 	nop.w
 800cd80:	ffffffff 	.word	0xffffffff
 800cd84:	7fefffff 	.word	0x7fefffff
 800cd88:	0800f40c 	.word	0x0800f40c
 800cd8c:	0800f410 	.word	0x0800f410
 800cd90:	0800f418 	.word	0x0800f418
 800cd94:	0800f414 	.word	0x0800f414
 800cd98:	0800f41c 	.word	0x0800f41c
 800cd9c:	9a08      	ldr	r2, [sp, #32]
 800cd9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cda0:	429a      	cmp	r2, r3
 800cda2:	bfa8      	it	ge
 800cda4:	461a      	movge	r2, r3
 800cda6:	2a00      	cmp	r2, #0
 800cda8:	4691      	mov	r9, r2
 800cdaa:	dc38      	bgt.n	800ce1e <_printf_float+0x346>
 800cdac:	2300      	movs	r3, #0
 800cdae:	9305      	str	r3, [sp, #20]
 800cdb0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cdb4:	f104 021a 	add.w	r2, r4, #26
 800cdb8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cdba:	9905      	ldr	r1, [sp, #20]
 800cdbc:	9304      	str	r3, [sp, #16]
 800cdbe:	eba3 0309 	sub.w	r3, r3, r9
 800cdc2:	428b      	cmp	r3, r1
 800cdc4:	dc33      	bgt.n	800ce2e <_printf_float+0x356>
 800cdc6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	db3c      	blt.n	800ce48 <_printf_float+0x370>
 800cdce:	6823      	ldr	r3, [r4, #0]
 800cdd0:	07da      	lsls	r2, r3, #31
 800cdd2:	d439      	bmi.n	800ce48 <_printf_float+0x370>
 800cdd4:	9a08      	ldr	r2, [sp, #32]
 800cdd6:	9b04      	ldr	r3, [sp, #16]
 800cdd8:	9907      	ldr	r1, [sp, #28]
 800cdda:	1ad3      	subs	r3, r2, r3
 800cddc:	eba2 0901 	sub.w	r9, r2, r1
 800cde0:	4599      	cmp	r9, r3
 800cde2:	bfa8      	it	ge
 800cde4:	4699      	movge	r9, r3
 800cde6:	f1b9 0f00 	cmp.w	r9, #0
 800cdea:	dc35      	bgt.n	800ce58 <_printf_float+0x380>
 800cdec:	f04f 0800 	mov.w	r8, #0
 800cdf0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cdf4:	f104 0a1a 	add.w	sl, r4, #26
 800cdf8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800cdfc:	1a9b      	subs	r3, r3, r2
 800cdfe:	eba3 0309 	sub.w	r3, r3, r9
 800ce02:	4543      	cmp	r3, r8
 800ce04:	f77f af75 	ble.w	800ccf2 <_printf_float+0x21a>
 800ce08:	2301      	movs	r3, #1
 800ce0a:	4652      	mov	r2, sl
 800ce0c:	4631      	mov	r1, r6
 800ce0e:	4628      	mov	r0, r5
 800ce10:	47b8      	blx	r7
 800ce12:	3001      	adds	r0, #1
 800ce14:	f43f aeae 	beq.w	800cb74 <_printf_float+0x9c>
 800ce18:	f108 0801 	add.w	r8, r8, #1
 800ce1c:	e7ec      	b.n	800cdf8 <_printf_float+0x320>
 800ce1e:	4613      	mov	r3, r2
 800ce20:	4631      	mov	r1, r6
 800ce22:	4642      	mov	r2, r8
 800ce24:	4628      	mov	r0, r5
 800ce26:	47b8      	blx	r7
 800ce28:	3001      	adds	r0, #1
 800ce2a:	d1bf      	bne.n	800cdac <_printf_float+0x2d4>
 800ce2c:	e6a2      	b.n	800cb74 <_printf_float+0x9c>
 800ce2e:	2301      	movs	r3, #1
 800ce30:	4631      	mov	r1, r6
 800ce32:	4628      	mov	r0, r5
 800ce34:	9204      	str	r2, [sp, #16]
 800ce36:	47b8      	blx	r7
 800ce38:	3001      	adds	r0, #1
 800ce3a:	f43f ae9b 	beq.w	800cb74 <_printf_float+0x9c>
 800ce3e:	9b05      	ldr	r3, [sp, #20]
 800ce40:	9a04      	ldr	r2, [sp, #16]
 800ce42:	3301      	adds	r3, #1
 800ce44:	9305      	str	r3, [sp, #20]
 800ce46:	e7b7      	b.n	800cdb8 <_printf_float+0x2e0>
 800ce48:	4653      	mov	r3, sl
 800ce4a:	465a      	mov	r2, fp
 800ce4c:	4631      	mov	r1, r6
 800ce4e:	4628      	mov	r0, r5
 800ce50:	47b8      	blx	r7
 800ce52:	3001      	adds	r0, #1
 800ce54:	d1be      	bne.n	800cdd4 <_printf_float+0x2fc>
 800ce56:	e68d      	b.n	800cb74 <_printf_float+0x9c>
 800ce58:	9a04      	ldr	r2, [sp, #16]
 800ce5a:	464b      	mov	r3, r9
 800ce5c:	4442      	add	r2, r8
 800ce5e:	4631      	mov	r1, r6
 800ce60:	4628      	mov	r0, r5
 800ce62:	47b8      	blx	r7
 800ce64:	3001      	adds	r0, #1
 800ce66:	d1c1      	bne.n	800cdec <_printf_float+0x314>
 800ce68:	e684      	b.n	800cb74 <_printf_float+0x9c>
 800ce6a:	9a08      	ldr	r2, [sp, #32]
 800ce6c:	2a01      	cmp	r2, #1
 800ce6e:	dc01      	bgt.n	800ce74 <_printf_float+0x39c>
 800ce70:	07db      	lsls	r3, r3, #31
 800ce72:	d537      	bpl.n	800cee4 <_printf_float+0x40c>
 800ce74:	2301      	movs	r3, #1
 800ce76:	4642      	mov	r2, r8
 800ce78:	4631      	mov	r1, r6
 800ce7a:	4628      	mov	r0, r5
 800ce7c:	47b8      	blx	r7
 800ce7e:	3001      	adds	r0, #1
 800ce80:	f43f ae78 	beq.w	800cb74 <_printf_float+0x9c>
 800ce84:	4653      	mov	r3, sl
 800ce86:	465a      	mov	r2, fp
 800ce88:	4631      	mov	r1, r6
 800ce8a:	4628      	mov	r0, r5
 800ce8c:	47b8      	blx	r7
 800ce8e:	3001      	adds	r0, #1
 800ce90:	f43f ae70 	beq.w	800cb74 <_printf_float+0x9c>
 800ce94:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800ce98:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ce9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cea0:	d01b      	beq.n	800ceda <_printf_float+0x402>
 800cea2:	9b08      	ldr	r3, [sp, #32]
 800cea4:	f108 0201 	add.w	r2, r8, #1
 800cea8:	3b01      	subs	r3, #1
 800ceaa:	4631      	mov	r1, r6
 800ceac:	4628      	mov	r0, r5
 800ceae:	47b8      	blx	r7
 800ceb0:	3001      	adds	r0, #1
 800ceb2:	d10e      	bne.n	800ced2 <_printf_float+0x3fa>
 800ceb4:	e65e      	b.n	800cb74 <_printf_float+0x9c>
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	464a      	mov	r2, r9
 800ceba:	4631      	mov	r1, r6
 800cebc:	4628      	mov	r0, r5
 800cebe:	47b8      	blx	r7
 800cec0:	3001      	adds	r0, #1
 800cec2:	f43f ae57 	beq.w	800cb74 <_printf_float+0x9c>
 800cec6:	f108 0801 	add.w	r8, r8, #1
 800ceca:	9b08      	ldr	r3, [sp, #32]
 800cecc:	3b01      	subs	r3, #1
 800cece:	4543      	cmp	r3, r8
 800ced0:	dcf1      	bgt.n	800ceb6 <_printf_float+0x3de>
 800ced2:	9b04      	ldr	r3, [sp, #16]
 800ced4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ced8:	e6db      	b.n	800cc92 <_printf_float+0x1ba>
 800ceda:	f04f 0800 	mov.w	r8, #0
 800cede:	f104 091a 	add.w	r9, r4, #26
 800cee2:	e7f2      	b.n	800ceca <_printf_float+0x3f2>
 800cee4:	2301      	movs	r3, #1
 800cee6:	4642      	mov	r2, r8
 800cee8:	e7df      	b.n	800ceaa <_printf_float+0x3d2>
 800ceea:	2301      	movs	r3, #1
 800ceec:	464a      	mov	r2, r9
 800ceee:	4631      	mov	r1, r6
 800cef0:	4628      	mov	r0, r5
 800cef2:	47b8      	blx	r7
 800cef4:	3001      	adds	r0, #1
 800cef6:	f43f ae3d 	beq.w	800cb74 <_printf_float+0x9c>
 800cefa:	f108 0801 	add.w	r8, r8, #1
 800cefe:	68e3      	ldr	r3, [r4, #12]
 800cf00:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cf02:	1a5b      	subs	r3, r3, r1
 800cf04:	4543      	cmp	r3, r8
 800cf06:	dcf0      	bgt.n	800ceea <_printf_float+0x412>
 800cf08:	e6f7      	b.n	800ccfa <_printf_float+0x222>
 800cf0a:	f04f 0800 	mov.w	r8, #0
 800cf0e:	f104 0919 	add.w	r9, r4, #25
 800cf12:	e7f4      	b.n	800cefe <_printf_float+0x426>

0800cf14 <_printf_common>:
 800cf14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf18:	4616      	mov	r6, r2
 800cf1a:	4699      	mov	r9, r3
 800cf1c:	688a      	ldr	r2, [r1, #8]
 800cf1e:	690b      	ldr	r3, [r1, #16]
 800cf20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cf24:	4293      	cmp	r3, r2
 800cf26:	bfb8      	it	lt
 800cf28:	4613      	movlt	r3, r2
 800cf2a:	6033      	str	r3, [r6, #0]
 800cf2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cf30:	4607      	mov	r7, r0
 800cf32:	460c      	mov	r4, r1
 800cf34:	b10a      	cbz	r2, 800cf3a <_printf_common+0x26>
 800cf36:	3301      	adds	r3, #1
 800cf38:	6033      	str	r3, [r6, #0]
 800cf3a:	6823      	ldr	r3, [r4, #0]
 800cf3c:	0699      	lsls	r1, r3, #26
 800cf3e:	bf42      	ittt	mi
 800cf40:	6833      	ldrmi	r3, [r6, #0]
 800cf42:	3302      	addmi	r3, #2
 800cf44:	6033      	strmi	r3, [r6, #0]
 800cf46:	6825      	ldr	r5, [r4, #0]
 800cf48:	f015 0506 	ands.w	r5, r5, #6
 800cf4c:	d106      	bne.n	800cf5c <_printf_common+0x48>
 800cf4e:	f104 0a19 	add.w	sl, r4, #25
 800cf52:	68e3      	ldr	r3, [r4, #12]
 800cf54:	6832      	ldr	r2, [r6, #0]
 800cf56:	1a9b      	subs	r3, r3, r2
 800cf58:	42ab      	cmp	r3, r5
 800cf5a:	dc26      	bgt.n	800cfaa <_printf_common+0x96>
 800cf5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cf60:	1e13      	subs	r3, r2, #0
 800cf62:	6822      	ldr	r2, [r4, #0]
 800cf64:	bf18      	it	ne
 800cf66:	2301      	movne	r3, #1
 800cf68:	0692      	lsls	r2, r2, #26
 800cf6a:	d42b      	bmi.n	800cfc4 <_printf_common+0xb0>
 800cf6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cf70:	4649      	mov	r1, r9
 800cf72:	4638      	mov	r0, r7
 800cf74:	47c0      	blx	r8
 800cf76:	3001      	adds	r0, #1
 800cf78:	d01e      	beq.n	800cfb8 <_printf_common+0xa4>
 800cf7a:	6823      	ldr	r3, [r4, #0]
 800cf7c:	68e5      	ldr	r5, [r4, #12]
 800cf7e:	6832      	ldr	r2, [r6, #0]
 800cf80:	f003 0306 	and.w	r3, r3, #6
 800cf84:	2b04      	cmp	r3, #4
 800cf86:	bf08      	it	eq
 800cf88:	1aad      	subeq	r5, r5, r2
 800cf8a:	68a3      	ldr	r3, [r4, #8]
 800cf8c:	6922      	ldr	r2, [r4, #16]
 800cf8e:	bf0c      	ite	eq
 800cf90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cf94:	2500      	movne	r5, #0
 800cf96:	4293      	cmp	r3, r2
 800cf98:	bfc4      	itt	gt
 800cf9a:	1a9b      	subgt	r3, r3, r2
 800cf9c:	18ed      	addgt	r5, r5, r3
 800cf9e:	2600      	movs	r6, #0
 800cfa0:	341a      	adds	r4, #26
 800cfa2:	42b5      	cmp	r5, r6
 800cfa4:	d11a      	bne.n	800cfdc <_printf_common+0xc8>
 800cfa6:	2000      	movs	r0, #0
 800cfa8:	e008      	b.n	800cfbc <_printf_common+0xa8>
 800cfaa:	2301      	movs	r3, #1
 800cfac:	4652      	mov	r2, sl
 800cfae:	4649      	mov	r1, r9
 800cfb0:	4638      	mov	r0, r7
 800cfb2:	47c0      	blx	r8
 800cfb4:	3001      	adds	r0, #1
 800cfb6:	d103      	bne.n	800cfc0 <_printf_common+0xac>
 800cfb8:	f04f 30ff 	mov.w	r0, #4294967295
 800cfbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfc0:	3501      	adds	r5, #1
 800cfc2:	e7c6      	b.n	800cf52 <_printf_common+0x3e>
 800cfc4:	18e1      	adds	r1, r4, r3
 800cfc6:	1c5a      	adds	r2, r3, #1
 800cfc8:	2030      	movs	r0, #48	; 0x30
 800cfca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cfce:	4422      	add	r2, r4
 800cfd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cfd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cfd8:	3302      	adds	r3, #2
 800cfda:	e7c7      	b.n	800cf6c <_printf_common+0x58>
 800cfdc:	2301      	movs	r3, #1
 800cfde:	4622      	mov	r2, r4
 800cfe0:	4649      	mov	r1, r9
 800cfe2:	4638      	mov	r0, r7
 800cfe4:	47c0      	blx	r8
 800cfe6:	3001      	adds	r0, #1
 800cfe8:	d0e6      	beq.n	800cfb8 <_printf_common+0xa4>
 800cfea:	3601      	adds	r6, #1
 800cfec:	e7d9      	b.n	800cfa2 <_printf_common+0x8e>
	...

0800cff0 <_printf_i>:
 800cff0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cff4:	460c      	mov	r4, r1
 800cff6:	4691      	mov	r9, r2
 800cff8:	7e27      	ldrb	r7, [r4, #24]
 800cffa:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cffc:	2f78      	cmp	r7, #120	; 0x78
 800cffe:	4680      	mov	r8, r0
 800d000:	469a      	mov	sl, r3
 800d002:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d006:	d807      	bhi.n	800d018 <_printf_i+0x28>
 800d008:	2f62      	cmp	r7, #98	; 0x62
 800d00a:	d80a      	bhi.n	800d022 <_printf_i+0x32>
 800d00c:	2f00      	cmp	r7, #0
 800d00e:	f000 80d8 	beq.w	800d1c2 <_printf_i+0x1d2>
 800d012:	2f58      	cmp	r7, #88	; 0x58
 800d014:	f000 80a3 	beq.w	800d15e <_printf_i+0x16e>
 800d018:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d01c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d020:	e03a      	b.n	800d098 <_printf_i+0xa8>
 800d022:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d026:	2b15      	cmp	r3, #21
 800d028:	d8f6      	bhi.n	800d018 <_printf_i+0x28>
 800d02a:	a001      	add	r0, pc, #4	; (adr r0, 800d030 <_printf_i+0x40>)
 800d02c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d030:	0800d089 	.word	0x0800d089
 800d034:	0800d09d 	.word	0x0800d09d
 800d038:	0800d019 	.word	0x0800d019
 800d03c:	0800d019 	.word	0x0800d019
 800d040:	0800d019 	.word	0x0800d019
 800d044:	0800d019 	.word	0x0800d019
 800d048:	0800d09d 	.word	0x0800d09d
 800d04c:	0800d019 	.word	0x0800d019
 800d050:	0800d019 	.word	0x0800d019
 800d054:	0800d019 	.word	0x0800d019
 800d058:	0800d019 	.word	0x0800d019
 800d05c:	0800d1a9 	.word	0x0800d1a9
 800d060:	0800d0cd 	.word	0x0800d0cd
 800d064:	0800d18b 	.word	0x0800d18b
 800d068:	0800d019 	.word	0x0800d019
 800d06c:	0800d019 	.word	0x0800d019
 800d070:	0800d1cb 	.word	0x0800d1cb
 800d074:	0800d019 	.word	0x0800d019
 800d078:	0800d0cd 	.word	0x0800d0cd
 800d07c:	0800d019 	.word	0x0800d019
 800d080:	0800d019 	.word	0x0800d019
 800d084:	0800d193 	.word	0x0800d193
 800d088:	680b      	ldr	r3, [r1, #0]
 800d08a:	1d1a      	adds	r2, r3, #4
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	600a      	str	r2, [r1, #0]
 800d090:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d094:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d098:	2301      	movs	r3, #1
 800d09a:	e0a3      	b.n	800d1e4 <_printf_i+0x1f4>
 800d09c:	6825      	ldr	r5, [r4, #0]
 800d09e:	6808      	ldr	r0, [r1, #0]
 800d0a0:	062e      	lsls	r6, r5, #24
 800d0a2:	f100 0304 	add.w	r3, r0, #4
 800d0a6:	d50a      	bpl.n	800d0be <_printf_i+0xce>
 800d0a8:	6805      	ldr	r5, [r0, #0]
 800d0aa:	600b      	str	r3, [r1, #0]
 800d0ac:	2d00      	cmp	r5, #0
 800d0ae:	da03      	bge.n	800d0b8 <_printf_i+0xc8>
 800d0b0:	232d      	movs	r3, #45	; 0x2d
 800d0b2:	426d      	negs	r5, r5
 800d0b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d0b8:	485e      	ldr	r0, [pc, #376]	; (800d234 <_printf_i+0x244>)
 800d0ba:	230a      	movs	r3, #10
 800d0bc:	e019      	b.n	800d0f2 <_printf_i+0x102>
 800d0be:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d0c2:	6805      	ldr	r5, [r0, #0]
 800d0c4:	600b      	str	r3, [r1, #0]
 800d0c6:	bf18      	it	ne
 800d0c8:	b22d      	sxthne	r5, r5
 800d0ca:	e7ef      	b.n	800d0ac <_printf_i+0xbc>
 800d0cc:	680b      	ldr	r3, [r1, #0]
 800d0ce:	6825      	ldr	r5, [r4, #0]
 800d0d0:	1d18      	adds	r0, r3, #4
 800d0d2:	6008      	str	r0, [r1, #0]
 800d0d4:	0628      	lsls	r0, r5, #24
 800d0d6:	d501      	bpl.n	800d0dc <_printf_i+0xec>
 800d0d8:	681d      	ldr	r5, [r3, #0]
 800d0da:	e002      	b.n	800d0e2 <_printf_i+0xf2>
 800d0dc:	0669      	lsls	r1, r5, #25
 800d0de:	d5fb      	bpl.n	800d0d8 <_printf_i+0xe8>
 800d0e0:	881d      	ldrh	r5, [r3, #0]
 800d0e2:	4854      	ldr	r0, [pc, #336]	; (800d234 <_printf_i+0x244>)
 800d0e4:	2f6f      	cmp	r7, #111	; 0x6f
 800d0e6:	bf0c      	ite	eq
 800d0e8:	2308      	moveq	r3, #8
 800d0ea:	230a      	movne	r3, #10
 800d0ec:	2100      	movs	r1, #0
 800d0ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d0f2:	6866      	ldr	r6, [r4, #4]
 800d0f4:	60a6      	str	r6, [r4, #8]
 800d0f6:	2e00      	cmp	r6, #0
 800d0f8:	bfa2      	ittt	ge
 800d0fa:	6821      	ldrge	r1, [r4, #0]
 800d0fc:	f021 0104 	bicge.w	r1, r1, #4
 800d100:	6021      	strge	r1, [r4, #0]
 800d102:	b90d      	cbnz	r5, 800d108 <_printf_i+0x118>
 800d104:	2e00      	cmp	r6, #0
 800d106:	d04d      	beq.n	800d1a4 <_printf_i+0x1b4>
 800d108:	4616      	mov	r6, r2
 800d10a:	fbb5 f1f3 	udiv	r1, r5, r3
 800d10e:	fb03 5711 	mls	r7, r3, r1, r5
 800d112:	5dc7      	ldrb	r7, [r0, r7]
 800d114:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d118:	462f      	mov	r7, r5
 800d11a:	42bb      	cmp	r3, r7
 800d11c:	460d      	mov	r5, r1
 800d11e:	d9f4      	bls.n	800d10a <_printf_i+0x11a>
 800d120:	2b08      	cmp	r3, #8
 800d122:	d10b      	bne.n	800d13c <_printf_i+0x14c>
 800d124:	6823      	ldr	r3, [r4, #0]
 800d126:	07df      	lsls	r7, r3, #31
 800d128:	d508      	bpl.n	800d13c <_printf_i+0x14c>
 800d12a:	6923      	ldr	r3, [r4, #16]
 800d12c:	6861      	ldr	r1, [r4, #4]
 800d12e:	4299      	cmp	r1, r3
 800d130:	bfde      	ittt	le
 800d132:	2330      	movle	r3, #48	; 0x30
 800d134:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d138:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d13c:	1b92      	subs	r2, r2, r6
 800d13e:	6122      	str	r2, [r4, #16]
 800d140:	f8cd a000 	str.w	sl, [sp]
 800d144:	464b      	mov	r3, r9
 800d146:	aa03      	add	r2, sp, #12
 800d148:	4621      	mov	r1, r4
 800d14a:	4640      	mov	r0, r8
 800d14c:	f7ff fee2 	bl	800cf14 <_printf_common>
 800d150:	3001      	adds	r0, #1
 800d152:	d14c      	bne.n	800d1ee <_printf_i+0x1fe>
 800d154:	f04f 30ff 	mov.w	r0, #4294967295
 800d158:	b004      	add	sp, #16
 800d15a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d15e:	4835      	ldr	r0, [pc, #212]	; (800d234 <_printf_i+0x244>)
 800d160:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d164:	6823      	ldr	r3, [r4, #0]
 800d166:	680e      	ldr	r6, [r1, #0]
 800d168:	061f      	lsls	r7, r3, #24
 800d16a:	f856 5b04 	ldr.w	r5, [r6], #4
 800d16e:	600e      	str	r6, [r1, #0]
 800d170:	d514      	bpl.n	800d19c <_printf_i+0x1ac>
 800d172:	07d9      	lsls	r1, r3, #31
 800d174:	bf44      	itt	mi
 800d176:	f043 0320 	orrmi.w	r3, r3, #32
 800d17a:	6023      	strmi	r3, [r4, #0]
 800d17c:	b91d      	cbnz	r5, 800d186 <_printf_i+0x196>
 800d17e:	6823      	ldr	r3, [r4, #0]
 800d180:	f023 0320 	bic.w	r3, r3, #32
 800d184:	6023      	str	r3, [r4, #0]
 800d186:	2310      	movs	r3, #16
 800d188:	e7b0      	b.n	800d0ec <_printf_i+0xfc>
 800d18a:	6823      	ldr	r3, [r4, #0]
 800d18c:	f043 0320 	orr.w	r3, r3, #32
 800d190:	6023      	str	r3, [r4, #0]
 800d192:	2378      	movs	r3, #120	; 0x78
 800d194:	4828      	ldr	r0, [pc, #160]	; (800d238 <_printf_i+0x248>)
 800d196:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d19a:	e7e3      	b.n	800d164 <_printf_i+0x174>
 800d19c:	065e      	lsls	r6, r3, #25
 800d19e:	bf48      	it	mi
 800d1a0:	b2ad      	uxthmi	r5, r5
 800d1a2:	e7e6      	b.n	800d172 <_printf_i+0x182>
 800d1a4:	4616      	mov	r6, r2
 800d1a6:	e7bb      	b.n	800d120 <_printf_i+0x130>
 800d1a8:	680b      	ldr	r3, [r1, #0]
 800d1aa:	6826      	ldr	r6, [r4, #0]
 800d1ac:	6960      	ldr	r0, [r4, #20]
 800d1ae:	1d1d      	adds	r5, r3, #4
 800d1b0:	600d      	str	r5, [r1, #0]
 800d1b2:	0635      	lsls	r5, r6, #24
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	d501      	bpl.n	800d1bc <_printf_i+0x1cc>
 800d1b8:	6018      	str	r0, [r3, #0]
 800d1ba:	e002      	b.n	800d1c2 <_printf_i+0x1d2>
 800d1bc:	0671      	lsls	r1, r6, #25
 800d1be:	d5fb      	bpl.n	800d1b8 <_printf_i+0x1c8>
 800d1c0:	8018      	strh	r0, [r3, #0]
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	6123      	str	r3, [r4, #16]
 800d1c6:	4616      	mov	r6, r2
 800d1c8:	e7ba      	b.n	800d140 <_printf_i+0x150>
 800d1ca:	680b      	ldr	r3, [r1, #0]
 800d1cc:	1d1a      	adds	r2, r3, #4
 800d1ce:	600a      	str	r2, [r1, #0]
 800d1d0:	681e      	ldr	r6, [r3, #0]
 800d1d2:	6862      	ldr	r2, [r4, #4]
 800d1d4:	2100      	movs	r1, #0
 800d1d6:	4630      	mov	r0, r6
 800d1d8:	f7f3 f88a 	bl	80002f0 <memchr>
 800d1dc:	b108      	cbz	r0, 800d1e2 <_printf_i+0x1f2>
 800d1de:	1b80      	subs	r0, r0, r6
 800d1e0:	6060      	str	r0, [r4, #4]
 800d1e2:	6863      	ldr	r3, [r4, #4]
 800d1e4:	6123      	str	r3, [r4, #16]
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d1ec:	e7a8      	b.n	800d140 <_printf_i+0x150>
 800d1ee:	6923      	ldr	r3, [r4, #16]
 800d1f0:	4632      	mov	r2, r6
 800d1f2:	4649      	mov	r1, r9
 800d1f4:	4640      	mov	r0, r8
 800d1f6:	47d0      	blx	sl
 800d1f8:	3001      	adds	r0, #1
 800d1fa:	d0ab      	beq.n	800d154 <_printf_i+0x164>
 800d1fc:	6823      	ldr	r3, [r4, #0]
 800d1fe:	079b      	lsls	r3, r3, #30
 800d200:	d413      	bmi.n	800d22a <_printf_i+0x23a>
 800d202:	68e0      	ldr	r0, [r4, #12]
 800d204:	9b03      	ldr	r3, [sp, #12]
 800d206:	4298      	cmp	r0, r3
 800d208:	bfb8      	it	lt
 800d20a:	4618      	movlt	r0, r3
 800d20c:	e7a4      	b.n	800d158 <_printf_i+0x168>
 800d20e:	2301      	movs	r3, #1
 800d210:	4632      	mov	r2, r6
 800d212:	4649      	mov	r1, r9
 800d214:	4640      	mov	r0, r8
 800d216:	47d0      	blx	sl
 800d218:	3001      	adds	r0, #1
 800d21a:	d09b      	beq.n	800d154 <_printf_i+0x164>
 800d21c:	3501      	adds	r5, #1
 800d21e:	68e3      	ldr	r3, [r4, #12]
 800d220:	9903      	ldr	r1, [sp, #12]
 800d222:	1a5b      	subs	r3, r3, r1
 800d224:	42ab      	cmp	r3, r5
 800d226:	dcf2      	bgt.n	800d20e <_printf_i+0x21e>
 800d228:	e7eb      	b.n	800d202 <_printf_i+0x212>
 800d22a:	2500      	movs	r5, #0
 800d22c:	f104 0619 	add.w	r6, r4, #25
 800d230:	e7f5      	b.n	800d21e <_printf_i+0x22e>
 800d232:	bf00      	nop
 800d234:	0800f41e 	.word	0x0800f41e
 800d238:	0800f42f 	.word	0x0800f42f

0800d23c <quorem>:
 800d23c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d240:	6903      	ldr	r3, [r0, #16]
 800d242:	690c      	ldr	r4, [r1, #16]
 800d244:	42a3      	cmp	r3, r4
 800d246:	4607      	mov	r7, r0
 800d248:	f2c0 8081 	blt.w	800d34e <quorem+0x112>
 800d24c:	3c01      	subs	r4, #1
 800d24e:	f101 0814 	add.w	r8, r1, #20
 800d252:	f100 0514 	add.w	r5, r0, #20
 800d256:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d25a:	9301      	str	r3, [sp, #4]
 800d25c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d260:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d264:	3301      	adds	r3, #1
 800d266:	429a      	cmp	r2, r3
 800d268:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d26c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d270:	fbb2 f6f3 	udiv	r6, r2, r3
 800d274:	d331      	bcc.n	800d2da <quorem+0x9e>
 800d276:	f04f 0e00 	mov.w	lr, #0
 800d27a:	4640      	mov	r0, r8
 800d27c:	46ac      	mov	ip, r5
 800d27e:	46f2      	mov	sl, lr
 800d280:	f850 2b04 	ldr.w	r2, [r0], #4
 800d284:	b293      	uxth	r3, r2
 800d286:	fb06 e303 	mla	r3, r6, r3, lr
 800d28a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d28e:	b29b      	uxth	r3, r3
 800d290:	ebaa 0303 	sub.w	r3, sl, r3
 800d294:	0c12      	lsrs	r2, r2, #16
 800d296:	f8dc a000 	ldr.w	sl, [ip]
 800d29a:	fb06 e202 	mla	r2, r6, r2, lr
 800d29e:	fa13 f38a 	uxtah	r3, r3, sl
 800d2a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d2a6:	fa1f fa82 	uxth.w	sl, r2
 800d2aa:	f8dc 2000 	ldr.w	r2, [ip]
 800d2ae:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d2b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d2b6:	b29b      	uxth	r3, r3
 800d2b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d2bc:	4581      	cmp	r9, r0
 800d2be:	f84c 3b04 	str.w	r3, [ip], #4
 800d2c2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d2c6:	d2db      	bcs.n	800d280 <quorem+0x44>
 800d2c8:	f855 300b 	ldr.w	r3, [r5, fp]
 800d2cc:	b92b      	cbnz	r3, 800d2da <quorem+0x9e>
 800d2ce:	9b01      	ldr	r3, [sp, #4]
 800d2d0:	3b04      	subs	r3, #4
 800d2d2:	429d      	cmp	r5, r3
 800d2d4:	461a      	mov	r2, r3
 800d2d6:	d32e      	bcc.n	800d336 <quorem+0xfa>
 800d2d8:	613c      	str	r4, [r7, #16]
 800d2da:	4638      	mov	r0, r7
 800d2dc:	f001 f856 	bl	800e38c <__mcmp>
 800d2e0:	2800      	cmp	r0, #0
 800d2e2:	db24      	blt.n	800d32e <quorem+0xf2>
 800d2e4:	3601      	adds	r6, #1
 800d2e6:	4628      	mov	r0, r5
 800d2e8:	f04f 0c00 	mov.w	ip, #0
 800d2ec:	f858 2b04 	ldr.w	r2, [r8], #4
 800d2f0:	f8d0 e000 	ldr.w	lr, [r0]
 800d2f4:	b293      	uxth	r3, r2
 800d2f6:	ebac 0303 	sub.w	r3, ip, r3
 800d2fa:	0c12      	lsrs	r2, r2, #16
 800d2fc:	fa13 f38e 	uxtah	r3, r3, lr
 800d300:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d304:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d308:	b29b      	uxth	r3, r3
 800d30a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d30e:	45c1      	cmp	r9, r8
 800d310:	f840 3b04 	str.w	r3, [r0], #4
 800d314:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d318:	d2e8      	bcs.n	800d2ec <quorem+0xb0>
 800d31a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d31e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d322:	b922      	cbnz	r2, 800d32e <quorem+0xf2>
 800d324:	3b04      	subs	r3, #4
 800d326:	429d      	cmp	r5, r3
 800d328:	461a      	mov	r2, r3
 800d32a:	d30a      	bcc.n	800d342 <quorem+0x106>
 800d32c:	613c      	str	r4, [r7, #16]
 800d32e:	4630      	mov	r0, r6
 800d330:	b003      	add	sp, #12
 800d332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d336:	6812      	ldr	r2, [r2, #0]
 800d338:	3b04      	subs	r3, #4
 800d33a:	2a00      	cmp	r2, #0
 800d33c:	d1cc      	bne.n	800d2d8 <quorem+0x9c>
 800d33e:	3c01      	subs	r4, #1
 800d340:	e7c7      	b.n	800d2d2 <quorem+0x96>
 800d342:	6812      	ldr	r2, [r2, #0]
 800d344:	3b04      	subs	r3, #4
 800d346:	2a00      	cmp	r2, #0
 800d348:	d1f0      	bne.n	800d32c <quorem+0xf0>
 800d34a:	3c01      	subs	r4, #1
 800d34c:	e7eb      	b.n	800d326 <quorem+0xea>
 800d34e:	2000      	movs	r0, #0
 800d350:	e7ee      	b.n	800d330 <quorem+0xf4>
 800d352:	0000      	movs	r0, r0
 800d354:	0000      	movs	r0, r0
	...

0800d358 <_dtoa_r>:
 800d358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d35c:	ec59 8b10 	vmov	r8, r9, d0
 800d360:	b095      	sub	sp, #84	; 0x54
 800d362:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d364:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800d366:	9107      	str	r1, [sp, #28]
 800d368:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800d36c:	4606      	mov	r6, r0
 800d36e:	9209      	str	r2, [sp, #36]	; 0x24
 800d370:	9310      	str	r3, [sp, #64]	; 0x40
 800d372:	b975      	cbnz	r5, 800d392 <_dtoa_r+0x3a>
 800d374:	2010      	movs	r0, #16
 800d376:	f000 fd75 	bl	800de64 <malloc>
 800d37a:	4602      	mov	r2, r0
 800d37c:	6270      	str	r0, [r6, #36]	; 0x24
 800d37e:	b920      	cbnz	r0, 800d38a <_dtoa_r+0x32>
 800d380:	4bab      	ldr	r3, [pc, #684]	; (800d630 <_dtoa_r+0x2d8>)
 800d382:	21ea      	movs	r1, #234	; 0xea
 800d384:	48ab      	ldr	r0, [pc, #684]	; (800d634 <_dtoa_r+0x2dc>)
 800d386:	f001 f9cb 	bl	800e720 <__assert_func>
 800d38a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d38e:	6005      	str	r5, [r0, #0]
 800d390:	60c5      	str	r5, [r0, #12]
 800d392:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d394:	6819      	ldr	r1, [r3, #0]
 800d396:	b151      	cbz	r1, 800d3ae <_dtoa_r+0x56>
 800d398:	685a      	ldr	r2, [r3, #4]
 800d39a:	604a      	str	r2, [r1, #4]
 800d39c:	2301      	movs	r3, #1
 800d39e:	4093      	lsls	r3, r2
 800d3a0:	608b      	str	r3, [r1, #8]
 800d3a2:	4630      	mov	r0, r6
 800d3a4:	f000 fdb4 	bl	800df10 <_Bfree>
 800d3a8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	601a      	str	r2, [r3, #0]
 800d3ae:	f1b9 0300 	subs.w	r3, r9, #0
 800d3b2:	bfbb      	ittet	lt
 800d3b4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d3b8:	9303      	strlt	r3, [sp, #12]
 800d3ba:	2300      	movge	r3, #0
 800d3bc:	2201      	movlt	r2, #1
 800d3be:	bfac      	ite	ge
 800d3c0:	6023      	strge	r3, [r4, #0]
 800d3c2:	6022      	strlt	r2, [r4, #0]
 800d3c4:	4b9c      	ldr	r3, [pc, #624]	; (800d638 <_dtoa_r+0x2e0>)
 800d3c6:	9c03      	ldr	r4, [sp, #12]
 800d3c8:	43a3      	bics	r3, r4
 800d3ca:	d11a      	bne.n	800d402 <_dtoa_r+0xaa>
 800d3cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d3ce:	f242 730f 	movw	r3, #9999	; 0x270f
 800d3d2:	6013      	str	r3, [r2, #0]
 800d3d4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800d3d8:	ea53 0308 	orrs.w	r3, r3, r8
 800d3dc:	f000 8512 	beq.w	800de04 <_dtoa_r+0xaac>
 800d3e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d3e2:	b953      	cbnz	r3, 800d3fa <_dtoa_r+0xa2>
 800d3e4:	4b95      	ldr	r3, [pc, #596]	; (800d63c <_dtoa_r+0x2e4>)
 800d3e6:	e01f      	b.n	800d428 <_dtoa_r+0xd0>
 800d3e8:	4b95      	ldr	r3, [pc, #596]	; (800d640 <_dtoa_r+0x2e8>)
 800d3ea:	9300      	str	r3, [sp, #0]
 800d3ec:	3308      	adds	r3, #8
 800d3ee:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d3f0:	6013      	str	r3, [r2, #0]
 800d3f2:	9800      	ldr	r0, [sp, #0]
 800d3f4:	b015      	add	sp, #84	; 0x54
 800d3f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3fa:	4b90      	ldr	r3, [pc, #576]	; (800d63c <_dtoa_r+0x2e4>)
 800d3fc:	9300      	str	r3, [sp, #0]
 800d3fe:	3303      	adds	r3, #3
 800d400:	e7f5      	b.n	800d3ee <_dtoa_r+0x96>
 800d402:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d406:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d40a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d40e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d412:	d10b      	bne.n	800d42c <_dtoa_r+0xd4>
 800d414:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d416:	2301      	movs	r3, #1
 800d418:	6013      	str	r3, [r2, #0]
 800d41a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	f000 84ee 	beq.w	800ddfe <_dtoa_r+0xaa6>
 800d422:	4888      	ldr	r0, [pc, #544]	; (800d644 <_dtoa_r+0x2ec>)
 800d424:	6018      	str	r0, [r3, #0]
 800d426:	1e43      	subs	r3, r0, #1
 800d428:	9300      	str	r3, [sp, #0]
 800d42a:	e7e2      	b.n	800d3f2 <_dtoa_r+0x9a>
 800d42c:	a913      	add	r1, sp, #76	; 0x4c
 800d42e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d432:	aa12      	add	r2, sp, #72	; 0x48
 800d434:	4630      	mov	r0, r6
 800d436:	f001 f84d 	bl	800e4d4 <__d2b>
 800d43a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800d43e:	4605      	mov	r5, r0
 800d440:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d442:	2900      	cmp	r1, #0
 800d444:	d047      	beq.n	800d4d6 <_dtoa_r+0x17e>
 800d446:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d448:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d44c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d450:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800d454:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d458:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800d45c:	2400      	movs	r4, #0
 800d45e:	ec43 2b16 	vmov	d6, r2, r3
 800d462:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800d466:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800d618 <_dtoa_r+0x2c0>
 800d46a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d46e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800d620 <_dtoa_r+0x2c8>
 800d472:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d476:	eeb0 7b46 	vmov.f64	d7, d6
 800d47a:	ee06 1a90 	vmov	s13, r1
 800d47e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800d482:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800d628 <_dtoa_r+0x2d0>
 800d486:	eea5 7b06 	vfma.f64	d7, d5, d6
 800d48a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800d48e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d496:	ee16 ba90 	vmov	fp, s13
 800d49a:	9411      	str	r4, [sp, #68]	; 0x44
 800d49c:	d508      	bpl.n	800d4b0 <_dtoa_r+0x158>
 800d49e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d4a2:	eeb4 6b47 	vcmp.f64	d6, d7
 800d4a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4aa:	bf18      	it	ne
 800d4ac:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800d4b0:	f1bb 0f16 	cmp.w	fp, #22
 800d4b4:	d832      	bhi.n	800d51c <_dtoa_r+0x1c4>
 800d4b6:	4b64      	ldr	r3, [pc, #400]	; (800d648 <_dtoa_r+0x2f0>)
 800d4b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d4bc:	ed93 7b00 	vldr	d7, [r3]
 800d4c0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800d4c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d4c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4cc:	d501      	bpl.n	800d4d2 <_dtoa_r+0x17a>
 800d4ce:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	e023      	b.n	800d51e <_dtoa_r+0x1c6>
 800d4d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d4d8:	4401      	add	r1, r0
 800d4da:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800d4de:	2b20      	cmp	r3, #32
 800d4e0:	bfc3      	ittte	gt
 800d4e2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d4e6:	fa04 f303 	lslgt.w	r3, r4, r3
 800d4ea:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800d4ee:	f1c3 0320 	rsble	r3, r3, #32
 800d4f2:	bfc6      	itte	gt
 800d4f4:	fa28 f804 	lsrgt.w	r8, r8, r4
 800d4f8:	ea43 0308 	orrgt.w	r3, r3, r8
 800d4fc:	fa08 f303 	lslle.w	r3, r8, r3
 800d500:	ee07 3a90 	vmov	s15, r3
 800d504:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d508:	3901      	subs	r1, #1
 800d50a:	ed8d 7b00 	vstr	d7, [sp]
 800d50e:	9c01      	ldr	r4, [sp, #4]
 800d510:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d514:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800d518:	2401      	movs	r4, #1
 800d51a:	e7a0      	b.n	800d45e <_dtoa_r+0x106>
 800d51c:	2301      	movs	r3, #1
 800d51e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d520:	1a43      	subs	r3, r0, r1
 800d522:	1e5a      	subs	r2, r3, #1
 800d524:	bf45      	ittet	mi
 800d526:	f1c3 0301 	rsbmi	r3, r3, #1
 800d52a:	9305      	strmi	r3, [sp, #20]
 800d52c:	2300      	movpl	r3, #0
 800d52e:	2300      	movmi	r3, #0
 800d530:	9206      	str	r2, [sp, #24]
 800d532:	bf54      	ite	pl
 800d534:	9305      	strpl	r3, [sp, #20]
 800d536:	9306      	strmi	r3, [sp, #24]
 800d538:	f1bb 0f00 	cmp.w	fp, #0
 800d53c:	db18      	blt.n	800d570 <_dtoa_r+0x218>
 800d53e:	9b06      	ldr	r3, [sp, #24]
 800d540:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800d544:	445b      	add	r3, fp
 800d546:	9306      	str	r3, [sp, #24]
 800d548:	2300      	movs	r3, #0
 800d54a:	9a07      	ldr	r2, [sp, #28]
 800d54c:	2a09      	cmp	r2, #9
 800d54e:	d849      	bhi.n	800d5e4 <_dtoa_r+0x28c>
 800d550:	2a05      	cmp	r2, #5
 800d552:	bfc4      	itt	gt
 800d554:	3a04      	subgt	r2, #4
 800d556:	9207      	strgt	r2, [sp, #28]
 800d558:	9a07      	ldr	r2, [sp, #28]
 800d55a:	f1a2 0202 	sub.w	r2, r2, #2
 800d55e:	bfcc      	ite	gt
 800d560:	2400      	movgt	r4, #0
 800d562:	2401      	movle	r4, #1
 800d564:	2a03      	cmp	r2, #3
 800d566:	d848      	bhi.n	800d5fa <_dtoa_r+0x2a2>
 800d568:	e8df f002 	tbb	[pc, r2]
 800d56c:	3a2c2e0b 	.word	0x3a2c2e0b
 800d570:	9b05      	ldr	r3, [sp, #20]
 800d572:	2200      	movs	r2, #0
 800d574:	eba3 030b 	sub.w	r3, r3, fp
 800d578:	9305      	str	r3, [sp, #20]
 800d57a:	920e      	str	r2, [sp, #56]	; 0x38
 800d57c:	f1cb 0300 	rsb	r3, fp, #0
 800d580:	e7e3      	b.n	800d54a <_dtoa_r+0x1f2>
 800d582:	2200      	movs	r2, #0
 800d584:	9208      	str	r2, [sp, #32]
 800d586:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d588:	2a00      	cmp	r2, #0
 800d58a:	dc39      	bgt.n	800d600 <_dtoa_r+0x2a8>
 800d58c:	f04f 0a01 	mov.w	sl, #1
 800d590:	46d1      	mov	r9, sl
 800d592:	4652      	mov	r2, sl
 800d594:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800d598:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800d59a:	2100      	movs	r1, #0
 800d59c:	6079      	str	r1, [r7, #4]
 800d59e:	2004      	movs	r0, #4
 800d5a0:	f100 0c14 	add.w	ip, r0, #20
 800d5a4:	4594      	cmp	ip, r2
 800d5a6:	6879      	ldr	r1, [r7, #4]
 800d5a8:	d92f      	bls.n	800d60a <_dtoa_r+0x2b2>
 800d5aa:	4630      	mov	r0, r6
 800d5ac:	930c      	str	r3, [sp, #48]	; 0x30
 800d5ae:	f000 fc6f 	bl	800de90 <_Balloc>
 800d5b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d5b4:	9000      	str	r0, [sp, #0]
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	2800      	cmp	r0, #0
 800d5ba:	d149      	bne.n	800d650 <_dtoa_r+0x2f8>
 800d5bc:	4b23      	ldr	r3, [pc, #140]	; (800d64c <_dtoa_r+0x2f4>)
 800d5be:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d5c2:	e6df      	b.n	800d384 <_dtoa_r+0x2c>
 800d5c4:	2201      	movs	r2, #1
 800d5c6:	e7dd      	b.n	800d584 <_dtoa_r+0x22c>
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	9208      	str	r2, [sp, #32]
 800d5cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5ce:	eb0b 0a02 	add.w	sl, fp, r2
 800d5d2:	f10a 0901 	add.w	r9, sl, #1
 800d5d6:	464a      	mov	r2, r9
 800d5d8:	2a01      	cmp	r2, #1
 800d5da:	bfb8      	it	lt
 800d5dc:	2201      	movlt	r2, #1
 800d5de:	e7db      	b.n	800d598 <_dtoa_r+0x240>
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	e7f2      	b.n	800d5ca <_dtoa_r+0x272>
 800d5e4:	2401      	movs	r4, #1
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800d5ec:	f04f 3aff 	mov.w	sl, #4294967295
 800d5f0:	2100      	movs	r1, #0
 800d5f2:	46d1      	mov	r9, sl
 800d5f4:	2212      	movs	r2, #18
 800d5f6:	9109      	str	r1, [sp, #36]	; 0x24
 800d5f8:	e7ce      	b.n	800d598 <_dtoa_r+0x240>
 800d5fa:	2201      	movs	r2, #1
 800d5fc:	9208      	str	r2, [sp, #32]
 800d5fe:	e7f5      	b.n	800d5ec <_dtoa_r+0x294>
 800d600:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800d604:	46d1      	mov	r9, sl
 800d606:	4652      	mov	r2, sl
 800d608:	e7c6      	b.n	800d598 <_dtoa_r+0x240>
 800d60a:	3101      	adds	r1, #1
 800d60c:	6079      	str	r1, [r7, #4]
 800d60e:	0040      	lsls	r0, r0, #1
 800d610:	e7c6      	b.n	800d5a0 <_dtoa_r+0x248>
 800d612:	bf00      	nop
 800d614:	f3af 8000 	nop.w
 800d618:	636f4361 	.word	0x636f4361
 800d61c:	3fd287a7 	.word	0x3fd287a7
 800d620:	8b60c8b3 	.word	0x8b60c8b3
 800d624:	3fc68a28 	.word	0x3fc68a28
 800d628:	509f79fb 	.word	0x509f79fb
 800d62c:	3fd34413 	.word	0x3fd34413
 800d630:	0800f44d 	.word	0x0800f44d
 800d634:	0800f464 	.word	0x0800f464
 800d638:	7ff00000 	.word	0x7ff00000
 800d63c:	0800f449 	.word	0x0800f449
 800d640:	0800f440 	.word	0x0800f440
 800d644:	0800f41d 	.word	0x0800f41d
 800d648:	0800f560 	.word	0x0800f560
 800d64c:	0800f4c3 	.word	0x0800f4c3
 800d650:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800d652:	9900      	ldr	r1, [sp, #0]
 800d654:	6011      	str	r1, [r2, #0]
 800d656:	f1b9 0f0e 	cmp.w	r9, #14
 800d65a:	d872      	bhi.n	800d742 <_dtoa_r+0x3ea>
 800d65c:	2c00      	cmp	r4, #0
 800d65e:	d070      	beq.n	800d742 <_dtoa_r+0x3ea>
 800d660:	f1bb 0f00 	cmp.w	fp, #0
 800d664:	f340 80a6 	ble.w	800d7b4 <_dtoa_r+0x45c>
 800d668:	49ca      	ldr	r1, [pc, #808]	; (800d994 <_dtoa_r+0x63c>)
 800d66a:	f00b 020f 	and.w	r2, fp, #15
 800d66e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800d672:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800d676:	ed92 7b00 	vldr	d7, [r2]
 800d67a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800d67e:	f000 808d 	beq.w	800d79c <_dtoa_r+0x444>
 800d682:	4ac5      	ldr	r2, [pc, #788]	; (800d998 <_dtoa_r+0x640>)
 800d684:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800d688:	ed92 6b08 	vldr	d6, [r2, #32]
 800d68c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800d690:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d694:	f001 010f 	and.w	r1, r1, #15
 800d698:	2203      	movs	r2, #3
 800d69a:	48bf      	ldr	r0, [pc, #764]	; (800d998 <_dtoa_r+0x640>)
 800d69c:	2900      	cmp	r1, #0
 800d69e:	d17f      	bne.n	800d7a0 <_dtoa_r+0x448>
 800d6a0:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d6a4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d6a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d6ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d6ae:	2900      	cmp	r1, #0
 800d6b0:	f000 80b2 	beq.w	800d818 <_dtoa_r+0x4c0>
 800d6b4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d6b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d6bc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d6c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6c4:	f140 80a8 	bpl.w	800d818 <_dtoa_r+0x4c0>
 800d6c8:	f1b9 0f00 	cmp.w	r9, #0
 800d6cc:	f000 80a4 	beq.w	800d818 <_dtoa_r+0x4c0>
 800d6d0:	f1ba 0f00 	cmp.w	sl, #0
 800d6d4:	dd31      	ble.n	800d73a <_dtoa_r+0x3e2>
 800d6d6:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800d6da:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d6de:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d6e2:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d6e6:	3201      	adds	r2, #1
 800d6e8:	4650      	mov	r0, sl
 800d6ea:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d6ee:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800d6f2:	ee07 2a90 	vmov	s15, r2
 800d6f6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d6fa:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d6fe:	ed8d 5b02 	vstr	d5, [sp, #8]
 800d702:	9c03      	ldr	r4, [sp, #12]
 800d704:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800d708:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800d70c:	2800      	cmp	r0, #0
 800d70e:	f040 8086 	bne.w	800d81e <_dtoa_r+0x4c6>
 800d712:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d716:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d71a:	ec42 1b17 	vmov	d7, r1, r2
 800d71e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d726:	f300 8272 	bgt.w	800dc0e <_dtoa_r+0x8b6>
 800d72a:	eeb1 7b47 	vneg.f64	d7, d7
 800d72e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d736:	f100 8267 	bmi.w	800dc08 <_dtoa_r+0x8b0>
 800d73a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800d73e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800d742:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d744:	2a00      	cmp	r2, #0
 800d746:	f2c0 8129 	blt.w	800d99c <_dtoa_r+0x644>
 800d74a:	f1bb 0f0e 	cmp.w	fp, #14
 800d74e:	f300 8125 	bgt.w	800d99c <_dtoa_r+0x644>
 800d752:	4b90      	ldr	r3, [pc, #576]	; (800d994 <_dtoa_r+0x63c>)
 800d754:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d758:	ed93 6b00 	vldr	d6, [r3]
 800d75c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d75e:	2b00      	cmp	r3, #0
 800d760:	f280 80c3 	bge.w	800d8ea <_dtoa_r+0x592>
 800d764:	f1b9 0f00 	cmp.w	r9, #0
 800d768:	f300 80bf 	bgt.w	800d8ea <_dtoa_r+0x592>
 800d76c:	f040 824c 	bne.w	800dc08 <_dtoa_r+0x8b0>
 800d770:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d774:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d778:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d77c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d784:	464c      	mov	r4, r9
 800d786:	464f      	mov	r7, r9
 800d788:	f280 8222 	bge.w	800dbd0 <_dtoa_r+0x878>
 800d78c:	f8dd 8000 	ldr.w	r8, [sp]
 800d790:	2331      	movs	r3, #49	; 0x31
 800d792:	f808 3b01 	strb.w	r3, [r8], #1
 800d796:	f10b 0b01 	add.w	fp, fp, #1
 800d79a:	e21e      	b.n	800dbda <_dtoa_r+0x882>
 800d79c:	2202      	movs	r2, #2
 800d79e:	e77c      	b.n	800d69a <_dtoa_r+0x342>
 800d7a0:	07cc      	lsls	r4, r1, #31
 800d7a2:	d504      	bpl.n	800d7ae <_dtoa_r+0x456>
 800d7a4:	ed90 6b00 	vldr	d6, [r0]
 800d7a8:	3201      	adds	r2, #1
 800d7aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d7ae:	1049      	asrs	r1, r1, #1
 800d7b0:	3008      	adds	r0, #8
 800d7b2:	e773      	b.n	800d69c <_dtoa_r+0x344>
 800d7b4:	d02e      	beq.n	800d814 <_dtoa_r+0x4bc>
 800d7b6:	f1cb 0100 	rsb	r1, fp, #0
 800d7ba:	4a76      	ldr	r2, [pc, #472]	; (800d994 <_dtoa_r+0x63c>)
 800d7bc:	f001 000f 	and.w	r0, r1, #15
 800d7c0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d7c4:	ed92 7b00 	vldr	d7, [r2]
 800d7c8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800d7cc:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d7d0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800d7d4:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800d7d8:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800d7dc:	486e      	ldr	r0, [pc, #440]	; (800d998 <_dtoa_r+0x640>)
 800d7de:	1109      	asrs	r1, r1, #4
 800d7e0:	2400      	movs	r4, #0
 800d7e2:	2202      	movs	r2, #2
 800d7e4:	b939      	cbnz	r1, 800d7f6 <_dtoa_r+0x49e>
 800d7e6:	2c00      	cmp	r4, #0
 800d7e8:	f43f af60 	beq.w	800d6ac <_dtoa_r+0x354>
 800d7ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d7f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d7f4:	e75a      	b.n	800d6ac <_dtoa_r+0x354>
 800d7f6:	07cf      	lsls	r7, r1, #31
 800d7f8:	d509      	bpl.n	800d80e <_dtoa_r+0x4b6>
 800d7fa:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800d7fe:	ed90 7b00 	vldr	d7, [r0]
 800d802:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d806:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800d80a:	3201      	adds	r2, #1
 800d80c:	2401      	movs	r4, #1
 800d80e:	1049      	asrs	r1, r1, #1
 800d810:	3008      	adds	r0, #8
 800d812:	e7e7      	b.n	800d7e4 <_dtoa_r+0x48c>
 800d814:	2202      	movs	r2, #2
 800d816:	e749      	b.n	800d6ac <_dtoa_r+0x354>
 800d818:	465f      	mov	r7, fp
 800d81a:	4648      	mov	r0, r9
 800d81c:	e765      	b.n	800d6ea <_dtoa_r+0x392>
 800d81e:	ec42 1b17 	vmov	d7, r1, r2
 800d822:	4a5c      	ldr	r2, [pc, #368]	; (800d994 <_dtoa_r+0x63c>)
 800d824:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d828:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d82c:	9a00      	ldr	r2, [sp, #0]
 800d82e:	1814      	adds	r4, r2, r0
 800d830:	9a08      	ldr	r2, [sp, #32]
 800d832:	b352      	cbz	r2, 800d88a <_dtoa_r+0x532>
 800d834:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800d838:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800d83c:	f8dd 8000 	ldr.w	r8, [sp]
 800d840:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d844:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d848:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d84c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d850:	ee14 2a90 	vmov	r2, s9
 800d854:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d858:	3230      	adds	r2, #48	; 0x30
 800d85a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d85e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d866:	f808 2b01 	strb.w	r2, [r8], #1
 800d86a:	d439      	bmi.n	800d8e0 <_dtoa_r+0x588>
 800d86c:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d870:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d878:	d472      	bmi.n	800d960 <_dtoa_r+0x608>
 800d87a:	45a0      	cmp	r8, r4
 800d87c:	f43f af5d 	beq.w	800d73a <_dtoa_r+0x3e2>
 800d880:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d884:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d888:	e7e0      	b.n	800d84c <_dtoa_r+0x4f4>
 800d88a:	f8dd 8000 	ldr.w	r8, [sp]
 800d88e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d892:	4621      	mov	r1, r4
 800d894:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d898:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d89c:	ee14 2a90 	vmov	r2, s9
 800d8a0:	3230      	adds	r2, #48	; 0x30
 800d8a2:	f808 2b01 	strb.w	r2, [r8], #1
 800d8a6:	45a0      	cmp	r8, r4
 800d8a8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d8ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d8b0:	d118      	bne.n	800d8e4 <_dtoa_r+0x58c>
 800d8b2:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800d8b6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d8ba:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c2:	dc4d      	bgt.n	800d960 <_dtoa_r+0x608>
 800d8c4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d8c8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d8cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8d0:	f57f af33 	bpl.w	800d73a <_dtoa_r+0x3e2>
 800d8d4:	4688      	mov	r8, r1
 800d8d6:	3901      	subs	r1, #1
 800d8d8:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800d8dc:	2b30      	cmp	r3, #48	; 0x30
 800d8de:	d0f9      	beq.n	800d8d4 <_dtoa_r+0x57c>
 800d8e0:	46bb      	mov	fp, r7
 800d8e2:	e02a      	b.n	800d93a <_dtoa_r+0x5e2>
 800d8e4:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d8e8:	e7d6      	b.n	800d898 <_dtoa_r+0x540>
 800d8ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d8ee:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800d8f2:	f8dd 8000 	ldr.w	r8, [sp]
 800d8f6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d8fa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d8fe:	ee15 3a10 	vmov	r3, s10
 800d902:	3330      	adds	r3, #48	; 0x30
 800d904:	f808 3b01 	strb.w	r3, [r8], #1
 800d908:	9b00      	ldr	r3, [sp, #0]
 800d90a:	eba8 0303 	sub.w	r3, r8, r3
 800d90e:	4599      	cmp	r9, r3
 800d910:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d914:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d918:	d133      	bne.n	800d982 <_dtoa_r+0x62a>
 800d91a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d91e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d926:	dc1a      	bgt.n	800d95e <_dtoa_r+0x606>
 800d928:	eeb4 7b46 	vcmp.f64	d7, d6
 800d92c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d930:	d103      	bne.n	800d93a <_dtoa_r+0x5e2>
 800d932:	ee15 3a10 	vmov	r3, s10
 800d936:	07d9      	lsls	r1, r3, #31
 800d938:	d411      	bmi.n	800d95e <_dtoa_r+0x606>
 800d93a:	4629      	mov	r1, r5
 800d93c:	4630      	mov	r0, r6
 800d93e:	f000 fae7 	bl	800df10 <_Bfree>
 800d942:	2300      	movs	r3, #0
 800d944:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d946:	f888 3000 	strb.w	r3, [r8]
 800d94a:	f10b 0301 	add.w	r3, fp, #1
 800d94e:	6013      	str	r3, [r2, #0]
 800d950:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d952:	2b00      	cmp	r3, #0
 800d954:	f43f ad4d 	beq.w	800d3f2 <_dtoa_r+0x9a>
 800d958:	f8c3 8000 	str.w	r8, [r3]
 800d95c:	e549      	b.n	800d3f2 <_dtoa_r+0x9a>
 800d95e:	465f      	mov	r7, fp
 800d960:	4643      	mov	r3, r8
 800d962:	4698      	mov	r8, r3
 800d964:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d968:	2a39      	cmp	r2, #57	; 0x39
 800d96a:	d106      	bne.n	800d97a <_dtoa_r+0x622>
 800d96c:	9a00      	ldr	r2, [sp, #0]
 800d96e:	429a      	cmp	r2, r3
 800d970:	d1f7      	bne.n	800d962 <_dtoa_r+0x60a>
 800d972:	9900      	ldr	r1, [sp, #0]
 800d974:	2230      	movs	r2, #48	; 0x30
 800d976:	3701      	adds	r7, #1
 800d978:	700a      	strb	r2, [r1, #0]
 800d97a:	781a      	ldrb	r2, [r3, #0]
 800d97c:	3201      	adds	r2, #1
 800d97e:	701a      	strb	r2, [r3, #0]
 800d980:	e7ae      	b.n	800d8e0 <_dtoa_r+0x588>
 800d982:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d986:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d98a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d98e:	d1b2      	bne.n	800d8f6 <_dtoa_r+0x59e>
 800d990:	e7d3      	b.n	800d93a <_dtoa_r+0x5e2>
 800d992:	bf00      	nop
 800d994:	0800f560 	.word	0x0800f560
 800d998:	0800f538 	.word	0x0800f538
 800d99c:	9908      	ldr	r1, [sp, #32]
 800d99e:	2900      	cmp	r1, #0
 800d9a0:	f000 80d1 	beq.w	800db46 <_dtoa_r+0x7ee>
 800d9a4:	9907      	ldr	r1, [sp, #28]
 800d9a6:	2901      	cmp	r1, #1
 800d9a8:	f300 80b4 	bgt.w	800db14 <_dtoa_r+0x7bc>
 800d9ac:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d9ae:	2900      	cmp	r1, #0
 800d9b0:	f000 80ac 	beq.w	800db0c <_dtoa_r+0x7b4>
 800d9b4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d9b8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d9bc:	461c      	mov	r4, r3
 800d9be:	930a      	str	r3, [sp, #40]	; 0x28
 800d9c0:	9b05      	ldr	r3, [sp, #20]
 800d9c2:	4413      	add	r3, r2
 800d9c4:	9305      	str	r3, [sp, #20]
 800d9c6:	9b06      	ldr	r3, [sp, #24]
 800d9c8:	2101      	movs	r1, #1
 800d9ca:	4413      	add	r3, r2
 800d9cc:	4630      	mov	r0, r6
 800d9ce:	9306      	str	r3, [sp, #24]
 800d9d0:	f000 fb5a 	bl	800e088 <__i2b>
 800d9d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9d6:	4607      	mov	r7, r0
 800d9d8:	f1b8 0f00 	cmp.w	r8, #0
 800d9dc:	dd0d      	ble.n	800d9fa <_dtoa_r+0x6a2>
 800d9de:	9a06      	ldr	r2, [sp, #24]
 800d9e0:	2a00      	cmp	r2, #0
 800d9e2:	dd0a      	ble.n	800d9fa <_dtoa_r+0x6a2>
 800d9e4:	4542      	cmp	r2, r8
 800d9e6:	9905      	ldr	r1, [sp, #20]
 800d9e8:	bfa8      	it	ge
 800d9ea:	4642      	movge	r2, r8
 800d9ec:	1a89      	subs	r1, r1, r2
 800d9ee:	9105      	str	r1, [sp, #20]
 800d9f0:	9906      	ldr	r1, [sp, #24]
 800d9f2:	eba8 0802 	sub.w	r8, r8, r2
 800d9f6:	1a8a      	subs	r2, r1, r2
 800d9f8:	9206      	str	r2, [sp, #24]
 800d9fa:	b303      	cbz	r3, 800da3e <_dtoa_r+0x6e6>
 800d9fc:	9a08      	ldr	r2, [sp, #32]
 800d9fe:	2a00      	cmp	r2, #0
 800da00:	f000 80a6 	beq.w	800db50 <_dtoa_r+0x7f8>
 800da04:	2c00      	cmp	r4, #0
 800da06:	dd13      	ble.n	800da30 <_dtoa_r+0x6d8>
 800da08:	4639      	mov	r1, r7
 800da0a:	4622      	mov	r2, r4
 800da0c:	4630      	mov	r0, r6
 800da0e:	930c      	str	r3, [sp, #48]	; 0x30
 800da10:	f000 fbf6 	bl	800e200 <__pow5mult>
 800da14:	462a      	mov	r2, r5
 800da16:	4601      	mov	r1, r0
 800da18:	4607      	mov	r7, r0
 800da1a:	4630      	mov	r0, r6
 800da1c:	f000 fb4a 	bl	800e0b4 <__multiply>
 800da20:	4629      	mov	r1, r5
 800da22:	900a      	str	r0, [sp, #40]	; 0x28
 800da24:	4630      	mov	r0, r6
 800da26:	f000 fa73 	bl	800df10 <_Bfree>
 800da2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800da2e:	4615      	mov	r5, r2
 800da30:	1b1a      	subs	r2, r3, r4
 800da32:	d004      	beq.n	800da3e <_dtoa_r+0x6e6>
 800da34:	4629      	mov	r1, r5
 800da36:	4630      	mov	r0, r6
 800da38:	f000 fbe2 	bl	800e200 <__pow5mult>
 800da3c:	4605      	mov	r5, r0
 800da3e:	2101      	movs	r1, #1
 800da40:	4630      	mov	r0, r6
 800da42:	f000 fb21 	bl	800e088 <__i2b>
 800da46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da48:	2b00      	cmp	r3, #0
 800da4a:	4604      	mov	r4, r0
 800da4c:	f340 8082 	ble.w	800db54 <_dtoa_r+0x7fc>
 800da50:	461a      	mov	r2, r3
 800da52:	4601      	mov	r1, r0
 800da54:	4630      	mov	r0, r6
 800da56:	f000 fbd3 	bl	800e200 <__pow5mult>
 800da5a:	9b07      	ldr	r3, [sp, #28]
 800da5c:	2b01      	cmp	r3, #1
 800da5e:	4604      	mov	r4, r0
 800da60:	dd7b      	ble.n	800db5a <_dtoa_r+0x802>
 800da62:	2300      	movs	r3, #0
 800da64:	930a      	str	r3, [sp, #40]	; 0x28
 800da66:	6922      	ldr	r2, [r4, #16]
 800da68:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800da6c:	6910      	ldr	r0, [r2, #16]
 800da6e:	f000 fabb 	bl	800dfe8 <__hi0bits>
 800da72:	f1c0 0020 	rsb	r0, r0, #32
 800da76:	9b06      	ldr	r3, [sp, #24]
 800da78:	4418      	add	r0, r3
 800da7a:	f010 001f 	ands.w	r0, r0, #31
 800da7e:	f000 808d 	beq.w	800db9c <_dtoa_r+0x844>
 800da82:	f1c0 0220 	rsb	r2, r0, #32
 800da86:	2a04      	cmp	r2, #4
 800da88:	f340 8086 	ble.w	800db98 <_dtoa_r+0x840>
 800da8c:	f1c0 001c 	rsb	r0, r0, #28
 800da90:	9b05      	ldr	r3, [sp, #20]
 800da92:	4403      	add	r3, r0
 800da94:	9305      	str	r3, [sp, #20]
 800da96:	9b06      	ldr	r3, [sp, #24]
 800da98:	4403      	add	r3, r0
 800da9a:	4480      	add	r8, r0
 800da9c:	9306      	str	r3, [sp, #24]
 800da9e:	9b05      	ldr	r3, [sp, #20]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	dd05      	ble.n	800dab0 <_dtoa_r+0x758>
 800daa4:	4629      	mov	r1, r5
 800daa6:	461a      	mov	r2, r3
 800daa8:	4630      	mov	r0, r6
 800daaa:	f000 fc03 	bl	800e2b4 <__lshift>
 800daae:	4605      	mov	r5, r0
 800dab0:	9b06      	ldr	r3, [sp, #24]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	dd05      	ble.n	800dac2 <_dtoa_r+0x76a>
 800dab6:	4621      	mov	r1, r4
 800dab8:	461a      	mov	r2, r3
 800daba:	4630      	mov	r0, r6
 800dabc:	f000 fbfa 	bl	800e2b4 <__lshift>
 800dac0:	4604      	mov	r4, r0
 800dac2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d06b      	beq.n	800dba0 <_dtoa_r+0x848>
 800dac8:	4621      	mov	r1, r4
 800daca:	4628      	mov	r0, r5
 800dacc:	f000 fc5e 	bl	800e38c <__mcmp>
 800dad0:	2800      	cmp	r0, #0
 800dad2:	da65      	bge.n	800dba0 <_dtoa_r+0x848>
 800dad4:	2300      	movs	r3, #0
 800dad6:	4629      	mov	r1, r5
 800dad8:	220a      	movs	r2, #10
 800dada:	4630      	mov	r0, r6
 800dadc:	f000 fa3a 	bl	800df54 <__multadd>
 800dae0:	9b08      	ldr	r3, [sp, #32]
 800dae2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dae6:	4605      	mov	r5, r0
 800dae8:	2b00      	cmp	r3, #0
 800daea:	f000 8192 	beq.w	800de12 <_dtoa_r+0xaba>
 800daee:	4639      	mov	r1, r7
 800daf0:	2300      	movs	r3, #0
 800daf2:	220a      	movs	r2, #10
 800daf4:	4630      	mov	r0, r6
 800daf6:	f000 fa2d 	bl	800df54 <__multadd>
 800dafa:	f1ba 0f00 	cmp.w	sl, #0
 800dafe:	4607      	mov	r7, r0
 800db00:	f300 808e 	bgt.w	800dc20 <_dtoa_r+0x8c8>
 800db04:	9b07      	ldr	r3, [sp, #28]
 800db06:	2b02      	cmp	r3, #2
 800db08:	dc51      	bgt.n	800dbae <_dtoa_r+0x856>
 800db0a:	e089      	b.n	800dc20 <_dtoa_r+0x8c8>
 800db0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800db0e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800db12:	e751      	b.n	800d9b8 <_dtoa_r+0x660>
 800db14:	f109 34ff 	add.w	r4, r9, #4294967295
 800db18:	42a3      	cmp	r3, r4
 800db1a:	bfbf      	itttt	lt
 800db1c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800db1e:	1ae3      	sublt	r3, r4, r3
 800db20:	18d2      	addlt	r2, r2, r3
 800db22:	4613      	movlt	r3, r2
 800db24:	bfb7      	itett	lt
 800db26:	930e      	strlt	r3, [sp, #56]	; 0x38
 800db28:	1b1c      	subge	r4, r3, r4
 800db2a:	4623      	movlt	r3, r4
 800db2c:	2400      	movlt	r4, #0
 800db2e:	f1b9 0f00 	cmp.w	r9, #0
 800db32:	bfb5      	itete	lt
 800db34:	9a05      	ldrlt	r2, [sp, #20]
 800db36:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800db3a:	eba2 0809 	sublt.w	r8, r2, r9
 800db3e:	464a      	movge	r2, r9
 800db40:	bfb8      	it	lt
 800db42:	2200      	movlt	r2, #0
 800db44:	e73b      	b.n	800d9be <_dtoa_r+0x666>
 800db46:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800db4a:	9f08      	ldr	r7, [sp, #32]
 800db4c:	461c      	mov	r4, r3
 800db4e:	e743      	b.n	800d9d8 <_dtoa_r+0x680>
 800db50:	461a      	mov	r2, r3
 800db52:	e76f      	b.n	800da34 <_dtoa_r+0x6dc>
 800db54:	9b07      	ldr	r3, [sp, #28]
 800db56:	2b01      	cmp	r3, #1
 800db58:	dc18      	bgt.n	800db8c <_dtoa_r+0x834>
 800db5a:	9b02      	ldr	r3, [sp, #8]
 800db5c:	b9b3      	cbnz	r3, 800db8c <_dtoa_r+0x834>
 800db5e:	9b03      	ldr	r3, [sp, #12]
 800db60:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800db64:	b9a2      	cbnz	r2, 800db90 <_dtoa_r+0x838>
 800db66:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800db6a:	0d12      	lsrs	r2, r2, #20
 800db6c:	0512      	lsls	r2, r2, #20
 800db6e:	b18a      	cbz	r2, 800db94 <_dtoa_r+0x83c>
 800db70:	9b05      	ldr	r3, [sp, #20]
 800db72:	3301      	adds	r3, #1
 800db74:	9305      	str	r3, [sp, #20]
 800db76:	9b06      	ldr	r3, [sp, #24]
 800db78:	3301      	adds	r3, #1
 800db7a:	9306      	str	r3, [sp, #24]
 800db7c:	2301      	movs	r3, #1
 800db7e:	930a      	str	r3, [sp, #40]	; 0x28
 800db80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db82:	2b00      	cmp	r3, #0
 800db84:	f47f af6f 	bne.w	800da66 <_dtoa_r+0x70e>
 800db88:	2001      	movs	r0, #1
 800db8a:	e774      	b.n	800da76 <_dtoa_r+0x71e>
 800db8c:	2300      	movs	r3, #0
 800db8e:	e7f6      	b.n	800db7e <_dtoa_r+0x826>
 800db90:	9b02      	ldr	r3, [sp, #8]
 800db92:	e7f4      	b.n	800db7e <_dtoa_r+0x826>
 800db94:	920a      	str	r2, [sp, #40]	; 0x28
 800db96:	e7f3      	b.n	800db80 <_dtoa_r+0x828>
 800db98:	d081      	beq.n	800da9e <_dtoa_r+0x746>
 800db9a:	4610      	mov	r0, r2
 800db9c:	301c      	adds	r0, #28
 800db9e:	e777      	b.n	800da90 <_dtoa_r+0x738>
 800dba0:	f1b9 0f00 	cmp.w	r9, #0
 800dba4:	dc37      	bgt.n	800dc16 <_dtoa_r+0x8be>
 800dba6:	9b07      	ldr	r3, [sp, #28]
 800dba8:	2b02      	cmp	r3, #2
 800dbaa:	dd34      	ble.n	800dc16 <_dtoa_r+0x8be>
 800dbac:	46ca      	mov	sl, r9
 800dbae:	f1ba 0f00 	cmp.w	sl, #0
 800dbb2:	d10d      	bne.n	800dbd0 <_dtoa_r+0x878>
 800dbb4:	4621      	mov	r1, r4
 800dbb6:	4653      	mov	r3, sl
 800dbb8:	2205      	movs	r2, #5
 800dbba:	4630      	mov	r0, r6
 800dbbc:	f000 f9ca 	bl	800df54 <__multadd>
 800dbc0:	4601      	mov	r1, r0
 800dbc2:	4604      	mov	r4, r0
 800dbc4:	4628      	mov	r0, r5
 800dbc6:	f000 fbe1 	bl	800e38c <__mcmp>
 800dbca:	2800      	cmp	r0, #0
 800dbcc:	f73f adde 	bgt.w	800d78c <_dtoa_r+0x434>
 800dbd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbd2:	f8dd 8000 	ldr.w	r8, [sp]
 800dbd6:	ea6f 0b03 	mvn.w	fp, r3
 800dbda:	f04f 0900 	mov.w	r9, #0
 800dbde:	4621      	mov	r1, r4
 800dbe0:	4630      	mov	r0, r6
 800dbe2:	f000 f995 	bl	800df10 <_Bfree>
 800dbe6:	2f00      	cmp	r7, #0
 800dbe8:	f43f aea7 	beq.w	800d93a <_dtoa_r+0x5e2>
 800dbec:	f1b9 0f00 	cmp.w	r9, #0
 800dbf0:	d005      	beq.n	800dbfe <_dtoa_r+0x8a6>
 800dbf2:	45b9      	cmp	r9, r7
 800dbf4:	d003      	beq.n	800dbfe <_dtoa_r+0x8a6>
 800dbf6:	4649      	mov	r1, r9
 800dbf8:	4630      	mov	r0, r6
 800dbfa:	f000 f989 	bl	800df10 <_Bfree>
 800dbfe:	4639      	mov	r1, r7
 800dc00:	4630      	mov	r0, r6
 800dc02:	f000 f985 	bl	800df10 <_Bfree>
 800dc06:	e698      	b.n	800d93a <_dtoa_r+0x5e2>
 800dc08:	2400      	movs	r4, #0
 800dc0a:	4627      	mov	r7, r4
 800dc0c:	e7e0      	b.n	800dbd0 <_dtoa_r+0x878>
 800dc0e:	46bb      	mov	fp, r7
 800dc10:	4604      	mov	r4, r0
 800dc12:	4607      	mov	r7, r0
 800dc14:	e5ba      	b.n	800d78c <_dtoa_r+0x434>
 800dc16:	9b08      	ldr	r3, [sp, #32]
 800dc18:	46ca      	mov	sl, r9
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	f000 8100 	beq.w	800de20 <_dtoa_r+0xac8>
 800dc20:	f1b8 0f00 	cmp.w	r8, #0
 800dc24:	dd05      	ble.n	800dc32 <_dtoa_r+0x8da>
 800dc26:	4639      	mov	r1, r7
 800dc28:	4642      	mov	r2, r8
 800dc2a:	4630      	mov	r0, r6
 800dc2c:	f000 fb42 	bl	800e2b4 <__lshift>
 800dc30:	4607      	mov	r7, r0
 800dc32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d05d      	beq.n	800dcf4 <_dtoa_r+0x99c>
 800dc38:	6879      	ldr	r1, [r7, #4]
 800dc3a:	4630      	mov	r0, r6
 800dc3c:	f000 f928 	bl	800de90 <_Balloc>
 800dc40:	4680      	mov	r8, r0
 800dc42:	b928      	cbnz	r0, 800dc50 <_dtoa_r+0x8f8>
 800dc44:	4b82      	ldr	r3, [pc, #520]	; (800de50 <_dtoa_r+0xaf8>)
 800dc46:	4602      	mov	r2, r0
 800dc48:	f240 21ea 	movw	r1, #746	; 0x2ea
 800dc4c:	f7ff bb9a 	b.w	800d384 <_dtoa_r+0x2c>
 800dc50:	693a      	ldr	r2, [r7, #16]
 800dc52:	3202      	adds	r2, #2
 800dc54:	0092      	lsls	r2, r2, #2
 800dc56:	f107 010c 	add.w	r1, r7, #12
 800dc5a:	300c      	adds	r0, #12
 800dc5c:	f000 f90a 	bl	800de74 <memcpy>
 800dc60:	2201      	movs	r2, #1
 800dc62:	4641      	mov	r1, r8
 800dc64:	4630      	mov	r0, r6
 800dc66:	f000 fb25 	bl	800e2b4 <__lshift>
 800dc6a:	9b00      	ldr	r3, [sp, #0]
 800dc6c:	3301      	adds	r3, #1
 800dc6e:	9305      	str	r3, [sp, #20]
 800dc70:	9b00      	ldr	r3, [sp, #0]
 800dc72:	4453      	add	r3, sl
 800dc74:	9309      	str	r3, [sp, #36]	; 0x24
 800dc76:	9b02      	ldr	r3, [sp, #8]
 800dc78:	f003 0301 	and.w	r3, r3, #1
 800dc7c:	46b9      	mov	r9, r7
 800dc7e:	9308      	str	r3, [sp, #32]
 800dc80:	4607      	mov	r7, r0
 800dc82:	9b05      	ldr	r3, [sp, #20]
 800dc84:	4621      	mov	r1, r4
 800dc86:	3b01      	subs	r3, #1
 800dc88:	4628      	mov	r0, r5
 800dc8a:	9302      	str	r3, [sp, #8]
 800dc8c:	f7ff fad6 	bl	800d23c <quorem>
 800dc90:	4603      	mov	r3, r0
 800dc92:	3330      	adds	r3, #48	; 0x30
 800dc94:	9006      	str	r0, [sp, #24]
 800dc96:	4649      	mov	r1, r9
 800dc98:	4628      	mov	r0, r5
 800dc9a:	930a      	str	r3, [sp, #40]	; 0x28
 800dc9c:	f000 fb76 	bl	800e38c <__mcmp>
 800dca0:	463a      	mov	r2, r7
 800dca2:	4682      	mov	sl, r0
 800dca4:	4621      	mov	r1, r4
 800dca6:	4630      	mov	r0, r6
 800dca8:	f000 fb8c 	bl	800e3c4 <__mdiff>
 800dcac:	68c2      	ldr	r2, [r0, #12]
 800dcae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcb0:	4680      	mov	r8, r0
 800dcb2:	bb0a      	cbnz	r2, 800dcf8 <_dtoa_r+0x9a0>
 800dcb4:	4601      	mov	r1, r0
 800dcb6:	4628      	mov	r0, r5
 800dcb8:	f000 fb68 	bl	800e38c <__mcmp>
 800dcbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcbe:	4602      	mov	r2, r0
 800dcc0:	4641      	mov	r1, r8
 800dcc2:	4630      	mov	r0, r6
 800dcc4:	920e      	str	r2, [sp, #56]	; 0x38
 800dcc6:	930a      	str	r3, [sp, #40]	; 0x28
 800dcc8:	f000 f922 	bl	800df10 <_Bfree>
 800dccc:	9b07      	ldr	r3, [sp, #28]
 800dcce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dcd0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800dcd4:	ea43 0102 	orr.w	r1, r3, r2
 800dcd8:	9b08      	ldr	r3, [sp, #32]
 800dcda:	430b      	orrs	r3, r1
 800dcdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcde:	d10d      	bne.n	800dcfc <_dtoa_r+0x9a4>
 800dce0:	2b39      	cmp	r3, #57	; 0x39
 800dce2:	d029      	beq.n	800dd38 <_dtoa_r+0x9e0>
 800dce4:	f1ba 0f00 	cmp.w	sl, #0
 800dce8:	dd01      	ble.n	800dcee <_dtoa_r+0x996>
 800dcea:	9b06      	ldr	r3, [sp, #24]
 800dcec:	3331      	adds	r3, #49	; 0x31
 800dcee:	9a02      	ldr	r2, [sp, #8]
 800dcf0:	7013      	strb	r3, [r2, #0]
 800dcf2:	e774      	b.n	800dbde <_dtoa_r+0x886>
 800dcf4:	4638      	mov	r0, r7
 800dcf6:	e7b8      	b.n	800dc6a <_dtoa_r+0x912>
 800dcf8:	2201      	movs	r2, #1
 800dcfa:	e7e1      	b.n	800dcc0 <_dtoa_r+0x968>
 800dcfc:	f1ba 0f00 	cmp.w	sl, #0
 800dd00:	db06      	blt.n	800dd10 <_dtoa_r+0x9b8>
 800dd02:	9907      	ldr	r1, [sp, #28]
 800dd04:	ea41 0a0a 	orr.w	sl, r1, sl
 800dd08:	9908      	ldr	r1, [sp, #32]
 800dd0a:	ea5a 0101 	orrs.w	r1, sl, r1
 800dd0e:	d120      	bne.n	800dd52 <_dtoa_r+0x9fa>
 800dd10:	2a00      	cmp	r2, #0
 800dd12:	ddec      	ble.n	800dcee <_dtoa_r+0x996>
 800dd14:	4629      	mov	r1, r5
 800dd16:	2201      	movs	r2, #1
 800dd18:	4630      	mov	r0, r6
 800dd1a:	9305      	str	r3, [sp, #20]
 800dd1c:	f000 faca 	bl	800e2b4 <__lshift>
 800dd20:	4621      	mov	r1, r4
 800dd22:	4605      	mov	r5, r0
 800dd24:	f000 fb32 	bl	800e38c <__mcmp>
 800dd28:	2800      	cmp	r0, #0
 800dd2a:	9b05      	ldr	r3, [sp, #20]
 800dd2c:	dc02      	bgt.n	800dd34 <_dtoa_r+0x9dc>
 800dd2e:	d1de      	bne.n	800dcee <_dtoa_r+0x996>
 800dd30:	07da      	lsls	r2, r3, #31
 800dd32:	d5dc      	bpl.n	800dcee <_dtoa_r+0x996>
 800dd34:	2b39      	cmp	r3, #57	; 0x39
 800dd36:	d1d8      	bne.n	800dcea <_dtoa_r+0x992>
 800dd38:	9a02      	ldr	r2, [sp, #8]
 800dd3a:	2339      	movs	r3, #57	; 0x39
 800dd3c:	7013      	strb	r3, [r2, #0]
 800dd3e:	4643      	mov	r3, r8
 800dd40:	4698      	mov	r8, r3
 800dd42:	3b01      	subs	r3, #1
 800dd44:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800dd48:	2a39      	cmp	r2, #57	; 0x39
 800dd4a:	d051      	beq.n	800ddf0 <_dtoa_r+0xa98>
 800dd4c:	3201      	adds	r2, #1
 800dd4e:	701a      	strb	r2, [r3, #0]
 800dd50:	e745      	b.n	800dbde <_dtoa_r+0x886>
 800dd52:	2a00      	cmp	r2, #0
 800dd54:	dd03      	ble.n	800dd5e <_dtoa_r+0xa06>
 800dd56:	2b39      	cmp	r3, #57	; 0x39
 800dd58:	d0ee      	beq.n	800dd38 <_dtoa_r+0x9e0>
 800dd5a:	3301      	adds	r3, #1
 800dd5c:	e7c7      	b.n	800dcee <_dtoa_r+0x996>
 800dd5e:	9a05      	ldr	r2, [sp, #20]
 800dd60:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd62:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dd66:	428a      	cmp	r2, r1
 800dd68:	d02b      	beq.n	800ddc2 <_dtoa_r+0xa6a>
 800dd6a:	4629      	mov	r1, r5
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	220a      	movs	r2, #10
 800dd70:	4630      	mov	r0, r6
 800dd72:	f000 f8ef 	bl	800df54 <__multadd>
 800dd76:	45b9      	cmp	r9, r7
 800dd78:	4605      	mov	r5, r0
 800dd7a:	f04f 0300 	mov.w	r3, #0
 800dd7e:	f04f 020a 	mov.w	r2, #10
 800dd82:	4649      	mov	r1, r9
 800dd84:	4630      	mov	r0, r6
 800dd86:	d107      	bne.n	800dd98 <_dtoa_r+0xa40>
 800dd88:	f000 f8e4 	bl	800df54 <__multadd>
 800dd8c:	4681      	mov	r9, r0
 800dd8e:	4607      	mov	r7, r0
 800dd90:	9b05      	ldr	r3, [sp, #20]
 800dd92:	3301      	adds	r3, #1
 800dd94:	9305      	str	r3, [sp, #20]
 800dd96:	e774      	b.n	800dc82 <_dtoa_r+0x92a>
 800dd98:	f000 f8dc 	bl	800df54 <__multadd>
 800dd9c:	4639      	mov	r1, r7
 800dd9e:	4681      	mov	r9, r0
 800dda0:	2300      	movs	r3, #0
 800dda2:	220a      	movs	r2, #10
 800dda4:	4630      	mov	r0, r6
 800dda6:	f000 f8d5 	bl	800df54 <__multadd>
 800ddaa:	4607      	mov	r7, r0
 800ddac:	e7f0      	b.n	800dd90 <_dtoa_r+0xa38>
 800ddae:	f1ba 0f00 	cmp.w	sl, #0
 800ddb2:	9a00      	ldr	r2, [sp, #0]
 800ddb4:	bfcc      	ite	gt
 800ddb6:	46d0      	movgt	r8, sl
 800ddb8:	f04f 0801 	movle.w	r8, #1
 800ddbc:	4490      	add	r8, r2
 800ddbe:	f04f 0900 	mov.w	r9, #0
 800ddc2:	4629      	mov	r1, r5
 800ddc4:	2201      	movs	r2, #1
 800ddc6:	4630      	mov	r0, r6
 800ddc8:	9302      	str	r3, [sp, #8]
 800ddca:	f000 fa73 	bl	800e2b4 <__lshift>
 800ddce:	4621      	mov	r1, r4
 800ddd0:	4605      	mov	r5, r0
 800ddd2:	f000 fadb 	bl	800e38c <__mcmp>
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	dcb1      	bgt.n	800dd3e <_dtoa_r+0x9e6>
 800ddda:	d102      	bne.n	800dde2 <_dtoa_r+0xa8a>
 800dddc:	9b02      	ldr	r3, [sp, #8]
 800ddde:	07db      	lsls	r3, r3, #31
 800dde0:	d4ad      	bmi.n	800dd3e <_dtoa_r+0x9e6>
 800dde2:	4643      	mov	r3, r8
 800dde4:	4698      	mov	r8, r3
 800dde6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddea:	2a30      	cmp	r2, #48	; 0x30
 800ddec:	d0fa      	beq.n	800dde4 <_dtoa_r+0xa8c>
 800ddee:	e6f6      	b.n	800dbde <_dtoa_r+0x886>
 800ddf0:	9a00      	ldr	r2, [sp, #0]
 800ddf2:	429a      	cmp	r2, r3
 800ddf4:	d1a4      	bne.n	800dd40 <_dtoa_r+0x9e8>
 800ddf6:	f10b 0b01 	add.w	fp, fp, #1
 800ddfa:	2331      	movs	r3, #49	; 0x31
 800ddfc:	e778      	b.n	800dcf0 <_dtoa_r+0x998>
 800ddfe:	4b15      	ldr	r3, [pc, #84]	; (800de54 <_dtoa_r+0xafc>)
 800de00:	f7ff bb12 	b.w	800d428 <_dtoa_r+0xd0>
 800de04:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800de06:	2b00      	cmp	r3, #0
 800de08:	f47f aaee 	bne.w	800d3e8 <_dtoa_r+0x90>
 800de0c:	4b12      	ldr	r3, [pc, #72]	; (800de58 <_dtoa_r+0xb00>)
 800de0e:	f7ff bb0b 	b.w	800d428 <_dtoa_r+0xd0>
 800de12:	f1ba 0f00 	cmp.w	sl, #0
 800de16:	dc03      	bgt.n	800de20 <_dtoa_r+0xac8>
 800de18:	9b07      	ldr	r3, [sp, #28]
 800de1a:	2b02      	cmp	r3, #2
 800de1c:	f73f aec7 	bgt.w	800dbae <_dtoa_r+0x856>
 800de20:	f8dd 8000 	ldr.w	r8, [sp]
 800de24:	4621      	mov	r1, r4
 800de26:	4628      	mov	r0, r5
 800de28:	f7ff fa08 	bl	800d23c <quorem>
 800de2c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800de30:	f808 3b01 	strb.w	r3, [r8], #1
 800de34:	9a00      	ldr	r2, [sp, #0]
 800de36:	eba8 0202 	sub.w	r2, r8, r2
 800de3a:	4592      	cmp	sl, r2
 800de3c:	ddb7      	ble.n	800ddae <_dtoa_r+0xa56>
 800de3e:	4629      	mov	r1, r5
 800de40:	2300      	movs	r3, #0
 800de42:	220a      	movs	r2, #10
 800de44:	4630      	mov	r0, r6
 800de46:	f000 f885 	bl	800df54 <__multadd>
 800de4a:	4605      	mov	r5, r0
 800de4c:	e7ea      	b.n	800de24 <_dtoa_r+0xacc>
 800de4e:	bf00      	nop
 800de50:	0800f4c3 	.word	0x0800f4c3
 800de54:	0800f41c 	.word	0x0800f41c
 800de58:	0800f440 	.word	0x0800f440

0800de5c <_localeconv_r>:
 800de5c:	4800      	ldr	r0, [pc, #0]	; (800de60 <_localeconv_r+0x4>)
 800de5e:	4770      	bx	lr
 800de60:	24000184 	.word	0x24000184

0800de64 <malloc>:
 800de64:	4b02      	ldr	r3, [pc, #8]	; (800de70 <malloc+0xc>)
 800de66:	4601      	mov	r1, r0
 800de68:	6818      	ldr	r0, [r3, #0]
 800de6a:	f000 bbef 	b.w	800e64c <_malloc_r>
 800de6e:	bf00      	nop
 800de70:	24000030 	.word	0x24000030

0800de74 <memcpy>:
 800de74:	440a      	add	r2, r1
 800de76:	4291      	cmp	r1, r2
 800de78:	f100 33ff 	add.w	r3, r0, #4294967295
 800de7c:	d100      	bne.n	800de80 <memcpy+0xc>
 800de7e:	4770      	bx	lr
 800de80:	b510      	push	{r4, lr}
 800de82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de8a:	4291      	cmp	r1, r2
 800de8c:	d1f9      	bne.n	800de82 <memcpy+0xe>
 800de8e:	bd10      	pop	{r4, pc}

0800de90 <_Balloc>:
 800de90:	b570      	push	{r4, r5, r6, lr}
 800de92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800de94:	4604      	mov	r4, r0
 800de96:	460d      	mov	r5, r1
 800de98:	b976      	cbnz	r6, 800deb8 <_Balloc+0x28>
 800de9a:	2010      	movs	r0, #16
 800de9c:	f7ff ffe2 	bl	800de64 <malloc>
 800dea0:	4602      	mov	r2, r0
 800dea2:	6260      	str	r0, [r4, #36]	; 0x24
 800dea4:	b920      	cbnz	r0, 800deb0 <_Balloc+0x20>
 800dea6:	4b18      	ldr	r3, [pc, #96]	; (800df08 <_Balloc+0x78>)
 800dea8:	4818      	ldr	r0, [pc, #96]	; (800df0c <_Balloc+0x7c>)
 800deaa:	2166      	movs	r1, #102	; 0x66
 800deac:	f000 fc38 	bl	800e720 <__assert_func>
 800deb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800deb4:	6006      	str	r6, [r0, #0]
 800deb6:	60c6      	str	r6, [r0, #12]
 800deb8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800deba:	68f3      	ldr	r3, [r6, #12]
 800debc:	b183      	cbz	r3, 800dee0 <_Balloc+0x50>
 800debe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dec0:	68db      	ldr	r3, [r3, #12]
 800dec2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dec6:	b9b8      	cbnz	r0, 800def8 <_Balloc+0x68>
 800dec8:	2101      	movs	r1, #1
 800deca:	fa01 f605 	lsl.w	r6, r1, r5
 800dece:	1d72      	adds	r2, r6, #5
 800ded0:	0092      	lsls	r2, r2, #2
 800ded2:	4620      	mov	r0, r4
 800ded4:	f000 fb5a 	bl	800e58c <_calloc_r>
 800ded8:	b160      	cbz	r0, 800def4 <_Balloc+0x64>
 800deda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dede:	e00e      	b.n	800defe <_Balloc+0x6e>
 800dee0:	2221      	movs	r2, #33	; 0x21
 800dee2:	2104      	movs	r1, #4
 800dee4:	4620      	mov	r0, r4
 800dee6:	f000 fb51 	bl	800e58c <_calloc_r>
 800deea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800deec:	60f0      	str	r0, [r6, #12]
 800deee:	68db      	ldr	r3, [r3, #12]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d1e4      	bne.n	800debe <_Balloc+0x2e>
 800def4:	2000      	movs	r0, #0
 800def6:	bd70      	pop	{r4, r5, r6, pc}
 800def8:	6802      	ldr	r2, [r0, #0]
 800defa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800defe:	2300      	movs	r3, #0
 800df00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800df04:	e7f7      	b.n	800def6 <_Balloc+0x66>
 800df06:	bf00      	nop
 800df08:	0800f44d 	.word	0x0800f44d
 800df0c:	0800f4d4 	.word	0x0800f4d4

0800df10 <_Bfree>:
 800df10:	b570      	push	{r4, r5, r6, lr}
 800df12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800df14:	4605      	mov	r5, r0
 800df16:	460c      	mov	r4, r1
 800df18:	b976      	cbnz	r6, 800df38 <_Bfree+0x28>
 800df1a:	2010      	movs	r0, #16
 800df1c:	f7ff ffa2 	bl	800de64 <malloc>
 800df20:	4602      	mov	r2, r0
 800df22:	6268      	str	r0, [r5, #36]	; 0x24
 800df24:	b920      	cbnz	r0, 800df30 <_Bfree+0x20>
 800df26:	4b09      	ldr	r3, [pc, #36]	; (800df4c <_Bfree+0x3c>)
 800df28:	4809      	ldr	r0, [pc, #36]	; (800df50 <_Bfree+0x40>)
 800df2a:	218a      	movs	r1, #138	; 0x8a
 800df2c:	f000 fbf8 	bl	800e720 <__assert_func>
 800df30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df34:	6006      	str	r6, [r0, #0]
 800df36:	60c6      	str	r6, [r0, #12]
 800df38:	b13c      	cbz	r4, 800df4a <_Bfree+0x3a>
 800df3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800df3c:	6862      	ldr	r2, [r4, #4]
 800df3e:	68db      	ldr	r3, [r3, #12]
 800df40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df44:	6021      	str	r1, [r4, #0]
 800df46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df4a:	bd70      	pop	{r4, r5, r6, pc}
 800df4c:	0800f44d 	.word	0x0800f44d
 800df50:	0800f4d4 	.word	0x0800f4d4

0800df54 <__multadd>:
 800df54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df58:	690e      	ldr	r6, [r1, #16]
 800df5a:	4607      	mov	r7, r0
 800df5c:	4698      	mov	r8, r3
 800df5e:	460c      	mov	r4, r1
 800df60:	f101 0014 	add.w	r0, r1, #20
 800df64:	2300      	movs	r3, #0
 800df66:	6805      	ldr	r5, [r0, #0]
 800df68:	b2a9      	uxth	r1, r5
 800df6a:	fb02 8101 	mla	r1, r2, r1, r8
 800df6e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800df72:	0c2d      	lsrs	r5, r5, #16
 800df74:	fb02 c505 	mla	r5, r2, r5, ip
 800df78:	b289      	uxth	r1, r1
 800df7a:	3301      	adds	r3, #1
 800df7c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800df80:	429e      	cmp	r6, r3
 800df82:	f840 1b04 	str.w	r1, [r0], #4
 800df86:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800df8a:	dcec      	bgt.n	800df66 <__multadd+0x12>
 800df8c:	f1b8 0f00 	cmp.w	r8, #0
 800df90:	d022      	beq.n	800dfd8 <__multadd+0x84>
 800df92:	68a3      	ldr	r3, [r4, #8]
 800df94:	42b3      	cmp	r3, r6
 800df96:	dc19      	bgt.n	800dfcc <__multadd+0x78>
 800df98:	6861      	ldr	r1, [r4, #4]
 800df9a:	4638      	mov	r0, r7
 800df9c:	3101      	adds	r1, #1
 800df9e:	f7ff ff77 	bl	800de90 <_Balloc>
 800dfa2:	4605      	mov	r5, r0
 800dfa4:	b928      	cbnz	r0, 800dfb2 <__multadd+0x5e>
 800dfa6:	4602      	mov	r2, r0
 800dfa8:	4b0d      	ldr	r3, [pc, #52]	; (800dfe0 <__multadd+0x8c>)
 800dfaa:	480e      	ldr	r0, [pc, #56]	; (800dfe4 <__multadd+0x90>)
 800dfac:	21b5      	movs	r1, #181	; 0xb5
 800dfae:	f000 fbb7 	bl	800e720 <__assert_func>
 800dfb2:	6922      	ldr	r2, [r4, #16]
 800dfb4:	3202      	adds	r2, #2
 800dfb6:	f104 010c 	add.w	r1, r4, #12
 800dfba:	0092      	lsls	r2, r2, #2
 800dfbc:	300c      	adds	r0, #12
 800dfbe:	f7ff ff59 	bl	800de74 <memcpy>
 800dfc2:	4621      	mov	r1, r4
 800dfc4:	4638      	mov	r0, r7
 800dfc6:	f7ff ffa3 	bl	800df10 <_Bfree>
 800dfca:	462c      	mov	r4, r5
 800dfcc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800dfd0:	3601      	adds	r6, #1
 800dfd2:	f8c3 8014 	str.w	r8, [r3, #20]
 800dfd6:	6126      	str	r6, [r4, #16]
 800dfd8:	4620      	mov	r0, r4
 800dfda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfde:	bf00      	nop
 800dfe0:	0800f4c3 	.word	0x0800f4c3
 800dfe4:	0800f4d4 	.word	0x0800f4d4

0800dfe8 <__hi0bits>:
 800dfe8:	0c03      	lsrs	r3, r0, #16
 800dfea:	041b      	lsls	r3, r3, #16
 800dfec:	b9d3      	cbnz	r3, 800e024 <__hi0bits+0x3c>
 800dfee:	0400      	lsls	r0, r0, #16
 800dff0:	2310      	movs	r3, #16
 800dff2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dff6:	bf04      	itt	eq
 800dff8:	0200      	lsleq	r0, r0, #8
 800dffa:	3308      	addeq	r3, #8
 800dffc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e000:	bf04      	itt	eq
 800e002:	0100      	lsleq	r0, r0, #4
 800e004:	3304      	addeq	r3, #4
 800e006:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e00a:	bf04      	itt	eq
 800e00c:	0080      	lsleq	r0, r0, #2
 800e00e:	3302      	addeq	r3, #2
 800e010:	2800      	cmp	r0, #0
 800e012:	db05      	blt.n	800e020 <__hi0bits+0x38>
 800e014:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e018:	f103 0301 	add.w	r3, r3, #1
 800e01c:	bf08      	it	eq
 800e01e:	2320      	moveq	r3, #32
 800e020:	4618      	mov	r0, r3
 800e022:	4770      	bx	lr
 800e024:	2300      	movs	r3, #0
 800e026:	e7e4      	b.n	800dff2 <__hi0bits+0xa>

0800e028 <__lo0bits>:
 800e028:	6803      	ldr	r3, [r0, #0]
 800e02a:	f013 0207 	ands.w	r2, r3, #7
 800e02e:	4601      	mov	r1, r0
 800e030:	d00b      	beq.n	800e04a <__lo0bits+0x22>
 800e032:	07da      	lsls	r2, r3, #31
 800e034:	d424      	bmi.n	800e080 <__lo0bits+0x58>
 800e036:	0798      	lsls	r0, r3, #30
 800e038:	bf49      	itett	mi
 800e03a:	085b      	lsrmi	r3, r3, #1
 800e03c:	089b      	lsrpl	r3, r3, #2
 800e03e:	2001      	movmi	r0, #1
 800e040:	600b      	strmi	r3, [r1, #0]
 800e042:	bf5c      	itt	pl
 800e044:	600b      	strpl	r3, [r1, #0]
 800e046:	2002      	movpl	r0, #2
 800e048:	4770      	bx	lr
 800e04a:	b298      	uxth	r0, r3
 800e04c:	b9b0      	cbnz	r0, 800e07c <__lo0bits+0x54>
 800e04e:	0c1b      	lsrs	r3, r3, #16
 800e050:	2010      	movs	r0, #16
 800e052:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e056:	bf04      	itt	eq
 800e058:	0a1b      	lsreq	r3, r3, #8
 800e05a:	3008      	addeq	r0, #8
 800e05c:	071a      	lsls	r2, r3, #28
 800e05e:	bf04      	itt	eq
 800e060:	091b      	lsreq	r3, r3, #4
 800e062:	3004      	addeq	r0, #4
 800e064:	079a      	lsls	r2, r3, #30
 800e066:	bf04      	itt	eq
 800e068:	089b      	lsreq	r3, r3, #2
 800e06a:	3002      	addeq	r0, #2
 800e06c:	07da      	lsls	r2, r3, #31
 800e06e:	d403      	bmi.n	800e078 <__lo0bits+0x50>
 800e070:	085b      	lsrs	r3, r3, #1
 800e072:	f100 0001 	add.w	r0, r0, #1
 800e076:	d005      	beq.n	800e084 <__lo0bits+0x5c>
 800e078:	600b      	str	r3, [r1, #0]
 800e07a:	4770      	bx	lr
 800e07c:	4610      	mov	r0, r2
 800e07e:	e7e8      	b.n	800e052 <__lo0bits+0x2a>
 800e080:	2000      	movs	r0, #0
 800e082:	4770      	bx	lr
 800e084:	2020      	movs	r0, #32
 800e086:	4770      	bx	lr

0800e088 <__i2b>:
 800e088:	b510      	push	{r4, lr}
 800e08a:	460c      	mov	r4, r1
 800e08c:	2101      	movs	r1, #1
 800e08e:	f7ff feff 	bl	800de90 <_Balloc>
 800e092:	4602      	mov	r2, r0
 800e094:	b928      	cbnz	r0, 800e0a2 <__i2b+0x1a>
 800e096:	4b05      	ldr	r3, [pc, #20]	; (800e0ac <__i2b+0x24>)
 800e098:	4805      	ldr	r0, [pc, #20]	; (800e0b0 <__i2b+0x28>)
 800e09a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e09e:	f000 fb3f 	bl	800e720 <__assert_func>
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	6144      	str	r4, [r0, #20]
 800e0a6:	6103      	str	r3, [r0, #16]
 800e0a8:	bd10      	pop	{r4, pc}
 800e0aa:	bf00      	nop
 800e0ac:	0800f4c3 	.word	0x0800f4c3
 800e0b0:	0800f4d4 	.word	0x0800f4d4

0800e0b4 <__multiply>:
 800e0b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0b8:	4614      	mov	r4, r2
 800e0ba:	690a      	ldr	r2, [r1, #16]
 800e0bc:	6923      	ldr	r3, [r4, #16]
 800e0be:	429a      	cmp	r2, r3
 800e0c0:	bfb8      	it	lt
 800e0c2:	460b      	movlt	r3, r1
 800e0c4:	460d      	mov	r5, r1
 800e0c6:	bfbc      	itt	lt
 800e0c8:	4625      	movlt	r5, r4
 800e0ca:	461c      	movlt	r4, r3
 800e0cc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e0d0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e0d4:	68ab      	ldr	r3, [r5, #8]
 800e0d6:	6869      	ldr	r1, [r5, #4]
 800e0d8:	eb0a 0709 	add.w	r7, sl, r9
 800e0dc:	42bb      	cmp	r3, r7
 800e0de:	b085      	sub	sp, #20
 800e0e0:	bfb8      	it	lt
 800e0e2:	3101      	addlt	r1, #1
 800e0e4:	f7ff fed4 	bl	800de90 <_Balloc>
 800e0e8:	b930      	cbnz	r0, 800e0f8 <__multiply+0x44>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	4b42      	ldr	r3, [pc, #264]	; (800e1f8 <__multiply+0x144>)
 800e0ee:	4843      	ldr	r0, [pc, #268]	; (800e1fc <__multiply+0x148>)
 800e0f0:	f240 115d 	movw	r1, #349	; 0x15d
 800e0f4:	f000 fb14 	bl	800e720 <__assert_func>
 800e0f8:	f100 0614 	add.w	r6, r0, #20
 800e0fc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e100:	4633      	mov	r3, r6
 800e102:	2200      	movs	r2, #0
 800e104:	4543      	cmp	r3, r8
 800e106:	d31e      	bcc.n	800e146 <__multiply+0x92>
 800e108:	f105 0c14 	add.w	ip, r5, #20
 800e10c:	f104 0314 	add.w	r3, r4, #20
 800e110:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e114:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e118:	9202      	str	r2, [sp, #8]
 800e11a:	ebac 0205 	sub.w	r2, ip, r5
 800e11e:	3a15      	subs	r2, #21
 800e120:	f022 0203 	bic.w	r2, r2, #3
 800e124:	3204      	adds	r2, #4
 800e126:	f105 0115 	add.w	r1, r5, #21
 800e12a:	458c      	cmp	ip, r1
 800e12c:	bf38      	it	cc
 800e12e:	2204      	movcc	r2, #4
 800e130:	9201      	str	r2, [sp, #4]
 800e132:	9a02      	ldr	r2, [sp, #8]
 800e134:	9303      	str	r3, [sp, #12]
 800e136:	429a      	cmp	r2, r3
 800e138:	d808      	bhi.n	800e14c <__multiply+0x98>
 800e13a:	2f00      	cmp	r7, #0
 800e13c:	dc55      	bgt.n	800e1ea <__multiply+0x136>
 800e13e:	6107      	str	r7, [r0, #16]
 800e140:	b005      	add	sp, #20
 800e142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e146:	f843 2b04 	str.w	r2, [r3], #4
 800e14a:	e7db      	b.n	800e104 <__multiply+0x50>
 800e14c:	f8b3 a000 	ldrh.w	sl, [r3]
 800e150:	f1ba 0f00 	cmp.w	sl, #0
 800e154:	d020      	beq.n	800e198 <__multiply+0xe4>
 800e156:	f105 0e14 	add.w	lr, r5, #20
 800e15a:	46b1      	mov	r9, r6
 800e15c:	2200      	movs	r2, #0
 800e15e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e162:	f8d9 b000 	ldr.w	fp, [r9]
 800e166:	b2a1      	uxth	r1, r4
 800e168:	fa1f fb8b 	uxth.w	fp, fp
 800e16c:	fb0a b101 	mla	r1, sl, r1, fp
 800e170:	4411      	add	r1, r2
 800e172:	f8d9 2000 	ldr.w	r2, [r9]
 800e176:	0c24      	lsrs	r4, r4, #16
 800e178:	0c12      	lsrs	r2, r2, #16
 800e17a:	fb0a 2404 	mla	r4, sl, r4, r2
 800e17e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e182:	b289      	uxth	r1, r1
 800e184:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e188:	45f4      	cmp	ip, lr
 800e18a:	f849 1b04 	str.w	r1, [r9], #4
 800e18e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800e192:	d8e4      	bhi.n	800e15e <__multiply+0xaa>
 800e194:	9901      	ldr	r1, [sp, #4]
 800e196:	5072      	str	r2, [r6, r1]
 800e198:	9a03      	ldr	r2, [sp, #12]
 800e19a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e19e:	3304      	adds	r3, #4
 800e1a0:	f1b9 0f00 	cmp.w	r9, #0
 800e1a4:	d01f      	beq.n	800e1e6 <__multiply+0x132>
 800e1a6:	6834      	ldr	r4, [r6, #0]
 800e1a8:	f105 0114 	add.w	r1, r5, #20
 800e1ac:	46b6      	mov	lr, r6
 800e1ae:	f04f 0a00 	mov.w	sl, #0
 800e1b2:	880a      	ldrh	r2, [r1, #0]
 800e1b4:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e1b8:	fb09 b202 	mla	r2, r9, r2, fp
 800e1bc:	4492      	add	sl, r2
 800e1be:	b2a4      	uxth	r4, r4
 800e1c0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e1c4:	f84e 4b04 	str.w	r4, [lr], #4
 800e1c8:	f851 4b04 	ldr.w	r4, [r1], #4
 800e1cc:	f8be 2000 	ldrh.w	r2, [lr]
 800e1d0:	0c24      	lsrs	r4, r4, #16
 800e1d2:	fb09 2404 	mla	r4, r9, r4, r2
 800e1d6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800e1da:	458c      	cmp	ip, r1
 800e1dc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e1e0:	d8e7      	bhi.n	800e1b2 <__multiply+0xfe>
 800e1e2:	9a01      	ldr	r2, [sp, #4]
 800e1e4:	50b4      	str	r4, [r6, r2]
 800e1e6:	3604      	adds	r6, #4
 800e1e8:	e7a3      	b.n	800e132 <__multiply+0x7e>
 800e1ea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d1a5      	bne.n	800e13e <__multiply+0x8a>
 800e1f2:	3f01      	subs	r7, #1
 800e1f4:	e7a1      	b.n	800e13a <__multiply+0x86>
 800e1f6:	bf00      	nop
 800e1f8:	0800f4c3 	.word	0x0800f4c3
 800e1fc:	0800f4d4 	.word	0x0800f4d4

0800e200 <__pow5mult>:
 800e200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e204:	4615      	mov	r5, r2
 800e206:	f012 0203 	ands.w	r2, r2, #3
 800e20a:	4606      	mov	r6, r0
 800e20c:	460f      	mov	r7, r1
 800e20e:	d007      	beq.n	800e220 <__pow5mult+0x20>
 800e210:	4c25      	ldr	r4, [pc, #148]	; (800e2a8 <__pow5mult+0xa8>)
 800e212:	3a01      	subs	r2, #1
 800e214:	2300      	movs	r3, #0
 800e216:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e21a:	f7ff fe9b 	bl	800df54 <__multadd>
 800e21e:	4607      	mov	r7, r0
 800e220:	10ad      	asrs	r5, r5, #2
 800e222:	d03d      	beq.n	800e2a0 <__pow5mult+0xa0>
 800e224:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e226:	b97c      	cbnz	r4, 800e248 <__pow5mult+0x48>
 800e228:	2010      	movs	r0, #16
 800e22a:	f7ff fe1b 	bl	800de64 <malloc>
 800e22e:	4602      	mov	r2, r0
 800e230:	6270      	str	r0, [r6, #36]	; 0x24
 800e232:	b928      	cbnz	r0, 800e240 <__pow5mult+0x40>
 800e234:	4b1d      	ldr	r3, [pc, #116]	; (800e2ac <__pow5mult+0xac>)
 800e236:	481e      	ldr	r0, [pc, #120]	; (800e2b0 <__pow5mult+0xb0>)
 800e238:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e23c:	f000 fa70 	bl	800e720 <__assert_func>
 800e240:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e244:	6004      	str	r4, [r0, #0]
 800e246:	60c4      	str	r4, [r0, #12]
 800e248:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e24c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e250:	b94c      	cbnz	r4, 800e266 <__pow5mult+0x66>
 800e252:	f240 2171 	movw	r1, #625	; 0x271
 800e256:	4630      	mov	r0, r6
 800e258:	f7ff ff16 	bl	800e088 <__i2b>
 800e25c:	2300      	movs	r3, #0
 800e25e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e262:	4604      	mov	r4, r0
 800e264:	6003      	str	r3, [r0, #0]
 800e266:	f04f 0900 	mov.w	r9, #0
 800e26a:	07eb      	lsls	r3, r5, #31
 800e26c:	d50a      	bpl.n	800e284 <__pow5mult+0x84>
 800e26e:	4639      	mov	r1, r7
 800e270:	4622      	mov	r2, r4
 800e272:	4630      	mov	r0, r6
 800e274:	f7ff ff1e 	bl	800e0b4 <__multiply>
 800e278:	4639      	mov	r1, r7
 800e27a:	4680      	mov	r8, r0
 800e27c:	4630      	mov	r0, r6
 800e27e:	f7ff fe47 	bl	800df10 <_Bfree>
 800e282:	4647      	mov	r7, r8
 800e284:	106d      	asrs	r5, r5, #1
 800e286:	d00b      	beq.n	800e2a0 <__pow5mult+0xa0>
 800e288:	6820      	ldr	r0, [r4, #0]
 800e28a:	b938      	cbnz	r0, 800e29c <__pow5mult+0x9c>
 800e28c:	4622      	mov	r2, r4
 800e28e:	4621      	mov	r1, r4
 800e290:	4630      	mov	r0, r6
 800e292:	f7ff ff0f 	bl	800e0b4 <__multiply>
 800e296:	6020      	str	r0, [r4, #0]
 800e298:	f8c0 9000 	str.w	r9, [r0]
 800e29c:	4604      	mov	r4, r0
 800e29e:	e7e4      	b.n	800e26a <__pow5mult+0x6a>
 800e2a0:	4638      	mov	r0, r7
 800e2a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2a6:	bf00      	nop
 800e2a8:	0800f628 	.word	0x0800f628
 800e2ac:	0800f44d 	.word	0x0800f44d
 800e2b0:	0800f4d4 	.word	0x0800f4d4

0800e2b4 <__lshift>:
 800e2b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2b8:	460c      	mov	r4, r1
 800e2ba:	6849      	ldr	r1, [r1, #4]
 800e2bc:	6923      	ldr	r3, [r4, #16]
 800e2be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e2c2:	68a3      	ldr	r3, [r4, #8]
 800e2c4:	4607      	mov	r7, r0
 800e2c6:	4691      	mov	r9, r2
 800e2c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e2cc:	f108 0601 	add.w	r6, r8, #1
 800e2d0:	42b3      	cmp	r3, r6
 800e2d2:	db0b      	blt.n	800e2ec <__lshift+0x38>
 800e2d4:	4638      	mov	r0, r7
 800e2d6:	f7ff fddb 	bl	800de90 <_Balloc>
 800e2da:	4605      	mov	r5, r0
 800e2dc:	b948      	cbnz	r0, 800e2f2 <__lshift+0x3e>
 800e2de:	4602      	mov	r2, r0
 800e2e0:	4b28      	ldr	r3, [pc, #160]	; (800e384 <__lshift+0xd0>)
 800e2e2:	4829      	ldr	r0, [pc, #164]	; (800e388 <__lshift+0xd4>)
 800e2e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e2e8:	f000 fa1a 	bl	800e720 <__assert_func>
 800e2ec:	3101      	adds	r1, #1
 800e2ee:	005b      	lsls	r3, r3, #1
 800e2f0:	e7ee      	b.n	800e2d0 <__lshift+0x1c>
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	f100 0114 	add.w	r1, r0, #20
 800e2f8:	f100 0210 	add.w	r2, r0, #16
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	4553      	cmp	r3, sl
 800e300:	db33      	blt.n	800e36a <__lshift+0xb6>
 800e302:	6920      	ldr	r0, [r4, #16]
 800e304:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e308:	f104 0314 	add.w	r3, r4, #20
 800e30c:	f019 091f 	ands.w	r9, r9, #31
 800e310:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e314:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e318:	d02b      	beq.n	800e372 <__lshift+0xbe>
 800e31a:	f1c9 0e20 	rsb	lr, r9, #32
 800e31e:	468a      	mov	sl, r1
 800e320:	2200      	movs	r2, #0
 800e322:	6818      	ldr	r0, [r3, #0]
 800e324:	fa00 f009 	lsl.w	r0, r0, r9
 800e328:	4302      	orrs	r2, r0
 800e32a:	f84a 2b04 	str.w	r2, [sl], #4
 800e32e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e332:	459c      	cmp	ip, r3
 800e334:	fa22 f20e 	lsr.w	r2, r2, lr
 800e338:	d8f3      	bhi.n	800e322 <__lshift+0x6e>
 800e33a:	ebac 0304 	sub.w	r3, ip, r4
 800e33e:	3b15      	subs	r3, #21
 800e340:	f023 0303 	bic.w	r3, r3, #3
 800e344:	3304      	adds	r3, #4
 800e346:	f104 0015 	add.w	r0, r4, #21
 800e34a:	4584      	cmp	ip, r0
 800e34c:	bf38      	it	cc
 800e34e:	2304      	movcc	r3, #4
 800e350:	50ca      	str	r2, [r1, r3]
 800e352:	b10a      	cbz	r2, 800e358 <__lshift+0xa4>
 800e354:	f108 0602 	add.w	r6, r8, #2
 800e358:	3e01      	subs	r6, #1
 800e35a:	4638      	mov	r0, r7
 800e35c:	612e      	str	r6, [r5, #16]
 800e35e:	4621      	mov	r1, r4
 800e360:	f7ff fdd6 	bl	800df10 <_Bfree>
 800e364:	4628      	mov	r0, r5
 800e366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e36a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e36e:	3301      	adds	r3, #1
 800e370:	e7c5      	b.n	800e2fe <__lshift+0x4a>
 800e372:	3904      	subs	r1, #4
 800e374:	f853 2b04 	ldr.w	r2, [r3], #4
 800e378:	f841 2f04 	str.w	r2, [r1, #4]!
 800e37c:	459c      	cmp	ip, r3
 800e37e:	d8f9      	bhi.n	800e374 <__lshift+0xc0>
 800e380:	e7ea      	b.n	800e358 <__lshift+0xa4>
 800e382:	bf00      	nop
 800e384:	0800f4c3 	.word	0x0800f4c3
 800e388:	0800f4d4 	.word	0x0800f4d4

0800e38c <__mcmp>:
 800e38c:	b530      	push	{r4, r5, lr}
 800e38e:	6902      	ldr	r2, [r0, #16]
 800e390:	690c      	ldr	r4, [r1, #16]
 800e392:	1b12      	subs	r2, r2, r4
 800e394:	d10e      	bne.n	800e3b4 <__mcmp+0x28>
 800e396:	f100 0314 	add.w	r3, r0, #20
 800e39a:	3114      	adds	r1, #20
 800e39c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e3a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e3a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e3a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e3ac:	42a5      	cmp	r5, r4
 800e3ae:	d003      	beq.n	800e3b8 <__mcmp+0x2c>
 800e3b0:	d305      	bcc.n	800e3be <__mcmp+0x32>
 800e3b2:	2201      	movs	r2, #1
 800e3b4:	4610      	mov	r0, r2
 800e3b6:	bd30      	pop	{r4, r5, pc}
 800e3b8:	4283      	cmp	r3, r0
 800e3ba:	d3f3      	bcc.n	800e3a4 <__mcmp+0x18>
 800e3bc:	e7fa      	b.n	800e3b4 <__mcmp+0x28>
 800e3be:	f04f 32ff 	mov.w	r2, #4294967295
 800e3c2:	e7f7      	b.n	800e3b4 <__mcmp+0x28>

0800e3c4 <__mdiff>:
 800e3c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3c8:	460c      	mov	r4, r1
 800e3ca:	4606      	mov	r6, r0
 800e3cc:	4611      	mov	r1, r2
 800e3ce:	4620      	mov	r0, r4
 800e3d0:	4617      	mov	r7, r2
 800e3d2:	f7ff ffdb 	bl	800e38c <__mcmp>
 800e3d6:	1e05      	subs	r5, r0, #0
 800e3d8:	d110      	bne.n	800e3fc <__mdiff+0x38>
 800e3da:	4629      	mov	r1, r5
 800e3dc:	4630      	mov	r0, r6
 800e3de:	f7ff fd57 	bl	800de90 <_Balloc>
 800e3e2:	b930      	cbnz	r0, 800e3f2 <__mdiff+0x2e>
 800e3e4:	4b39      	ldr	r3, [pc, #228]	; (800e4cc <__mdiff+0x108>)
 800e3e6:	4602      	mov	r2, r0
 800e3e8:	f240 2132 	movw	r1, #562	; 0x232
 800e3ec:	4838      	ldr	r0, [pc, #224]	; (800e4d0 <__mdiff+0x10c>)
 800e3ee:	f000 f997 	bl	800e720 <__assert_func>
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e3f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3fc:	bfa4      	itt	ge
 800e3fe:	463b      	movge	r3, r7
 800e400:	4627      	movge	r7, r4
 800e402:	4630      	mov	r0, r6
 800e404:	6879      	ldr	r1, [r7, #4]
 800e406:	bfa6      	itte	ge
 800e408:	461c      	movge	r4, r3
 800e40a:	2500      	movge	r5, #0
 800e40c:	2501      	movlt	r5, #1
 800e40e:	f7ff fd3f 	bl	800de90 <_Balloc>
 800e412:	b920      	cbnz	r0, 800e41e <__mdiff+0x5a>
 800e414:	4b2d      	ldr	r3, [pc, #180]	; (800e4cc <__mdiff+0x108>)
 800e416:	4602      	mov	r2, r0
 800e418:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e41c:	e7e6      	b.n	800e3ec <__mdiff+0x28>
 800e41e:	693e      	ldr	r6, [r7, #16]
 800e420:	60c5      	str	r5, [r0, #12]
 800e422:	6925      	ldr	r5, [r4, #16]
 800e424:	f107 0114 	add.w	r1, r7, #20
 800e428:	f104 0914 	add.w	r9, r4, #20
 800e42c:	f100 0e14 	add.w	lr, r0, #20
 800e430:	f107 0210 	add.w	r2, r7, #16
 800e434:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e438:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e43c:	46f2      	mov	sl, lr
 800e43e:	2700      	movs	r7, #0
 800e440:	f859 3b04 	ldr.w	r3, [r9], #4
 800e444:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e448:	fa1f f883 	uxth.w	r8, r3
 800e44c:	fa17 f78b 	uxtah	r7, r7, fp
 800e450:	0c1b      	lsrs	r3, r3, #16
 800e452:	eba7 0808 	sub.w	r8, r7, r8
 800e456:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e45a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e45e:	fa1f f888 	uxth.w	r8, r8
 800e462:	141f      	asrs	r7, r3, #16
 800e464:	454d      	cmp	r5, r9
 800e466:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e46a:	f84a 3b04 	str.w	r3, [sl], #4
 800e46e:	d8e7      	bhi.n	800e440 <__mdiff+0x7c>
 800e470:	1b2b      	subs	r3, r5, r4
 800e472:	3b15      	subs	r3, #21
 800e474:	f023 0303 	bic.w	r3, r3, #3
 800e478:	3304      	adds	r3, #4
 800e47a:	3415      	adds	r4, #21
 800e47c:	42a5      	cmp	r5, r4
 800e47e:	bf38      	it	cc
 800e480:	2304      	movcc	r3, #4
 800e482:	4419      	add	r1, r3
 800e484:	4473      	add	r3, lr
 800e486:	469e      	mov	lr, r3
 800e488:	460d      	mov	r5, r1
 800e48a:	4565      	cmp	r5, ip
 800e48c:	d30e      	bcc.n	800e4ac <__mdiff+0xe8>
 800e48e:	f10c 0203 	add.w	r2, ip, #3
 800e492:	1a52      	subs	r2, r2, r1
 800e494:	f022 0203 	bic.w	r2, r2, #3
 800e498:	3903      	subs	r1, #3
 800e49a:	458c      	cmp	ip, r1
 800e49c:	bf38      	it	cc
 800e49e:	2200      	movcc	r2, #0
 800e4a0:	441a      	add	r2, r3
 800e4a2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e4a6:	b17b      	cbz	r3, 800e4c8 <__mdiff+0x104>
 800e4a8:	6106      	str	r6, [r0, #16]
 800e4aa:	e7a5      	b.n	800e3f8 <__mdiff+0x34>
 800e4ac:	f855 8b04 	ldr.w	r8, [r5], #4
 800e4b0:	fa17 f488 	uxtah	r4, r7, r8
 800e4b4:	1422      	asrs	r2, r4, #16
 800e4b6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800e4ba:	b2a4      	uxth	r4, r4
 800e4bc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800e4c0:	f84e 4b04 	str.w	r4, [lr], #4
 800e4c4:	1417      	asrs	r7, r2, #16
 800e4c6:	e7e0      	b.n	800e48a <__mdiff+0xc6>
 800e4c8:	3e01      	subs	r6, #1
 800e4ca:	e7ea      	b.n	800e4a2 <__mdiff+0xde>
 800e4cc:	0800f4c3 	.word	0x0800f4c3
 800e4d0:	0800f4d4 	.word	0x0800f4d4

0800e4d4 <__d2b>:
 800e4d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e4d8:	4689      	mov	r9, r1
 800e4da:	2101      	movs	r1, #1
 800e4dc:	ec57 6b10 	vmov	r6, r7, d0
 800e4e0:	4690      	mov	r8, r2
 800e4e2:	f7ff fcd5 	bl	800de90 <_Balloc>
 800e4e6:	4604      	mov	r4, r0
 800e4e8:	b930      	cbnz	r0, 800e4f8 <__d2b+0x24>
 800e4ea:	4602      	mov	r2, r0
 800e4ec:	4b25      	ldr	r3, [pc, #148]	; (800e584 <__d2b+0xb0>)
 800e4ee:	4826      	ldr	r0, [pc, #152]	; (800e588 <__d2b+0xb4>)
 800e4f0:	f240 310a 	movw	r1, #778	; 0x30a
 800e4f4:	f000 f914 	bl	800e720 <__assert_func>
 800e4f8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e4fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e500:	bb35      	cbnz	r5, 800e550 <__d2b+0x7c>
 800e502:	2e00      	cmp	r6, #0
 800e504:	9301      	str	r3, [sp, #4]
 800e506:	d028      	beq.n	800e55a <__d2b+0x86>
 800e508:	4668      	mov	r0, sp
 800e50a:	9600      	str	r6, [sp, #0]
 800e50c:	f7ff fd8c 	bl	800e028 <__lo0bits>
 800e510:	9900      	ldr	r1, [sp, #0]
 800e512:	b300      	cbz	r0, 800e556 <__d2b+0x82>
 800e514:	9a01      	ldr	r2, [sp, #4]
 800e516:	f1c0 0320 	rsb	r3, r0, #32
 800e51a:	fa02 f303 	lsl.w	r3, r2, r3
 800e51e:	430b      	orrs	r3, r1
 800e520:	40c2      	lsrs	r2, r0
 800e522:	6163      	str	r3, [r4, #20]
 800e524:	9201      	str	r2, [sp, #4]
 800e526:	9b01      	ldr	r3, [sp, #4]
 800e528:	61a3      	str	r3, [r4, #24]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	bf14      	ite	ne
 800e52e:	2202      	movne	r2, #2
 800e530:	2201      	moveq	r2, #1
 800e532:	6122      	str	r2, [r4, #16]
 800e534:	b1d5      	cbz	r5, 800e56c <__d2b+0x98>
 800e536:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e53a:	4405      	add	r5, r0
 800e53c:	f8c9 5000 	str.w	r5, [r9]
 800e540:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e544:	f8c8 0000 	str.w	r0, [r8]
 800e548:	4620      	mov	r0, r4
 800e54a:	b003      	add	sp, #12
 800e54c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e550:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e554:	e7d5      	b.n	800e502 <__d2b+0x2e>
 800e556:	6161      	str	r1, [r4, #20]
 800e558:	e7e5      	b.n	800e526 <__d2b+0x52>
 800e55a:	a801      	add	r0, sp, #4
 800e55c:	f7ff fd64 	bl	800e028 <__lo0bits>
 800e560:	9b01      	ldr	r3, [sp, #4]
 800e562:	6163      	str	r3, [r4, #20]
 800e564:	2201      	movs	r2, #1
 800e566:	6122      	str	r2, [r4, #16]
 800e568:	3020      	adds	r0, #32
 800e56a:	e7e3      	b.n	800e534 <__d2b+0x60>
 800e56c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e570:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e574:	f8c9 0000 	str.w	r0, [r9]
 800e578:	6918      	ldr	r0, [r3, #16]
 800e57a:	f7ff fd35 	bl	800dfe8 <__hi0bits>
 800e57e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e582:	e7df      	b.n	800e544 <__d2b+0x70>
 800e584:	0800f4c3 	.word	0x0800f4c3
 800e588:	0800f4d4 	.word	0x0800f4d4

0800e58c <_calloc_r>:
 800e58c:	b513      	push	{r0, r1, r4, lr}
 800e58e:	434a      	muls	r2, r1
 800e590:	4611      	mov	r1, r2
 800e592:	9201      	str	r2, [sp, #4]
 800e594:	f000 f85a 	bl	800e64c <_malloc_r>
 800e598:	4604      	mov	r4, r0
 800e59a:	b118      	cbz	r0, 800e5a4 <_calloc_r+0x18>
 800e59c:	9a01      	ldr	r2, [sp, #4]
 800e59e:	2100      	movs	r1, #0
 800e5a0:	f7fe fa02 	bl	800c9a8 <memset>
 800e5a4:	4620      	mov	r0, r4
 800e5a6:	b002      	add	sp, #8
 800e5a8:	bd10      	pop	{r4, pc}
	...

0800e5ac <_free_r>:
 800e5ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e5ae:	2900      	cmp	r1, #0
 800e5b0:	d048      	beq.n	800e644 <_free_r+0x98>
 800e5b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e5b6:	9001      	str	r0, [sp, #4]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	f1a1 0404 	sub.w	r4, r1, #4
 800e5be:	bfb8      	it	lt
 800e5c0:	18e4      	addlt	r4, r4, r3
 800e5c2:	f000 f8ef 	bl	800e7a4 <__malloc_lock>
 800e5c6:	4a20      	ldr	r2, [pc, #128]	; (800e648 <_free_r+0x9c>)
 800e5c8:	9801      	ldr	r0, [sp, #4]
 800e5ca:	6813      	ldr	r3, [r2, #0]
 800e5cc:	4615      	mov	r5, r2
 800e5ce:	b933      	cbnz	r3, 800e5de <_free_r+0x32>
 800e5d0:	6063      	str	r3, [r4, #4]
 800e5d2:	6014      	str	r4, [r2, #0]
 800e5d4:	b003      	add	sp, #12
 800e5d6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e5da:	f000 b8e9 	b.w	800e7b0 <__malloc_unlock>
 800e5de:	42a3      	cmp	r3, r4
 800e5e0:	d90b      	bls.n	800e5fa <_free_r+0x4e>
 800e5e2:	6821      	ldr	r1, [r4, #0]
 800e5e4:	1862      	adds	r2, r4, r1
 800e5e6:	4293      	cmp	r3, r2
 800e5e8:	bf04      	itt	eq
 800e5ea:	681a      	ldreq	r2, [r3, #0]
 800e5ec:	685b      	ldreq	r3, [r3, #4]
 800e5ee:	6063      	str	r3, [r4, #4]
 800e5f0:	bf04      	itt	eq
 800e5f2:	1852      	addeq	r2, r2, r1
 800e5f4:	6022      	streq	r2, [r4, #0]
 800e5f6:	602c      	str	r4, [r5, #0]
 800e5f8:	e7ec      	b.n	800e5d4 <_free_r+0x28>
 800e5fa:	461a      	mov	r2, r3
 800e5fc:	685b      	ldr	r3, [r3, #4]
 800e5fe:	b10b      	cbz	r3, 800e604 <_free_r+0x58>
 800e600:	42a3      	cmp	r3, r4
 800e602:	d9fa      	bls.n	800e5fa <_free_r+0x4e>
 800e604:	6811      	ldr	r1, [r2, #0]
 800e606:	1855      	adds	r5, r2, r1
 800e608:	42a5      	cmp	r5, r4
 800e60a:	d10b      	bne.n	800e624 <_free_r+0x78>
 800e60c:	6824      	ldr	r4, [r4, #0]
 800e60e:	4421      	add	r1, r4
 800e610:	1854      	adds	r4, r2, r1
 800e612:	42a3      	cmp	r3, r4
 800e614:	6011      	str	r1, [r2, #0]
 800e616:	d1dd      	bne.n	800e5d4 <_free_r+0x28>
 800e618:	681c      	ldr	r4, [r3, #0]
 800e61a:	685b      	ldr	r3, [r3, #4]
 800e61c:	6053      	str	r3, [r2, #4]
 800e61e:	4421      	add	r1, r4
 800e620:	6011      	str	r1, [r2, #0]
 800e622:	e7d7      	b.n	800e5d4 <_free_r+0x28>
 800e624:	d902      	bls.n	800e62c <_free_r+0x80>
 800e626:	230c      	movs	r3, #12
 800e628:	6003      	str	r3, [r0, #0]
 800e62a:	e7d3      	b.n	800e5d4 <_free_r+0x28>
 800e62c:	6825      	ldr	r5, [r4, #0]
 800e62e:	1961      	adds	r1, r4, r5
 800e630:	428b      	cmp	r3, r1
 800e632:	bf04      	itt	eq
 800e634:	6819      	ldreq	r1, [r3, #0]
 800e636:	685b      	ldreq	r3, [r3, #4]
 800e638:	6063      	str	r3, [r4, #4]
 800e63a:	bf04      	itt	eq
 800e63c:	1949      	addeq	r1, r1, r5
 800e63e:	6021      	streq	r1, [r4, #0]
 800e640:	6054      	str	r4, [r2, #4]
 800e642:	e7c7      	b.n	800e5d4 <_free_r+0x28>
 800e644:	b003      	add	sp, #12
 800e646:	bd30      	pop	{r4, r5, pc}
 800e648:	24000ab8 	.word	0x24000ab8

0800e64c <_malloc_r>:
 800e64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e64e:	1ccd      	adds	r5, r1, #3
 800e650:	f025 0503 	bic.w	r5, r5, #3
 800e654:	3508      	adds	r5, #8
 800e656:	2d0c      	cmp	r5, #12
 800e658:	bf38      	it	cc
 800e65a:	250c      	movcc	r5, #12
 800e65c:	2d00      	cmp	r5, #0
 800e65e:	4606      	mov	r6, r0
 800e660:	db01      	blt.n	800e666 <_malloc_r+0x1a>
 800e662:	42a9      	cmp	r1, r5
 800e664:	d903      	bls.n	800e66e <_malloc_r+0x22>
 800e666:	230c      	movs	r3, #12
 800e668:	6033      	str	r3, [r6, #0]
 800e66a:	2000      	movs	r0, #0
 800e66c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e66e:	f000 f899 	bl	800e7a4 <__malloc_lock>
 800e672:	4921      	ldr	r1, [pc, #132]	; (800e6f8 <_malloc_r+0xac>)
 800e674:	680a      	ldr	r2, [r1, #0]
 800e676:	4614      	mov	r4, r2
 800e678:	b99c      	cbnz	r4, 800e6a2 <_malloc_r+0x56>
 800e67a:	4f20      	ldr	r7, [pc, #128]	; (800e6fc <_malloc_r+0xb0>)
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	b923      	cbnz	r3, 800e68a <_malloc_r+0x3e>
 800e680:	4621      	mov	r1, r4
 800e682:	4630      	mov	r0, r6
 800e684:	f000 f83c 	bl	800e700 <_sbrk_r>
 800e688:	6038      	str	r0, [r7, #0]
 800e68a:	4629      	mov	r1, r5
 800e68c:	4630      	mov	r0, r6
 800e68e:	f000 f837 	bl	800e700 <_sbrk_r>
 800e692:	1c43      	adds	r3, r0, #1
 800e694:	d123      	bne.n	800e6de <_malloc_r+0x92>
 800e696:	230c      	movs	r3, #12
 800e698:	6033      	str	r3, [r6, #0]
 800e69a:	4630      	mov	r0, r6
 800e69c:	f000 f888 	bl	800e7b0 <__malloc_unlock>
 800e6a0:	e7e3      	b.n	800e66a <_malloc_r+0x1e>
 800e6a2:	6823      	ldr	r3, [r4, #0]
 800e6a4:	1b5b      	subs	r3, r3, r5
 800e6a6:	d417      	bmi.n	800e6d8 <_malloc_r+0x8c>
 800e6a8:	2b0b      	cmp	r3, #11
 800e6aa:	d903      	bls.n	800e6b4 <_malloc_r+0x68>
 800e6ac:	6023      	str	r3, [r4, #0]
 800e6ae:	441c      	add	r4, r3
 800e6b0:	6025      	str	r5, [r4, #0]
 800e6b2:	e004      	b.n	800e6be <_malloc_r+0x72>
 800e6b4:	6863      	ldr	r3, [r4, #4]
 800e6b6:	42a2      	cmp	r2, r4
 800e6b8:	bf0c      	ite	eq
 800e6ba:	600b      	streq	r3, [r1, #0]
 800e6bc:	6053      	strne	r3, [r2, #4]
 800e6be:	4630      	mov	r0, r6
 800e6c0:	f000 f876 	bl	800e7b0 <__malloc_unlock>
 800e6c4:	f104 000b 	add.w	r0, r4, #11
 800e6c8:	1d23      	adds	r3, r4, #4
 800e6ca:	f020 0007 	bic.w	r0, r0, #7
 800e6ce:	1ac2      	subs	r2, r0, r3
 800e6d0:	d0cc      	beq.n	800e66c <_malloc_r+0x20>
 800e6d2:	1a1b      	subs	r3, r3, r0
 800e6d4:	50a3      	str	r3, [r4, r2]
 800e6d6:	e7c9      	b.n	800e66c <_malloc_r+0x20>
 800e6d8:	4622      	mov	r2, r4
 800e6da:	6864      	ldr	r4, [r4, #4]
 800e6dc:	e7cc      	b.n	800e678 <_malloc_r+0x2c>
 800e6de:	1cc4      	adds	r4, r0, #3
 800e6e0:	f024 0403 	bic.w	r4, r4, #3
 800e6e4:	42a0      	cmp	r0, r4
 800e6e6:	d0e3      	beq.n	800e6b0 <_malloc_r+0x64>
 800e6e8:	1a21      	subs	r1, r4, r0
 800e6ea:	4630      	mov	r0, r6
 800e6ec:	f000 f808 	bl	800e700 <_sbrk_r>
 800e6f0:	3001      	adds	r0, #1
 800e6f2:	d1dd      	bne.n	800e6b0 <_malloc_r+0x64>
 800e6f4:	e7cf      	b.n	800e696 <_malloc_r+0x4a>
 800e6f6:	bf00      	nop
 800e6f8:	24000ab8 	.word	0x24000ab8
 800e6fc:	24000abc 	.word	0x24000abc

0800e700 <_sbrk_r>:
 800e700:	b538      	push	{r3, r4, r5, lr}
 800e702:	4d06      	ldr	r5, [pc, #24]	; (800e71c <_sbrk_r+0x1c>)
 800e704:	2300      	movs	r3, #0
 800e706:	4604      	mov	r4, r0
 800e708:	4608      	mov	r0, r1
 800e70a:	602b      	str	r3, [r5, #0]
 800e70c:	f7f5 f848 	bl	80037a0 <_sbrk>
 800e710:	1c43      	adds	r3, r0, #1
 800e712:	d102      	bne.n	800e71a <_sbrk_r+0x1a>
 800e714:	682b      	ldr	r3, [r5, #0]
 800e716:	b103      	cbz	r3, 800e71a <_sbrk_r+0x1a>
 800e718:	6023      	str	r3, [r4, #0]
 800e71a:	bd38      	pop	{r3, r4, r5, pc}
 800e71c:	24000ac4 	.word	0x24000ac4

0800e720 <__assert_func>:
 800e720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e722:	4614      	mov	r4, r2
 800e724:	461a      	mov	r2, r3
 800e726:	4b09      	ldr	r3, [pc, #36]	; (800e74c <__assert_func+0x2c>)
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	4605      	mov	r5, r0
 800e72c:	68d8      	ldr	r0, [r3, #12]
 800e72e:	b14c      	cbz	r4, 800e744 <__assert_func+0x24>
 800e730:	4b07      	ldr	r3, [pc, #28]	; (800e750 <__assert_func+0x30>)
 800e732:	9100      	str	r1, [sp, #0]
 800e734:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e738:	4906      	ldr	r1, [pc, #24]	; (800e754 <__assert_func+0x34>)
 800e73a:	462b      	mov	r3, r5
 800e73c:	f000 f80e 	bl	800e75c <fiprintf>
 800e740:	f000 fa64 	bl	800ec0c <abort>
 800e744:	4b04      	ldr	r3, [pc, #16]	; (800e758 <__assert_func+0x38>)
 800e746:	461c      	mov	r4, r3
 800e748:	e7f3      	b.n	800e732 <__assert_func+0x12>
 800e74a:	bf00      	nop
 800e74c:	24000030 	.word	0x24000030
 800e750:	0800f634 	.word	0x0800f634
 800e754:	0800f641 	.word	0x0800f641
 800e758:	0800f66f 	.word	0x0800f66f

0800e75c <fiprintf>:
 800e75c:	b40e      	push	{r1, r2, r3}
 800e75e:	b503      	push	{r0, r1, lr}
 800e760:	4601      	mov	r1, r0
 800e762:	ab03      	add	r3, sp, #12
 800e764:	4805      	ldr	r0, [pc, #20]	; (800e77c <fiprintf+0x20>)
 800e766:	f853 2b04 	ldr.w	r2, [r3], #4
 800e76a:	6800      	ldr	r0, [r0, #0]
 800e76c:	9301      	str	r3, [sp, #4]
 800e76e:	f000 f84f 	bl	800e810 <_vfiprintf_r>
 800e772:	b002      	add	sp, #8
 800e774:	f85d eb04 	ldr.w	lr, [sp], #4
 800e778:	b003      	add	sp, #12
 800e77a:	4770      	bx	lr
 800e77c:	24000030 	.word	0x24000030

0800e780 <__ascii_mbtowc>:
 800e780:	b082      	sub	sp, #8
 800e782:	b901      	cbnz	r1, 800e786 <__ascii_mbtowc+0x6>
 800e784:	a901      	add	r1, sp, #4
 800e786:	b142      	cbz	r2, 800e79a <__ascii_mbtowc+0x1a>
 800e788:	b14b      	cbz	r3, 800e79e <__ascii_mbtowc+0x1e>
 800e78a:	7813      	ldrb	r3, [r2, #0]
 800e78c:	600b      	str	r3, [r1, #0]
 800e78e:	7812      	ldrb	r2, [r2, #0]
 800e790:	1e10      	subs	r0, r2, #0
 800e792:	bf18      	it	ne
 800e794:	2001      	movne	r0, #1
 800e796:	b002      	add	sp, #8
 800e798:	4770      	bx	lr
 800e79a:	4610      	mov	r0, r2
 800e79c:	e7fb      	b.n	800e796 <__ascii_mbtowc+0x16>
 800e79e:	f06f 0001 	mvn.w	r0, #1
 800e7a2:	e7f8      	b.n	800e796 <__ascii_mbtowc+0x16>

0800e7a4 <__malloc_lock>:
 800e7a4:	4801      	ldr	r0, [pc, #4]	; (800e7ac <__malloc_lock+0x8>)
 800e7a6:	f000 bbf1 	b.w	800ef8c <__retarget_lock_acquire_recursive>
 800e7aa:	bf00      	nop
 800e7ac:	24000acc 	.word	0x24000acc

0800e7b0 <__malloc_unlock>:
 800e7b0:	4801      	ldr	r0, [pc, #4]	; (800e7b8 <__malloc_unlock+0x8>)
 800e7b2:	f000 bbec 	b.w	800ef8e <__retarget_lock_release_recursive>
 800e7b6:	bf00      	nop
 800e7b8:	24000acc 	.word	0x24000acc

0800e7bc <__sfputc_r>:
 800e7bc:	6893      	ldr	r3, [r2, #8]
 800e7be:	3b01      	subs	r3, #1
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	b410      	push	{r4}
 800e7c4:	6093      	str	r3, [r2, #8]
 800e7c6:	da08      	bge.n	800e7da <__sfputc_r+0x1e>
 800e7c8:	6994      	ldr	r4, [r2, #24]
 800e7ca:	42a3      	cmp	r3, r4
 800e7cc:	db01      	blt.n	800e7d2 <__sfputc_r+0x16>
 800e7ce:	290a      	cmp	r1, #10
 800e7d0:	d103      	bne.n	800e7da <__sfputc_r+0x1e>
 800e7d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e7d6:	f000 b94b 	b.w	800ea70 <__swbuf_r>
 800e7da:	6813      	ldr	r3, [r2, #0]
 800e7dc:	1c58      	adds	r0, r3, #1
 800e7de:	6010      	str	r0, [r2, #0]
 800e7e0:	7019      	strb	r1, [r3, #0]
 800e7e2:	4608      	mov	r0, r1
 800e7e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e7e8:	4770      	bx	lr

0800e7ea <__sfputs_r>:
 800e7ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7ec:	4606      	mov	r6, r0
 800e7ee:	460f      	mov	r7, r1
 800e7f0:	4614      	mov	r4, r2
 800e7f2:	18d5      	adds	r5, r2, r3
 800e7f4:	42ac      	cmp	r4, r5
 800e7f6:	d101      	bne.n	800e7fc <__sfputs_r+0x12>
 800e7f8:	2000      	movs	r0, #0
 800e7fa:	e007      	b.n	800e80c <__sfputs_r+0x22>
 800e7fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e800:	463a      	mov	r2, r7
 800e802:	4630      	mov	r0, r6
 800e804:	f7ff ffda 	bl	800e7bc <__sfputc_r>
 800e808:	1c43      	adds	r3, r0, #1
 800e80a:	d1f3      	bne.n	800e7f4 <__sfputs_r+0xa>
 800e80c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e810 <_vfiprintf_r>:
 800e810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e814:	460d      	mov	r5, r1
 800e816:	b09d      	sub	sp, #116	; 0x74
 800e818:	4614      	mov	r4, r2
 800e81a:	4698      	mov	r8, r3
 800e81c:	4606      	mov	r6, r0
 800e81e:	b118      	cbz	r0, 800e828 <_vfiprintf_r+0x18>
 800e820:	6983      	ldr	r3, [r0, #24]
 800e822:	b90b      	cbnz	r3, 800e828 <_vfiprintf_r+0x18>
 800e824:	f000 fb14 	bl	800ee50 <__sinit>
 800e828:	4b89      	ldr	r3, [pc, #548]	; (800ea50 <_vfiprintf_r+0x240>)
 800e82a:	429d      	cmp	r5, r3
 800e82c:	d11b      	bne.n	800e866 <_vfiprintf_r+0x56>
 800e82e:	6875      	ldr	r5, [r6, #4]
 800e830:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e832:	07d9      	lsls	r1, r3, #31
 800e834:	d405      	bmi.n	800e842 <_vfiprintf_r+0x32>
 800e836:	89ab      	ldrh	r3, [r5, #12]
 800e838:	059a      	lsls	r2, r3, #22
 800e83a:	d402      	bmi.n	800e842 <_vfiprintf_r+0x32>
 800e83c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e83e:	f000 fba5 	bl	800ef8c <__retarget_lock_acquire_recursive>
 800e842:	89ab      	ldrh	r3, [r5, #12]
 800e844:	071b      	lsls	r3, r3, #28
 800e846:	d501      	bpl.n	800e84c <_vfiprintf_r+0x3c>
 800e848:	692b      	ldr	r3, [r5, #16]
 800e84a:	b9eb      	cbnz	r3, 800e888 <_vfiprintf_r+0x78>
 800e84c:	4629      	mov	r1, r5
 800e84e:	4630      	mov	r0, r6
 800e850:	f000 f96e 	bl	800eb30 <__swsetup_r>
 800e854:	b1c0      	cbz	r0, 800e888 <_vfiprintf_r+0x78>
 800e856:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e858:	07dc      	lsls	r4, r3, #31
 800e85a:	d50e      	bpl.n	800e87a <_vfiprintf_r+0x6a>
 800e85c:	f04f 30ff 	mov.w	r0, #4294967295
 800e860:	b01d      	add	sp, #116	; 0x74
 800e862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e866:	4b7b      	ldr	r3, [pc, #492]	; (800ea54 <_vfiprintf_r+0x244>)
 800e868:	429d      	cmp	r5, r3
 800e86a:	d101      	bne.n	800e870 <_vfiprintf_r+0x60>
 800e86c:	68b5      	ldr	r5, [r6, #8]
 800e86e:	e7df      	b.n	800e830 <_vfiprintf_r+0x20>
 800e870:	4b79      	ldr	r3, [pc, #484]	; (800ea58 <_vfiprintf_r+0x248>)
 800e872:	429d      	cmp	r5, r3
 800e874:	bf08      	it	eq
 800e876:	68f5      	ldreq	r5, [r6, #12]
 800e878:	e7da      	b.n	800e830 <_vfiprintf_r+0x20>
 800e87a:	89ab      	ldrh	r3, [r5, #12]
 800e87c:	0598      	lsls	r0, r3, #22
 800e87e:	d4ed      	bmi.n	800e85c <_vfiprintf_r+0x4c>
 800e880:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e882:	f000 fb84 	bl	800ef8e <__retarget_lock_release_recursive>
 800e886:	e7e9      	b.n	800e85c <_vfiprintf_r+0x4c>
 800e888:	2300      	movs	r3, #0
 800e88a:	9309      	str	r3, [sp, #36]	; 0x24
 800e88c:	2320      	movs	r3, #32
 800e88e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e892:	f8cd 800c 	str.w	r8, [sp, #12]
 800e896:	2330      	movs	r3, #48	; 0x30
 800e898:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ea5c <_vfiprintf_r+0x24c>
 800e89c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e8a0:	f04f 0901 	mov.w	r9, #1
 800e8a4:	4623      	mov	r3, r4
 800e8a6:	469a      	mov	sl, r3
 800e8a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8ac:	b10a      	cbz	r2, 800e8b2 <_vfiprintf_r+0xa2>
 800e8ae:	2a25      	cmp	r2, #37	; 0x25
 800e8b0:	d1f9      	bne.n	800e8a6 <_vfiprintf_r+0x96>
 800e8b2:	ebba 0b04 	subs.w	fp, sl, r4
 800e8b6:	d00b      	beq.n	800e8d0 <_vfiprintf_r+0xc0>
 800e8b8:	465b      	mov	r3, fp
 800e8ba:	4622      	mov	r2, r4
 800e8bc:	4629      	mov	r1, r5
 800e8be:	4630      	mov	r0, r6
 800e8c0:	f7ff ff93 	bl	800e7ea <__sfputs_r>
 800e8c4:	3001      	adds	r0, #1
 800e8c6:	f000 80aa 	beq.w	800ea1e <_vfiprintf_r+0x20e>
 800e8ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e8cc:	445a      	add	r2, fp
 800e8ce:	9209      	str	r2, [sp, #36]	; 0x24
 800e8d0:	f89a 3000 	ldrb.w	r3, [sl]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	f000 80a2 	beq.w	800ea1e <_vfiprintf_r+0x20e>
 800e8da:	2300      	movs	r3, #0
 800e8dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e8e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8e4:	f10a 0a01 	add.w	sl, sl, #1
 800e8e8:	9304      	str	r3, [sp, #16]
 800e8ea:	9307      	str	r3, [sp, #28]
 800e8ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e8f0:	931a      	str	r3, [sp, #104]	; 0x68
 800e8f2:	4654      	mov	r4, sl
 800e8f4:	2205      	movs	r2, #5
 800e8f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8fa:	4858      	ldr	r0, [pc, #352]	; (800ea5c <_vfiprintf_r+0x24c>)
 800e8fc:	f7f1 fcf8 	bl	80002f0 <memchr>
 800e900:	9a04      	ldr	r2, [sp, #16]
 800e902:	b9d8      	cbnz	r0, 800e93c <_vfiprintf_r+0x12c>
 800e904:	06d1      	lsls	r1, r2, #27
 800e906:	bf44      	itt	mi
 800e908:	2320      	movmi	r3, #32
 800e90a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e90e:	0713      	lsls	r3, r2, #28
 800e910:	bf44      	itt	mi
 800e912:	232b      	movmi	r3, #43	; 0x2b
 800e914:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e918:	f89a 3000 	ldrb.w	r3, [sl]
 800e91c:	2b2a      	cmp	r3, #42	; 0x2a
 800e91e:	d015      	beq.n	800e94c <_vfiprintf_r+0x13c>
 800e920:	9a07      	ldr	r2, [sp, #28]
 800e922:	4654      	mov	r4, sl
 800e924:	2000      	movs	r0, #0
 800e926:	f04f 0c0a 	mov.w	ip, #10
 800e92a:	4621      	mov	r1, r4
 800e92c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e930:	3b30      	subs	r3, #48	; 0x30
 800e932:	2b09      	cmp	r3, #9
 800e934:	d94e      	bls.n	800e9d4 <_vfiprintf_r+0x1c4>
 800e936:	b1b0      	cbz	r0, 800e966 <_vfiprintf_r+0x156>
 800e938:	9207      	str	r2, [sp, #28]
 800e93a:	e014      	b.n	800e966 <_vfiprintf_r+0x156>
 800e93c:	eba0 0308 	sub.w	r3, r0, r8
 800e940:	fa09 f303 	lsl.w	r3, r9, r3
 800e944:	4313      	orrs	r3, r2
 800e946:	9304      	str	r3, [sp, #16]
 800e948:	46a2      	mov	sl, r4
 800e94a:	e7d2      	b.n	800e8f2 <_vfiprintf_r+0xe2>
 800e94c:	9b03      	ldr	r3, [sp, #12]
 800e94e:	1d19      	adds	r1, r3, #4
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	9103      	str	r1, [sp, #12]
 800e954:	2b00      	cmp	r3, #0
 800e956:	bfbb      	ittet	lt
 800e958:	425b      	neglt	r3, r3
 800e95a:	f042 0202 	orrlt.w	r2, r2, #2
 800e95e:	9307      	strge	r3, [sp, #28]
 800e960:	9307      	strlt	r3, [sp, #28]
 800e962:	bfb8      	it	lt
 800e964:	9204      	strlt	r2, [sp, #16]
 800e966:	7823      	ldrb	r3, [r4, #0]
 800e968:	2b2e      	cmp	r3, #46	; 0x2e
 800e96a:	d10c      	bne.n	800e986 <_vfiprintf_r+0x176>
 800e96c:	7863      	ldrb	r3, [r4, #1]
 800e96e:	2b2a      	cmp	r3, #42	; 0x2a
 800e970:	d135      	bne.n	800e9de <_vfiprintf_r+0x1ce>
 800e972:	9b03      	ldr	r3, [sp, #12]
 800e974:	1d1a      	adds	r2, r3, #4
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	9203      	str	r2, [sp, #12]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	bfb8      	it	lt
 800e97e:	f04f 33ff 	movlt.w	r3, #4294967295
 800e982:	3402      	adds	r4, #2
 800e984:	9305      	str	r3, [sp, #20]
 800e986:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ea6c <_vfiprintf_r+0x25c>
 800e98a:	7821      	ldrb	r1, [r4, #0]
 800e98c:	2203      	movs	r2, #3
 800e98e:	4650      	mov	r0, sl
 800e990:	f7f1 fcae 	bl	80002f0 <memchr>
 800e994:	b140      	cbz	r0, 800e9a8 <_vfiprintf_r+0x198>
 800e996:	2340      	movs	r3, #64	; 0x40
 800e998:	eba0 000a 	sub.w	r0, r0, sl
 800e99c:	fa03 f000 	lsl.w	r0, r3, r0
 800e9a0:	9b04      	ldr	r3, [sp, #16]
 800e9a2:	4303      	orrs	r3, r0
 800e9a4:	3401      	adds	r4, #1
 800e9a6:	9304      	str	r3, [sp, #16]
 800e9a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9ac:	482c      	ldr	r0, [pc, #176]	; (800ea60 <_vfiprintf_r+0x250>)
 800e9ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e9b2:	2206      	movs	r2, #6
 800e9b4:	f7f1 fc9c 	bl	80002f0 <memchr>
 800e9b8:	2800      	cmp	r0, #0
 800e9ba:	d03f      	beq.n	800ea3c <_vfiprintf_r+0x22c>
 800e9bc:	4b29      	ldr	r3, [pc, #164]	; (800ea64 <_vfiprintf_r+0x254>)
 800e9be:	bb1b      	cbnz	r3, 800ea08 <_vfiprintf_r+0x1f8>
 800e9c0:	9b03      	ldr	r3, [sp, #12]
 800e9c2:	3307      	adds	r3, #7
 800e9c4:	f023 0307 	bic.w	r3, r3, #7
 800e9c8:	3308      	adds	r3, #8
 800e9ca:	9303      	str	r3, [sp, #12]
 800e9cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9ce:	443b      	add	r3, r7
 800e9d0:	9309      	str	r3, [sp, #36]	; 0x24
 800e9d2:	e767      	b.n	800e8a4 <_vfiprintf_r+0x94>
 800e9d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9d8:	460c      	mov	r4, r1
 800e9da:	2001      	movs	r0, #1
 800e9dc:	e7a5      	b.n	800e92a <_vfiprintf_r+0x11a>
 800e9de:	2300      	movs	r3, #0
 800e9e0:	3401      	adds	r4, #1
 800e9e2:	9305      	str	r3, [sp, #20]
 800e9e4:	4619      	mov	r1, r3
 800e9e6:	f04f 0c0a 	mov.w	ip, #10
 800e9ea:	4620      	mov	r0, r4
 800e9ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9f0:	3a30      	subs	r2, #48	; 0x30
 800e9f2:	2a09      	cmp	r2, #9
 800e9f4:	d903      	bls.n	800e9fe <_vfiprintf_r+0x1ee>
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d0c5      	beq.n	800e986 <_vfiprintf_r+0x176>
 800e9fa:	9105      	str	r1, [sp, #20]
 800e9fc:	e7c3      	b.n	800e986 <_vfiprintf_r+0x176>
 800e9fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea02:	4604      	mov	r4, r0
 800ea04:	2301      	movs	r3, #1
 800ea06:	e7f0      	b.n	800e9ea <_vfiprintf_r+0x1da>
 800ea08:	ab03      	add	r3, sp, #12
 800ea0a:	9300      	str	r3, [sp, #0]
 800ea0c:	462a      	mov	r2, r5
 800ea0e:	4b16      	ldr	r3, [pc, #88]	; (800ea68 <_vfiprintf_r+0x258>)
 800ea10:	a904      	add	r1, sp, #16
 800ea12:	4630      	mov	r0, r6
 800ea14:	f7fe f860 	bl	800cad8 <_printf_float>
 800ea18:	4607      	mov	r7, r0
 800ea1a:	1c78      	adds	r0, r7, #1
 800ea1c:	d1d6      	bne.n	800e9cc <_vfiprintf_r+0x1bc>
 800ea1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ea20:	07d9      	lsls	r1, r3, #31
 800ea22:	d405      	bmi.n	800ea30 <_vfiprintf_r+0x220>
 800ea24:	89ab      	ldrh	r3, [r5, #12]
 800ea26:	059a      	lsls	r2, r3, #22
 800ea28:	d402      	bmi.n	800ea30 <_vfiprintf_r+0x220>
 800ea2a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ea2c:	f000 faaf 	bl	800ef8e <__retarget_lock_release_recursive>
 800ea30:	89ab      	ldrh	r3, [r5, #12]
 800ea32:	065b      	lsls	r3, r3, #25
 800ea34:	f53f af12 	bmi.w	800e85c <_vfiprintf_r+0x4c>
 800ea38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ea3a:	e711      	b.n	800e860 <_vfiprintf_r+0x50>
 800ea3c:	ab03      	add	r3, sp, #12
 800ea3e:	9300      	str	r3, [sp, #0]
 800ea40:	462a      	mov	r2, r5
 800ea42:	4b09      	ldr	r3, [pc, #36]	; (800ea68 <_vfiprintf_r+0x258>)
 800ea44:	a904      	add	r1, sp, #16
 800ea46:	4630      	mov	r0, r6
 800ea48:	f7fe fad2 	bl	800cff0 <_printf_i>
 800ea4c:	e7e4      	b.n	800ea18 <_vfiprintf_r+0x208>
 800ea4e:	bf00      	nop
 800ea50:	0800f7ac 	.word	0x0800f7ac
 800ea54:	0800f7cc 	.word	0x0800f7cc
 800ea58:	0800f78c 	.word	0x0800f78c
 800ea5c:	0800f67a 	.word	0x0800f67a
 800ea60:	0800f684 	.word	0x0800f684
 800ea64:	0800cad9 	.word	0x0800cad9
 800ea68:	0800e7eb 	.word	0x0800e7eb
 800ea6c:	0800f680 	.word	0x0800f680

0800ea70 <__swbuf_r>:
 800ea70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea72:	460e      	mov	r6, r1
 800ea74:	4614      	mov	r4, r2
 800ea76:	4605      	mov	r5, r0
 800ea78:	b118      	cbz	r0, 800ea82 <__swbuf_r+0x12>
 800ea7a:	6983      	ldr	r3, [r0, #24]
 800ea7c:	b90b      	cbnz	r3, 800ea82 <__swbuf_r+0x12>
 800ea7e:	f000 f9e7 	bl	800ee50 <__sinit>
 800ea82:	4b21      	ldr	r3, [pc, #132]	; (800eb08 <__swbuf_r+0x98>)
 800ea84:	429c      	cmp	r4, r3
 800ea86:	d12b      	bne.n	800eae0 <__swbuf_r+0x70>
 800ea88:	686c      	ldr	r4, [r5, #4]
 800ea8a:	69a3      	ldr	r3, [r4, #24]
 800ea8c:	60a3      	str	r3, [r4, #8]
 800ea8e:	89a3      	ldrh	r3, [r4, #12]
 800ea90:	071a      	lsls	r2, r3, #28
 800ea92:	d52f      	bpl.n	800eaf4 <__swbuf_r+0x84>
 800ea94:	6923      	ldr	r3, [r4, #16]
 800ea96:	b36b      	cbz	r3, 800eaf4 <__swbuf_r+0x84>
 800ea98:	6923      	ldr	r3, [r4, #16]
 800ea9a:	6820      	ldr	r0, [r4, #0]
 800ea9c:	1ac0      	subs	r0, r0, r3
 800ea9e:	6963      	ldr	r3, [r4, #20]
 800eaa0:	b2f6      	uxtb	r6, r6
 800eaa2:	4283      	cmp	r3, r0
 800eaa4:	4637      	mov	r7, r6
 800eaa6:	dc04      	bgt.n	800eab2 <__swbuf_r+0x42>
 800eaa8:	4621      	mov	r1, r4
 800eaaa:	4628      	mov	r0, r5
 800eaac:	f000 f93c 	bl	800ed28 <_fflush_r>
 800eab0:	bb30      	cbnz	r0, 800eb00 <__swbuf_r+0x90>
 800eab2:	68a3      	ldr	r3, [r4, #8]
 800eab4:	3b01      	subs	r3, #1
 800eab6:	60a3      	str	r3, [r4, #8]
 800eab8:	6823      	ldr	r3, [r4, #0]
 800eaba:	1c5a      	adds	r2, r3, #1
 800eabc:	6022      	str	r2, [r4, #0]
 800eabe:	701e      	strb	r6, [r3, #0]
 800eac0:	6963      	ldr	r3, [r4, #20]
 800eac2:	3001      	adds	r0, #1
 800eac4:	4283      	cmp	r3, r0
 800eac6:	d004      	beq.n	800ead2 <__swbuf_r+0x62>
 800eac8:	89a3      	ldrh	r3, [r4, #12]
 800eaca:	07db      	lsls	r3, r3, #31
 800eacc:	d506      	bpl.n	800eadc <__swbuf_r+0x6c>
 800eace:	2e0a      	cmp	r6, #10
 800ead0:	d104      	bne.n	800eadc <__swbuf_r+0x6c>
 800ead2:	4621      	mov	r1, r4
 800ead4:	4628      	mov	r0, r5
 800ead6:	f000 f927 	bl	800ed28 <_fflush_r>
 800eada:	b988      	cbnz	r0, 800eb00 <__swbuf_r+0x90>
 800eadc:	4638      	mov	r0, r7
 800eade:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eae0:	4b0a      	ldr	r3, [pc, #40]	; (800eb0c <__swbuf_r+0x9c>)
 800eae2:	429c      	cmp	r4, r3
 800eae4:	d101      	bne.n	800eaea <__swbuf_r+0x7a>
 800eae6:	68ac      	ldr	r4, [r5, #8]
 800eae8:	e7cf      	b.n	800ea8a <__swbuf_r+0x1a>
 800eaea:	4b09      	ldr	r3, [pc, #36]	; (800eb10 <__swbuf_r+0xa0>)
 800eaec:	429c      	cmp	r4, r3
 800eaee:	bf08      	it	eq
 800eaf0:	68ec      	ldreq	r4, [r5, #12]
 800eaf2:	e7ca      	b.n	800ea8a <__swbuf_r+0x1a>
 800eaf4:	4621      	mov	r1, r4
 800eaf6:	4628      	mov	r0, r5
 800eaf8:	f000 f81a 	bl	800eb30 <__swsetup_r>
 800eafc:	2800      	cmp	r0, #0
 800eafe:	d0cb      	beq.n	800ea98 <__swbuf_r+0x28>
 800eb00:	f04f 37ff 	mov.w	r7, #4294967295
 800eb04:	e7ea      	b.n	800eadc <__swbuf_r+0x6c>
 800eb06:	bf00      	nop
 800eb08:	0800f7ac 	.word	0x0800f7ac
 800eb0c:	0800f7cc 	.word	0x0800f7cc
 800eb10:	0800f78c 	.word	0x0800f78c

0800eb14 <__ascii_wctomb>:
 800eb14:	b149      	cbz	r1, 800eb2a <__ascii_wctomb+0x16>
 800eb16:	2aff      	cmp	r2, #255	; 0xff
 800eb18:	bf85      	ittet	hi
 800eb1a:	238a      	movhi	r3, #138	; 0x8a
 800eb1c:	6003      	strhi	r3, [r0, #0]
 800eb1e:	700a      	strbls	r2, [r1, #0]
 800eb20:	f04f 30ff 	movhi.w	r0, #4294967295
 800eb24:	bf98      	it	ls
 800eb26:	2001      	movls	r0, #1
 800eb28:	4770      	bx	lr
 800eb2a:	4608      	mov	r0, r1
 800eb2c:	4770      	bx	lr
	...

0800eb30 <__swsetup_r>:
 800eb30:	4b32      	ldr	r3, [pc, #200]	; (800ebfc <__swsetup_r+0xcc>)
 800eb32:	b570      	push	{r4, r5, r6, lr}
 800eb34:	681d      	ldr	r5, [r3, #0]
 800eb36:	4606      	mov	r6, r0
 800eb38:	460c      	mov	r4, r1
 800eb3a:	b125      	cbz	r5, 800eb46 <__swsetup_r+0x16>
 800eb3c:	69ab      	ldr	r3, [r5, #24]
 800eb3e:	b913      	cbnz	r3, 800eb46 <__swsetup_r+0x16>
 800eb40:	4628      	mov	r0, r5
 800eb42:	f000 f985 	bl	800ee50 <__sinit>
 800eb46:	4b2e      	ldr	r3, [pc, #184]	; (800ec00 <__swsetup_r+0xd0>)
 800eb48:	429c      	cmp	r4, r3
 800eb4a:	d10f      	bne.n	800eb6c <__swsetup_r+0x3c>
 800eb4c:	686c      	ldr	r4, [r5, #4]
 800eb4e:	89a3      	ldrh	r3, [r4, #12]
 800eb50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eb54:	0719      	lsls	r1, r3, #28
 800eb56:	d42c      	bmi.n	800ebb2 <__swsetup_r+0x82>
 800eb58:	06dd      	lsls	r5, r3, #27
 800eb5a:	d411      	bmi.n	800eb80 <__swsetup_r+0x50>
 800eb5c:	2309      	movs	r3, #9
 800eb5e:	6033      	str	r3, [r6, #0]
 800eb60:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800eb64:	81a3      	strh	r3, [r4, #12]
 800eb66:	f04f 30ff 	mov.w	r0, #4294967295
 800eb6a:	e03e      	b.n	800ebea <__swsetup_r+0xba>
 800eb6c:	4b25      	ldr	r3, [pc, #148]	; (800ec04 <__swsetup_r+0xd4>)
 800eb6e:	429c      	cmp	r4, r3
 800eb70:	d101      	bne.n	800eb76 <__swsetup_r+0x46>
 800eb72:	68ac      	ldr	r4, [r5, #8]
 800eb74:	e7eb      	b.n	800eb4e <__swsetup_r+0x1e>
 800eb76:	4b24      	ldr	r3, [pc, #144]	; (800ec08 <__swsetup_r+0xd8>)
 800eb78:	429c      	cmp	r4, r3
 800eb7a:	bf08      	it	eq
 800eb7c:	68ec      	ldreq	r4, [r5, #12]
 800eb7e:	e7e6      	b.n	800eb4e <__swsetup_r+0x1e>
 800eb80:	0758      	lsls	r0, r3, #29
 800eb82:	d512      	bpl.n	800ebaa <__swsetup_r+0x7a>
 800eb84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eb86:	b141      	cbz	r1, 800eb9a <__swsetup_r+0x6a>
 800eb88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800eb8c:	4299      	cmp	r1, r3
 800eb8e:	d002      	beq.n	800eb96 <__swsetup_r+0x66>
 800eb90:	4630      	mov	r0, r6
 800eb92:	f7ff fd0b 	bl	800e5ac <_free_r>
 800eb96:	2300      	movs	r3, #0
 800eb98:	6363      	str	r3, [r4, #52]	; 0x34
 800eb9a:	89a3      	ldrh	r3, [r4, #12]
 800eb9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800eba0:	81a3      	strh	r3, [r4, #12]
 800eba2:	2300      	movs	r3, #0
 800eba4:	6063      	str	r3, [r4, #4]
 800eba6:	6923      	ldr	r3, [r4, #16]
 800eba8:	6023      	str	r3, [r4, #0]
 800ebaa:	89a3      	ldrh	r3, [r4, #12]
 800ebac:	f043 0308 	orr.w	r3, r3, #8
 800ebb0:	81a3      	strh	r3, [r4, #12]
 800ebb2:	6923      	ldr	r3, [r4, #16]
 800ebb4:	b94b      	cbnz	r3, 800ebca <__swsetup_r+0x9a>
 800ebb6:	89a3      	ldrh	r3, [r4, #12]
 800ebb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ebbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ebc0:	d003      	beq.n	800ebca <__swsetup_r+0x9a>
 800ebc2:	4621      	mov	r1, r4
 800ebc4:	4630      	mov	r0, r6
 800ebc6:	f000 fa07 	bl	800efd8 <__smakebuf_r>
 800ebca:	89a0      	ldrh	r0, [r4, #12]
 800ebcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ebd0:	f010 0301 	ands.w	r3, r0, #1
 800ebd4:	d00a      	beq.n	800ebec <__swsetup_r+0xbc>
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	60a3      	str	r3, [r4, #8]
 800ebda:	6963      	ldr	r3, [r4, #20]
 800ebdc:	425b      	negs	r3, r3
 800ebde:	61a3      	str	r3, [r4, #24]
 800ebe0:	6923      	ldr	r3, [r4, #16]
 800ebe2:	b943      	cbnz	r3, 800ebf6 <__swsetup_r+0xc6>
 800ebe4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ebe8:	d1ba      	bne.n	800eb60 <__swsetup_r+0x30>
 800ebea:	bd70      	pop	{r4, r5, r6, pc}
 800ebec:	0781      	lsls	r1, r0, #30
 800ebee:	bf58      	it	pl
 800ebf0:	6963      	ldrpl	r3, [r4, #20]
 800ebf2:	60a3      	str	r3, [r4, #8]
 800ebf4:	e7f4      	b.n	800ebe0 <__swsetup_r+0xb0>
 800ebf6:	2000      	movs	r0, #0
 800ebf8:	e7f7      	b.n	800ebea <__swsetup_r+0xba>
 800ebfa:	bf00      	nop
 800ebfc:	24000030 	.word	0x24000030
 800ec00:	0800f7ac 	.word	0x0800f7ac
 800ec04:	0800f7cc 	.word	0x0800f7cc
 800ec08:	0800f78c 	.word	0x0800f78c

0800ec0c <abort>:
 800ec0c:	b508      	push	{r3, lr}
 800ec0e:	2006      	movs	r0, #6
 800ec10:	f000 fa4a 	bl	800f0a8 <raise>
 800ec14:	2001      	movs	r0, #1
 800ec16:	f7f4 fd4b 	bl	80036b0 <_exit>
	...

0800ec1c <__sflush_r>:
 800ec1c:	898a      	ldrh	r2, [r1, #12]
 800ec1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec22:	4605      	mov	r5, r0
 800ec24:	0710      	lsls	r0, r2, #28
 800ec26:	460c      	mov	r4, r1
 800ec28:	d458      	bmi.n	800ecdc <__sflush_r+0xc0>
 800ec2a:	684b      	ldr	r3, [r1, #4]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	dc05      	bgt.n	800ec3c <__sflush_r+0x20>
 800ec30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	dc02      	bgt.n	800ec3c <__sflush_r+0x20>
 800ec36:	2000      	movs	r0, #0
 800ec38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ec3e:	2e00      	cmp	r6, #0
 800ec40:	d0f9      	beq.n	800ec36 <__sflush_r+0x1a>
 800ec42:	2300      	movs	r3, #0
 800ec44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ec48:	682f      	ldr	r7, [r5, #0]
 800ec4a:	602b      	str	r3, [r5, #0]
 800ec4c:	d032      	beq.n	800ecb4 <__sflush_r+0x98>
 800ec4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ec50:	89a3      	ldrh	r3, [r4, #12]
 800ec52:	075a      	lsls	r2, r3, #29
 800ec54:	d505      	bpl.n	800ec62 <__sflush_r+0x46>
 800ec56:	6863      	ldr	r3, [r4, #4]
 800ec58:	1ac0      	subs	r0, r0, r3
 800ec5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ec5c:	b10b      	cbz	r3, 800ec62 <__sflush_r+0x46>
 800ec5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ec60:	1ac0      	subs	r0, r0, r3
 800ec62:	2300      	movs	r3, #0
 800ec64:	4602      	mov	r2, r0
 800ec66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ec68:	6a21      	ldr	r1, [r4, #32]
 800ec6a:	4628      	mov	r0, r5
 800ec6c:	47b0      	blx	r6
 800ec6e:	1c43      	adds	r3, r0, #1
 800ec70:	89a3      	ldrh	r3, [r4, #12]
 800ec72:	d106      	bne.n	800ec82 <__sflush_r+0x66>
 800ec74:	6829      	ldr	r1, [r5, #0]
 800ec76:	291d      	cmp	r1, #29
 800ec78:	d82c      	bhi.n	800ecd4 <__sflush_r+0xb8>
 800ec7a:	4a2a      	ldr	r2, [pc, #168]	; (800ed24 <__sflush_r+0x108>)
 800ec7c:	40ca      	lsrs	r2, r1
 800ec7e:	07d6      	lsls	r6, r2, #31
 800ec80:	d528      	bpl.n	800ecd4 <__sflush_r+0xb8>
 800ec82:	2200      	movs	r2, #0
 800ec84:	6062      	str	r2, [r4, #4]
 800ec86:	04d9      	lsls	r1, r3, #19
 800ec88:	6922      	ldr	r2, [r4, #16]
 800ec8a:	6022      	str	r2, [r4, #0]
 800ec8c:	d504      	bpl.n	800ec98 <__sflush_r+0x7c>
 800ec8e:	1c42      	adds	r2, r0, #1
 800ec90:	d101      	bne.n	800ec96 <__sflush_r+0x7a>
 800ec92:	682b      	ldr	r3, [r5, #0]
 800ec94:	b903      	cbnz	r3, 800ec98 <__sflush_r+0x7c>
 800ec96:	6560      	str	r0, [r4, #84]	; 0x54
 800ec98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec9a:	602f      	str	r7, [r5, #0]
 800ec9c:	2900      	cmp	r1, #0
 800ec9e:	d0ca      	beq.n	800ec36 <__sflush_r+0x1a>
 800eca0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800eca4:	4299      	cmp	r1, r3
 800eca6:	d002      	beq.n	800ecae <__sflush_r+0x92>
 800eca8:	4628      	mov	r0, r5
 800ecaa:	f7ff fc7f 	bl	800e5ac <_free_r>
 800ecae:	2000      	movs	r0, #0
 800ecb0:	6360      	str	r0, [r4, #52]	; 0x34
 800ecb2:	e7c1      	b.n	800ec38 <__sflush_r+0x1c>
 800ecb4:	6a21      	ldr	r1, [r4, #32]
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	4628      	mov	r0, r5
 800ecba:	47b0      	blx	r6
 800ecbc:	1c41      	adds	r1, r0, #1
 800ecbe:	d1c7      	bne.n	800ec50 <__sflush_r+0x34>
 800ecc0:	682b      	ldr	r3, [r5, #0]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d0c4      	beq.n	800ec50 <__sflush_r+0x34>
 800ecc6:	2b1d      	cmp	r3, #29
 800ecc8:	d001      	beq.n	800ecce <__sflush_r+0xb2>
 800ecca:	2b16      	cmp	r3, #22
 800eccc:	d101      	bne.n	800ecd2 <__sflush_r+0xb6>
 800ecce:	602f      	str	r7, [r5, #0]
 800ecd0:	e7b1      	b.n	800ec36 <__sflush_r+0x1a>
 800ecd2:	89a3      	ldrh	r3, [r4, #12]
 800ecd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ecd8:	81a3      	strh	r3, [r4, #12]
 800ecda:	e7ad      	b.n	800ec38 <__sflush_r+0x1c>
 800ecdc:	690f      	ldr	r7, [r1, #16]
 800ecde:	2f00      	cmp	r7, #0
 800ece0:	d0a9      	beq.n	800ec36 <__sflush_r+0x1a>
 800ece2:	0793      	lsls	r3, r2, #30
 800ece4:	680e      	ldr	r6, [r1, #0]
 800ece6:	bf08      	it	eq
 800ece8:	694b      	ldreq	r3, [r1, #20]
 800ecea:	600f      	str	r7, [r1, #0]
 800ecec:	bf18      	it	ne
 800ecee:	2300      	movne	r3, #0
 800ecf0:	eba6 0807 	sub.w	r8, r6, r7
 800ecf4:	608b      	str	r3, [r1, #8]
 800ecf6:	f1b8 0f00 	cmp.w	r8, #0
 800ecfa:	dd9c      	ble.n	800ec36 <__sflush_r+0x1a>
 800ecfc:	6a21      	ldr	r1, [r4, #32]
 800ecfe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ed00:	4643      	mov	r3, r8
 800ed02:	463a      	mov	r2, r7
 800ed04:	4628      	mov	r0, r5
 800ed06:	47b0      	blx	r6
 800ed08:	2800      	cmp	r0, #0
 800ed0a:	dc06      	bgt.n	800ed1a <__sflush_r+0xfe>
 800ed0c:	89a3      	ldrh	r3, [r4, #12]
 800ed0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed12:	81a3      	strh	r3, [r4, #12]
 800ed14:	f04f 30ff 	mov.w	r0, #4294967295
 800ed18:	e78e      	b.n	800ec38 <__sflush_r+0x1c>
 800ed1a:	4407      	add	r7, r0
 800ed1c:	eba8 0800 	sub.w	r8, r8, r0
 800ed20:	e7e9      	b.n	800ecf6 <__sflush_r+0xda>
 800ed22:	bf00      	nop
 800ed24:	20400001 	.word	0x20400001

0800ed28 <_fflush_r>:
 800ed28:	b538      	push	{r3, r4, r5, lr}
 800ed2a:	690b      	ldr	r3, [r1, #16]
 800ed2c:	4605      	mov	r5, r0
 800ed2e:	460c      	mov	r4, r1
 800ed30:	b913      	cbnz	r3, 800ed38 <_fflush_r+0x10>
 800ed32:	2500      	movs	r5, #0
 800ed34:	4628      	mov	r0, r5
 800ed36:	bd38      	pop	{r3, r4, r5, pc}
 800ed38:	b118      	cbz	r0, 800ed42 <_fflush_r+0x1a>
 800ed3a:	6983      	ldr	r3, [r0, #24]
 800ed3c:	b90b      	cbnz	r3, 800ed42 <_fflush_r+0x1a>
 800ed3e:	f000 f887 	bl	800ee50 <__sinit>
 800ed42:	4b14      	ldr	r3, [pc, #80]	; (800ed94 <_fflush_r+0x6c>)
 800ed44:	429c      	cmp	r4, r3
 800ed46:	d11b      	bne.n	800ed80 <_fflush_r+0x58>
 800ed48:	686c      	ldr	r4, [r5, #4]
 800ed4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d0ef      	beq.n	800ed32 <_fflush_r+0xa>
 800ed52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ed54:	07d0      	lsls	r0, r2, #31
 800ed56:	d404      	bmi.n	800ed62 <_fflush_r+0x3a>
 800ed58:	0599      	lsls	r1, r3, #22
 800ed5a:	d402      	bmi.n	800ed62 <_fflush_r+0x3a>
 800ed5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ed5e:	f000 f915 	bl	800ef8c <__retarget_lock_acquire_recursive>
 800ed62:	4628      	mov	r0, r5
 800ed64:	4621      	mov	r1, r4
 800ed66:	f7ff ff59 	bl	800ec1c <__sflush_r>
 800ed6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ed6c:	07da      	lsls	r2, r3, #31
 800ed6e:	4605      	mov	r5, r0
 800ed70:	d4e0      	bmi.n	800ed34 <_fflush_r+0xc>
 800ed72:	89a3      	ldrh	r3, [r4, #12]
 800ed74:	059b      	lsls	r3, r3, #22
 800ed76:	d4dd      	bmi.n	800ed34 <_fflush_r+0xc>
 800ed78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ed7a:	f000 f908 	bl	800ef8e <__retarget_lock_release_recursive>
 800ed7e:	e7d9      	b.n	800ed34 <_fflush_r+0xc>
 800ed80:	4b05      	ldr	r3, [pc, #20]	; (800ed98 <_fflush_r+0x70>)
 800ed82:	429c      	cmp	r4, r3
 800ed84:	d101      	bne.n	800ed8a <_fflush_r+0x62>
 800ed86:	68ac      	ldr	r4, [r5, #8]
 800ed88:	e7df      	b.n	800ed4a <_fflush_r+0x22>
 800ed8a:	4b04      	ldr	r3, [pc, #16]	; (800ed9c <_fflush_r+0x74>)
 800ed8c:	429c      	cmp	r4, r3
 800ed8e:	bf08      	it	eq
 800ed90:	68ec      	ldreq	r4, [r5, #12]
 800ed92:	e7da      	b.n	800ed4a <_fflush_r+0x22>
 800ed94:	0800f7ac 	.word	0x0800f7ac
 800ed98:	0800f7cc 	.word	0x0800f7cc
 800ed9c:	0800f78c 	.word	0x0800f78c

0800eda0 <std>:
 800eda0:	2300      	movs	r3, #0
 800eda2:	b510      	push	{r4, lr}
 800eda4:	4604      	mov	r4, r0
 800eda6:	e9c0 3300 	strd	r3, r3, [r0]
 800edaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800edae:	6083      	str	r3, [r0, #8]
 800edb0:	8181      	strh	r1, [r0, #12]
 800edb2:	6643      	str	r3, [r0, #100]	; 0x64
 800edb4:	81c2      	strh	r2, [r0, #14]
 800edb6:	6183      	str	r3, [r0, #24]
 800edb8:	4619      	mov	r1, r3
 800edba:	2208      	movs	r2, #8
 800edbc:	305c      	adds	r0, #92	; 0x5c
 800edbe:	f7fd fdf3 	bl	800c9a8 <memset>
 800edc2:	4b05      	ldr	r3, [pc, #20]	; (800edd8 <std+0x38>)
 800edc4:	6263      	str	r3, [r4, #36]	; 0x24
 800edc6:	4b05      	ldr	r3, [pc, #20]	; (800eddc <std+0x3c>)
 800edc8:	62a3      	str	r3, [r4, #40]	; 0x28
 800edca:	4b05      	ldr	r3, [pc, #20]	; (800ede0 <std+0x40>)
 800edcc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800edce:	4b05      	ldr	r3, [pc, #20]	; (800ede4 <std+0x44>)
 800edd0:	6224      	str	r4, [r4, #32]
 800edd2:	6323      	str	r3, [r4, #48]	; 0x30
 800edd4:	bd10      	pop	{r4, pc}
 800edd6:	bf00      	nop
 800edd8:	0800f0e1 	.word	0x0800f0e1
 800eddc:	0800f103 	.word	0x0800f103
 800ede0:	0800f13b 	.word	0x0800f13b
 800ede4:	0800f15f 	.word	0x0800f15f

0800ede8 <_cleanup_r>:
 800ede8:	4901      	ldr	r1, [pc, #4]	; (800edf0 <_cleanup_r+0x8>)
 800edea:	f000 b8af 	b.w	800ef4c <_fwalk_reent>
 800edee:	bf00      	nop
 800edf0:	0800ed29 	.word	0x0800ed29

0800edf4 <__sfmoreglue>:
 800edf4:	b570      	push	{r4, r5, r6, lr}
 800edf6:	1e4a      	subs	r2, r1, #1
 800edf8:	2568      	movs	r5, #104	; 0x68
 800edfa:	4355      	muls	r5, r2
 800edfc:	460e      	mov	r6, r1
 800edfe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ee02:	f7ff fc23 	bl	800e64c <_malloc_r>
 800ee06:	4604      	mov	r4, r0
 800ee08:	b140      	cbz	r0, 800ee1c <__sfmoreglue+0x28>
 800ee0a:	2100      	movs	r1, #0
 800ee0c:	e9c0 1600 	strd	r1, r6, [r0]
 800ee10:	300c      	adds	r0, #12
 800ee12:	60a0      	str	r0, [r4, #8]
 800ee14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ee18:	f7fd fdc6 	bl	800c9a8 <memset>
 800ee1c:	4620      	mov	r0, r4
 800ee1e:	bd70      	pop	{r4, r5, r6, pc}

0800ee20 <__sfp_lock_acquire>:
 800ee20:	4801      	ldr	r0, [pc, #4]	; (800ee28 <__sfp_lock_acquire+0x8>)
 800ee22:	f000 b8b3 	b.w	800ef8c <__retarget_lock_acquire_recursive>
 800ee26:	bf00      	nop
 800ee28:	24000ad0 	.word	0x24000ad0

0800ee2c <__sfp_lock_release>:
 800ee2c:	4801      	ldr	r0, [pc, #4]	; (800ee34 <__sfp_lock_release+0x8>)
 800ee2e:	f000 b8ae 	b.w	800ef8e <__retarget_lock_release_recursive>
 800ee32:	bf00      	nop
 800ee34:	24000ad0 	.word	0x24000ad0

0800ee38 <__sinit_lock_acquire>:
 800ee38:	4801      	ldr	r0, [pc, #4]	; (800ee40 <__sinit_lock_acquire+0x8>)
 800ee3a:	f000 b8a7 	b.w	800ef8c <__retarget_lock_acquire_recursive>
 800ee3e:	bf00      	nop
 800ee40:	24000acb 	.word	0x24000acb

0800ee44 <__sinit_lock_release>:
 800ee44:	4801      	ldr	r0, [pc, #4]	; (800ee4c <__sinit_lock_release+0x8>)
 800ee46:	f000 b8a2 	b.w	800ef8e <__retarget_lock_release_recursive>
 800ee4a:	bf00      	nop
 800ee4c:	24000acb 	.word	0x24000acb

0800ee50 <__sinit>:
 800ee50:	b510      	push	{r4, lr}
 800ee52:	4604      	mov	r4, r0
 800ee54:	f7ff fff0 	bl	800ee38 <__sinit_lock_acquire>
 800ee58:	69a3      	ldr	r3, [r4, #24]
 800ee5a:	b11b      	cbz	r3, 800ee64 <__sinit+0x14>
 800ee5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee60:	f7ff bff0 	b.w	800ee44 <__sinit_lock_release>
 800ee64:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ee68:	6523      	str	r3, [r4, #80]	; 0x50
 800ee6a:	4b13      	ldr	r3, [pc, #76]	; (800eeb8 <__sinit+0x68>)
 800ee6c:	4a13      	ldr	r2, [pc, #76]	; (800eebc <__sinit+0x6c>)
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	62a2      	str	r2, [r4, #40]	; 0x28
 800ee72:	42a3      	cmp	r3, r4
 800ee74:	bf04      	itt	eq
 800ee76:	2301      	moveq	r3, #1
 800ee78:	61a3      	streq	r3, [r4, #24]
 800ee7a:	4620      	mov	r0, r4
 800ee7c:	f000 f820 	bl	800eec0 <__sfp>
 800ee80:	6060      	str	r0, [r4, #4]
 800ee82:	4620      	mov	r0, r4
 800ee84:	f000 f81c 	bl	800eec0 <__sfp>
 800ee88:	60a0      	str	r0, [r4, #8]
 800ee8a:	4620      	mov	r0, r4
 800ee8c:	f000 f818 	bl	800eec0 <__sfp>
 800ee90:	2200      	movs	r2, #0
 800ee92:	60e0      	str	r0, [r4, #12]
 800ee94:	2104      	movs	r1, #4
 800ee96:	6860      	ldr	r0, [r4, #4]
 800ee98:	f7ff ff82 	bl	800eda0 <std>
 800ee9c:	68a0      	ldr	r0, [r4, #8]
 800ee9e:	2201      	movs	r2, #1
 800eea0:	2109      	movs	r1, #9
 800eea2:	f7ff ff7d 	bl	800eda0 <std>
 800eea6:	68e0      	ldr	r0, [r4, #12]
 800eea8:	2202      	movs	r2, #2
 800eeaa:	2112      	movs	r1, #18
 800eeac:	f7ff ff78 	bl	800eda0 <std>
 800eeb0:	2301      	movs	r3, #1
 800eeb2:	61a3      	str	r3, [r4, #24]
 800eeb4:	e7d2      	b.n	800ee5c <__sinit+0xc>
 800eeb6:	bf00      	nop
 800eeb8:	0800f408 	.word	0x0800f408
 800eebc:	0800ede9 	.word	0x0800ede9

0800eec0 <__sfp>:
 800eec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eec2:	4607      	mov	r7, r0
 800eec4:	f7ff ffac 	bl	800ee20 <__sfp_lock_acquire>
 800eec8:	4b1e      	ldr	r3, [pc, #120]	; (800ef44 <__sfp+0x84>)
 800eeca:	681e      	ldr	r6, [r3, #0]
 800eecc:	69b3      	ldr	r3, [r6, #24]
 800eece:	b913      	cbnz	r3, 800eed6 <__sfp+0x16>
 800eed0:	4630      	mov	r0, r6
 800eed2:	f7ff ffbd 	bl	800ee50 <__sinit>
 800eed6:	3648      	adds	r6, #72	; 0x48
 800eed8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800eedc:	3b01      	subs	r3, #1
 800eede:	d503      	bpl.n	800eee8 <__sfp+0x28>
 800eee0:	6833      	ldr	r3, [r6, #0]
 800eee2:	b30b      	cbz	r3, 800ef28 <__sfp+0x68>
 800eee4:	6836      	ldr	r6, [r6, #0]
 800eee6:	e7f7      	b.n	800eed8 <__sfp+0x18>
 800eee8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800eeec:	b9d5      	cbnz	r5, 800ef24 <__sfp+0x64>
 800eeee:	4b16      	ldr	r3, [pc, #88]	; (800ef48 <__sfp+0x88>)
 800eef0:	60e3      	str	r3, [r4, #12]
 800eef2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800eef6:	6665      	str	r5, [r4, #100]	; 0x64
 800eef8:	f000 f847 	bl	800ef8a <__retarget_lock_init_recursive>
 800eefc:	f7ff ff96 	bl	800ee2c <__sfp_lock_release>
 800ef00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ef04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ef08:	6025      	str	r5, [r4, #0]
 800ef0a:	61a5      	str	r5, [r4, #24]
 800ef0c:	2208      	movs	r2, #8
 800ef0e:	4629      	mov	r1, r5
 800ef10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ef14:	f7fd fd48 	bl	800c9a8 <memset>
 800ef18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ef1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ef20:	4620      	mov	r0, r4
 800ef22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef24:	3468      	adds	r4, #104	; 0x68
 800ef26:	e7d9      	b.n	800eedc <__sfp+0x1c>
 800ef28:	2104      	movs	r1, #4
 800ef2a:	4638      	mov	r0, r7
 800ef2c:	f7ff ff62 	bl	800edf4 <__sfmoreglue>
 800ef30:	4604      	mov	r4, r0
 800ef32:	6030      	str	r0, [r6, #0]
 800ef34:	2800      	cmp	r0, #0
 800ef36:	d1d5      	bne.n	800eee4 <__sfp+0x24>
 800ef38:	f7ff ff78 	bl	800ee2c <__sfp_lock_release>
 800ef3c:	230c      	movs	r3, #12
 800ef3e:	603b      	str	r3, [r7, #0]
 800ef40:	e7ee      	b.n	800ef20 <__sfp+0x60>
 800ef42:	bf00      	nop
 800ef44:	0800f408 	.word	0x0800f408
 800ef48:	ffff0001 	.word	0xffff0001

0800ef4c <_fwalk_reent>:
 800ef4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef50:	4606      	mov	r6, r0
 800ef52:	4688      	mov	r8, r1
 800ef54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ef58:	2700      	movs	r7, #0
 800ef5a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ef5e:	f1b9 0901 	subs.w	r9, r9, #1
 800ef62:	d505      	bpl.n	800ef70 <_fwalk_reent+0x24>
 800ef64:	6824      	ldr	r4, [r4, #0]
 800ef66:	2c00      	cmp	r4, #0
 800ef68:	d1f7      	bne.n	800ef5a <_fwalk_reent+0xe>
 800ef6a:	4638      	mov	r0, r7
 800ef6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef70:	89ab      	ldrh	r3, [r5, #12]
 800ef72:	2b01      	cmp	r3, #1
 800ef74:	d907      	bls.n	800ef86 <_fwalk_reent+0x3a>
 800ef76:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ef7a:	3301      	adds	r3, #1
 800ef7c:	d003      	beq.n	800ef86 <_fwalk_reent+0x3a>
 800ef7e:	4629      	mov	r1, r5
 800ef80:	4630      	mov	r0, r6
 800ef82:	47c0      	blx	r8
 800ef84:	4307      	orrs	r7, r0
 800ef86:	3568      	adds	r5, #104	; 0x68
 800ef88:	e7e9      	b.n	800ef5e <_fwalk_reent+0x12>

0800ef8a <__retarget_lock_init_recursive>:
 800ef8a:	4770      	bx	lr

0800ef8c <__retarget_lock_acquire_recursive>:
 800ef8c:	4770      	bx	lr

0800ef8e <__retarget_lock_release_recursive>:
 800ef8e:	4770      	bx	lr

0800ef90 <__swhatbuf_r>:
 800ef90:	b570      	push	{r4, r5, r6, lr}
 800ef92:	460e      	mov	r6, r1
 800ef94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef98:	2900      	cmp	r1, #0
 800ef9a:	b096      	sub	sp, #88	; 0x58
 800ef9c:	4614      	mov	r4, r2
 800ef9e:	461d      	mov	r5, r3
 800efa0:	da07      	bge.n	800efb2 <__swhatbuf_r+0x22>
 800efa2:	2300      	movs	r3, #0
 800efa4:	602b      	str	r3, [r5, #0]
 800efa6:	89b3      	ldrh	r3, [r6, #12]
 800efa8:	061a      	lsls	r2, r3, #24
 800efaa:	d410      	bmi.n	800efce <__swhatbuf_r+0x3e>
 800efac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800efb0:	e00e      	b.n	800efd0 <__swhatbuf_r+0x40>
 800efb2:	466a      	mov	r2, sp
 800efb4:	f000 f8fa 	bl	800f1ac <_fstat_r>
 800efb8:	2800      	cmp	r0, #0
 800efba:	dbf2      	blt.n	800efa2 <__swhatbuf_r+0x12>
 800efbc:	9a01      	ldr	r2, [sp, #4]
 800efbe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800efc2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800efc6:	425a      	negs	r2, r3
 800efc8:	415a      	adcs	r2, r3
 800efca:	602a      	str	r2, [r5, #0]
 800efcc:	e7ee      	b.n	800efac <__swhatbuf_r+0x1c>
 800efce:	2340      	movs	r3, #64	; 0x40
 800efd0:	2000      	movs	r0, #0
 800efd2:	6023      	str	r3, [r4, #0]
 800efd4:	b016      	add	sp, #88	; 0x58
 800efd6:	bd70      	pop	{r4, r5, r6, pc}

0800efd8 <__smakebuf_r>:
 800efd8:	898b      	ldrh	r3, [r1, #12]
 800efda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800efdc:	079d      	lsls	r5, r3, #30
 800efde:	4606      	mov	r6, r0
 800efe0:	460c      	mov	r4, r1
 800efe2:	d507      	bpl.n	800eff4 <__smakebuf_r+0x1c>
 800efe4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800efe8:	6023      	str	r3, [r4, #0]
 800efea:	6123      	str	r3, [r4, #16]
 800efec:	2301      	movs	r3, #1
 800efee:	6163      	str	r3, [r4, #20]
 800eff0:	b002      	add	sp, #8
 800eff2:	bd70      	pop	{r4, r5, r6, pc}
 800eff4:	ab01      	add	r3, sp, #4
 800eff6:	466a      	mov	r2, sp
 800eff8:	f7ff ffca 	bl	800ef90 <__swhatbuf_r>
 800effc:	9900      	ldr	r1, [sp, #0]
 800effe:	4605      	mov	r5, r0
 800f000:	4630      	mov	r0, r6
 800f002:	f7ff fb23 	bl	800e64c <_malloc_r>
 800f006:	b948      	cbnz	r0, 800f01c <__smakebuf_r+0x44>
 800f008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f00c:	059a      	lsls	r2, r3, #22
 800f00e:	d4ef      	bmi.n	800eff0 <__smakebuf_r+0x18>
 800f010:	f023 0303 	bic.w	r3, r3, #3
 800f014:	f043 0302 	orr.w	r3, r3, #2
 800f018:	81a3      	strh	r3, [r4, #12]
 800f01a:	e7e3      	b.n	800efe4 <__smakebuf_r+0xc>
 800f01c:	4b0d      	ldr	r3, [pc, #52]	; (800f054 <__smakebuf_r+0x7c>)
 800f01e:	62b3      	str	r3, [r6, #40]	; 0x28
 800f020:	89a3      	ldrh	r3, [r4, #12]
 800f022:	6020      	str	r0, [r4, #0]
 800f024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f028:	81a3      	strh	r3, [r4, #12]
 800f02a:	9b00      	ldr	r3, [sp, #0]
 800f02c:	6163      	str	r3, [r4, #20]
 800f02e:	9b01      	ldr	r3, [sp, #4]
 800f030:	6120      	str	r0, [r4, #16]
 800f032:	b15b      	cbz	r3, 800f04c <__smakebuf_r+0x74>
 800f034:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f038:	4630      	mov	r0, r6
 800f03a:	f000 f8c9 	bl	800f1d0 <_isatty_r>
 800f03e:	b128      	cbz	r0, 800f04c <__smakebuf_r+0x74>
 800f040:	89a3      	ldrh	r3, [r4, #12]
 800f042:	f023 0303 	bic.w	r3, r3, #3
 800f046:	f043 0301 	orr.w	r3, r3, #1
 800f04a:	81a3      	strh	r3, [r4, #12]
 800f04c:	89a0      	ldrh	r0, [r4, #12]
 800f04e:	4305      	orrs	r5, r0
 800f050:	81a5      	strh	r5, [r4, #12]
 800f052:	e7cd      	b.n	800eff0 <__smakebuf_r+0x18>
 800f054:	0800ede9 	.word	0x0800ede9

0800f058 <_raise_r>:
 800f058:	291f      	cmp	r1, #31
 800f05a:	b538      	push	{r3, r4, r5, lr}
 800f05c:	4604      	mov	r4, r0
 800f05e:	460d      	mov	r5, r1
 800f060:	d904      	bls.n	800f06c <_raise_r+0x14>
 800f062:	2316      	movs	r3, #22
 800f064:	6003      	str	r3, [r0, #0]
 800f066:	f04f 30ff 	mov.w	r0, #4294967295
 800f06a:	bd38      	pop	{r3, r4, r5, pc}
 800f06c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f06e:	b112      	cbz	r2, 800f076 <_raise_r+0x1e>
 800f070:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f074:	b94b      	cbnz	r3, 800f08a <_raise_r+0x32>
 800f076:	4620      	mov	r0, r4
 800f078:	f000 f830 	bl	800f0dc <_getpid_r>
 800f07c:	462a      	mov	r2, r5
 800f07e:	4601      	mov	r1, r0
 800f080:	4620      	mov	r0, r4
 800f082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f086:	f000 b817 	b.w	800f0b8 <_kill_r>
 800f08a:	2b01      	cmp	r3, #1
 800f08c:	d00a      	beq.n	800f0a4 <_raise_r+0x4c>
 800f08e:	1c59      	adds	r1, r3, #1
 800f090:	d103      	bne.n	800f09a <_raise_r+0x42>
 800f092:	2316      	movs	r3, #22
 800f094:	6003      	str	r3, [r0, #0]
 800f096:	2001      	movs	r0, #1
 800f098:	e7e7      	b.n	800f06a <_raise_r+0x12>
 800f09a:	2400      	movs	r4, #0
 800f09c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f0a0:	4628      	mov	r0, r5
 800f0a2:	4798      	blx	r3
 800f0a4:	2000      	movs	r0, #0
 800f0a6:	e7e0      	b.n	800f06a <_raise_r+0x12>

0800f0a8 <raise>:
 800f0a8:	4b02      	ldr	r3, [pc, #8]	; (800f0b4 <raise+0xc>)
 800f0aa:	4601      	mov	r1, r0
 800f0ac:	6818      	ldr	r0, [r3, #0]
 800f0ae:	f7ff bfd3 	b.w	800f058 <_raise_r>
 800f0b2:	bf00      	nop
 800f0b4:	24000030 	.word	0x24000030

0800f0b8 <_kill_r>:
 800f0b8:	b538      	push	{r3, r4, r5, lr}
 800f0ba:	4d07      	ldr	r5, [pc, #28]	; (800f0d8 <_kill_r+0x20>)
 800f0bc:	2300      	movs	r3, #0
 800f0be:	4604      	mov	r4, r0
 800f0c0:	4608      	mov	r0, r1
 800f0c2:	4611      	mov	r1, r2
 800f0c4:	602b      	str	r3, [r5, #0]
 800f0c6:	f7f4 fae3 	bl	8003690 <_kill>
 800f0ca:	1c43      	adds	r3, r0, #1
 800f0cc:	d102      	bne.n	800f0d4 <_kill_r+0x1c>
 800f0ce:	682b      	ldr	r3, [r5, #0]
 800f0d0:	b103      	cbz	r3, 800f0d4 <_kill_r+0x1c>
 800f0d2:	6023      	str	r3, [r4, #0]
 800f0d4:	bd38      	pop	{r3, r4, r5, pc}
 800f0d6:	bf00      	nop
 800f0d8:	24000ac4 	.word	0x24000ac4

0800f0dc <_getpid_r>:
 800f0dc:	f7f4 bad0 	b.w	8003680 <_getpid>

0800f0e0 <__sread>:
 800f0e0:	b510      	push	{r4, lr}
 800f0e2:	460c      	mov	r4, r1
 800f0e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0e8:	f000 f894 	bl	800f214 <_read_r>
 800f0ec:	2800      	cmp	r0, #0
 800f0ee:	bfab      	itete	ge
 800f0f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f0f2:	89a3      	ldrhlt	r3, [r4, #12]
 800f0f4:	181b      	addge	r3, r3, r0
 800f0f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f0fa:	bfac      	ite	ge
 800f0fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800f0fe:	81a3      	strhlt	r3, [r4, #12]
 800f100:	bd10      	pop	{r4, pc}

0800f102 <__swrite>:
 800f102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f106:	461f      	mov	r7, r3
 800f108:	898b      	ldrh	r3, [r1, #12]
 800f10a:	05db      	lsls	r3, r3, #23
 800f10c:	4605      	mov	r5, r0
 800f10e:	460c      	mov	r4, r1
 800f110:	4616      	mov	r6, r2
 800f112:	d505      	bpl.n	800f120 <__swrite+0x1e>
 800f114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f118:	2302      	movs	r3, #2
 800f11a:	2200      	movs	r2, #0
 800f11c:	f000 f868 	bl	800f1f0 <_lseek_r>
 800f120:	89a3      	ldrh	r3, [r4, #12]
 800f122:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f126:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f12a:	81a3      	strh	r3, [r4, #12]
 800f12c:	4632      	mov	r2, r6
 800f12e:	463b      	mov	r3, r7
 800f130:	4628      	mov	r0, r5
 800f132:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f136:	f000 b817 	b.w	800f168 <_write_r>

0800f13a <__sseek>:
 800f13a:	b510      	push	{r4, lr}
 800f13c:	460c      	mov	r4, r1
 800f13e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f142:	f000 f855 	bl	800f1f0 <_lseek_r>
 800f146:	1c43      	adds	r3, r0, #1
 800f148:	89a3      	ldrh	r3, [r4, #12]
 800f14a:	bf15      	itete	ne
 800f14c:	6560      	strne	r0, [r4, #84]	; 0x54
 800f14e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f152:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f156:	81a3      	strheq	r3, [r4, #12]
 800f158:	bf18      	it	ne
 800f15a:	81a3      	strhne	r3, [r4, #12]
 800f15c:	bd10      	pop	{r4, pc}

0800f15e <__sclose>:
 800f15e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f162:	f000 b813 	b.w	800f18c <_close_r>
	...

0800f168 <_write_r>:
 800f168:	b538      	push	{r3, r4, r5, lr}
 800f16a:	4d07      	ldr	r5, [pc, #28]	; (800f188 <_write_r+0x20>)
 800f16c:	4604      	mov	r4, r0
 800f16e:	4608      	mov	r0, r1
 800f170:	4611      	mov	r1, r2
 800f172:	2200      	movs	r2, #0
 800f174:	602a      	str	r2, [r5, #0]
 800f176:	461a      	mov	r2, r3
 800f178:	f7f4 fac1 	bl	80036fe <_write>
 800f17c:	1c43      	adds	r3, r0, #1
 800f17e:	d102      	bne.n	800f186 <_write_r+0x1e>
 800f180:	682b      	ldr	r3, [r5, #0]
 800f182:	b103      	cbz	r3, 800f186 <_write_r+0x1e>
 800f184:	6023      	str	r3, [r4, #0]
 800f186:	bd38      	pop	{r3, r4, r5, pc}
 800f188:	24000ac4 	.word	0x24000ac4

0800f18c <_close_r>:
 800f18c:	b538      	push	{r3, r4, r5, lr}
 800f18e:	4d06      	ldr	r5, [pc, #24]	; (800f1a8 <_close_r+0x1c>)
 800f190:	2300      	movs	r3, #0
 800f192:	4604      	mov	r4, r0
 800f194:	4608      	mov	r0, r1
 800f196:	602b      	str	r3, [r5, #0]
 800f198:	f7f4 facd 	bl	8003736 <_close>
 800f19c:	1c43      	adds	r3, r0, #1
 800f19e:	d102      	bne.n	800f1a6 <_close_r+0x1a>
 800f1a0:	682b      	ldr	r3, [r5, #0]
 800f1a2:	b103      	cbz	r3, 800f1a6 <_close_r+0x1a>
 800f1a4:	6023      	str	r3, [r4, #0]
 800f1a6:	bd38      	pop	{r3, r4, r5, pc}
 800f1a8:	24000ac4 	.word	0x24000ac4

0800f1ac <_fstat_r>:
 800f1ac:	b538      	push	{r3, r4, r5, lr}
 800f1ae:	4d07      	ldr	r5, [pc, #28]	; (800f1cc <_fstat_r+0x20>)
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	4604      	mov	r4, r0
 800f1b4:	4608      	mov	r0, r1
 800f1b6:	4611      	mov	r1, r2
 800f1b8:	602b      	str	r3, [r5, #0]
 800f1ba:	f7f4 fac8 	bl	800374e <_fstat>
 800f1be:	1c43      	adds	r3, r0, #1
 800f1c0:	d102      	bne.n	800f1c8 <_fstat_r+0x1c>
 800f1c2:	682b      	ldr	r3, [r5, #0]
 800f1c4:	b103      	cbz	r3, 800f1c8 <_fstat_r+0x1c>
 800f1c6:	6023      	str	r3, [r4, #0]
 800f1c8:	bd38      	pop	{r3, r4, r5, pc}
 800f1ca:	bf00      	nop
 800f1cc:	24000ac4 	.word	0x24000ac4

0800f1d0 <_isatty_r>:
 800f1d0:	b538      	push	{r3, r4, r5, lr}
 800f1d2:	4d06      	ldr	r5, [pc, #24]	; (800f1ec <_isatty_r+0x1c>)
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	4604      	mov	r4, r0
 800f1d8:	4608      	mov	r0, r1
 800f1da:	602b      	str	r3, [r5, #0]
 800f1dc:	f7f4 fac7 	bl	800376e <_isatty>
 800f1e0:	1c43      	adds	r3, r0, #1
 800f1e2:	d102      	bne.n	800f1ea <_isatty_r+0x1a>
 800f1e4:	682b      	ldr	r3, [r5, #0]
 800f1e6:	b103      	cbz	r3, 800f1ea <_isatty_r+0x1a>
 800f1e8:	6023      	str	r3, [r4, #0]
 800f1ea:	bd38      	pop	{r3, r4, r5, pc}
 800f1ec:	24000ac4 	.word	0x24000ac4

0800f1f0 <_lseek_r>:
 800f1f0:	b538      	push	{r3, r4, r5, lr}
 800f1f2:	4d07      	ldr	r5, [pc, #28]	; (800f210 <_lseek_r+0x20>)
 800f1f4:	4604      	mov	r4, r0
 800f1f6:	4608      	mov	r0, r1
 800f1f8:	4611      	mov	r1, r2
 800f1fa:	2200      	movs	r2, #0
 800f1fc:	602a      	str	r2, [r5, #0]
 800f1fe:	461a      	mov	r2, r3
 800f200:	f7f4 fac0 	bl	8003784 <_lseek>
 800f204:	1c43      	adds	r3, r0, #1
 800f206:	d102      	bne.n	800f20e <_lseek_r+0x1e>
 800f208:	682b      	ldr	r3, [r5, #0]
 800f20a:	b103      	cbz	r3, 800f20e <_lseek_r+0x1e>
 800f20c:	6023      	str	r3, [r4, #0]
 800f20e:	bd38      	pop	{r3, r4, r5, pc}
 800f210:	24000ac4 	.word	0x24000ac4

0800f214 <_read_r>:
 800f214:	b538      	push	{r3, r4, r5, lr}
 800f216:	4d07      	ldr	r5, [pc, #28]	; (800f234 <_read_r+0x20>)
 800f218:	4604      	mov	r4, r0
 800f21a:	4608      	mov	r0, r1
 800f21c:	4611      	mov	r1, r2
 800f21e:	2200      	movs	r2, #0
 800f220:	602a      	str	r2, [r5, #0]
 800f222:	461a      	mov	r2, r3
 800f224:	f7f4 fa4e 	bl	80036c4 <_read>
 800f228:	1c43      	adds	r3, r0, #1
 800f22a:	d102      	bne.n	800f232 <_read_r+0x1e>
 800f22c:	682b      	ldr	r3, [r5, #0]
 800f22e:	b103      	cbz	r3, 800f232 <_read_r+0x1e>
 800f230:	6023      	str	r3, [r4, #0]
 800f232:	bd38      	pop	{r3, r4, r5, pc}
 800f234:	24000ac4 	.word	0x24000ac4

0800f238 <_init>:
 800f238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f23a:	bf00      	nop
 800f23c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f23e:	bc08      	pop	{r3}
 800f240:	469e      	mov	lr, r3
 800f242:	4770      	bx	lr

0800f244 <_fini>:
 800f244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f246:	bf00      	nop
 800f248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f24a:	bc08      	pop	{r3}
 800f24c:	469e      	mov	lr, r3
 800f24e:	4770      	bx	lr
