blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
mr_bram.v,verilog,xil_defaultlib,../../../../lab1.srcs/sources_1/ip/mr_bram/sim/mr_bram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
