
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv spi.svh clk_gate_beh.sv pulse_sync.sv spim_intf.sv spim_reg.sv spim_reg_top.sv spim_top.sv spimavb.sv levelsync.sv asyncfifo.sv syncfifo.sv syncfifo_mem1r1w.sv syncfifo_ram.sv syncfifo_reg.sv rst_regen_low.sv

yosys> verific -sv spi.svh clk_gate_beh.sv pulse_sync.sv spim_intf.sv spim_reg.sv spim_reg_top.sv spim_top.sv spimavb.sv levelsync.sv asyncfifo.sv syncfifo.sv syncfifo_mem1r1w.sv syncfifo_ram.sv syncfifo_reg.sv rst_regen_low.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi.svh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'clk_gate_beh.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spim_intf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spim_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spim_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spim_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spimavb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'levelsync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'asyncfifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'syncfifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'syncfifo_mem1r1w.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'syncfifo_ram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'syncfifo_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rst_regen_low.sv'

yosys> synth_rs -top spim_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top spim_top

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] spim_top.sv:32: compiling module 'spim_top'
VERIFIC-INFO [VERI-1018] spim_intf.sv:29: compiling module 'spim_intf'
VERIFIC-INFO [VERI-1018] spim_reg_top.sv:29: compiling module 'spimreg_top(FIFO_DEPTH=512)'
VERIFIC-INFO [VERI-1018] pulse_sync.sv:30: compiling module 'pulse_sync'
VERIFIC-INFO [VERI-1018] levelsync.sv:45: compiling module 'levelsync'
VERIFIC-INFO [VERI-1018] asyncfifo.sv:47: compiling module 'asyncfifo(FIFO_DEPTH_WID=512)'
VERIFIC-WARNING [VERI-1209] asyncfifo.sv:266: expression size 32 truncated to fit in target size 10
VERIFIC-INFO [VERI-1018] syncfifo_mem1r1w.sv:35: compiling module 'syncfifo_mem1r1w(FIFO_DEPTH_WID=512)'
VERIFIC-INFO [VERI-1018] spim_reg.sv:30: compiling module 'spim_reg(FIFO_ADDR_WIDTH=10)'
VERIFIC-INFO [VERI-1018] spimavb.sv:30: compiling module 'spimavb'
VERIFIC-INFO [VERI-1018] rst_regen_low.sv:21: compiling module 'rst_regen_low'
Importing module spim_top.
Importing module rst_regen_low.
Importing module levelsync.
Importing module spim_intf.
Importing module spimavb.
Importing module spimreg_top(FIFO_DEPTH=512).
Importing module asyncfifo(FIFO_DEPTH_WID=512).
Importing module pulse_sync.
Importing module spim_reg(FIFO_ADDR_WIDTH=10).
Importing module syncfifo_mem1r1w(FIFO_DEPTH_WID=512).

3.4.1. Analyzing design hierarchy..
Top module:  \spim_top
Used module:     \rst_regen_low
Used module:         \levelsync
Used module:     \spimavb
Used module:     \spimreg_top(FIFO_DEPTH=512)
Used module:         \spim_reg(FIFO_ADDR_WIDTH=10)
Used module:         \asyncfifo(FIFO_DEPTH_WID=512)
Used module:             \syncfifo_mem1r1w(FIFO_DEPTH_WID=512)
Used module:         \pulse_sync
Used module:     \spim_intf

3.4.2. Analyzing design hierarchy..
Top module:  \spim_top
Used module:     \rst_regen_low
Used module:         \levelsync
Used module:     \spimavb
Used module:     \spimreg_top(FIFO_DEPTH=512)
Used module:         \spim_reg(FIFO_ADDR_WIDTH=10)
Used module:         \asyncfifo(FIFO_DEPTH_WID=512)
Used module:             \syncfifo_mem1r1w(FIFO_DEPTH_WID=512)
Used module:         \pulse_sync
Used module:     \spim_intf
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module syncfifo_mem1r1w(FIFO_DEPTH_WID=512).
<suppressed ~4 debug messages>
Optimizing module spim_reg(FIFO_ADDR_WIDTH=10).
<suppressed ~13 debug messages>
Optimizing module pulse_sync.
<suppressed ~2 debug messages>
Optimizing module asyncfifo(FIFO_DEPTH_WID=512).
<suppressed ~5 debug messages>
Optimizing module spimreg_top(FIFO_DEPTH=512).
<suppressed ~23 debug messages>
Optimizing module spimavb.
<suppressed ~11 debug messages>
Optimizing module spim_intf.
<suppressed ~44 debug messages>
Optimizing module levelsync.
<suppressed ~2 debug messages>
Optimizing module rst_regen_low.
Optimizing module spim_top.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module asyncfifo(FIFO_DEPTH_WID=512).
Deleting now unused module levelsync.
Deleting now unused module pulse_sync.
Deleting now unused module rst_regen_low.
Deleting now unused module spim_intf.
Deleting now unused module spim_reg(FIFO_ADDR_WIDTH=10).
Deleting now unused module spimavb.
Deleting now unused module spimreg_top(FIFO_DEPTH=512).
Deleting now unused module syncfifo_mem1r1w(FIFO_DEPTH_WID=512).
<suppressed ~43 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
<suppressed ~23 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 198 unused cells and 3421 unused wires.
<suppressed ~868 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module spim_top...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
<suppressed ~23 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\i_spim_intf.$verific$mux_271$spim_intf.sv:414$975: \i_spim_intf.cur_st -> 3'100
      Replacing known input bits on port A of cell $flatten\i_spim_intf.$verific$mux_284$spim_intf.sv:442$981: \i_spim_intf.cur_st -> 3'010
      Replacing known input bits on port A of cell $flatten\i_spim_intf.$verific$mux_265$spim_intf.sv:393$972: \i_spim_intf.cur_st -> 3'000
      Replacing known input bits on port A of cell $flatten\i_spimreg_top.$verific$mux_99$spim_reg_top.sv:310$1264: \i_spimreg_top.cdc_st -> 2'10
      Replacing known input bits on port A of cell $flatten\i_spimreg_top.$verific$mux_84$spim_reg_top.sv:297$1256: \i_spimreg_top.cdc_st -> 2'00
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\i_spim_intf.$verific$i169$spim_intf.sv:307$913.
    dead port 1/2 on $mux $flatten\i_spim_intf.$verific$i170$spim_intf.sv:307$914.
    dead port 1/2 on $mux $flatten\i_spim_intf.$verific$mux_167$spim_intf.sv:307$912.
Removed 3 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
    New ctrl vector for $pmux cell $flatten\i_spimreg_top.\i_spim_reg.$verific$select_111$spim_reg.sv:201$2534: { $flatten\i_spimreg_top.\i_spim_reg.$verific$n11$2431 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1585$2439 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1586$2440 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1587$2441 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1588$2442 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1593$2447 $flatten\i_spimreg_top.\i_spim_reg.$verific$n15$2433 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1595$2448 $flatten\i_spimreg_top.\i_spim_reg.$verific$n19$2435 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1597$2449 }
  Optimizing cells in module \spim_top.
Performed a total of 1 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\i_spimreg_top.\trans_pulse_sync.\sync_pulse.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\trans_pulse_sync.\sync_pulse.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\trans_pulse_sync.$verific$src_lvl_int_reg$pulse_sync.sv:50$2419 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\trans_pulse_sync.$verific$dest_lvl_reg$pulse_sync.sv:64$2426 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_wbuf_rdsrst.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_wbuf_rdsrst.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_transvld.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_transvld.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_strans_req.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_strans_req.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_strans_ack.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_strans_ack.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_rbuf_wrsrst.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\sync_rbuf_wrsrst.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\ssn_off_pulse_sync.\sync_pulse.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\ssn_off_pulse_sync.\sync_pulse.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\ssn_off_pulse_sync.$verific$src_lvl_int_reg$pulse_sync.sv:50$2419 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\ssn_off_pulse_sync.$verific$dest_lvl_reg$pulse_sync.sv:64$2426 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$rddata_reg$syncfifo_mem1r1w.sv:118$4092 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[9].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[9].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[8].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[8].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[7].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[7].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[6].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[6].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[5].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[5].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[4].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[4].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[3].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[3].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[2].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[2].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[1].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[1].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[0].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_wr_rptr[0].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[9].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[9].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[8].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[8].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[7].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[7].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[6].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[6].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[5].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[5].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[4].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[4].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[3].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[3].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[2].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[2].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[1].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[1].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[0].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\generate_levelsync_rd_wptr[0].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$wr_wptr_gray_reg_reg$asyncfifo.sv:155$2036 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$wr_wptr_bin_reg_reg$asyncfifo.sv:155$2035 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$rd_rptr_gray_reg_reg$asyncfifo.sv:133$2025 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$rd_rptr_bin_reg_reg$asyncfifo.sv:133$2024 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_rdback_reg$spim_reg.sv:142$2510 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_ctrl_reg$spim_reg.sv:158$2514 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_ctrl_reg$spim_reg.sv:173$2518 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag0_reg$spim_reg.sv:129$2506 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_cmd_reg$spim_reg.sv:115$2501 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$rddata_reg$syncfifo_mem1r1w.sv:118$4092 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[9].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[9].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[8].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[8].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[7].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[7].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[6].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[6].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[5].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[5].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[4].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[4].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[3].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[3].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[2].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[2].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[1].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[1].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[0].levelsync_wr_rptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_wr_rptr[0].levelsync_wr_rptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[9].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[9].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[8].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[8].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[7].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[7].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[6].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[6].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[5].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[5].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[4].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[4].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[3].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[3].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[2].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[2].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[1].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[1].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[0].levelsync_rd_wptr.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\generate_levelsync_rd_wptr[0].levelsync_rd_wptr.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$wr_wptr_gray_reg_reg$asyncfifo.sv:155$2036 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$wr_wptr_bin_reg_reg$asyncfifo.sv:155$2035 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$rd_rptr_gray_reg_reg$asyncfifo.sv:133$2025 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$rd_rptr_bin_reg_reg$asyncfifo.sv:133$2024 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$wbuf_wr_overflow_sticky_reg$spim_reg_top.sv:490$1438 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$wbuf_rd_underflow_sticky_reg$spim_reg_top.sv:498$1441 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$start_transvld_reg$spim_reg_top.sv:318$1272 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$start_transvld_d1_reg$spim_reg_top.sv:370$1301 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$spim_sselect_reg$spim_reg_top.sv:355$1297 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$spim_rdnwr_reg$spim_reg_top.sv:355$1296 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$spim_brstlen_reg$spim_reg_top.sv:355$1295 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$s_transvld_sclk_d1_reg$spim_reg_top.sv:361$1299 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$rbuf_wr_overflow_sticky_reg$spim_reg_top.sv:541$1544 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$rbuf_rd_underflow_sticky_reg$spim_reg_top.sv:533$1540 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$cdc_st_reg$spim_reg_top.sv:318$1273 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$cdc_req_reg$spim_reg_top.sv:318$1274 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimreg_top.$verific$avmm_rb_data_reg$spim_reg_top.sv:380$1313 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimavb.$verific$reg_rdata_w_vld_reg$spimavb.sv:116$1064 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimavb.$verific$m_avmm_wdata_d1_reg$spimavb.sv:89$1043 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimavb.$verific$m_avmm_addr_d1_reg$spimavb.sv:89$1041 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimavb.$verific$cur_st_reg$spimavb.sv:116$1063 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimavb.$verific$avmm_waitreq_reg$spimavb.sv:116$1065 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spimavb.$verific$avmm_rdatavld_reg$spimavb.sv:116$1066 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$tx_shift_regb_reg$spim_intf.sv:333$937 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$tx_shift_rega_reg$spim_intf.sv:333$936 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$tx_rdata_reg_reg$spim_intf.sv:281$903 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$tx_load_reg$spim_intf.sv:307$920 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$tx_count_reg$spim_intf.sv:307$918 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$start_tx_shift_reg$spim_intf.sv:333$938 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$ss_n_early_reg$spim_intf.sv:186$858 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$ss_n_dlyn_reg$spim_intf.sv:177$847 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$ss_n_dly1_reg$spim_intf.sv:198$863 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$ss_n_3_reg$spim_intf.sv:147$829 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$ss_n_2_reg$spim_intf.sv:147$828 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$ss_n_1_reg$spim_intf.sv:147$827 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$ss_n_0_reg$spim_intf.sv:147$826 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$s_transvld_q_reg$spim_intf.sv:356$948 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$rx_shift_reg_reg$spim_intf.sv:232$888 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$rx_data_update_reg$spim_intf.sv:261$897 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$rx_data_reg$spim_intf.sv:270$900 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$rx_count_reg$spim_intf.sv:232$889 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_rstsync_arstn.\levelsync_i.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_rstsync_rstn.\levelsync_i.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$mosi_reg$spim_intf.sv:343$943 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$load_sereg_reg$spim_intf.sv:307$919 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$flag_word_reg$spim_intf.sv:232$887 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$flag_word_q_reg$spim_intf.sv:249$894 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$flag_word_q1_reg$spim_intf.sv:249$895 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$cur_st_reg$spim_intf.sv:350$946 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_spim_intf.$verific$burstcount_reg$spim_intf.sv:373$969 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_rstsync_rstn.\levelsync_i.$verific$AsYnCiNpUt_ff0_reg_reg$levelsync.sv:75$670 ($aldff) from module spim_top.
Changing const-value async load to async reset on $flatten\i_rstsync_arstn.\levelsync_i.$verific$ff1_reg_reg$levelsync.sv:75$671 ($aldff) from module spim_top.
Setting constant 0-bit at position 3 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 4 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 5 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 6 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 7 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 8 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 9 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 10 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 11 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 12 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 13 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 14 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 15 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 16 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 17 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 18 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 19 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 20 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 21 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 22 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 23 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 24 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 25 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 26 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 27 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 28 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 29 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 30 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 31 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag1_reg$spim_reg.sv:135$2508 ($adff) from module spim_top.
Setting constant 0-bit at position 0 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 1 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 2 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 3 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 4 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 5 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 6 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 7 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 8 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 9 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 10 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 11 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 12 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 13 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 14 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 15 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 16 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 17 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 18 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 19 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 20 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 21 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 22 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 23 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 24 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 25 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 26 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 27 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 28 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 29 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 30 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 31 on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_status_reg$spim_reg.sv:122$2503 ($adff) from module spim_top.
Setting constant 0-bit at position 2 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 3 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 4 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 5 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 6 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 7 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 8 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 9 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 10 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 11 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 12 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 13 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 14 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 15 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 16 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 17 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 18 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 19 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 20 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 21 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 22 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 23 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 24 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 25 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 26 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 27 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 28 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 29 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 30 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 31 on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_status_reg$spim_reg.sv:165$2516 ($adff) from module spim_top.
Setting constant 0-bit at position 2 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 3 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 4 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 5 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 6 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 7 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 8 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 9 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 10 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 11 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 12 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 13 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 14 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 15 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 16 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 17 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 18 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 19 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 20 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 21 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 22 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 23 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 24 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 25 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 26 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 27 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 28 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 29 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 30 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.
Setting constant 0-bit at position 31 on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_status_reg$spim_reg.sv:150$2512 ($adff) from module spim_top.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 1 unused cells and 12 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
    New ctrl vector for $pmux cell $flatten\i_spimreg_top.\i_spim_reg.$verific$select_111$spim_reg.sv:201$2534: { $flatten\i_spimreg_top.\i_spim_reg.$verific$n11$2431 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1586$2440 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1587$2441 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1588$2442 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1593$2447 $flatten\i_spimreg_top.\i_spim_reg.$verific$n15$2433 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1595$2448 $flatten\i_spimreg_top.\i_spim_reg.$verific$n19$2435 $flatten\i_spimreg_top.\i_spim_reg.$verific$n1597$2449 }
  Optimizing cells in module \spim_top.
Performed a total of 1 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.32. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.32.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..

yosys> fsm_opt

3.32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_merge -nomux

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[0]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[1]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[2]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[3]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[4]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[5]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[6]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[7]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[8]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[9]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[10]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[11]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[12]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[13]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[14]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[15]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[16]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[17]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[18]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[19]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[20]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[21]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[22]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[23]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[24]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[25]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[26]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[27]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[28]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[29]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[30]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[31]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[32]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[33]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[34]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[35]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[36]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[37]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[38]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[39]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[40]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[41]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[42]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[43]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[44]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[45]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[46]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[47]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[48]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[49]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[50]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[51]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[52]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[53]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[54]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[55]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[56]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[57]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[58]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[59]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[60]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[61]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[62]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[63]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[64]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[65]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[66]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[67]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[68]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[69]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[70]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[71]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[72]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[73]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[74]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[75]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[76]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[77]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[78]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[79]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[80]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[81]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[82]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[83]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[84]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[85]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[86]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[87]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[88]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[89]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[90]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[91]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[92]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[93]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[94]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[95]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[96]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[97]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[98]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[99]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[100]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[101]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[102]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[103]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[104]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[105]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[106]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[107]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[108]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[109]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[110]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[111]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[112]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[113]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[114]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[115]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[116]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[117]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[118]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[119]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[120]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[121]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[122]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[123]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[124]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[125]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[126]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[127]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[128]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[129]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[130]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[131]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[132]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[133]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[134]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[135]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[136]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[137]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[138]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[139]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[140]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[141]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[142]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[143]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[144]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[145]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[146]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[147]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[148]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[149]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[150]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[151]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[152]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[153]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[154]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[155]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[156]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[157]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[158]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[159]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[160]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[161]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[162]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[163]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[164]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[165]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[166]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[167]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[168]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[169]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[170]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[171]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[172]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[173]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[174]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[175]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[176]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[177]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[178]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[179]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[180]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[181]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[182]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[183]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[184]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[185]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[186]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[187]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[188]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[189]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[190]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[191]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[192]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[193]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[194]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[195]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[196]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[197]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[198]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[199]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[200]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[201]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[202]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[203]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[204]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[205]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[206]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[207]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[208]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[209]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[210]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[211]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[212]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[213]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[214]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[215]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[216]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[217]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[218]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[219]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[220]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[221]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[222]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[223]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[224]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[225]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[226]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[227]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[228]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[229]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[230]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[231]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[232]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[233]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[234]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[235]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[236]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[237]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[238]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[239]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[240]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[241]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[242]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[243]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[244]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[245]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[246]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[247]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[248]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[249]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[250]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[251]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[252]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[253]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[254]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[255]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[256]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[257]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[258]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[259]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[260]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[261]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[262]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[263]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[264]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[265]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[266]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[267]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[268]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[269]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[270]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[271]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[272]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[273]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[274]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[275]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[276]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[277]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[278]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[279]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[280]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[281]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[282]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[283]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[284]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[285]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[286]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[287]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[288]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[289]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[290]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[291]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[292]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[293]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[294]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[295]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[296]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[297]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[298]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[299]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[300]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[301]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[302]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[303]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[304]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[305]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[306]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[307]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[308]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[309]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[310]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[311]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[312]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[313]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[314]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[315]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[316]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[317]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[318]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[319]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[320]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[321]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[322]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[323]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[324]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[325]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[326]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[327]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[328]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[329]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[330]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[331]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[332]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[333]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[334]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[335]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[336]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[337]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[338]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[339]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[340]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[341]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[342]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[343]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[344]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[345]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[346]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[347]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[348]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[349]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[350]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[351]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[352]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[353]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[354]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[355]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[356]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[357]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[358]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[359]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[360]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[361]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[362]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[363]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[364]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[365]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[366]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[367]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[368]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[369]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[370]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[371]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[372]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[373]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[374]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[375]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[376]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[377]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[378]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[379]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[380]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[381]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[382]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[383]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[384]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[385]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[386]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[387]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[388]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[389]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[390]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[391]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[392]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[393]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[394]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[395]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[396]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[397]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[398]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[399]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[400]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[401]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[402]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[403]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[404]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[405]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[406]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[407]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[408]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[409]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[410]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[411]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[412]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[413]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[414]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[415]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[416]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[417]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[418]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[419]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[420]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[421]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[422]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[423]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[424]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[425]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[426]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[427]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[428]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[429]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[430]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[431]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[432]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[433]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[434]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[435]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[436]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[437]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[438]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[439]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[440]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[441]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[442]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[443]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[444]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[445]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[446]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[447]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[448]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[449]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[450]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[451]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[452]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[453]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[454]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[455]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[456]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[457]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[458]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[459]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[460]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[461]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[462]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[463]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[464]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[465]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[466]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[467]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[468]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[469]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[470]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[471]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[472]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[473]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[474]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[475]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[476]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[477]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[478]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[479]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[480]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[481]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[482]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[483]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[484]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[485]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[486]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[487]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[488]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[489]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[490]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[491]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[492]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[493]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[494]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[495]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[496]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[497]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[498]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[499]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[500]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[501]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[502]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[503]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[504]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[505]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[506]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[507]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[508]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[509]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[510]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.memory[511]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_reg.$verific$wbuf_fifo_ctrl_reg$spim_reg.sv:158$2514 ($adff) from module spim_top (D = \i_spimavb.m_avmm_wdata_d1, Q = \i_spimreg_top.i_spim_reg.wbuf_fifo_ctrl).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_reg.$verific$rbuf_fifo_ctrl_reg$spim_reg.sv:173$2518 ($adff) from module spim_top (D = \i_spimavb.m_avmm_wdata_d1, Q = \i_spimreg_top.i_spim_reg.rbuf_fifo_ctrl).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_diag0_reg$spim_reg.sv:129$2506 ($adff) from module spim_top (D = { 1'0 \i_spim_intf.cur_st \i_spim_intf.burstcount \i_spimreg_top.spim_brstlen }, Q = \i_spimreg_top.i_spim_reg.m_diag0).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_cmd_reg$spim_reg.sv:115$2501 ($adff) from module spim_top (D = \i_spimavb.m_avmm_wdata_d1 [31:1], Q = \i_spimreg_top.i_spim_reg.m_cmd [31:1]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_reg.$verific$m_cmd_reg$spim_reg.sv:115$2501 ($adff) from module spim_top (D = $flatten\i_spimreg_top.\i_spim_reg.$verific$n126$2453 [0], Q = \i_spimreg_top.i_spim_reg.m_cmd [0]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[0]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[1]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[2]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[3]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[4]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[5]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[6]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[7]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[8]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[9]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[10]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[11]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[12]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[13]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[14]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[15]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[16]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[17]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[18]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[19]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[20]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[21]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[22]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[23]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[24]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[25]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[26]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[27]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[28]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[29]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[30]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[31]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[32]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[33]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[34]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[35]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[36]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[37]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[38]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[39]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[40]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[41]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[42]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[43]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[44]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[45]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[46]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[47]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[48]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[49]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[50]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[51]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[52]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[53]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[54]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[55]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[56]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[57]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[58]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[59]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[60]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[61]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[62]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[63]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[64]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[65]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[66]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[67]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[68]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[69]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[70]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[71]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[72]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[73]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[74]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[75]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[76]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[77]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[78]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[79]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[80]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[81]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[82]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[83]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[84]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[85]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[86]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[87]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[88]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[89]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[90]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[91]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[92]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[93]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[94]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[95]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[96]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[97]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[98]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[99]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[100]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[101]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[102]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[103]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[104]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[105]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[106]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[107]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[108]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[109]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[110]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[111]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[112]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[113]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[114]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[115]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[116]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[117]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[118]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[119]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[120]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[121]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[122]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[123]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[124]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[125]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[126]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[127]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[128]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[129]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[130]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[131]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[132]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[133]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[134]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[135]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[136]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[137]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[138]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[139]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[140]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[141]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[142]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[143]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[144]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[145]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[146]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[147]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[148]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[149]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[150]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[151]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[152]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[153]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[154]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[155]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[156]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[157]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[158]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[159]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[160]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[161]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[162]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[163]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[164]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[165]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[166]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[167]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[168]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[169]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[170]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[171]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[172]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[173]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[174]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[175]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[176]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[177]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[178]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[179]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[180]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[181]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[182]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[183]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[184]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[185]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[186]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[187]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[188]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[189]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[190]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[191]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[192]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[193]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[194]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[195]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[196]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[197]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[198]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[199]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[200]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[201]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[202]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[203]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[204]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[205]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[206]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[207]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[208]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[209]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[210]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[211]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[212]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[213]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[214]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[215]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[216]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[217]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[218]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[219]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[220]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[221]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[222]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[223]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[224]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[225]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[226]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[227]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[228]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[229]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[230]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[231]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[232]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[233]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[234]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[235]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[236]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[237]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[238]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[239]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[240]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[241]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[242]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[243]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[244]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[245]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[246]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[247]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[248]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[249]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[250]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[251]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[252]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[253]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[254]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[255]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[256]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[257]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[258]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[259]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[260]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[261]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[262]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[263]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[264]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[265]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[266]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[267]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[268]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[269]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[270]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[271]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[272]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[273]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[274]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[275]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[276]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[277]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[278]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[279]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[280]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[281]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[282]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[283]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[284]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[285]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[286]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[287]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[288]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[289]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[290]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[291]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[292]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[293]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[294]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[295]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[296]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[297]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[298]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[299]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[300]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[301]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[302]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[303]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[304]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[305]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[306]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[307]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[308]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[309]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[310]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[311]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[312]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[313]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[314]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[315]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[316]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[317]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[318]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[319]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[320]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[321]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[322]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[323]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[324]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[325]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[326]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[327]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[328]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[329]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[330]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[331]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[332]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[333]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[334]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[335]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[336]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[337]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[338]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[339]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[340]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[341]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[342]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[343]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[344]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[345]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[346]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[347]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[348]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[350]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[351]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[352]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[353]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[354]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[355]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[356]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[357]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[358]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[359]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[360]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[361]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[362]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[363]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[364]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[365]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[366]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[367]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[368]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[369]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[370]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[371]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[372]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[373]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[374]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[375]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[376]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[377]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[378]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[379]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[380]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[381]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[382]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[383]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[384]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[385]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[386]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[387]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[388]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[389]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[390]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[391]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[392]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[393]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[394]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[395]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[396]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[397]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[398]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[399]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[400]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[401]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[402]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[403]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[404]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[405]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[406]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[407]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[408]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[409]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[410]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[411]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[412]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[413]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[414]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[415]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[416]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[417]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[418]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[419]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[420]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[421]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[422]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[423]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[424]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[425]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[426]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[427]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[428]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[429]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[430]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[431]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[432]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[433]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[434]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[435]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[436]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[437]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[438]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[439]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[440]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[441]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[442]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[443]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[444]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[445]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[446]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[447]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[448]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[449]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[450]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[451]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[452]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[453]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[454]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[455]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[456]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[457]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[458]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[459]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[460]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[461]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[462]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[463]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[464]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[465]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[466]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[467]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[468]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[469]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[470]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[471]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[472]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[473]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[474]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[475]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[476]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[478]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[479]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[480]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[481]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[482]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[483]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[484]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[485]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[486]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[487]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[488]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[489]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[490]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[491]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[492]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[493]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[494]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[495]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[496]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[497]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[498]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[499]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[500]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[501]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[502]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[503]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[504]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[505]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[506]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[507]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[508]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[509]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[510]).
Adding EN signal on $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4087 ($adff) from module spim_top (D = \i_spim_intf.rx_data, Q = \i_spimreg_top.i_spim_rdbuf_fifo.syncfifo_mem1r1w_i.memory[511]).
Adding EN signal on $flatten\i_spimreg_top.$verific$wbuf_wr_overflow_sticky_reg$spim_reg_top.sv:490$1438 ($adff) from module spim_top (D = $flatten\i_spimreg_top.$verific$n861$1135, Q = \i_spimreg_top.wbuf_wr_overflow_sticky).
Adding EN signal on $flatten\i_spimreg_top.$verific$wbuf_rd_underflow_sticky_reg$spim_reg_top.sv:498$1441 ($adff) from module spim_top (D = $flatten\i_spimreg_top.$verific$n870$1137, Q = \i_spimreg_top.wbuf_rd_underflow_sticky).
Adding EN signal on $flatten\i_spimreg_top.$verific$start_transvld_reg$spim_reg_top.sv:318$1272 ($adff) from module spim_top (D = $flatten\i_spimreg_top.$auto$bmuxmap.cc:58:execute$4617, Q = \i_spimreg_top.start_transvld).
Adding EN signal on $flatten\i_spimreg_top.$verific$spim_sselect_reg$spim_reg_top.sv:355$1297 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_reg.m_cmd [31:30], Q = \i_spimreg_top.spim_sselect).
Adding EN signal on $flatten\i_spimreg_top.$verific$spim_rdnwr_reg$spim_reg_top.sv:355$1296 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_reg.m_cmd [1], Q = \i_spimreg_top.spim_rdnwr).
Adding EN signal on $flatten\i_spimreg_top.$verific$spim_brstlen_reg$spim_reg_top.sv:355$1295 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_reg.m_cmd [15:2], Q = \i_spimreg_top.spim_brstlen).
Adding EN signal on $flatten\i_spimreg_top.$verific$rbuf_wr_overflow_sticky_reg$spim_reg_top.sv:541$1544 ($adff) from module spim_top (D = $flatten\i_spimreg_top.$verific$n944$1141, Q = \i_spimreg_top.rbuf_wr_overflow_sticky).
Adding EN signal on $flatten\i_spimreg_top.$verific$rbuf_rd_underflow_sticky_reg$spim_reg_top.sv:533$1540 ($adff) from module spim_top (D = $flatten\i_spimreg_top.$verific$n935$1139, Q = \i_spimreg_top.rbuf_rd_underflow_sticky).
Adding EN signal on $flatten\i_spimreg_top.$verific$cdc_st_reg$spim_reg_top.sv:318$1273 ($adff) from module spim_top (D = $flatten\i_spimreg_top.$auto$bmuxmap.cc:58:execute$4627, Q = \i_spimreg_top.cdc_st).
Adding EN signal on $flatten\i_spimreg_top.$verific$cdc_req_reg$spim_reg_top.sv:318$1274 ($adff) from module spim_top (D = $flatten\i_spimreg_top.$auto$bmuxmap.cc:58:execute$4622, Q = \i_spimreg_top.cdc_req).
Adding EN signal on $flatten\i_spimreg_top.$verific$avmm_rb_data_reg$spim_reg_top.sv:380$1313 ($adff) from module spim_top (D = \i_spimreg_top.i_spim_wrbuf_fifo.syncfifo_mem1r1w_i.wrdata, Q = \i_spimreg_top.avmm_rb_data).
Adding EN signal on $flatten\i_spim_intf.$verific$tx_shift_regb_reg$spim_intf.sv:333$937 ($adff) from module spim_top (D = $flatten\i_spim_intf.$verific$n1231$784, Q = \i_spim_intf.tx_shift_regb).
Adding EN signal on $flatten\i_spim_intf.$verific$tx_shift_rega_reg$spim_intf.sv:333$936 ($adff) from module spim_top (D = $flatten\i_spim_intf.$verific$n1198$783, Q = \i_spim_intf.tx_shift_rega).
Adding EN signal on $flatten\i_spim_intf.$verific$tx_rdata_reg_reg$spim_intf.sv:281$903 ($adff) from module spim_top (D = \i_spim_intf.tx_rdata, Q = \i_spim_intf.tx_rdata_reg).
Adding EN signal on $flatten\i_spim_intf.$verific$start_tx_shift_reg$spim_intf.sv:333$938 ($adff) from module spim_top (D = $flatten\i_spim_intf.$verific$n1264$738, Q = \i_spim_intf.start_tx_shift).
Adding EN signal on $flatten\i_spim_intf.$verific$rx_shift_reg_reg$spim_intf.sv:232$888 ($adff) from module spim_top (D = $flatten\i_spim_intf.$verific$n349$764, Q = \i_spim_intf.rx_shift_reg).
Adding EN signal on $flatten\i_spim_intf.$verific$rx_data_reg$spim_intf.sv:270$900 ($adff) from module spim_top (D = \i_spim_intf.rx_shift_reg, Q = \i_spim_intf.rx_data).
Adding EN signal on $flatten\i_spim_intf.$verific$rx_count_reg$spim_intf.sv:232$889 ($adff) from module spim_top (D = $flatten\i_spim_intf.$verific$n382$765, Q = \i_spim_intf.rx_count).
Adding EN signal on $flatten\i_spim_intf.$verific$load_sereg_reg$spim_intf.sv:307$919 ($adff) from module spim_top (D = $flatten\i_spim_intf.$verific$n774$730, Q = \i_spim_intf.load_sereg).
Adding EN signal on $flatten\i_spim_intf.$verific$flag_word_reg$spim_intf.sv:232$887 ($adff) from module spim_top (D = $flatten\i_spim_intf.$verific$n348$716, Q = \i_spim_intf.flag_word).
Adding EN signal on $flatten\i_spim_intf.$verific$burstcount_reg$spim_intf.sv:373$969 ($adff) from module spim_top (D = $flatten\i_spim_intf.$verific$n1557$796, Q = \i_spim_intf.burstcount).

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 1035 unused cells and 1035 unused wires.
<suppressed ~1036 debug messages>

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
<suppressed ~11 debug messages>

yosys> opt_muxtree

3.42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

yosys> opt_reduce

3.43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_share

3.45. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.46. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.56. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell spim_top.$auto$opt_dff.cc:195:make_patterns_logic$7823 ($ne).
Removed top 1 bits (of 2) from port B of cell spim_top.$auto$opt_dff.cc:195:make_patterns_logic$7858 ($ne).
Removed top 1 bits (of 3) from port B of cell spim_top.$auto$opt_dff.cc:195:make_patterns_logic$7861 ($ne).
Removed top 1 bits (of 2) from port B of cell spim_top.$auto$opt_dff.cc:195:make_patterns_logic$7868 ($ne).
Removed top 1 bits (of 10) from port A of cell spim_top.$flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$xor_33$asyncfifo.sv:158$2040 ($xor).
Removed top 1 bits (of 10) from port A of cell spim_top.$flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$xor_17$asyncfifo.sv:137$2029 ($xor).
Removed top 9 bits (of 10) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$add_30$asyncfifo.sv:157$2037 ($add).
Removed top 9 bits (of 10) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$add_14$asyncfifo.sv:136$2026 ($add).
Removed top 511 bits (of 512) from port A of cell spim_top.$flatten\i_spimreg_top.\i_spim_rdbuf_fifo.\syncfifo_mem1r1w_i.$verific$Decoder_519$syncfifo_mem1r1w.sv:107$3573 ($shl).
Removed top 1 bits (of 32) from FF cell spim_top.$auto$ff.cc:262:slice$6270 ($adffe).
Removed top 31 bits (of 32) from mux cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$mux_29$spim_reg.sv:114$2500 ($mux).
Removed top 31 bits (of 32) from mux cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$mux_28$spim_reg.sv:114$2499 ($mux).
Removed top 11 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_99$spim_reg.sv:185$2522 ($eq).
Removed top 12 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_98$spim_reg.sv:184$2521 ($eq).
Removed top 9 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_18$spim_reg.sv:102$2492 ($eq).
Removed top 9 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_14$spim_reg.sv:101$2489 ($eq).
Removed top 9 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_108$spim_reg.sv:195$2530 ($eq).
Removed top 9 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_106$spim_reg.sv:193$2529 ($eq).
Removed top 10 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_105$spim_reg.sv:192$2528 ($eq).
Removed top 10 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_104$spim_reg.sv:191$2527 ($eq).
Removed top 10 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_103$spim_reg.sv:190$2526 ($eq).
Removed top 10 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_102$spim_reg.sv:189$2525 ($eq).
Removed top 10 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_101$spim_reg.sv:188$2524 ($eq).
Removed top 11 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$equal_100$spim_reg.sv:186$2523 ($eq).
Removed top 1 bits (of 10) from port A of cell spim_top.$flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$xor_33$asyncfifo.sv:158$2040 ($xor).
Removed top 1 bits (of 10) from port A of cell spim_top.$flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$xor_17$asyncfifo.sv:137$2029 ($xor).
Removed top 9 bits (of 10) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$add_30$asyncfifo.sv:157$2037 ($add).
Removed top 9 bits (of 10) from port B of cell spim_top.$flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$add_14$asyncfifo.sv:136$2026 ($add).
Removed top 511 bits (of 512) from port A of cell spim_top.$flatten\i_spimreg_top.\i_spim_wrbuf_fifo.\syncfifo_mem1r1w_i.$verific$Decoder_519$syncfifo_mem1r1w.sv:107$3573 ($shl).
Removed top 6 bits (of 16) from port A of cell spim_top.$flatten\i_spimreg_top.$verific$LessThan_11$spim_reg_top.sv:185$1192 ($le).
Removed top 6 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.$verific$LessThan_11$spim_reg_top.sv:185$1192 ($le).
Removed top 6 bits (of 16) from port A of cell spim_top.$flatten\i_spimreg_top.$verific$LessThan_12$spim_reg_top.sv:185$1193 ($le).
Removed top 4 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.$verific$LessThan_12$spim_reg_top.sv:185$1193 ($le).
Removed top 6 bits (of 16) from port A of cell spim_top.$flatten\i_spimreg_top.$verific$LessThan_15$spim_reg_top.sv:186$1196 ($le).
Removed top 4 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.$verific$LessThan_16$spim_reg_top.sv:186$1197 ($le).
Removed top 3 bits (of 16) from port A of cell spim_top.$flatten\i_spimreg_top.$verific$LessThan_7$spim_reg_top.sv:184$1188 ($le).
Removed top 3 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.$verific$LessThan_8$spim_reg_top.sv:184$1189 ($le).
Removed top 6 bits (of 16) from port B of cell spim_top.$flatten\i_spimreg_top.$verific$equal_152$spim_reg_top.sv:379$1309 ($eq).
Removed top 1 bits (of 2) from mux cell spim_top.$flatten\i_spimreg_top.$verific$mux_84$spim_reg_top.sv:297$1256 ($mux).
Removed top 1 bits (of 2) from mux cell spim_top.$flatten\i_spimreg_top.$verific$mux_99$spim_reg_top.sv:310$1264 ($mux).
Removed top 1 bits (of 3) from mux cell spim_top.$flatten\i_spimavb.$auto$bmuxmap.cc:60:execute$4630 ($mux).
Removed top 2 bits (of 3) from port B of cell spim_top.$flatten\i_spimavb.$verific$equal_4$spimavb.sv:75$1030 ($eq).
Removed top 1 bits (of 3) from port B of cell spim_top.$flatten\i_spimavb.$verific$equal_42$spimavb.sv:114$1059 ($eq).
Removed top 1 bits (of 3) from port B of cell spim_top.$flatten\i_spimavb.$verific$equal_43$spimavb.sv:115$1060 ($eq).
Removed top 1 bits (of 3) from port B of cell spim_top.$flatten\i_spimavb.$verific$equal_7$spimavb.sv:76$1032 ($eq).
Removed top 1 bits (of 17) from FF cell spim_top.$flatten\i_spimavb.$verific$m_avmm_addr_d1_reg$spimavb.sv:89$1041 ($adff).
Removed top 4 bits (of 5) from port B of cell spim_top.$flatten\i_spim_intf.$verific$add_101$spim_intf.sv:230$879 ($add).
Removed top 4 bits (of 5) from port B of cell spim_top.$flatten\i_spim_intf.$verific$add_158$spim_intf.sv:299$905 ($add).
Removed top 2 bits (of 3) from port B of cell spim_top.$flatten\i_spim_intf.$verific$equal_243$spim_intf.sv:365$953 ($eq).
Removed top 1 bits (of 3) from port B of cell spim_top.$flatten\i_spim_intf.$verific$equal_252$spim_intf.sv:371$962 ($eq).
Removed top 1 bits (of 3) from port B of cell spim_top.$flatten\i_spim_intf.$verific$equal_56$spim_intf.sv:179$849 ($eq).
Removed top 2 bits (of 3) from mux cell spim_top.$flatten\i_spim_intf.$verific$mux_265$spim_intf.sv:393$972 ($mux).
Removed top 2 bits (of 3) from mux cell spim_top.$flatten\i_spim_intf.$verific$mux_271$spim_intf.sv:414$975 ($mux).
Removed top 2 bits (of 3) from mux cell spim_top.$flatten\i_spim_intf.$verific$mux_284$spim_intf.sv:442$981 ($mux).
Removed top 13 bits (of 14) from port B of cell spim_top.$flatten\i_spim_intf.$verific$sub_244$spim_intf.sv:366$954 ($sub).
Removed top 13 bits (of 14) from port B of cell spim_top.$flatten\i_spim_intf.$verific$sub_250$spim_intf.sv:369$960 ($sub).
Removed top 1 bits (of 4) from wire spim_top.$flatten\i_spim_intf.$auto$bmuxmap.cc:58:execute$4649.
Removed top 3 bits (of 12) from wire spim_top.$flatten\i_spim_intf.$auto$bmuxmap.cc:58:execute$4659.
Removed top 1 bits (of 6) from wire spim_top.$flatten\i_spim_intf.$auto$bmuxmap.cc:58:execute$4664.
Removed top 1 bits (of 4) from wire spim_top.$flatten\i_spim_intf.$auto$bmuxmap.cc:58:execute$4679.
Removed top 1 bits (of 4) from wire spim_top.$flatten\i_spim_intf.$auto$bmuxmap.cc:58:execute$4689.
Removed top 3 bits (of 4) from wire spim_top.$flatten\i_spim_intf.$auto$bmuxmap.cc:58:execute$4699.
Removed top 1 bits (of 2) from wire spim_top.$flatten\i_spim_intf.$auto$bmuxmap.cc:58:execute$4704.
Removed top 1 bits (of 2) from wire spim_top.$flatten\i_spim_intf.$auto$bmuxmap.cc:58:execute$4709.
Removed top 1 bits (of 2) from wire spim_top.$flatten\i_spim_intf.$auto$bmuxmap.cc:58:execute$4714.
Removed top 2 bits (of 3) from wire spim_top.$flatten\i_spim_intf.$verific$n1628$799.
Removed top 2 bits (of 3) from wire spim_top.$flatten\i_spim_intf.$verific$n1704$803.
Removed top 2 bits (of 3) from wire spim_top.$flatten\i_spim_intf.$verific$n1726$805.
Removed top 6 bits (of 12) from wire spim_top.$flatten\i_spimavb.$auto$bmuxmap.cc:58:execute$4629.
Removed top 3 bits (of 6) from wire spim_top.$flatten\i_spimavb.$auto$bmuxmap.cc:58:execute$4634.
Removed top 1 bits (of 2) from wire spim_top.$flatten\i_spimreg_top.$verific$n493$1148.
Removed top 1 bits (of 2) from wire spim_top.$flatten\i_spimreg_top.$verific$n516$1152.
Removed top 31 bits (of 32) from wire spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$n126$2453.
Removed top 31 bits (of 32) from wire spim_top.$flatten\i_spimreg_top.\i_spim_reg.$verific$n93$2452.
Removed top 1 bits (of 32) from wire spim_top.avbreg_rdata.
Removed top 1 bits (of 32) from wire spim_top.dbg_bus0.
Removed top 6 bits (of 16) from wire spim_top.spi_rd_addr.
Removed top 3 bits (of 16) from wire spim_top.spi_wr_addr.

yosys> peepopt

3.57. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.59. Executing BMUXMAP pass.

yosys> demuxmap

3.60. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.61. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module spim_top:
  creating $macc model for $flatten\i_spim_intf.$verific$add_101$spim_intf.sv:230$879 ($add).
  creating $macc model for $flatten\i_spim_intf.$verific$add_158$spim_intf.sv:299$905 ($add).
  creating $macc model for $flatten\i_spim_intf.$verific$sub_244$spim_intf.sv:366$954 ($sub).
  creating $macc model for $flatten\i_spim_intf.$verific$sub_250$spim_intf.sv:369$960 ($sub).
  creating $macc model for $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$add_14$asyncfifo.sv:136$2026 ($add).
  creating $macc model for $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$add_30$asyncfifo.sv:157$2037 ($add).
  creating $macc model for $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$add_14$asyncfifo.sv:136$2026 ($add).
  creating $macc model for $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$add_30$asyncfifo.sv:157$2037 ($add).
  creating $alu model for $macc $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$add_30$asyncfifo.sv:157$2037.
  creating $alu model for $macc $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$add_14$asyncfifo.sv:136$2026.
  creating $alu model for $macc $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$add_30$asyncfifo.sv:157$2037.
  creating $alu model for $macc $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$add_14$asyncfifo.sv:136$2026.
  creating $alu model for $macc $flatten\i_spim_intf.$verific$sub_250$spim_intf.sv:369$960.
  creating $alu model for $macc $flatten\i_spim_intf.$verific$sub_244$spim_intf.sv:366$954.
  creating $alu model for $macc $flatten\i_spim_intf.$verific$add_158$spim_intf.sv:299$905.
  creating $alu model for $macc $flatten\i_spim_intf.$verific$add_101$spim_intf.sv:230$879.
  creating $alu model for $flatten\i_spimreg_top.$verific$LessThan_11$spim_reg_top.sv:185$1192 ($le): new $alu
  creating $alu model for $flatten\i_spimreg_top.$verific$LessThan_12$spim_reg_top.sv:185$1193 ($le): new $alu
  creating $alu model for $flatten\i_spimreg_top.$verific$LessThan_15$spim_reg_top.sv:186$1196 ($le): new $alu
  creating $alu model for $flatten\i_spimreg_top.$verific$LessThan_16$spim_reg_top.sv:186$1197 ($le): new $alu
  creating $alu model for $flatten\i_spimreg_top.$verific$LessThan_7$spim_reg_top.sv:184$1188 ($le): new $alu
  creating $alu model for $flatten\i_spimreg_top.$verific$LessThan_8$spim_reg_top.sv:184$1189 ($le): new $alu
  creating $alu model for $flatten\i_spimreg_top.$verific$equal_152$spim_reg_top.sv:379$1309 ($eq): merged with $flatten\i_spimreg_top.$verific$LessThan_15$spim_reg_top.sv:186$1196.
  creating $alu cell for $flatten\i_spimreg_top.$verific$LessThan_8$spim_reg_top.sv:184$1189: $auto$alumacc.cc:485:replace_alu$7914
  creating $alu cell for $flatten\i_spimreg_top.$verific$LessThan_7$spim_reg_top.sv:184$1188: $auto$alumacc.cc:485:replace_alu$7927
  creating $alu cell for $flatten\i_spimreg_top.$verific$LessThan_16$spim_reg_top.sv:186$1197: $auto$alumacc.cc:485:replace_alu$7936
  creating $alu cell for $flatten\i_spimreg_top.$verific$LessThan_15$spim_reg_top.sv:186$1196, $flatten\i_spimreg_top.$verific$equal_152$spim_reg_top.sv:379$1309: $auto$alumacc.cc:485:replace_alu$7949
  creating $alu cell for $flatten\i_spimreg_top.$verific$LessThan_12$spim_reg_top.sv:185$1193: $auto$alumacc.cc:485:replace_alu$7958
  creating $alu cell for $flatten\i_spimreg_top.$verific$LessThan_11$spim_reg_top.sv:185$1192: $auto$alumacc.cc:485:replace_alu$7967
  creating $alu cell for $flatten\i_spim_intf.$verific$add_101$spim_intf.sv:230$879: $auto$alumacc.cc:485:replace_alu$7976
  creating $alu cell for $flatten\i_spim_intf.$verific$add_158$spim_intf.sv:299$905: $auto$alumacc.cc:485:replace_alu$7979
  creating $alu cell for $flatten\i_spim_intf.$verific$sub_244$spim_intf.sv:366$954: $auto$alumacc.cc:485:replace_alu$7982
  creating $alu cell for $flatten\i_spim_intf.$verific$sub_250$spim_intf.sv:369$960: $auto$alumacc.cc:485:replace_alu$7985
  creating $alu cell for $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$add_14$asyncfifo.sv:136$2026: $auto$alumacc.cc:485:replace_alu$7988
  creating $alu cell for $flatten\i_spimreg_top.\i_spim_rdbuf_fifo.$verific$add_30$asyncfifo.sv:157$2037: $auto$alumacc.cc:485:replace_alu$7991
  creating $alu cell for $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$add_14$asyncfifo.sv:136$2026: $auto$alumacc.cc:485:replace_alu$7994
  creating $alu cell for $flatten\i_spimreg_top.\i_spim_wrbuf_fifo.$verific$add_30$asyncfifo.sv:157$2037: $auto$alumacc.cc:485:replace_alu$7997
  created 14 $alu and 0 $macc cells.

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_merge -nomux

3.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

yosys> opt_reduce

3.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.67. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.68. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
MAX OPT ITERATION = 1

yosys> stat

3.71. Printing statistics.

=== spim_top ===

   Number of wires:               3099
   Number of wire bits:          72132
   Number of public wires:        1737
   Number of public wire bits:   36033
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3622
     $adff                         139
     $adffe                       1050
     $alu                           14
     $and                           43
     $eq                            30
     $logic_not                      4
     $mux                         1140
     $ne                             6
     $not                           33
     $or                             8
     $pmux                           1
     $reduce_and                  1035
     $reduce_bool                   11
     $reduce_or                      7
     $reduce_xor                    90
     $shl                            2
     $xor                            9


yosys> memory -nomap

3.72. Executing MEMORY pass.

yosys> opt_mem

3.72.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.72.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.72.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.72.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.72.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.72.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..

yosys> memory_share

3.72.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.72.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.72.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..

yosys> memory_collect

3.72.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.73. Printing statistics.

=== spim_top ===

   Number of wires:               3099
   Number of wire bits:          72132
   Number of public wires:        1737
   Number of public wire bits:   36033
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3622
     $adff                         139
     $adffe                       1050
     $alu                           14
     $and                           43
     $eq                            30
     $logic_not                      4
     $mux                         1140
     $ne                             6
     $not                           33
     $or                             8
     $pmux                           1
     $reduce_and                  1035
     $reduce_bool                   11
     $reduce_or                      7
     $reduce_xor                    90
     $shl                            2
     $xor                            9


yosys> muxpack

3.74. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1117 debug messages>

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..

yosys> pmuxtree

3.76. Executing PMUXTREE pass.

yosys> muxpack

3.77. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting spim_top.$auto$pmuxtree.cc:65:recursive_mux_generator$8016 ... spim_top.$auto$pmuxtree.cc:65:recursive_mux_generator$8018 to a pmux with 2 cases.
Converting spim_top.$auto$pmuxtree.cc:65:recursive_mux_generator$8006 ... spim_top.$auto$pmuxtree.cc:65:recursive_mux_generator$8008 to a pmux with 2 cases.
Converted 4 (p)mux cells into 2 pmux cells.
<suppressed ~1126 debug messages>

yosys> memory_map

3.78. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.79. Printing statistics.

=== spim_top ===

   Number of wires:               3113
   Number of wire bits:          72425
   Number of public wires:        1737
   Number of public wire bits:   36033
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3633
     $adff                         139
     $adffe                       1050
     $alu                           14
     $and                           43
     $eq                            30
     $logic_not                      4
     $mux                         1145
     $ne                             6
     $not                           34
     $or                            10
     $pmux                           2
     $reduce_and                  1035
     $reduce_bool                   11
     $reduce_or                      9
     $reduce_xor                    90
     $shl                            2
     $xor                            9


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.80. Executing TECHMAP pass (map to technology primitives).

3.80.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.80.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.80.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_90_alu for cells of type $alu.
Using template $paramod$constmap:df6b53f03b2403614979be9ada8714b6960c6f4e$paramod$893e917999c2576f225bd996171045d576dae91b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using template $paramod$10afb0bd3bc8b3b1c0bbb9286f33a7305ba386cf\_90_alu for cells of type $alu.
Using template $paramod$43e4b6e86c7d753773e473eb3ca9da3137a4ec01\_90_alu for cells of type $alu.
Using template $paramod$3fa4d8c2b730442484d1c6f3ffc3c9e67c05faba\_90_alu for cells of type $alu.
Using template $paramod$b40e0f66d01d243904da425c63ff802ae596888e\_90_alu for cells of type $alu.
Using template $paramod$1ed7ec530b1ba361931392f2f8504f82ccdfecaa\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
No more expansions possible.
<suppressed ~14272 debug messages>

yosys> stat

3.81. Printing statistics.

=== spim_top ===

   Number of wires:               5512
   Number of wire bits:         107305
   Number of public wires:        1737
   Number of public wire bits:   36033
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              72871
     $_AND_                       1798
     $_DFFE_NN0P_                   97
     $_DFFE_PN0P_                33037
     $_DFF_NN0_                      2
     $_DFF_NN1_                      5
     $_DFF_PN0_                    379
     $_DFF_PN1_                      7
     $_MUX_                      35850
     $_NOT_                        234
     $_OR_                         687
     $_XOR_                        775


yosys> opt_expr

3.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
<suppressed ~1510 debug messages>

yosys> opt_merge -nomux

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
<suppressed ~1215 debug messages>
Removed a total of 405 cells.

yosys> opt_muxtree

3.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.87. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.88. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 170 unused cells and 2304 unused wires.
<suppressed ~171 debug messages>

yosys> opt_expr

3.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
<suppressed ~1427 debug messages>

yosys> techmap -map +/techmap.v

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_merge -nomux

3.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_muxtree

3.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.109. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.111. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
MAX OPT ITERATION = 2

yosys> abc -dff

3.114. Executing ABC pass (technology mapping using ABC).

3.114.1. Summary of detected clock domains:
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7669, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7576, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7573, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7570, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7567, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7564, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7561, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7558, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7555, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7549, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7546, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7543, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7540, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7537, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7534, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7531, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7528, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7525, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7522, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7516, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7513, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7510, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7666, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7663, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7660, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7657, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7654, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7651, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7648, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7645, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7642, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7639, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7633, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7630, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  2 cells in clk=\m_avmm_clk, en={ }, arst=!\m_avmm_rst_n, srst={ }
  99 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4796, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4793, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4799, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  2 cells in clk=\sclk_in, en={ }, arst=!\rst_n, srst={ }
  99 cells in clk=!\sclk_in, en=$auto$opt_dff.cc:194:make_patterns_logic$7860, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  107 cells in clk=!\sclk_in, en=\i_spim_intf.spi_read, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  8 cells in clk=!\sclk_in, en=$auto$opt_dff.cc:194:make_patterns_logic$7864, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7627, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  34 cells in clk=\sclk_in, en=!$auto$simplemap.cc:169:logic_reduce$87310, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  89 cells in clk=\sclk_in, en=$auto$opt_dff.cc:194:make_patterns_logic$7867, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  10 cells in clk=\sclk_in, en=$auto$opt_dff.cc:194:make_patterns_logic$7874, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7624, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4751, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  29 cells in clk=!\sclk_in, en={ }, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  3 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7881, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4745, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  132 cells in clk=\sclk_in, en=$auto$opt_dff.cc:194:make_patterns_logic$7884, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7621, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4748, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4763, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4760, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4811, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4808, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4802, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7618, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4805, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4871, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4739, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4868, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4865, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4862, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4859, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4856, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4853, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4850, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7615, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4847, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4844, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4841, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4838, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4835, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4832, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4829, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4826, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4823, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7612, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4736, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4820, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4757, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4754, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7609, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4814, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4733, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4817, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4895, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4742, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4892, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  5 cells in clk=\sclk_in, en=$auto$opt_dff.cc:194:make_patterns_logic$7819, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  4 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7830, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  106 cells in clk=\sclk_in, en=\i_spimreg_top.sync_transvld.ff1_reg, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  2 cells in clk=\sclk_in, en=$auto$opt_dff.cc:194:make_patterns_logic$7836, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  28 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$7839, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  15 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7846, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7606, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  4 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7853, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  47 cells in clk=\m_avmm_clk, en=$flatten\i_spimreg_top.$verific$n679$1130, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  66 cells in clk=!\sclk_in, en=$auto$opt_dff.cc:194:make_patterns_logic$7857, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7600, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  71 cells in clk=\m_avmm_clk, en=\i_spimreg_top.i_spim_reg.we_wbuf_fifo_ctrl, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7597, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7594, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7591, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7588, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7585, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7582, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7579, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7552, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7519, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7636, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7603, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7507, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6280, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6274, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  68 cells in clk=\m_avmm_clk, en=\i_spimreg_top.i_spim_reg.load_dbg_bus0, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  108 cells in clk=\m_avmm_clk, en=\i_spimreg_top.i_spim_reg.we_rbuf_fifo_ctrl, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$7816, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  17295 cells in clk=\m_avmm_clk, en={ }, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  17098 cells in clk=\sclk_in, en={ }, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4790, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4787, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4874, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4877, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4880, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4766, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4883, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4886, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4889, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5447, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5444, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5441, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5438, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5435, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5432, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5429, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5426, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5423, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5420, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5417, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5414, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5411, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5408, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5405, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5402, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5399, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5396, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5393, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5390, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5387, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5384, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5381, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5378, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5375, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5372, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5369, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5366, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5363, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5360, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5357, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5354, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5351, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5348, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5345, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5342, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5339, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5336, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5333, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5330, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5327, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5324, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5321, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5318, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5315, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5312, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5309, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5306, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5303, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5300, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5297, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5294, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5291, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5288, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5285, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5282, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5279, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5276, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5273, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5270, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5267, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5264, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5261, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5258, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5255, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5252, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5249, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5246, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5243, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5240, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5237, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5234, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5231, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5228, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5225, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5222, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5219, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5216, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5213, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5210, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5207, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5204, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5201, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5198, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5195, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5192, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5189, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5186, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5183, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5180, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5177, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5174, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5171, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5168, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5165, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5162, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5159, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5156, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5153, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5150, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5147, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5144, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5141, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5138, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5135, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5132, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5129, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5126, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5123, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5120, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5117, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5114, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5111, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5108, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5105, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5102, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5099, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5096, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5093, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5090, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5087, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5084, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5081, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5078, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5075, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5072, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5069, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5066, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5063, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5060, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5057, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5054, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5051, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5048, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5045, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5042, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5039, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5036, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5033, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5030, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5027, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5024, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5021, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5018, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5015, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5012, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5009, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5006, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5003, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5000, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4997, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4994, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4991, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4988, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4985, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4982, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4979, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4976, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4973, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4970, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4967, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4964, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4961, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4958, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4955, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4952, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4949, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4946, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4943, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4940, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4937, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4934, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4931, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4928, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4925, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4922, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4919, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4916, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4913, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4910, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4907, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4904, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4901, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4898, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7498, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7486, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7489, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7492, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7495, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7480, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7483, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7474, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7477, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7471, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4784, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7465, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7468, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7459, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7462, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7456, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7450, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7453, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7444, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7447, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4781, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7441, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4775, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4778, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4772, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7438, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7435, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7423, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7426, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7429, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7432, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4769, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7420, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7417, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7405, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7408, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7411, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7414, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6790, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6787, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6793, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6799, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6796, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6805, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6802, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6808, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6814, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6811, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6820, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6817, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6823, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6829, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6826, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6835, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6832, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6838, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6844, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6841, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6850, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6847, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6853, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6859, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6856, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6865, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6862, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6868, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6874, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6871, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6880, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6877, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6883, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7402, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7399, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7396, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7393, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7390, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7387, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7384, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7381, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7378, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7375, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7372, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7369, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7366, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7363, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7360, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7357, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7354, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7351, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7348, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7345, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7342, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7339, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7336, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7333, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7330, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7327, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7324, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7321, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7318, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7315, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7312, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7309, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7306, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7303, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7300, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7297, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7294, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7291, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7288, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7285, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7282, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7279, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7276, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7273, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7270, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7267, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7264, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7261, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7258, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7255, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7252, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7249, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7246, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7243, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7240, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7237, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7234, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7231, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7228, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7225, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7222, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7219, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7216, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7213, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7210, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7207, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7204, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7201, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7198, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7195, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7192, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7189, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7186, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7183, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7180, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7177, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7174, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7171, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7168, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7165, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7162, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7159, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7156, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7153, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7150, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7147, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7144, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7141, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7138, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7135, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7132, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7129, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7126, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7123, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7120, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7117, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7114, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7111, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7108, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7105, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7102, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7099, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7096, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7093, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7090, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7087, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7084, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7081, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7078, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7075, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7072, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7069, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7066, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7063, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7060, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7057, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7054, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7051, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7048, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7045, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7042, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7039, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7036, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7033, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7030, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7027, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7024, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7021, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7018, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7015, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7012, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7009, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7006, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7003, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7000, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6997, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6994, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6991, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6988, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6985, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6982, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6979, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6976, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6973, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6970, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6967, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6964, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6961, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6958, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6955, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6952, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6949, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6946, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6943, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6940, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6937, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6934, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6931, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6928, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6925, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6922, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6919, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6916, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6913, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6910, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6907, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6904, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6901, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6898, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6895, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6892, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6889, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6886, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6445, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6448, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6451, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6454, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6457, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6460, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6463, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6466, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6469, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6472, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6475, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6478, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6481, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6484, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6487, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6490, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6493, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6496, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6499, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6502, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6505, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6508, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6511, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6514, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6517, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6520, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6523, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6526, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6529, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6532, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6535, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6538, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6541, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6544, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6547, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6550, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6553, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6556, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6559, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6562, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6565, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6568, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6571, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6574, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6577, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6580, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6583, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6586, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6589, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6592, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6595, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6598, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6601, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6604, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6607, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6610, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6613, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6616, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6619, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6622, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6625, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6628, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6631, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6634, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6637, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6640, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6643, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6646, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6649, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6652, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6655, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6658, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6661, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6664, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6667, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6670, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6673, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6676, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6679, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6682, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6685, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6688, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6691, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6694, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6697, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6700, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6703, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6706, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6709, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6712, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6715, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6718, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6721, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6724, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6727, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6730, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6733, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6736, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6739, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6742, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6745, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6748, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6751, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6754, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6757, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6760, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6763, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6766, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6769, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6772, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6775, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6778, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6781, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6784, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6415, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6418, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6421, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6424, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6427, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6430, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6433, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6436, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6439, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6442, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5795, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5792, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5798, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5804, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5801, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5810, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5807, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5813, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5819, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5816, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5825, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5822, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5828, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5834, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5831, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5840, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5837, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5843, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5849, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5846, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5855, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5852, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5858, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5864, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5861, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5870, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5867, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5873, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5879, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5876, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5885, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5882, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5888, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6412, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6409, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6406, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6403, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6400, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6397, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6394, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6391, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6388, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6385, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6382, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6379, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6376, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6373, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6370, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6367, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6364, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6361, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6358, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6355, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6352, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6349, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6346, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6343, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6340, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6337, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6334, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6331, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6328, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6325, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6322, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6319, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6316, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6313, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6310, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6307, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6304, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6301, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6298, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6295, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6292, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6289, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6286, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6283, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  10 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$6277, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6266, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6263, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6260, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6257, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6254, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6251, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6248, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6245, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6242, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6239, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6236, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6233, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6230, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6227, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6224, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6221, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6218, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6215, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6212, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6209, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6206, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6203, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6200, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6197, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6194, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6191, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6188, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6185, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6182, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6179, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6176, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6173, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6170, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6167, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6164, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6161, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6158, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6155, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6152, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6149, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6146, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6143, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6140, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6137, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6134, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6131, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6128, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6125, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6122, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6119, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6116, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6113, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6110, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6107, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6104, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6101, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6098, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6095, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6092, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6089, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6086, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6083, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6080, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6077, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6074, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6071, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6068, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6065, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6062, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6059, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6056, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6053, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6050, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6047, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6044, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6041, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6038, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6035, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6032, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6029, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6026, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6023, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6020, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6017, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6014, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6011, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6008, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6005, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6002, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5999, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5996, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5993, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5990, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5987, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5984, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5981, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5978, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5975, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5972, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5969, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5966, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5963, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5960, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5957, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5954, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5951, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5948, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5945, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5942, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5939, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5936, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5933, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5930, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5927, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5924, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5921, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5918, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5915, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5912, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5909, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5906, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5903, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5900, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5897, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5894, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5891, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5450, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5453, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5456, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5459, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5462, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5465, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5468, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5471, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5474, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5477, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5480, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5483, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5486, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5489, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5492, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5495, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5498, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5501, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5504, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5507, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5510, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5513, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5516, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5519, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5522, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5525, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5528, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5531, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5534, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5537, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5540, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5543, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5546, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5549, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5552, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5555, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5558, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5561, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5564, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5567, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5570, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5573, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5576, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5579, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5582, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5585, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5588, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5591, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5594, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5597, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5600, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5603, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5606, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5609, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5612, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5615, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5618, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5621, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5624, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5627, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5630, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5633, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5636, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5639, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5642, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5645, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5648, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5651, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5654, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5657, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5660, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5663, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5666, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5669, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5672, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5675, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5678, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5681, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5684, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5687, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5690, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5693, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5696, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5699, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5702, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5705, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5708, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5711, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5714, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5717, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5720, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5723, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5726, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5729, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5732, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5735, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5738, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5741, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5744, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5747, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5750, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5753, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5756, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5759, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5762, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5765, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5768, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5771, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5774, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5777, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5780, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5783, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5786, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5789, arst=!\i_rstsync_arstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7501, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7504, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7813, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7810, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7807, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7804, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7801, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7798, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7795, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7792, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7789, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7786, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7783, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7780, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7777, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7774, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7771, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7768, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7765, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7762, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7759, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7756, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7753, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7750, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7747, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7744, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7741, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7738, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7735, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7732, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7729, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7726, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7723, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7720, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7717, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7714, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7711, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7708, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7705, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7702, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7699, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7696, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7693, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7690, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7687, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7684, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7681, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7678, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7675, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }
  49 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7672, arst=!\i_rstsync_rstn.levelsync_i.ff1_reg, srst={ }

3.114.2. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7669, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.2.1. Executing ABC.

3.114.3. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7576, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.3.1. Executing ABC.

3.114.4. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7573, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.4.1. Executing ABC.

3.114.5. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7570, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.5.1. Executing ABC.

3.114.6. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7567, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.6.1. Executing ABC.

3.114.7. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7564, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.7.1. Executing ABC.

3.114.8. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7561, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.8.1. Executing ABC.

3.114.9. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7558, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.9.1. Executing ABC.

3.114.10. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7555, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.10.1. Executing ABC.

3.114.11. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7549, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.11.1. Executing ABC.

3.114.12. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7546, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.12.1. Executing ABC.

3.114.13. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7543, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.13.1. Executing ABC.

3.114.14. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7540, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.14.1. Executing ABC.

3.114.15. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7537, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.15.1. Executing ABC.

3.114.16. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7534, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.16.1. Executing ABC.

3.114.17. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7531, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.17.1. Executing ABC.

3.114.18. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7528, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.18.1. Executing ABC.

3.114.19. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7525, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.19.1. Executing ABC.

3.114.20. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7522, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.20.1. Executing ABC.

3.114.21. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7516, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.21.1. Executing ABC.

3.114.22. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7513, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.22.1. Executing ABC.

3.114.23. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7510, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.23.1. Executing ABC.

3.114.24. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7666, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.24.1. Executing ABC.

3.114.25. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7663, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.25.1. Executing ABC.

3.114.26. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7660, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.26.1. Executing ABC.

3.114.27. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7657, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.27.1. Executing ABC.

3.114.28. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7654, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.28.1. Executing ABC.

3.114.29. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7651, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.29.1. Executing ABC.

3.114.30. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7648, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.30.1. Executing ABC.

3.114.31. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7645, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.31.1. Executing ABC.

3.114.32. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7642, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.32.1. Executing ABC.

3.114.33. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7639, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.33.1. Executing ABC.

3.114.34. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7633, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.34.1. Executing ABC.

3.114.35. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7630, asynchronously reset by !\i_rstsync_rstn.levelsync_i.ff1_reg
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.35.1. Executing ABC.

3.114.36. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, asynchronously reset by !\m_avmm_rst_n
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 1 outputs.

3.114.36.1. Executing ABC.

3.114.37. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4796, asynchronously reset by !$abc$93826$lo1
Extracted 99 gates and 169 wires to a netlist network with 70 inputs and 65 outputs.

3.114.37.1. Executing ABC.

3.114.38. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4793, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.38.1. Executing ABC.

3.114.39. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4799, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.39.1. Executing ABC.

3.114.40. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, asynchronously reset by !\rst_n
Extracted 2 gates and 3 wires to a netlist network with 0 inputs and 1 outputs.

3.114.40.1. Executing ABC.

3.114.41. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7860, asynchronously reset by !$abc$94160$lo1
Extracted 99 gates and 137 wires to a netlist network with 37 inputs and 2 outputs.

3.114.41.1. Executing ABC.

3.114.42. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \sclk_in, enabled by \i_spim_intf.spi_read, asynchronously reset by !$abc$94160$lo1
Extracted 107 gates and 181 wires to a netlist network with 73 inputs and 67 outputs.

3.114.42.1. Executing ABC.

3.114.43. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7864, asynchronously reset by !$abc$94160$lo1
Extracted 8 gates and 13 wires to a netlist network with 4 inputs and 4 outputs.

3.114.43.1. Executing ABC.

3.114.44. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7627, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.44.1. Executing ABC.

3.114.45. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by !$auto$simplemap.cc:169:logic_reduce$87310, asynchronously reset by !$abc$94160$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.114.45.1. Executing ABC.

3.114.46. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7867, asynchronously reset by !$abc$94160$lo1
Extracted 89 gates and 101 wires to a netlist network with 11 inputs and 46 outputs.

3.114.46.1. Executing ABC.

3.114.47. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7874, asynchronously reset by !$abc$94160$lo1
Extracted 10 gates and 17 wires to a netlist network with 6 inputs and 5 outputs.

3.114.47.1. Executing ABC.

3.114.48. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7624, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.48.1. Executing ABC.

3.114.49. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4751, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.49.1. Executing ABC.

3.114.50. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \sclk_in, asynchronously reset by !$abc$94160$lo1
Extracted 29 gates and 42 wires to a netlist network with 12 inputs and 12 outputs.

3.114.50.1. Executing ABC.

3.114.51. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7881, asynchronously reset by !$abc$94160$lo1
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.114.51.1. Executing ABC.

3.114.52. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4745, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.52.1. Executing ABC.

3.114.53. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7884, asynchronously reset by !$abc$94160$lo1
Extracted 132 gates and 155 wires to a netlist network with 22 inputs and 22 outputs.

3.114.53.1. Executing ABC.

3.114.54. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7621, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.54.1. Executing ABC.

3.114.55. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4748, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.55.1. Executing ABC.

3.114.56. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4763, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.56.1. Executing ABC.

3.114.57. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4760, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.57.1. Executing ABC.

3.114.58. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4811, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.58.1. Executing ABC.

3.114.59. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4808, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.59.1. Executing ABC.

3.114.60. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4802, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.60.1. Executing ABC.

3.114.61. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7618, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.61.1. Executing ABC.

3.114.62. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4805, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.62.1. Executing ABC.

3.114.63. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4871, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.63.1. Executing ABC.

3.114.64. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4739, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.64.1. Executing ABC.

3.114.65. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4868, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.65.1. Executing ABC.

3.114.66. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4865, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.66.1. Executing ABC.

3.114.67. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4862, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.67.1. Executing ABC.

3.114.68. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4859, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.68.1. Executing ABC.

3.114.69. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4856, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.69.1. Executing ABC.

3.114.70. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4853, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.70.1. Executing ABC.

3.114.71. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4850, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.71.1. Executing ABC.

3.114.72. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7615, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.72.1. Executing ABC.

3.114.73. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4847, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.73.1. Executing ABC.

3.114.74. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4844, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.74.1. Executing ABC.

3.114.75. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4841, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.75.1. Executing ABC.

3.114.76. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4838, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.76.1. Executing ABC.

3.114.77. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4835, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.77.1. Executing ABC.

3.114.78. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4832, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.78.1. Executing ABC.

3.114.79. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4829, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.79.1. Executing ABC.

3.114.80. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4826, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.80.1. Executing ABC.

3.114.81. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4823, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.81.1. Executing ABC.

3.114.82. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7612, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.82.1. Executing ABC.

3.114.83. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4736, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.83.1. Executing ABC.

3.114.84. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4820, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.84.1. Executing ABC.

3.114.85. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4757, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.85.1. Executing ABC.

3.114.86. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4754, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.86.1. Executing ABC.

3.114.87. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7609, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.87.1. Executing ABC.

3.114.88. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4814, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.88.1. Executing ABC.

3.114.89. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4733, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.89.1. Executing ABC.

3.114.90. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4817, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.90.1. Executing ABC.

3.114.91. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4895, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.91.1. Executing ABC.

3.114.92. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4742, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.92.1. Executing ABC.

3.114.93. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4892, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.93.1. Executing ABC.

3.114.94. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7819, asynchronously reset by !$abc$94160$lo1
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.114.94.1. Executing ABC.

3.114.95. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7830, asynchronously reset by !$abc$93826$lo1
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 4 outputs.

3.114.95.1. Executing ABC.

3.114.96. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by \i_spimreg_top.sync_transvld.ff1_reg, asynchronously reset by !$abc$94160$lo1
Extracted 106 gates and 126 wires to a netlist network with 19 inputs and 33 outputs.

3.114.96.1. Executing ABC.

3.114.97. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7836, asynchronously reset by !$abc$94160$lo1
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

3.114.97.1. Executing ABC.

3.114.98. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7839, asynchronously reset by !$abc$93826$lo1
Extracted 28 gates and 43 wires to a netlist network with 15 inputs and 5 outputs.

3.114.98.1. Executing ABC.

3.114.99. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7846, asynchronously reset by !$abc$93826$lo1
Extracted 15 gates and 23 wires to a netlist network with 6 inputs and 8 outputs.

3.114.99.1. Executing ABC.

3.114.100. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7606, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.100.1. Executing ABC.

3.114.101. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7853, asynchronously reset by !$abc$93826$lo1
Extracted 4 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.114.101.1. Executing ABC.

3.114.102. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $flatten\i_spimreg_top.$verific$n679$1130, asynchronously reset by !$abc$93826$lo1
Extracted 47 gates and 95 wires to a netlist network with 48 inputs and 38 outputs.

3.114.102.1. Executing ABC.

3.114.103. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7857, asynchronously reset by !$abc$94160$lo1
Extracted 66 gates and 101 wires to a netlist network with 34 inputs and 33 outputs.

3.114.103.1. Executing ABC.

3.114.104. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7600, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.104.1. Executing ABC.

3.114.105. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by \i_spimreg_top.i_spim_reg.we_wbuf_fifo_ctrl, asynchronously reset by !$abc$93826$lo1
Extracted 71 gates and 110 wires to a netlist network with 39 inputs and 38 outputs.

3.114.105.1. Executing ABC.

3.114.106. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7597, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.106.1. Executing ABC.

3.114.107. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7594, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.107.1. Executing ABC.

3.114.108. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7591, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.108.1. Executing ABC.

3.114.109. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7588, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.109.1. Executing ABC.

3.114.110. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7585, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.110.1. Executing ABC.

3.114.111. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7582, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.111.1. Executing ABC.

3.114.112. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7579, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.112.1. Executing ABC.

3.114.113. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7552, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.113.1. Executing ABC.

3.114.114. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7519, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.114.1. Executing ABC.

3.114.115. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7636, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.115.1. Executing ABC.

3.114.116. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7603, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.116.1. Executing ABC.

3.114.117. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7507, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.117.1. Executing ABC.

3.114.118. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6280, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.114.118.1. Executing ABC.

3.114.119. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6274, asynchronously reset by !$abc$93826$lo1
Extracted 35 gates and 55 wires to a netlist network with 20 inputs and 35 outputs.

3.114.119.1. Executing ABC.

3.114.120. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by \i_spimreg_top.i_spim_reg.load_dbg_bus0, asynchronously reset by !$abc$93826$lo1
Extracted 68 gates and 105 wires to a netlist network with 37 inputs and 35 outputs.

3.114.120.1. Executing ABC.

3.114.121. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by \i_spimreg_top.i_spim_reg.we_rbuf_fifo_ctrl, asynchronously reset by !$abc$93826$lo1
Extracted 108 gates and 161 wires to a netlist network with 52 inputs and 42 outputs.

3.114.121.1. Executing ABC.

3.114.122. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$99666$auto$opt_dff.cc:194:make_patterns_logic$7816, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 53 wires to a netlist network with 20 inputs and 6 outputs.

3.114.122.1. Executing ABC.

3.114.123. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, asynchronously reset by !$abc$93826$lo1
Extracted 17295 gates and 32975 wires to a netlist network with 15678 inputs and 650 outputs.

3.114.123.1. Executing ABC.

3.114.124. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, asynchronously reset by !$abc$94160$lo1
Extracted 17098 gates and 32829 wires to a netlist network with 15729 inputs and 606 outputs.

3.114.124.1. Executing ABC.

3.114.125. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4790, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.125.1. Executing ABC.

3.114.126. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4787, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.126.1. Executing ABC.

3.114.127. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4874, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.127.1. Executing ABC.

3.114.128. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4877, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.128.1. Executing ABC.

3.114.129. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4880, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.129.1. Executing ABC.

3.114.130. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4766, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.130.1. Executing ABC.

3.114.131. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4883, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.131.1. Executing ABC.

3.114.132. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4886, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.132.1. Executing ABC.

3.114.133. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4889, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.133.1. Executing ABC.

3.114.134. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5447, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.134.1. Executing ABC.

3.114.135. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5444, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.135.1. Executing ABC.

3.114.136. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5441, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.136.1. Executing ABC.

3.114.137. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5438, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.137.1. Executing ABC.

3.114.138. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5435, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.138.1. Executing ABC.

3.114.139. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5432, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.139.1. Executing ABC.

3.114.140. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5429, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.140.1. Executing ABC.

3.114.141. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5426, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.141.1. Executing ABC.

3.114.142. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5423, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.142.1. Executing ABC.

3.114.143. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5420, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.143.1. Executing ABC.

3.114.144. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5417, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.144.1. Executing ABC.

3.114.145. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5414, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.145.1. Executing ABC.

3.114.146. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5411, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.146.1. Executing ABC.

3.114.147. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5408, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.147.1. Executing ABC.

3.114.148. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5405, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.148.1. Executing ABC.

3.114.149. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5402, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.149.1. Executing ABC.

3.114.150. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5399, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.150.1. Executing ABC.

3.114.151. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5396, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.151.1. Executing ABC.

3.114.152. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5393, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.152.1. Executing ABC.

3.114.153. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5390, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.153.1. Executing ABC.

3.114.154. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5387, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.154.1. Executing ABC.

3.114.155. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5384, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.155.1. Executing ABC.

3.114.156. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5381, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.156.1. Executing ABC.

3.114.157. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5378, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.157.1. Executing ABC.

3.114.158. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5375, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.158.1. Executing ABC.

3.114.159. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5372, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.159.1. Executing ABC.

3.114.160. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5369, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.160.1. Executing ABC.

3.114.161. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5366, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.161.1. Executing ABC.

3.114.162. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5363, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.162.1. Executing ABC.

3.114.163. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5360, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.163.1. Executing ABC.

3.114.164. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5357, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.164.1. Executing ABC.

3.114.165. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5354, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.165.1. Executing ABC.

3.114.166. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5351, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.166.1. Executing ABC.

3.114.167. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5348, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.167.1. Executing ABC.

3.114.168. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5345, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.168.1. Executing ABC.

3.114.169. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5342, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.169.1. Executing ABC.

3.114.170. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5339, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.170.1. Executing ABC.

3.114.171. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5336, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.171.1. Executing ABC.

3.114.172. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5333, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.172.1. Executing ABC.

3.114.173. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5330, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.173.1. Executing ABC.

3.114.174. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5327, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.174.1. Executing ABC.

3.114.175. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5324, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.175.1. Executing ABC.

3.114.176. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5321, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.176.1. Executing ABC.

3.114.177. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5318, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.177.1. Executing ABC.

3.114.178. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5315, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.178.1. Executing ABC.

3.114.179. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5312, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.179.1. Executing ABC.

3.114.180. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5309, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.180.1. Executing ABC.

3.114.181. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5306, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.181.1. Executing ABC.

3.114.182. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5303, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.182.1. Executing ABC.

3.114.183. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5300, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.183.1. Executing ABC.

3.114.184. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5297, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.184.1. Executing ABC.

3.114.185. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5294, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.185.1. Executing ABC.

3.114.186. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5291, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.186.1. Executing ABC.

3.114.187. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5288, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.187.1. Executing ABC.

3.114.188. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5285, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.188.1. Executing ABC.

3.114.189. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5282, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.189.1. Executing ABC.

3.114.190. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5279, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.190.1. Executing ABC.

3.114.191. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5276, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.191.1. Executing ABC.

3.114.192. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5273, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.192.1. Executing ABC.

3.114.193. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5270, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.193.1. Executing ABC.

3.114.194. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5267, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.194.1. Executing ABC.

3.114.195. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5264, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.195.1. Executing ABC.

3.114.196. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5261, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.196.1. Executing ABC.

3.114.197. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5258, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.197.1. Executing ABC.

3.114.198. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5255, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.198.1. Executing ABC.

3.114.199. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5252, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.199.1. Executing ABC.

3.114.200. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5249, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.200.1. Executing ABC.

3.114.201. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5246, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.114.201.1. Executing ABC.

yosys> abc -dff

3.115. Executing ABC pass (technology mapping using ABC).

3.115.1. Summary of detected clock domains:
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7810, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7813, arst=!$abc$94160$lo1, srst={ }
  44 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7798, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7801, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7804, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7774, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7777, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7780, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7783, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7786, arst=!$abc$94160$lo1, srst={ }
  49 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7789, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7792, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7726, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7729, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7732, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7735, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7738, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7741, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7744, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7747, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7750, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7753, arst=!$abc$94160$lo1, srst={ }
  44 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7756, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7759, arst=!$abc$94160$lo1, srst={ }
  43 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7762, arst=!$abc$94160$lo1, srst={ }
  48 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7765, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7768, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7039, arst=!$abc$94160$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7771, arst=!$abc$94160$lo1, srst={ }
  50 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7795, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7807, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7504, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7501, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7720, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5780, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5774, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5771, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5768, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5765, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5759, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5756, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5753, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5750, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5747, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5744, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5741, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5735, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5732, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5729, arst=!$abc$93826$lo1, srst={ }
  63 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5726, arst=!$abc$93826$lo1, srst={ }
  40 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5723, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5720, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5717, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5714, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5711, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5708, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5705, arst=!$abc$93826$lo1, srst={ }
  63 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5702, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5699, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5696, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5693, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5687, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5684, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5681, arst=!$abc$93826$lo1, srst={ }
  63 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5678, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5675, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5672, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5669, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5666, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5663, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5660, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5657, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5654, arst=!$abc$93826$lo1, srst={ }
  40 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5651, arst=!$abc$93826$lo1, srst={ }
  50 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5648, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5645, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5642, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5639, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5636, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5633, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5630, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5627, arst=!$abc$93826$lo1, srst={ }
  54 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5624, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5621, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5618, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5615, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5612, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5609, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5606, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5603, arst=!$abc$93826$lo1, srst={ }
  52 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5600, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5597, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5591, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5588, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5585, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5582, arst=!$abc$93826$lo1, srst={ }
  40 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5579, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5576, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5573, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5570, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5567, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5564, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5561, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5558, arst=!$abc$93826$lo1, srst={ }
  45 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5555, arst=!$abc$93826$lo1, srst={ }
  51 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5552, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5549, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5546, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5543, arst=!$abc$93826$lo1, srst={ }
  59 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5540, arst=!$abc$93826$lo1, srst={ }
  47 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5537, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5534, arst=!$abc$93826$lo1, srst={ }
  40 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5531, arst=!$abc$93826$lo1, srst={ }
  59 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5528, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5525, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5522, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5519, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5516, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5513, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5510, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5507, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5504, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5501, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5498, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5495, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5492, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5489, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5486, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5483, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5480, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5477, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5474, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5471, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5468, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5465, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5462, arst=!$abc$93826$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5459, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5456, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5453, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5450, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5891, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5894, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5897, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5900, arst=!$abc$93826$lo1, srst={ }
  48 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5903, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5906, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5909, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5912, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5915, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5918, arst=!$abc$93826$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5921, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5924, arst=!$abc$93826$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5927, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5930, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5933, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5939, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5942, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5945, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5948, arst=!$abc$93826$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5951, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5954, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5957, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5960, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5963, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5966, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5969, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5972, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5975, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5978, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5981, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5984, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5987, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5990, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5993, arst=!$abc$93826$lo1, srst={ }
  51 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5996, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5999, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6002, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6005, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6008, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6011, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6014, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6017, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6020, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6023, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6026, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6029, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6032, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6035, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6038, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6041, arst=!$abc$93826$lo1, srst={ }
  50 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6044, arst=!$abc$93826$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6047, arst=!$abc$93826$lo1, srst={ }
  54 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6050, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6053, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6056, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6059, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6062, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6065, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6068, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6071, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6074, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6077, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6080, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6083, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6086, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6089, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6092, arst=!$abc$93826$lo1, srst={ }
  45 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6095, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6098, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6101, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6104, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6107, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6110, arst=!$abc$93826$lo1, srst={ }
  38 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6113, arst=!$abc$93826$lo1, srst={ }
  59 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6116, arst=!$abc$93826$lo1, srst={ }
  38 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6119, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6122, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6125, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6128, arst=!$abc$93826$lo1, srst={ }
  63 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6131, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6134, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6137, arst=!$abc$93826$lo1, srst={ }
  54 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6140, arst=!$abc$93826$lo1, srst={ }
  46 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6143, arst=!$abc$93826$lo1, srst={ }
  50 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6146, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6149, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6152, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6155, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6158, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6161, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6164, arst=!$abc$93826$lo1, srst={ }
  39 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6167, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6170, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6173, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6176, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6179, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6182, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6185, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6188, arst=!$abc$93826$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6191, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6194, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6197, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6200, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6203, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6206, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6209, arst=!$abc$93826$lo1, srst={ }
  54 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6212, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6215, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6218, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6221, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6224, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6227, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6230, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6233, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6236, arst=!$abc$93826$lo1, srst={ }
  44 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6239, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6242, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6245, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6248, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6251, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6254, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6257, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6260, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6263, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6266, arst=!$abc$93826$lo1, srst={ }
  5 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$6277, arst=!$abc$93826$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6283, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6286, arst=!$abc$94160$lo1, srst={ }
  47 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6289, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6292, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6295, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6298, arst=!$abc$94160$lo1, srst={ }
  52 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6301, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6304, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6307, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6310, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6313, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6316, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6319, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6322, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6325, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6328, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6331, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6337, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6340, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6343, arst=!$abc$94160$lo1, srst={ }
  38 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6346, arst=!$abc$94160$lo1, srst={ }
  50 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6349, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6352, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6355, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6358, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6361, arst=!$abc$94160$lo1, srst={ }
  42 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6364, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6367, arst=!$abc$94160$lo1, srst={ }
  41 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6370, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6373, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6376, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6379, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6382, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6385, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6388, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6391, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6394, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6397, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6400, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6403, arst=!$abc$94160$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7678, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6406, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6409, arst=!$abc$94160$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6412, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5888, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5882, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5885, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5876, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5879, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5873, arst=!$abc$93826$lo1, srst={ }
  42 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5867, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5870, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5861, arst=!$abc$93826$lo1, srst={ }
  59 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5864, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5858, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5852, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5855, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5846, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5849, arst=!$abc$93826$lo1, srst={ }
  42 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5843, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5837, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5840, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5831, arst=!$abc$93826$lo1, srst={ }
  59 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5834, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5828, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5822, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5825, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5816, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5819, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5813, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5807, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5810, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5801, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5804, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5798, arst=!$abc$93826$lo1, srst={ }
  49 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5792, arst=!$abc$93826$lo1, srst={ }
  40 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5795, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6442, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6439, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6436, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6433, arst=!$abc$94160$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6430, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6427, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6424, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6421, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6418, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6415, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6784, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6781, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6778, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6775, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6772, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6769, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6766, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6763, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6760, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6757, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6754, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6751, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6748, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6745, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6742, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6739, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6736, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6733, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6730, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6727, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6724, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6721, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6718, arst=!$abc$94160$lo1, srst={ }
  46 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6715, arst=!$abc$94160$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6712, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6709, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6706, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6703, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6700, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6697, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6694, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6691, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6688, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6685, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6682, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6679, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6676, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6673, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6670, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6667, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6664, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6661, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6658, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6655, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6652, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6649, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6646, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6643, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6640, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6637, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6634, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6631, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6628, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6625, arst=!$abc$94160$lo1, srst={ }
  42 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6622, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6619, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6616, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6613, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6610, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6607, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6604, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6601, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6598, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6595, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6592, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6589, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6586, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6583, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6580, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6577, arst=!$abc$94160$lo1, srst={ }
  38 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6574, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6571, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6568, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6565, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6562, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6559, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6556, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6553, arst=!$abc$94160$lo1, srst={ }
  38 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6550, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6547, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6544, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6541, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6538, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6535, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6532, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6529, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6526, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6523, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6520, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6517, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6514, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6511, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6508, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6505, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6502, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6499, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6496, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6493, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6490, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6487, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6484, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6481, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6478, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6475, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6472, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6469, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6466, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6463, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6460, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6457, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6454, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6451, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6448, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6445, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6886, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6889, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6892, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6895, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6898, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6901, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6904, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6907, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6910, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6913, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6916, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6919, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6922, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6925, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6928, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6931, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6934, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6937, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6940, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6943, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6946, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6949, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6952, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6955, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6958, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6961, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6964, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6967, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6970, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6973, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6976, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6979, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6982, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6985, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6988, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6991, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6994, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6997, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7000, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7003, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7006, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7009, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7012, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5777, arst=!$abc$93826$lo1, srst={ }
  66 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5762, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5738, arst=!$abc$93826$lo1, srst={ }
  67 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5690, arst=!$abc$93826$lo1, srst={ }
  66 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5594, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5936, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6334, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7717, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7033, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7681, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7018, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7027, arst=!$abc$94160$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7687, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7024, arst=!$abc$94160$lo1, srst={ }
  74 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5789, arst=!$abc$93826$lo1, srst={ }
  63 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5786, arst=!$abc$93826$lo1, srst={ }
  47 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5783, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7015, arst=!$abc$94160$lo1, srst={ }
  48 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7036, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7042, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7708, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7723, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7021, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7030, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7711, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7714, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7684, arst=!$abc$94160$lo1, srst={ }
  49 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7675, arst=!$abc$94160$lo1, srst={ }
  52 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7672, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90494$auto$opt_dff.cc:219:make_patterns_logic$7669, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90592$auto$opt_dff.cc:219:make_patterns_logic$7576, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90690$auto$opt_dff.cc:219:make_patterns_logic$7573, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$90788$auto$opt_dff.cc:219:make_patterns_logic$7570, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90886$auto$opt_dff.cc:219:make_patterns_logic$7567, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$90984$auto$opt_dff.cc:219:make_patterns_logic$7564, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91082$auto$opt_dff.cc:219:make_patterns_logic$7561, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91180$auto$opt_dff.cc:219:make_patterns_logic$7558, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91278$auto$opt_dff.cc:219:make_patterns_logic$7555, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91376$auto$opt_dff.cc:219:make_patterns_logic$7549, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91474$auto$opt_dff.cc:219:make_patterns_logic$7546, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91572$auto$opt_dff.cc:219:make_patterns_logic$7543, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91670$auto$opt_dff.cc:219:make_patterns_logic$7540, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91768$auto$opt_dff.cc:219:make_patterns_logic$7537, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91866$auto$opt_dff.cc:219:make_patterns_logic$7534, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91964$auto$opt_dff.cc:219:make_patterns_logic$7531, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92062$auto$opt_dff.cc:219:make_patterns_logic$7528, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92160$auto$opt_dff.cc:219:make_patterns_logic$7525, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92258$auto$opt_dff.cc:219:make_patterns_logic$7522, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92356$auto$opt_dff.cc:219:make_patterns_logic$7516, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92454$auto$opt_dff.cc:219:make_patterns_logic$7513, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92552$auto$opt_dff.cc:219:make_patterns_logic$7510, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92650$auto$opt_dff.cc:219:make_patterns_logic$7666, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92748$auto$opt_dff.cc:219:make_patterns_logic$7663, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92846$auto$opt_dff.cc:219:make_patterns_logic$7660, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92944$auto$opt_dff.cc:219:make_patterns_logic$7657, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93042$auto$opt_dff.cc:219:make_patterns_logic$7654, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93140$auto$opt_dff.cc:219:make_patterns_logic$7651, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93238$auto$opt_dff.cc:219:make_patterns_logic$7648, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93336$auto$opt_dff.cc:219:make_patterns_logic$7645, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93434$auto$opt_dff.cc:219:make_patterns_logic$7642, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93532$auto$opt_dff.cc:219:make_patterns_logic$7639, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93630$auto$opt_dff.cc:219:make_patterns_logic$7633, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93728$auto$opt_dff.cc:219:make_patterns_logic$7630, arst=!$abc$94160$lo1, srst={ }
  2 cells in clk=\m_avmm_clk, en={ }, arst=!\m_avmm_rst_n, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$93832$auto$opt_dff.cc:219:make_patterns_logic$4796, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$93964$auto$opt_dff.cc:219:make_patterns_logic$4793, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$94062$auto$opt_dff.cc:219:make_patterns_logic$4799, arst=!$abc$93826$lo1, srst={ }
  2 cells in clk=\sclk_in, en={ }, arst=!\rst_n, srst={ }
  68 cells in clk=!\sclk_in, en=$abc$94166$auto$opt_dff.cc:194:make_patterns_logic$7860, arst=!$abc$94160$lo1, srst={ }
  136 cells in clk=!\sclk_in, en=$abc$94266$i_spim_intf.spi_read, arst=!$abc$94160$lo1, srst={ }
  7 cells in clk=!\sclk_in, en=$abc$94403$auto$opt_dff.cc:194:make_patterns_logic$7864, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$94412$auto$opt_dff.cc:219:make_patterns_logic$7627, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=!$abc$94510$auto$simplemap.cc:169:logic_reduce$87310, arst=!$abc$94160$lo1, srst={ }
  90 cells in clk=\sclk_in, en=$abc$94609$auto$opt_dff.cc:194:make_patterns_logic$7867, arst=!$abc$94160$lo1, srst={ }
  5 cells in clk=\sclk_in, en=$abc$94735$auto$opt_dff.cc:194:make_patterns_logic$7874, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$94745$auto$opt_dff.cc:219:make_patterns_logic$7624, arst=!$abc$94160$lo1, srst={ }
  68 cells in clk=\m_avmm_clk, en=$abc$94843$auto$opt_dff.cc:219:make_patterns_logic$4751, arst=!$abc$93826$lo1, srst={ }
  21 cells in clk=!\sclk_in, en={ }, arst=!$abc$94160$lo1, srst={ }
  10 cells in clk=\sclk_in, en=$abc$94973$auto$opt_dff.cc:219:make_patterns_logic$7881, arst=!$abc$94160$lo1, srst={ }
  68 cells in clk=\m_avmm_clk, en=$abc$94979$auto$opt_dff.cc:219:make_patterns_logic$4745, arst=!$abc$93826$lo1, srst={ }
  104 cells in clk=\sclk_in, en=$abc$95077$auto$opt_dff.cc:194:make_patterns_logic$7884, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$95198$auto$opt_dff.cc:219:make_patterns_logic$7621, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95296$auto$opt_dff.cc:219:make_patterns_logic$4748, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$95394$auto$opt_dff.cc:219:make_patterns_logic$4763, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$95492$auto$opt_dff.cc:219:make_patterns_logic$4760, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$95590$auto$opt_dff.cc:219:make_patterns_logic$4811, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$95688$auto$opt_dff.cc:219:make_patterns_logic$4808, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95786$auto$opt_dff.cc:219:make_patterns_logic$4802, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$95884$auto$opt_dff.cc:219:make_patterns_logic$7618, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95982$auto$opt_dff.cc:219:make_patterns_logic$4805, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$96080$auto$opt_dff.cc:219:make_patterns_logic$4871, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$96178$auto$opt_dff.cc:219:make_patterns_logic$4739, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$96276$auto$opt_dff.cc:219:make_patterns_logic$4868, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96374$auto$opt_dff.cc:219:make_patterns_logic$4865, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$96472$auto$opt_dff.cc:219:make_patterns_logic$4862, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96570$auto$opt_dff.cc:219:make_patterns_logic$4859, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$96668$auto$opt_dff.cc:219:make_patterns_logic$4856, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96766$auto$opt_dff.cc:219:make_patterns_logic$4853, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$96864$auto$opt_dff.cc:219:make_patterns_logic$4850, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$96962$auto$opt_dff.cc:219:make_patterns_logic$7615, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97060$auto$opt_dff.cc:219:make_patterns_logic$4847, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$97158$auto$opt_dff.cc:219:make_patterns_logic$4844, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97256$auto$opt_dff.cc:219:make_patterns_logic$4841, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$97354$auto$opt_dff.cc:219:make_patterns_logic$4838, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97452$auto$opt_dff.cc:219:make_patterns_logic$4835, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$97550$auto$opt_dff.cc:219:make_patterns_logic$4832, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97648$auto$opt_dff.cc:219:make_patterns_logic$4829, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$abc$97746$auto$opt_dff.cc:219:make_patterns_logic$4826, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$abc$97844$auto$opt_dff.cc:219:make_patterns_logic$4823, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$97942$auto$opt_dff.cc:219:make_patterns_logic$7612, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$98040$auto$opt_dff.cc:219:make_patterns_logic$4736, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7705, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7702, arst=!$abc$94160$lo1, srst={ }
  47 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7699, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$98138$auto$opt_dff.cc:219:make_patterns_logic$4820, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98236$auto$opt_dff.cc:219:make_patterns_logic$4757, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98334$auto$opt_dff.cc:219:make_patterns_logic$4754, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$abc$98432$auto$opt_dff.cc:219:make_patterns_logic$7609, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98530$auto$opt_dff.cc:219:make_patterns_logic$4814, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98628$auto$opt_dff.cc:219:make_patterns_logic$4733, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98726$auto$opt_dff.cc:219:make_patterns_logic$4817, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$98824$auto$opt_dff.cc:219:make_patterns_logic$4895, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98922$auto$opt_dff.cc:219:make_patterns_logic$4742, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7696, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7693, arst=!$abc$94160$lo1, srst={ }
  15 cells in clk=\sclk_in, en=$abc$99118$auto$opt_dff.cc:194:make_patterns_logic$7819, arst=!$abc$94160$lo1, srst={ }
  68 cells in clk=\m_avmm_clk, en=$abc$99020$auto$opt_dff.cc:219:make_patterns_logic$4892, arst=!$abc$93826$lo1, srst={ }
  4 cells in clk=\m_avmm_clk, en=$abc$99124$auto$opt_dff.cc:219:make_patterns_logic$7830, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$abc$135549$lo075, arst=!$abc$94160$lo1, srst={ }
  3 cells in clk=\sclk_in, en=$abc$99212$auto$opt_dff.cc:194:make_patterns_logic$7836, arst=!$abc$94160$lo1, srst={ }
  11 cells in clk=\m_avmm_clk, en=$abc$99217$auto$opt_dff.cc:194:make_patterns_logic$7839, arst=!$abc$93826$lo1, srst={ }
  14 cells in clk=\m_avmm_clk, en=$abc$101366$auto$simplemap.cc:128:simplemap_reduce$11626, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$abc$99253$auto$opt_dff.cc:219:make_patterns_logic$7606, arst=!$abc$94160$lo1, srst={ }
  4 cells in clk=\m_avmm_clk, en=$abc$99351$auto$opt_dff.cc:219:make_patterns_logic$7853, arst=!$abc$93826$lo1, srst={ }
  47 cells in clk=\m_avmm_clk, en=$abc$99358$flatten\i_spimreg_top.$verific$n679$1130, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7690, arst=!$abc$94160$lo1, srst={ }
  66 cells in clk=!\sclk_in, en=$abc$99470$auto$opt_dff.cc:194:make_patterns_logic$7857, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$99568$auto$opt_dff.cc:219:make_patterns_logic$7600, arst=!$abc$94160$lo1, srst={ }
  72 cells in clk=\m_avmm_clk, en=$abc$99666$i_spimreg_top.i_spim_reg.we_wbuf_fifo_ctrl, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$99770$auto$opt_dff.cc:219:make_patterns_logic$7597, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$99868$auto$opt_dff.cc:219:make_patterns_logic$7594, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$99966$auto$opt_dff.cc:219:make_patterns_logic$7591, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100064$auto$opt_dff.cc:219:make_patterns_logic$7588, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$100162$auto$opt_dff.cc:219:make_patterns_logic$7585, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100260$auto$opt_dff.cc:219:make_patterns_logic$7582, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100358$auto$opt_dff.cc:219:make_patterns_logic$7579, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100456$auto$opt_dff.cc:219:make_patterns_logic$7552, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100554$auto$opt_dff.cc:219:make_patterns_logic$7519, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100652$auto$opt_dff.cc:219:make_patterns_logic$7636, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100750$auto$opt_dff.cc:219:make_patterns_logic$7603, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100848$auto$opt_dff.cc:219:make_patterns_logic$7507, arst=!$abc$94160$lo1, srst={ }
  47 cells in clk=\sclk_in, en=$abc$100946$auto$opt_dff.cc:219:make_patterns_logic$6280, arst=!$abc$94160$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$abc$101044$auto$opt_dff.cc:219:make_patterns_logic$6274, arst=!$abc$93826$lo1, srst={ }
  69 cells in clk=\m_avmm_clk, en=$abc$101114$i_spimreg_top.i_spim_reg.load_dbg_bus0, arst=!$abc$93826$lo1, srst={ }
  90 cells in clk=\m_avmm_clk, en=$abc$101213$i_spimreg_top.i_spim_reg.we_rbuf_fifo_ctrl, arst=!$abc$93826$lo1, srst={ }
  20 cells in clk=\m_avmm_clk, en=$abc$99666$auto$opt_dff.cc:194:make_patterns_logic$7816, arst=!$abc$93826$lo1, srst={ }
  28132 cells in clk=\m_avmm_clk, en={ }, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$169667$auto$opt_dff.cc:219:make_patterns_logic$4790, arst=!$abc$93826$lo1, srst={ }
  63 cells in clk=\m_avmm_clk, en=$abc$169765$auto$opt_dff.cc:219:make_patterns_logic$4787, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$169863$auto$opt_dff.cc:219:make_patterns_logic$4874, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$169961$auto$opt_dff.cc:219:make_patterns_logic$4877, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170059$auto$opt_dff.cc:219:make_patterns_logic$4880, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170157$auto$opt_dff.cc:219:make_patterns_logic$4766, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$170255$auto$opt_dff.cc:219:make_patterns_logic$4883, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$abc$170353$auto$opt_dff.cc:219:make_patterns_logic$4886, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170451$auto$opt_dff.cc:219:make_patterns_logic$4889, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$170549$auto$opt_dff.cc:219:make_patterns_logic$5447, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$170647$auto$opt_dff.cc:219:make_patterns_logic$5444, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$170745$auto$opt_dff.cc:219:make_patterns_logic$5441, arst=!$abc$93826$lo1, srst={ }
  59 cells in clk=\m_avmm_clk, en=$abc$170843$auto$opt_dff.cc:219:make_patterns_logic$5438, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170941$auto$opt_dff.cc:219:make_patterns_logic$5435, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$abc$171039$auto$opt_dff.cc:219:make_patterns_logic$5432, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171137$auto$opt_dff.cc:219:make_patterns_logic$5429, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$171235$auto$opt_dff.cc:219:make_patterns_logic$5426, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$abc$171333$auto$opt_dff.cc:219:make_patterns_logic$5423, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$171431$auto$opt_dff.cc:219:make_patterns_logic$5420, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$abc$171529$auto$opt_dff.cc:219:make_patterns_logic$5417, arst=!$abc$93826$lo1, srst={ }
  48 cells in clk=\m_avmm_clk, en=$abc$171627$auto$opt_dff.cc:219:make_patterns_logic$5414, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\m_avmm_clk, en=$abc$171725$auto$opt_dff.cc:219:make_patterns_logic$5411, arst=!$abc$93826$lo1, srst={ }
  45 cells in clk=\m_avmm_clk, en=$abc$171823$auto$opt_dff.cc:219:make_patterns_logic$5408, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171921$auto$opt_dff.cc:219:make_patterns_logic$5405, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$172019$auto$opt_dff.cc:219:make_patterns_logic$5402, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$abc$172117$auto$opt_dff.cc:219:make_patterns_logic$5399, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$abc$172215$auto$opt_dff.cc:219:make_patterns_logic$5396, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$abc$172313$auto$opt_dff.cc:219:make_patterns_logic$5393, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$abc$172411$auto$opt_dff.cc:219:make_patterns_logic$5390, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$abc$172509$auto$opt_dff.cc:219:make_patterns_logic$5387, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\m_avmm_clk, en=$abc$172607$auto$opt_dff.cc:219:make_patterns_logic$5384, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\m_avmm_clk, en=$abc$172705$auto$opt_dff.cc:219:make_patterns_logic$5381, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$172803$auto$opt_dff.cc:219:make_patterns_logic$5378, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$abc$172901$auto$opt_dff.cc:219:make_patterns_logic$5375, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$abc$172999$auto$opt_dff.cc:219:make_patterns_logic$5372, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$abc$173097$auto$opt_dff.cc:219:make_patterns_logic$5369, arst=!$abc$93826$lo1, srst={ }
  52 cells in clk=\m_avmm_clk, en=$abc$173195$auto$opt_dff.cc:219:make_patterns_logic$5366, arst=!$abc$93826$lo1, srst={ }
  44 cells in clk=\m_avmm_clk, en=$abc$173293$auto$opt_dff.cc:219:make_patterns_logic$5363, arst=!$abc$93826$lo1, srst={ }
  45 cells in clk=\m_avmm_clk, en=$abc$173391$auto$opt_dff.cc:219:make_patterns_logic$5360, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173489$auto$opt_dff.cc:219:make_patterns_logic$5357, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$173587$auto$opt_dff.cc:219:make_patterns_logic$5354, arst=!$abc$93826$lo1, srst={ }
  52 cells in clk=\m_avmm_clk, en=$abc$173685$auto$opt_dff.cc:219:make_patterns_logic$5351, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$173783$auto$opt_dff.cc:219:make_patterns_logic$5348, arst=!$abc$93826$lo1, srst={ }
  54 cells in clk=\m_avmm_clk, en=$abc$173881$auto$opt_dff.cc:219:make_patterns_logic$5345, arst=!$abc$93826$lo1, srst={ }
  54 cells in clk=\m_avmm_clk, en=$abc$173979$auto$opt_dff.cc:219:make_patterns_logic$5342, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174077$auto$opt_dff.cc:219:make_patterns_logic$5339, arst=!$abc$93826$lo1, srst={ }
  51 cells in clk=\m_avmm_clk, en=$abc$174175$auto$opt_dff.cc:219:make_patterns_logic$5336, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174273$auto$opt_dff.cc:219:make_patterns_logic$5333, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$174371$auto$opt_dff.cc:219:make_patterns_logic$5330, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$abc$174469$auto$opt_dff.cc:219:make_patterns_logic$5327, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$174567$auto$opt_dff.cc:219:make_patterns_logic$5324, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$abc$174665$auto$opt_dff.cc:219:make_patterns_logic$5321, arst=!$abc$93826$lo1, srst={ }
  50 cells in clk=\m_avmm_clk, en=$abc$174763$auto$opt_dff.cc:219:make_patterns_logic$5318, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174861$auto$opt_dff.cc:219:make_patterns_logic$5315, arst=!$abc$93826$lo1, srst={ }
  47 cells in clk=\m_avmm_clk, en=$abc$174959$auto$opt_dff.cc:219:make_patterns_logic$5312, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175057$auto$opt_dff.cc:219:make_patterns_logic$5309, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$175155$auto$opt_dff.cc:219:make_patterns_logic$5306, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$abc$175253$auto$opt_dff.cc:219:make_patterns_logic$5303, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$175351$auto$opt_dff.cc:219:make_patterns_logic$5300, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$abc$175449$auto$opt_dff.cc:219:make_patterns_logic$5297, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$abc$175547$auto$opt_dff.cc:219:make_patterns_logic$5294, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175645$auto$opt_dff.cc:219:make_patterns_logic$5291, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\m_avmm_clk, en=$abc$175743$auto$opt_dff.cc:219:make_patterns_logic$5288, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175841$auto$opt_dff.cc:219:make_patterns_logic$5285, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$175939$auto$opt_dff.cc:219:make_patterns_logic$5282, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$176037$auto$opt_dff.cc:219:make_patterns_logic$5279, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$176135$auto$opt_dff.cc:219:make_patterns_logic$5276, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$176233$auto$opt_dff.cc:219:make_patterns_logic$5273, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$176331$auto$opt_dff.cc:219:make_patterns_logic$5270, arst=!$abc$93826$lo1, srst={ }
  49 cells in clk=\m_avmm_clk, en=$abc$176429$auto$opt_dff.cc:219:make_patterns_logic$5267, arst=!$abc$93826$lo1, srst={ }
  63 cells in clk=\m_avmm_clk, en=$abc$176527$auto$opt_dff.cc:219:make_patterns_logic$5264, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176625$auto$opt_dff.cc:219:make_patterns_logic$5261, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$176723$auto$opt_dff.cc:219:make_patterns_logic$5258, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$176821$auto$opt_dff.cc:219:make_patterns_logic$5255, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$176919$auto$opt_dff.cc:219:make_patterns_logic$5252, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$abc$177017$auto$opt_dff.cc:219:make_patterns_logic$5249, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5243, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5240, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5237, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5234, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5231, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5228, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5225, arst=!$abc$93826$lo1, srst={ }
  51 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5222, arst=!$abc$93826$lo1, srst={ }
  38 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5219, arst=!$abc$93826$lo1, srst={ }
  50 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5216, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5213, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5210, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5207, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5204, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5201, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5198, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5195, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5192, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5189, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5186, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5183, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5180, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5177, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5174, arst=!$abc$93826$lo1, srst={ }
  40 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5171, arst=!$abc$93826$lo1, srst={ }
  52 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5168, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5165, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5162, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5159, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5156, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5153, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5150, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5147, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5144, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5141, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5138, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5135, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5132, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5129, arst=!$abc$93826$lo1, srst={ }
  54 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5126, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5123, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5120, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5117, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5114, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5111, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5108, arst=!$abc$93826$lo1, srst={ }
  51 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5105, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5102, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5099, arst=!$abc$93826$lo1, srst={ }
  59 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5096, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5093, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5090, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5087, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5084, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5081, arst=!$abc$93826$lo1, srst={ }
  52 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5078, arst=!$abc$93826$lo1, srst={ }
  37 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5075, arst=!$abc$93826$lo1, srst={ }
  53 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5072, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5069, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5066, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5063, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5060, arst=!$abc$93826$lo1, srst={ }
  56 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5057, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5054, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5051, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5048, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5045, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5042, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5039, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5036, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5033, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5030, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5027, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5024, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5021, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5018, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5015, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5012, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5009, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5006, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5003, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5000, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4997, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4994, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4991, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4988, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4985, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4982, arst=!$abc$93826$lo1, srst={ }
  39 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4979, arst=!$abc$93826$lo1, srst={ }
  61 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4976, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4973, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4970, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4967, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4964, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4961, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4958, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4955, arst=!$abc$93826$lo1, srst={ }
  60 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4952, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4949, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4946, arst=!$abc$93826$lo1, srst={ }
  64 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4943, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4940, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4937, arst=!$abc$93826$lo1, srst={ }
  54 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4934, arst=!$abc$93826$lo1, srst={ }
  40 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4931, arst=!$abc$93826$lo1, srst={ }
  54 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4928, arst=!$abc$93826$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4925, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4922, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4919, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4916, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4913, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4910, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4907, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4904, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4901, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4898, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7498, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7486, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7489, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7492, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7495, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7480, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7483, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7474, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7477, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7471, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4784, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7465, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7468, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7459, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7462, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7456, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7450, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7453, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7444, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7447, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4781, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7441, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4775, arst=!$abc$93826$lo1, srst={ }
  51 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4778, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4772, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7438, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7435, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7423, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7426, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7429, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7432, arst=!$abc$94160$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4769, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7420, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7417, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7405, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7408, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7411, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7414, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6790, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6787, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6793, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6799, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6796, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6805, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6802, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6808, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6814, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6811, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6820, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6817, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6823, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6829, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6826, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6835, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6832, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6838, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6844, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6841, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6850, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6847, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6853, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6859, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6856, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6865, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6862, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6868, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6874, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6871, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6880, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6877, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6883, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7402, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7399, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7396, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7393, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7390, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7387, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7384, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7381, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7378, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7375, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7372, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7369, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7366, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7363, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7360, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7357, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7354, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7351, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7348, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7345, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7342, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7339, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7336, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7333, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7330, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7327, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7324, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7321, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7318, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7315, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7312, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7309, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7306, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7303, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7300, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7297, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7294, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7291, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7288, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7285, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7282, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7279, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7276, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7273, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7270, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7267, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7264, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7261, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7258, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7255, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7252, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7249, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7246, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7243, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7240, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7237, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7234, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7231, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7228, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7225, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7222, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7219, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7216, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7213, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7210, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7207, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7204, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7201, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7198, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7195, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7192, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7189, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7186, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7183, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7180, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7177, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7174, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7171, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7168, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7165, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7162, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7159, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7156, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7153, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7150, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7147, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7144, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7141, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7138, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7135, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7132, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7129, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7126, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7123, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7120, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7117, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7114, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7111, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7108, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7105, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7102, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7099, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7096, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7093, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7090, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7087, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7084, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7081, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7078, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7075, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7072, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7069, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7066, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7063, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7060, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7057, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7054, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7051, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7048, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7045, arst=!$abc$94160$lo1, srst={ }
  23774 cells in clk=\sclk_in, en={ }, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$abc$177115$auto$opt_dff.cc:219:make_patterns_logic$5246, arst=!$abc$93826$lo1, srst={ }

3.115.2. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7810, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 134 wires to a netlist network with 69 inputs and 33 outputs.

3.115.2.1. Executing ABC.

3.115.3. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7813, asynchronously reset by !$abc$94160$lo1
Extracted 63 gates and 116 wires to a netlist network with 53 inputs and 33 outputs.

3.115.3.1. Executing ABC.

3.115.4. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7798, asynchronously reset by !$abc$94160$lo1
Extracted 44 gates and 91 wires to a netlist network with 47 inputs and 33 outputs.

3.115.4.1. Executing ABC.

3.115.5. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7801, asynchronously reset by !$abc$94160$lo1
Extracted 56 gates and 102 wires to a netlist network with 46 inputs and 33 outputs.

3.115.5.1. Executing ABC.

3.115.6. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7804, asynchronously reset by !$abc$94160$lo1
Extracted 58 gates and 120 wires to a netlist network with 62 inputs and 33 outputs.

3.115.6.1. Executing ABC.

3.115.7. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7774, asynchronously reset by !$abc$94160$lo1
Extracted 64 gates and 131 wires to a netlist network with 67 inputs and 33 outputs.

3.115.7.1. Executing ABC.

3.115.8. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7777, asynchronously reset by !$abc$94160$lo1
Extracted 63 gates and 113 wires to a netlist network with 50 inputs and 33 outputs.

3.115.8.1. Executing ABC.

3.115.9. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7780, asynchronously reset by !$abc$94160$lo1
Extracted 63 gates and 129 wires to a netlist network with 66 inputs and 33 outputs.

3.115.9.1. Executing ABC.

3.115.10. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7783, asynchronously reset by !$abc$94160$lo1
Extracted 60 gates and 109 wires to a netlist network with 49 inputs and 33 outputs.

3.115.10.1. Executing ABC.

3.115.11. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7786, asynchronously reset by !$abc$94160$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.115.11.1. Executing ABC.

3.115.12. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7789, asynchronously reset by !$abc$94160$lo1
Extracted 49 gates and 85 wires to a netlist network with 36 inputs and 33 outputs.

3.115.12.1. Executing ABC.

3.115.13. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7792, asynchronously reset by !$abc$94160$lo1
Extracted 37 gates and 77 wires to a netlist network with 40 inputs and 33 outputs.

3.115.13.1. Executing ABC.

3.115.14. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7726, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 33 outputs.

3.115.14.1. Executing ABC.

3.115.15. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7729, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 109 wires to a netlist network with 44 inputs and 33 outputs.

3.115.15.1. Executing ABC.

3.115.16. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7732, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.115.16.1. Executing ABC.

3.115.17. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7735, asynchronously reset by !$abc$94160$lo1
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.115.17.1. Executing ABC.

3.115.18. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7738, asynchronously reset by !$abc$94160$lo1
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 33 outputs.

3.115.18.1. Executing ABC.

3.115.19. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7741, asynchronously reset by !$abc$94160$lo1
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 33 outputs.

3.115.19.1. Executing ABC.

3.115.20. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7744, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.115.20.1. Executing ABC.

3.115.21. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7747, asynchronously reset by !$abc$94160$lo1
Extracted 55 gates and 101 wires to a netlist network with 46 inputs and 33 outputs.

3.115.21.1. Executing ABC.

3.115.22. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7750, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.115.22.1. Executing ABC.

3.115.23. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7753, asynchronously reset by !$abc$94160$lo1
Extracted 57 gates and 103 wires to a netlist network with 46 inputs and 33 outputs.

3.115.23.1. Executing ABC.

3.115.24. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7756, asynchronously reset by !$abc$94160$lo1
Extracted 44 gates and 89 wires to a netlist network with 45 inputs and 33 outputs.

3.115.24.1. Executing ABC.

3.115.25. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7759, asynchronously reset by !$abc$94160$lo1
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 33 outputs.

3.115.25.1. Executing ABC.

3.115.26. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7762, asynchronously reset by !$abc$94160$lo1
Extracted 43 gates and 87 wires to a netlist network with 44 inputs and 33 outputs.

3.115.26.1. Executing ABC.

3.115.27. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7765, asynchronously reset by !$abc$94160$lo1
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 33 outputs.

3.115.27.1. Executing ABC.

3.115.28. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7768, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.28.1. Executing ABC.

3.115.29. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7039, asynchronously reset by !$abc$94160$lo1
Extracted 64 gates and 113 wires to a netlist network with 49 inputs and 33 outputs.

3.115.29.1. Executing ABC.

3.115.30. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7771, asynchronously reset by !$abc$94160$lo1
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 33 outputs.

3.115.30.1. Executing ABC.

3.115.31. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7795, asynchronously reset by !$abc$94160$lo1
Extracted 50 gates and 90 wires to a netlist network with 40 inputs and 33 outputs.

3.115.31.1. Executing ABC.

3.115.32. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7807, asynchronously reset by !$abc$94160$lo1
Extracted 54 gates and 98 wires to a netlist network with 44 inputs and 33 outputs.

3.115.32.1. Executing ABC.

3.115.33. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7504, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.115.33.1. Executing ABC.

3.115.34. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7501, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 124 wires to a netlist network with 59 inputs and 33 outputs.

3.115.34.1. Executing ABC.

3.115.35. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7720, asynchronously reset by !$abc$94160$lo1
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 33 outputs.

3.115.35.1. Executing ABC.

3.115.36. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5780, asynchronously reset by !$abc$93826$lo1
Extracted 64 gates and 105 wires to a netlist network with 41 inputs and 33 outputs.

3.115.36.1. Executing ABC.

3.115.37. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5774, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 104 wires to a netlist network with 39 inputs and 33 outputs.

3.115.37.1. Executing ABC.

3.115.38. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5771, asynchronously reset by !$abc$93826$lo1
Extracted 55 gates and 113 wires to a netlist network with 58 inputs and 33 outputs.

3.115.38.1. Executing ABC.

3.115.39. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5768, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 98 wires to a netlist network with 37 inputs and 33 outputs.

3.115.39.1. Executing ABC.

3.115.40. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5765, asynchronously reset by !$abc$93826$lo1
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 33 outputs.

3.115.40.1. Executing ABC.

3.115.41. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5759, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 129 wires to a netlist network with 64 inputs and 33 outputs.

3.115.41.1. Executing ABC.

3.115.42. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5756, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 33 outputs.

3.115.42.1. Executing ABC.

3.115.43. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5753, asynchronously reset by !$abc$93826$lo1
Extracted 64 gates and 127 wires to a netlist network with 63 inputs and 33 outputs.

3.115.43.1. Executing ABC.

3.115.44. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5750, asynchronously reset by !$abc$93826$lo1
Extracted 58 gates and 93 wires to a netlist network with 35 inputs and 33 outputs.

3.115.44.1. Executing ABC.

3.115.45. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5747, asynchronously reset by !$abc$93826$lo1
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 33 outputs.

3.115.45.1. Executing ABC.

3.115.46. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5744, asynchronously reset by !$abc$93826$lo1
Extracted 57 gates and 94 wires to a netlist network with 37 inputs and 33 outputs.

3.115.46.1. Executing ABC.

3.115.47. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5741, asynchronously reset by !$abc$93826$lo1
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 33 outputs.

3.115.47.1. Executing ABC.

3.115.48. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5735, asynchronously reset by !$abc$93826$lo1
Extracted 57 gates and 110 wires to a netlist network with 53 inputs and 33 outputs.

3.115.48.1. Executing ABC.

3.115.49. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5732, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 113 wires to a netlist network with 48 inputs and 33 outputs.

3.115.49.1. Executing ABC.

3.115.50. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5729, asynchronously reset by !$abc$93826$lo1
Extracted 58 gates and 118 wires to a netlist network with 60 inputs and 33 outputs.

3.115.50.1. Executing ABC.

3.115.51. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5726, asynchronously reset by !$abc$93826$lo1
Extracted 63 gates and 108 wires to a netlist network with 45 inputs and 33 outputs.

3.115.51.1. Executing ABC.

3.115.52. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5723, asynchronously reset by !$abc$93826$lo1
Extracted 40 gates and 76 wires to a netlist network with 36 inputs and 33 outputs.

3.115.52.1. Executing ABC.

3.115.53. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5720, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 105 wires to a netlist network with 44 inputs and 33 outputs.

3.115.53.1. Executing ABC.

3.115.54. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5717, asynchronously reset by !$abc$93826$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.115.54.1. Executing ABC.

3.115.55. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5714, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 111 wires to a netlist network with 46 inputs and 33 outputs.

3.115.55.1. Executing ABC.

3.115.56. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5711, asynchronously reset by !$abc$93826$lo1
Extracted 57 gates and 116 wires to a netlist network with 59 inputs and 33 outputs.

3.115.56.1. Executing ABC.

3.115.57. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5708, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 112 wires to a netlist network with 47 inputs and 33 outputs.

3.115.57.1. Executing ABC.

3.115.58. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5705, asynchronously reset by !$abc$93826$lo1
Extracted 58 gates and 118 wires to a netlist network with 60 inputs and 33 outputs.

3.115.58.1. Executing ABC.

3.115.59. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5702, asynchronously reset by !$abc$93826$lo1
Extracted 63 gates and 107 wires to a netlist network with 44 inputs and 33 outputs.

3.115.59.1. Executing ABC.

3.115.60. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5699, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.60.1. Executing ABC.

3.115.61. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5696, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.115.61.1. Executing ABC.

3.115.62. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5693, asynchronously reset by !$abc$93826$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.115.62.1. Executing ABC.

3.115.63. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5687, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 33 outputs.

3.115.63.1. Executing ABC.

3.115.64. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5684, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.115.64.1. Executing ABC.

3.115.65. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5681, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 126 wires to a netlist network with 64 inputs and 33 outputs.

3.115.65.1. Executing ABC.

3.115.66. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5678, asynchronously reset by !$abc$93826$lo1
Extracted 63 gates and 102 wires to a netlist network with 39 inputs and 33 outputs.

3.115.66.1. Executing ABC.

3.115.67. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5675, asynchronously reset by !$abc$93826$lo1
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 33 outputs.

3.115.67.1. Executing ABC.

3.115.68. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5672, asynchronously reset by !$abc$93826$lo1
Extracted 53 gates and 88 wires to a netlist network with 35 inputs and 33 outputs.

3.115.68.1. Executing ABC.

3.115.69. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5669, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.69.1. Executing ABC.

3.115.70. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5666, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 108 wires to a netlist network with 43 inputs and 33 outputs.

3.115.70.1. Executing ABC.

3.115.71. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5663, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 125 wires to a netlist network with 60 inputs and 33 outputs.

3.115.71.1. Executing ABC.

3.115.72. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5660, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 115 wires to a netlist network with 50 inputs and 33 outputs.

3.115.72.1. Executing ABC.

3.115.73. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5657, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.115.73.1. Executing ABC.

3.115.74. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5654, asynchronously reset by !$abc$93826$lo1
Extracted 57 gates and 92 wires to a netlist network with 35 inputs and 33 outputs.

3.115.74.1. Executing ABC.

3.115.75. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5651, asynchronously reset by !$abc$93826$lo1
Extracted 40 gates and 75 wires to a netlist network with 35 inputs and 33 outputs.

3.115.75.1. Executing ABC.

3.115.76. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5648, asynchronously reset by !$abc$93826$lo1
Extracted 50 gates and 85 wires to a netlist network with 35 inputs and 33 outputs.

3.115.76.1. Executing ABC.

3.115.77. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5645, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.77.1. Executing ABC.

3.115.78. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5642, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 33 outputs.

3.115.78.1. Executing ABC.

3.115.79. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5639, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.115.79.1. Executing ABC.

3.115.80. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5636, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 116 wires to a netlist network with 51 inputs and 33 outputs.

3.115.80.1. Executing ABC.

3.115.81. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5633, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 124 wires to a netlist network with 63 inputs and 33 outputs.

3.115.81.1. Executing ABC.

3.115.82. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5630, asynchronously reset by !$abc$93826$lo1
Extracted 55 gates and 90 wires to a netlist network with 35 inputs and 33 outputs.

3.115.82.1. Executing ABC.

3.115.83. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5627, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.83.1. Executing ABC.

3.115.84. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5624, asynchronously reset by !$abc$93826$lo1
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 33 outputs.

3.115.84.1. Executing ABC.

3.115.85. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5621, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.85.1. Executing ABC.

3.115.86. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5618, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 112 wires to a netlist network with 47 inputs and 33 outputs.

3.115.86.1. Executing ABC.

3.115.87. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5615, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 130 wires to a netlist network with 65 inputs and 33 outputs.

3.115.87.1. Executing ABC.

3.115.88. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5612, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 118 wires to a netlist network with 53 inputs and 33 outputs.

3.115.88.1. Executing ABC.

3.115.89. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5609, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 124 wires to a netlist network with 63 inputs and 33 outputs.

3.115.89.1. Executing ABC.

3.115.90. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5606, asynchronously reset by !$abc$93826$lo1
Extracted 53 gates and 88 wires to a netlist network with 35 inputs and 33 outputs.

3.115.90.1. Executing ABC.

3.115.91. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5603, asynchronously reset by !$abc$93826$lo1
Extracted 35 gates and 70 wires to a netlist network with 35 inputs and 33 outputs.

3.115.91.1. Executing ABC.

3.115.92. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5600, asynchronously reset by !$abc$93826$lo1
Extracted 52 gates and 92 wires to a netlist network with 40 inputs and 33 outputs.

3.115.92.1. Executing ABC.

3.115.93. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5597, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.93.1. Executing ABC.

3.115.94. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5591, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 123 wires to a netlist network with 62 inputs and 33 outputs.

3.115.94.1. Executing ABC.

3.115.95. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5588, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 102 wires to a netlist network with 40 inputs and 33 outputs.

3.115.95.1. Executing ABC.

3.115.96. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5585, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 125 wires to a netlist network with 64 inputs and 33 outputs.

3.115.96.1. Executing ABC.

3.115.97. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5582, asynchronously reset by !$abc$93826$lo1
Extracted 64 gates and 109 wires to a netlist network with 45 inputs and 33 outputs.

3.115.97.1. Executing ABC.

3.115.98. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5579, asynchronously reset by !$abc$93826$lo1
Extracted 40 gates and 80 wires to a netlist network with 40 inputs and 33 outputs.

3.115.98.1. Executing ABC.

3.115.99. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5576, asynchronously reset by !$abc$93826$lo1
Extracted 60 gates and 97 wires to a netlist network with 37 inputs and 33 outputs.

3.115.99.1. Executing ABC.

3.115.100. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5573, asynchronously reset by !$abc$93826$lo1
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 33 outputs.

3.115.100.1. Executing ABC.

3.115.101. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5570, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 122 wires to a netlist network with 57 inputs and 33 outputs.

3.115.101.1. Executing ABC.

3.115.102. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5567, asynchronously reset by !$abc$93826$lo1
Extracted 58 gates and 115 wires to a netlist network with 57 inputs and 33 outputs.

3.115.102.1. Executing ABC.

3.115.103. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5564, asynchronously reset by !$abc$93826$lo1
Extracted 56 gates and 100 wires to a netlist network with 44 inputs and 33 outputs.

3.115.103.1. Executing ABC.

3.115.104. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5561, asynchronously reset by !$abc$93826$lo1
Extracted 53 gates and 108 wires to a netlist network with 55 inputs and 33 outputs.

3.115.104.1. Executing ABC.

3.115.105. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5558, asynchronously reset by !$abc$93826$lo1
Extracted 60 gates and 112 wires to a netlist network with 52 inputs and 33 outputs.

3.115.105.1. Executing ABC.

3.115.106. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5555, asynchronously reset by !$abc$93826$lo1
Extracted 45 gates and 89 wires to a netlist network with 44 inputs and 33 outputs.

3.115.106.1. Executing ABC.

3.115.107. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5552, asynchronously reset by !$abc$93826$lo1
Extracted 51 gates and 90 wires to a netlist network with 39 inputs and 33 outputs.

3.115.107.1. Executing ABC.

3.115.108. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5549, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.108.1. Executing ABC.

3.115.109. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5546, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 120 wires to a netlist network with 55 inputs and 33 outputs.

3.115.109.1. Executing ABC.

3.115.110. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5543, asynchronously reset by !$abc$93826$lo1
Extracted 53 gates and 108 wires to a netlist network with 55 inputs and 33 outputs.

3.115.110.1. Executing ABC.

3.115.111. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5540, asynchronously reset by !$abc$93826$lo1
Extracted 59 gates and 108 wires to a netlist network with 49 inputs and 33 outputs.

3.115.111.1. Executing ABC.

3.115.112. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5537, asynchronously reset by !$abc$93826$lo1
Extracted 47 gates and 96 wires to a netlist network with 49 inputs and 33 outputs.

3.115.112.1. Executing ABC.

3.115.113. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5534, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 120 wires to a netlist network with 55 inputs and 33 outputs.

3.115.113.1. Executing ABC.

3.115.114. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5531, asynchronously reset by !$abc$93826$lo1
Extracted 40 gates and 81 wires to a netlist network with 41 inputs and 33 outputs.

3.115.114.1. Executing ABC.

3.115.115. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5528, asynchronously reset by !$abc$93826$lo1
Extracted 59 gates and 108 wires to a netlist network with 49 inputs and 33 outputs.

3.115.115.1. Executing ABC.

3.115.116. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5525, asynchronously reset by !$abc$93826$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.115.116.1. Executing ABC.

3.115.117. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5522, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 105 wires to a netlist network with 40 inputs and 33 outputs.

3.115.117.1. Executing ABC.

3.115.118. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5519, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 120 wires to a netlist network with 59 inputs and 33 outputs.

3.115.118.1. Executing ABC.

3.115.119. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5516, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 105 wires to a netlist network with 40 inputs and 33 outputs.

3.115.119.1. Executing ABC.

3.115.120. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5513, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 124 wires to a netlist network with 63 inputs and 33 outputs.

3.115.120.1. Executing ABC.

3.115.121. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5510, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 105 wires to a netlist network with 40 inputs and 33 outputs.

3.115.121.1. Executing ABC.

3.115.122. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5507, asynchronously reset by !$abc$93826$lo1
Extracted 37 gates and 72 wires to a netlist network with 35 inputs and 33 outputs.

3.115.122.1. Executing ABC.

3.115.123. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5504, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 105 wires to a netlist network with 40 inputs and 33 outputs.

3.115.123.1. Executing ABC.

3.115.124. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5501, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.124.1. Executing ABC.

3.115.125. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5498, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 107 wires to a netlist network with 42 inputs and 33 outputs.

3.115.125.1. Executing ABC.

3.115.126. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5495, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 126 wires to a netlist network with 64 inputs and 33 outputs.

3.115.126.1. Executing ABC.

3.115.127. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5492, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 107 wires to a netlist network with 42 inputs and 33 outputs.

3.115.127.1. Executing ABC.

3.115.128. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5489, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 126 wires to a netlist network with 64 inputs and 33 outputs.

3.115.128.1. Executing ABC.

3.115.129. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5486, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 101 wires to a netlist network with 39 inputs and 33 outputs.

3.115.129.1. Executing ABC.

3.115.130. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5483, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.130.1. Executing ABC.

3.115.131. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5480, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 101 wires to a netlist network with 39 inputs and 33 outputs.

3.115.131.1. Executing ABC.

3.115.132. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5477, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.132.1. Executing ABC.

3.115.133. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5474, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 33 outputs.

3.115.133.1. Executing ABC.

3.115.134. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5471, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 125 wires to a netlist network with 60 inputs and 33 outputs.

3.115.134.1. Executing ABC.

3.115.135. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5468, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 33 outputs.

3.115.135.1. Executing ABC.

3.115.136. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5465, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 130 wires to a netlist network with 65 inputs and 33 outputs.

3.115.136.1. Executing ABC.

3.115.137. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5462, asynchronously reset by !$abc$93826$lo1
Extracted 56 gates and 92 wires to a netlist network with 36 inputs and 33 outputs.

3.115.137.1. Executing ABC.

3.115.138. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5459, asynchronously reset by !$abc$93826$lo1
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 33 outputs.

3.115.138.1. Executing ABC.

3.115.139. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5456, asynchronously reset by !$abc$93826$lo1
Extracted 56 gates and 92 wires to a netlist network with 36 inputs and 33 outputs.

3.115.139.1. Executing ABC.

3.115.140. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5453, asynchronously reset by !$abc$93826$lo1
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 33 outputs.

3.115.140.1. Executing ABC.

3.115.141. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5450, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 106 wires to a netlist network with 41 inputs and 33 outputs.

3.115.141.1. Executing ABC.

3.115.142. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5891, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 126 wires to a netlist network with 61 inputs and 33 outputs.

3.115.142.1. Executing ABC.

3.115.143. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5894, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 102 wires to a netlist network with 40 inputs and 33 outputs.

3.115.143.1. Executing ABC.

3.115.144. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5897, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 33 outputs.

3.115.144.1. Executing ABC.

3.115.145. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5900, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 97 wires to a netlist network with 35 inputs and 33 outputs.

3.115.145.1. Executing ABC.

3.115.146. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5903, asynchronously reset by !$abc$93826$lo1
Extracted 48 gates and 92 wires to a netlist network with 44 inputs and 33 outputs.

3.115.146.1. Executing ABC.

3.115.147. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5906, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 102 wires to a netlist network with 40 inputs and 33 outputs.

3.115.147.1. Executing ABC.

3.115.148. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5909, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 33 outputs.

3.115.148.1. Executing ABC.

3.115.149. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5912, asynchronously reset by !$abc$93826$lo1
Extracted 57 gates and 92 wires to a netlist network with 35 inputs and 33 outputs.

3.115.149.1. Executing ABC.

3.115.150. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5915, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 125 wires to a netlist network with 64 inputs and 33 outputs.

3.115.150.1. Executing ABC.

3.115.151. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5918, asynchronously reset by !$abc$93826$lo1
Extracted 53 gates and 88 wires to a netlist network with 35 inputs and 33 outputs.

3.115.151.1. Executing ABC.

3.115.152. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5921, asynchronously reset by !$abc$93826$lo1
Extracted 41 gates and 84 wires to a netlist network with 43 inputs and 33 outputs.

3.115.152.1. Executing ABC.

3.115.153. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5924, asynchronously reset by !$abc$93826$lo1
Extracted 57 gates and 92 wires to a netlist network with 35 inputs and 33 outputs.

3.115.153.1. Executing ABC.

3.115.154. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5927, asynchronously reset by !$abc$93826$lo1
Extracted 41 gates and 84 wires to a netlist network with 43 inputs and 33 outputs.

3.115.154.1. Executing ABC.

3.115.155. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5930, asynchronously reset by !$abc$93826$lo1
Extracted 53 gates and 88 wires to a netlist network with 35 inputs and 33 outputs.

3.115.155.1. Executing ABC.

3.115.156. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5933, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 33 outputs.

3.115.156.1. Executing ABC.

3.115.157. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5939, asynchronously reset by !$abc$93826$lo1
Extracted 64 gates and 122 wires to a netlist network with 58 inputs and 33 outputs.

3.115.157.1. Executing ABC.

3.115.158. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5942, asynchronously reset by !$abc$93826$lo1
Extracted 64 gates and 102 wires to a netlist network with 38 inputs and 33 outputs.

3.115.158.1. Executing ABC.

3.115.159. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5945, asynchronously reset by !$abc$93826$lo1
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 33 outputs.

3.115.159.1. Executing ABC.

3.115.160. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5948, asynchronously reset by !$abc$93826$lo1
Extracted 60 gates and 98 wires to a netlist network with 38 inputs and 33 outputs.

3.115.160.1. Executing ABC.

3.115.161. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5951, asynchronously reset by !$abc$93826$lo1
Extracted 41 gates and 76 wires to a netlist network with 35 inputs and 33 outputs.

3.115.161.1. Executing ABC.

3.115.162. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5954, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 96 wires to a netlist network with 35 inputs and 33 outputs.

3.115.162.1. Executing ABC.

3.115.163. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5957, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.115.163.1. Executing ABC.

3.115.164. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5960, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 103 wires to a netlist network with 38 inputs and 33 outputs.

3.115.164.1. Executing ABC.

3.115.165. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5963, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.115.165.1. Executing ABC.

3.115.166. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5966, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs.

3.115.166.1. Executing ABC.

3.115.167. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5969, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.167.1. Executing ABC.

3.115.168. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5972, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 97 wires to a netlist network with 35 inputs and 33 outputs.

3.115.168.1. Executing ABC.

3.115.169. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5975, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.169.1. Executing ABC.

3.115.170. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5978, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs.

3.115.170.1. Executing ABC.

3.115.171. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5981, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.115.171.1. Executing ABC.

3.115.172. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5984, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 114 wires to a netlist network with 49 inputs and 33 outputs.

3.115.172.1. Executing ABC.

3.115.173. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5987, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 130 wires to a netlist network with 65 inputs and 33 outputs.

3.115.173.1. Executing ABC.

3.115.174. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5990, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 33 outputs.

3.115.174.1. Executing ABC.

3.115.175. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5993, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.115.175.1. Executing ABC.

3.115.176. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5996, asynchronously reset by !$abc$93826$lo1
Extracted 51 gates and 86 wires to a netlist network with 35 inputs and 33 outputs.

3.115.176.1. Executing ABC.

3.115.177. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5999, asynchronously reset by !$abc$93826$lo1
Extracted 35 gates and 70 wires to a netlist network with 35 inputs and 33 outputs.

3.115.177.1. Executing ABC.

3.115.178. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6002, asynchronously reset by !$abc$93826$lo1
Extracted 55 gates and 90 wires to a netlist network with 35 inputs and 33 outputs.

3.115.178.1. Executing ABC.

3.115.179. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6005, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 33 outputs.

3.115.179.1. Executing ABC.

3.115.180. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6008, asynchronously reset by !$abc$93826$lo1
Extracted 64 gates and 110 wires to a netlist network with 46 inputs and 33 outputs.

3.115.180.1. Executing ABC.

3.115.181. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6011, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 33 outputs.

3.115.181.1. Executing ABC.

3.115.182. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6014, asynchronously reset by !$abc$93826$lo1
Extracted 64 gates and 106 wires to a netlist network with 42 inputs and 33 outputs.

3.115.182.1. Executing ABC.

3.115.183. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6017, asynchronously reset by !$abc$93826$lo1
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 33 outputs.

3.115.183.1. Executing ABC.

3.115.184. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6020, asynchronously reset by !$abc$93826$lo1
Extracted 53 gates and 88 wires to a netlist network with 35 inputs and 33 outputs.

3.115.184.1. Executing ABC.

3.115.185. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6023, asynchronously reset by !$abc$93826$lo1
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 33 outputs.

3.115.185.1. Executing ABC.

3.115.186. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6026, asynchronously reset by !$abc$93826$lo1
Extracted 57 gates and 92 wires to a netlist network with 35 inputs and 33 outputs.

3.115.186.1. Executing ABC.

3.115.187. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6029, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 33 outputs.

3.115.187.1. Executing ABC.

3.115.188. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6032, asynchronously reset by !$abc$93826$lo1
Extracted 62 gates and 109 wires to a netlist network with 47 inputs and 33 outputs.

3.115.188.1. Executing ABC.

3.115.189. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6035, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 124 wires to a netlist network with 59 inputs and 33 outputs.

3.115.189.1. Executing ABC.

3.115.190. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6038, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 111 wires to a netlist network with 46 inputs and 33 outputs.

3.115.190.1. Executing ABC.

3.115.191. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6041, asynchronously reset by !$abc$93826$lo1
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 33 outputs.

3.115.191.1. Executing ABC.

3.115.192. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6044, asynchronously reset by !$abc$93826$lo1
Extracted 50 gates and 85 wires to a netlist network with 35 inputs and 33 outputs.

3.115.192.1. Executing ABC.

3.115.193. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6047, asynchronously reset by !$abc$93826$lo1
Extracted 41 gates and 76 wires to a netlist network with 35 inputs and 33 outputs.

3.115.193.1. Executing ABC.

3.115.194. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6050, asynchronously reset by !$abc$93826$lo1
Extracted 54 gates and 89 wires to a netlist network with 35 inputs and 33 outputs.

3.115.194.1. Executing ABC.

3.115.195. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6053, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 33 outputs.

3.115.195.1. Executing ABC.

3.115.196. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6056, asynchronously reset by !$abc$93826$lo1
Extracted 61 gates and 100 wires to a netlist network with 39 inputs and 33 outputs.

3.115.196.1. Executing ABC.

3.115.197. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6059, asynchronously reset by !$abc$93826$lo1
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 33 outputs.

3.115.197.1. Executing ABC.

3.115.198. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6062, asynchronously reset by !$abc$93826$lo1
Extracted 64 gates and 102 wires to a netlist network with 38 inputs and 33 outputs.

3.115.198.1. Executing ABC.

3.115.199. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6065, asynchronously reset by !$abc$93826$lo1
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 33 outputs.

3.115.199.1. Executing ABC.

3.115.200. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6068, asynchronously reset by !$abc$93826$lo1
Extracted 57 gates and 92 wires to a netlist network with 35 inputs and 33 outputs.

3.115.200.1. Executing ABC.

3.115.201. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6071, asynchronously reset by !$abc$93826$lo1
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 33 outputs.

3.115.201.1. Executing ABC.

yosys> abc -dff

3.116. Executing ABC pass (technology mapping using ABC).

3.116.1. Summary of detected clock domains:
  92 cells in clk=\m_avmm_clk, en=$abc$177115$auto$opt_dff.cc:219:make_patterns_logic$5246, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$177213$auto$opt_dff.cc:219:make_patterns_logic$7810, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$abc$177311$auto$opt_dff.cc:219:make_patterns_logic$7813, arst=!$abc$94160$lo1, srst={ }
  44 cells in clk=\sclk_in, en=$abc$177409$auto$opt_dff.cc:219:make_patterns_logic$7798, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$abc$177507$auto$opt_dff.cc:219:make_patterns_logic$7801, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$abc$177605$auto$opt_dff.cc:219:make_patterns_logic$7804, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$abc$177703$auto$opt_dff.cc:219:make_patterns_logic$7774, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$abc$177801$auto$opt_dff.cc:219:make_patterns_logic$7777, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$abc$177899$auto$opt_dff.cc:219:make_patterns_logic$7780, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$abc$177997$auto$opt_dff.cc:219:make_patterns_logic$7783, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$abc$178095$auto$opt_dff.cc:219:make_patterns_logic$7786, arst=!$abc$94160$lo1, srst={ }
  49 cells in clk=\sclk_in, en=$abc$178193$auto$opt_dff.cc:219:make_patterns_logic$7789, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$abc$178291$auto$opt_dff.cc:219:make_patterns_logic$7792, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$178389$auto$opt_dff.cc:219:make_patterns_logic$7726, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$178487$auto$opt_dff.cc:219:make_patterns_logic$7729, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$178585$auto$opt_dff.cc:219:make_patterns_logic$7732, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$abc$178683$auto$opt_dff.cc:219:make_patterns_logic$7735, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$abc$178781$auto$opt_dff.cc:219:make_patterns_logic$7738, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$abc$178879$auto$opt_dff.cc:219:make_patterns_logic$7741, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$178977$auto$opt_dff.cc:219:make_patterns_logic$7744, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$abc$179075$auto$opt_dff.cc:219:make_patterns_logic$7747, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$179173$auto$opt_dff.cc:219:make_patterns_logic$7750, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$abc$179271$auto$opt_dff.cc:219:make_patterns_logic$7753, arst=!$abc$94160$lo1, srst={ }
  44 cells in clk=\sclk_in, en=$abc$179369$auto$opt_dff.cc:219:make_patterns_logic$7756, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$abc$179467$auto$opt_dff.cc:219:make_patterns_logic$7759, arst=!$abc$94160$lo1, srst={ }
  43 cells in clk=\sclk_in, en=$abc$179565$auto$opt_dff.cc:219:make_patterns_logic$7762, arst=!$abc$94160$lo1, srst={ }
  48 cells in clk=\sclk_in, en=$abc$179663$auto$opt_dff.cc:219:make_patterns_logic$7765, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$179761$auto$opt_dff.cc:219:make_patterns_logic$7768, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$179859$auto$opt_dff.cc:219:make_patterns_logic$7039, arst=!$abc$94160$lo1, srst={ }
  49 cells in clk=\sclk_in, en=$abc$179957$auto$opt_dff.cc:219:make_patterns_logic$7771, arst=!$abc$94160$lo1, srst={ }
  52 cells in clk=\sclk_in, en=$abc$180055$auto$opt_dff.cc:219:make_patterns_logic$7795, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$abc$180153$auto$opt_dff.cc:219:make_patterns_logic$7807, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$180251$auto$opt_dff.cc:219:make_patterns_logic$7504, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$180349$auto$opt_dff.cc:219:make_patterns_logic$7501, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$abc$180447$auto$opt_dff.cc:219:make_patterns_logic$7720, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$abc$180545$auto$opt_dff.cc:219:make_patterns_logic$5780, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$180643$auto$opt_dff.cc:219:make_patterns_logic$5774, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$180741$auto$opt_dff.cc:219:make_patterns_logic$5771, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$180839$auto$opt_dff.cc:219:make_patterns_logic$5768, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$180937$auto$opt_dff.cc:219:make_patterns_logic$5765, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181035$auto$opt_dff.cc:219:make_patterns_logic$5759, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181133$auto$opt_dff.cc:219:make_patterns_logic$5756, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181231$auto$opt_dff.cc:219:make_patterns_logic$5753, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181329$auto$opt_dff.cc:219:make_patterns_logic$5750, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181427$auto$opt_dff.cc:219:make_patterns_logic$5747, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181525$auto$opt_dff.cc:219:make_patterns_logic$5744, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181623$auto$opt_dff.cc:219:make_patterns_logic$5741, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181721$auto$opt_dff.cc:219:make_patterns_logic$5735, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181819$auto$opt_dff.cc:219:make_patterns_logic$5732, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$181917$auto$opt_dff.cc:219:make_patterns_logic$5729, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182015$auto$opt_dff.cc:219:make_patterns_logic$5726, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182113$auto$opt_dff.cc:219:make_patterns_logic$5723, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182211$auto$opt_dff.cc:219:make_patterns_logic$5720, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182309$auto$opt_dff.cc:219:make_patterns_logic$5717, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182407$auto$opt_dff.cc:219:make_patterns_logic$5714, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182505$auto$opt_dff.cc:219:make_patterns_logic$5711, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182603$auto$opt_dff.cc:219:make_patterns_logic$5708, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182701$auto$opt_dff.cc:219:make_patterns_logic$5705, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182799$auto$opt_dff.cc:219:make_patterns_logic$5702, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182897$auto$opt_dff.cc:219:make_patterns_logic$5699, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$182995$auto$opt_dff.cc:219:make_patterns_logic$5696, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183093$auto$opt_dff.cc:219:make_patterns_logic$5693, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183191$auto$opt_dff.cc:219:make_patterns_logic$5687, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183289$auto$opt_dff.cc:219:make_patterns_logic$5684, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183387$auto$opt_dff.cc:219:make_patterns_logic$5681, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183485$auto$opt_dff.cc:219:make_patterns_logic$5678, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183583$auto$opt_dff.cc:219:make_patterns_logic$5675, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183681$auto$opt_dff.cc:219:make_patterns_logic$5672, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183779$auto$opt_dff.cc:219:make_patterns_logic$5669, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183877$auto$opt_dff.cc:219:make_patterns_logic$5666, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$183975$auto$opt_dff.cc:219:make_patterns_logic$5663, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184073$auto$opt_dff.cc:219:make_patterns_logic$5660, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184171$auto$opt_dff.cc:219:make_patterns_logic$5657, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184269$auto$opt_dff.cc:219:make_patterns_logic$5654, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184367$auto$opt_dff.cc:219:make_patterns_logic$5651, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184465$auto$opt_dff.cc:219:make_patterns_logic$5648, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184563$auto$opt_dff.cc:219:make_patterns_logic$5645, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184661$auto$opt_dff.cc:219:make_patterns_logic$5642, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184759$auto$opt_dff.cc:219:make_patterns_logic$5639, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184857$auto$opt_dff.cc:219:make_patterns_logic$5636, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$184955$auto$opt_dff.cc:219:make_patterns_logic$5633, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185053$auto$opt_dff.cc:219:make_patterns_logic$5630, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185151$auto$opt_dff.cc:219:make_patterns_logic$5627, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185249$auto$opt_dff.cc:219:make_patterns_logic$5624, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185347$auto$opt_dff.cc:219:make_patterns_logic$5621, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185445$auto$opt_dff.cc:219:make_patterns_logic$5618, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185543$auto$opt_dff.cc:219:make_patterns_logic$5615, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185641$auto$opt_dff.cc:219:make_patterns_logic$5612, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185739$auto$opt_dff.cc:219:make_patterns_logic$5609, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185837$auto$opt_dff.cc:219:make_patterns_logic$5606, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$185935$auto$opt_dff.cc:219:make_patterns_logic$5603, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186033$auto$opt_dff.cc:219:make_patterns_logic$5600, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186131$auto$opt_dff.cc:219:make_patterns_logic$5597, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186229$auto$opt_dff.cc:219:make_patterns_logic$5591, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186327$auto$opt_dff.cc:219:make_patterns_logic$5588, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186425$auto$opt_dff.cc:219:make_patterns_logic$5585, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186523$auto$opt_dff.cc:219:make_patterns_logic$5582, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186621$auto$opt_dff.cc:219:make_patterns_logic$5579, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186719$auto$opt_dff.cc:219:make_patterns_logic$5576, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186817$auto$opt_dff.cc:219:make_patterns_logic$5573, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$186915$auto$opt_dff.cc:219:make_patterns_logic$5570, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187013$auto$opt_dff.cc:219:make_patterns_logic$5567, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187111$auto$opt_dff.cc:219:make_patterns_logic$5564, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187209$auto$opt_dff.cc:219:make_patterns_logic$5561, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187307$auto$opt_dff.cc:219:make_patterns_logic$5558, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187405$auto$opt_dff.cc:219:make_patterns_logic$5555, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187503$auto$opt_dff.cc:219:make_patterns_logic$5552, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187601$auto$opt_dff.cc:219:make_patterns_logic$5549, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187699$auto$opt_dff.cc:219:make_patterns_logic$5546, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187797$auto$opt_dff.cc:219:make_patterns_logic$5543, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187895$auto$opt_dff.cc:219:make_patterns_logic$5540, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$187993$auto$opt_dff.cc:219:make_patterns_logic$5537, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188091$auto$opt_dff.cc:219:make_patterns_logic$5534, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188189$auto$opt_dff.cc:219:make_patterns_logic$5531, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188287$auto$opt_dff.cc:219:make_patterns_logic$5528, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188385$auto$opt_dff.cc:219:make_patterns_logic$5525, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188483$auto$opt_dff.cc:219:make_patterns_logic$5522, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188581$auto$opt_dff.cc:219:make_patterns_logic$5519, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188679$auto$opt_dff.cc:219:make_patterns_logic$5516, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188777$auto$opt_dff.cc:219:make_patterns_logic$5513, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188875$auto$opt_dff.cc:219:make_patterns_logic$5510, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$188973$auto$opt_dff.cc:219:make_patterns_logic$5507, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189071$auto$opt_dff.cc:219:make_patterns_logic$5504, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189169$auto$opt_dff.cc:219:make_patterns_logic$5501, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189267$auto$opt_dff.cc:219:make_patterns_logic$5498, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189365$auto$opt_dff.cc:219:make_patterns_logic$5495, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189463$auto$opt_dff.cc:219:make_patterns_logic$5492, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189561$auto$opt_dff.cc:219:make_patterns_logic$5489, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189659$auto$opt_dff.cc:219:make_patterns_logic$5486, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189757$auto$opt_dff.cc:219:make_patterns_logic$5483, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189855$auto$opt_dff.cc:219:make_patterns_logic$5480, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$189953$auto$opt_dff.cc:219:make_patterns_logic$5477, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190051$auto$opt_dff.cc:219:make_patterns_logic$5474, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190149$auto$opt_dff.cc:219:make_patterns_logic$5471, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190247$auto$opt_dff.cc:219:make_patterns_logic$5468, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190345$auto$opt_dff.cc:219:make_patterns_logic$5465, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190443$auto$opt_dff.cc:219:make_patterns_logic$5462, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190541$auto$opt_dff.cc:219:make_patterns_logic$5459, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190639$auto$opt_dff.cc:219:make_patterns_logic$5456, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190737$auto$opt_dff.cc:219:make_patterns_logic$5453, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190835$auto$opt_dff.cc:219:make_patterns_logic$5450, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$190933$auto$opt_dff.cc:219:make_patterns_logic$5891, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191031$auto$opt_dff.cc:219:make_patterns_logic$5894, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191129$auto$opt_dff.cc:219:make_patterns_logic$5897, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191227$auto$opt_dff.cc:219:make_patterns_logic$5900, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191325$auto$opt_dff.cc:219:make_patterns_logic$5903, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191423$auto$opt_dff.cc:219:make_patterns_logic$5906, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191521$auto$opt_dff.cc:219:make_patterns_logic$5909, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191619$auto$opt_dff.cc:219:make_patterns_logic$5912, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191717$auto$opt_dff.cc:219:make_patterns_logic$5915, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191815$auto$opt_dff.cc:219:make_patterns_logic$5918, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$191913$auto$opt_dff.cc:219:make_patterns_logic$5921, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192011$auto$opt_dff.cc:219:make_patterns_logic$5924, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192109$auto$opt_dff.cc:219:make_patterns_logic$5927, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192207$auto$opt_dff.cc:219:make_patterns_logic$5930, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192305$auto$opt_dff.cc:219:make_patterns_logic$5933, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192403$auto$opt_dff.cc:219:make_patterns_logic$5939, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192501$auto$opt_dff.cc:219:make_patterns_logic$5942, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192599$auto$opt_dff.cc:219:make_patterns_logic$5945, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192697$auto$opt_dff.cc:219:make_patterns_logic$5948, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192795$auto$opt_dff.cc:219:make_patterns_logic$5951, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192893$auto$opt_dff.cc:219:make_patterns_logic$5954, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$192991$auto$opt_dff.cc:219:make_patterns_logic$5957, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193089$auto$opt_dff.cc:219:make_patterns_logic$5960, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193187$auto$opt_dff.cc:219:make_patterns_logic$5963, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193285$auto$opt_dff.cc:219:make_patterns_logic$5966, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193383$auto$opt_dff.cc:219:make_patterns_logic$5969, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193481$auto$opt_dff.cc:219:make_patterns_logic$5972, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193579$auto$opt_dff.cc:219:make_patterns_logic$5975, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193677$auto$opt_dff.cc:219:make_patterns_logic$5978, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193775$auto$opt_dff.cc:219:make_patterns_logic$5981, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193873$auto$opt_dff.cc:219:make_patterns_logic$5984, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$193971$auto$opt_dff.cc:219:make_patterns_logic$5987, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194069$auto$opt_dff.cc:219:make_patterns_logic$5990, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194167$auto$opt_dff.cc:219:make_patterns_logic$5993, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194265$auto$opt_dff.cc:219:make_patterns_logic$5996, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194363$auto$opt_dff.cc:219:make_patterns_logic$5999, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194461$auto$opt_dff.cc:219:make_patterns_logic$6002, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194559$auto$opt_dff.cc:219:make_patterns_logic$6005, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194657$auto$opt_dff.cc:219:make_patterns_logic$6008, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194755$auto$opt_dff.cc:219:make_patterns_logic$6011, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194853$auto$opt_dff.cc:219:make_patterns_logic$6014, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$194951$auto$opt_dff.cc:219:make_patterns_logic$6017, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195049$auto$opt_dff.cc:219:make_patterns_logic$6020, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195147$auto$opt_dff.cc:219:make_patterns_logic$6023, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195245$auto$opt_dff.cc:219:make_patterns_logic$6026, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195343$auto$opt_dff.cc:219:make_patterns_logic$6029, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195441$auto$opt_dff.cc:219:make_patterns_logic$6032, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195539$auto$opt_dff.cc:219:make_patterns_logic$6035, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195637$auto$opt_dff.cc:219:make_patterns_logic$6038, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195735$auto$opt_dff.cc:219:make_patterns_logic$6041, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195833$auto$opt_dff.cc:219:make_patterns_logic$6044, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$195931$auto$opt_dff.cc:219:make_patterns_logic$6047, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$196029$auto$opt_dff.cc:219:make_patterns_logic$6050, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$196127$auto$opt_dff.cc:219:make_patterns_logic$6053, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$196225$auto$opt_dff.cc:219:make_patterns_logic$6056, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$196323$auto$opt_dff.cc:219:make_patterns_logic$6059, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$196421$auto$opt_dff.cc:219:make_patterns_logic$6062, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$196519$auto$opt_dff.cc:219:make_patterns_logic$6065, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$196617$auto$opt_dff.cc:219:make_patterns_logic$6068, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6074, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6077, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6080, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6083, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6086, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6089, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6092, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6095, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6098, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6101, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6104, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6107, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6110, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6113, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6116, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6119, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6122, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6125, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6128, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6131, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6134, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6137, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6140, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6143, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6146, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6149, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6152, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6155, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6158, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6161, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6164, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6167, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6170, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6173, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6176, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6179, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6182, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6185, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6188, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6191, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6194, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6197, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6200, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6203, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6206, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6209, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6212, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6215, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6218, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6221, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6224, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6227, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6230, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6233, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6236, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6239, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6242, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6245, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6248, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6251, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6254, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6257, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6260, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6263, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6266, arst=!$abc$93826$lo1, srst={ }
  5 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$6277, arst=!$abc$93826$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6283, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6286, arst=!$abc$94160$lo1, srst={ }
  47 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6289, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6292, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6295, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6298, arst=!$abc$94160$lo1, srst={ }
  52 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6301, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6304, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6307, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6310, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6313, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6316, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6319, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6322, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6325, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6328, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6331, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6337, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6340, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6343, arst=!$abc$94160$lo1, srst={ }
  38 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6346, arst=!$abc$94160$lo1, srst={ }
  50 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6349, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6352, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6355, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6358, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6361, arst=!$abc$94160$lo1, srst={ }
  42 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6364, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6367, arst=!$abc$94160$lo1, srst={ }
  41 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6370, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6373, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6376, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6379, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6382, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6385, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6388, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6391, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6394, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6397, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6400, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6403, arst=!$abc$94160$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7678, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6406, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6409, arst=!$abc$94160$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6412, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5888, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5882, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5885, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5876, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5879, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5873, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5867, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5870, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5861, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5864, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5858, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5852, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5855, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5846, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5849, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5843, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5837, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5840, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5831, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5834, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5828, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5822, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5825, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5816, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5819, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5813, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5807, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5810, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5801, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5804, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5798, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5792, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5795, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6442, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6439, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6436, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6433, arst=!$abc$94160$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6430, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6427, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6424, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6421, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6418, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6415, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6784, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6781, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6778, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6775, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6772, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6769, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6766, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6763, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6760, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6757, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6754, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6751, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6748, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6745, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6742, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6739, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6736, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6733, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6730, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6727, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6724, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6721, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6718, arst=!$abc$94160$lo1, srst={ }
  46 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6715, arst=!$abc$94160$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6712, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6709, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6706, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6703, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6700, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6697, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6694, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6691, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6688, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6685, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6682, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6679, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6676, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6673, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6670, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6667, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6664, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6661, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6658, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6655, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6652, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6649, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6646, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6643, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6640, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6637, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6634, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6631, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6628, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6625, arst=!$abc$94160$lo1, srst={ }
  42 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6622, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6619, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6616, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6613, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6610, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6607, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6604, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6601, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6598, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6595, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6592, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6589, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6586, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6583, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6580, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6577, arst=!$abc$94160$lo1, srst={ }
  38 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6574, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6571, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6568, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6565, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6562, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6559, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6556, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6553, arst=!$abc$94160$lo1, srst={ }
  38 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6550, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6547, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6544, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6541, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6538, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6535, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6532, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6529, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6526, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6523, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6520, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6517, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6514, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6511, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6508, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6505, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6502, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6499, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6496, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6493, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6490, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6487, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6484, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6481, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6478, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6475, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6472, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6469, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6466, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6463, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6460, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6457, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6454, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6451, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6448, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6445, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6886, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6889, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6892, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6895, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6898, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6901, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6904, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6907, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6910, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6913, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6916, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6919, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6922, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6925, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6928, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6931, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6934, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6937, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6940, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6943, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6946, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6949, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6952, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6955, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6958, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6961, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6964, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6967, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6970, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6973, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6976, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6979, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6982, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6985, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6988, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6991, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6994, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6997, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7000, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7003, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7006, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7009, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7012, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5777, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5762, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5738, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5690, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5594, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5936, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6334, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7717, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7033, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7681, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7018, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7027, arst=!$abc$94160$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7687, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7024, arst=!$abc$94160$lo1, srst={ }
  66 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5789, arst=!$abc$93826$lo1, srst={ }
  39 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5786, arst=!$abc$93826$lo1, srst={ }
  40 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5783, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7015, arst=!$abc$94160$lo1, srst={ }
  48 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7036, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7042, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7708, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7723, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7021, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7030, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7711, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7714, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7684, arst=!$abc$94160$lo1, srst={ }
  49 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7675, arst=!$abc$94160$lo1, srst={ }
  52 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7672, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90494$auto$opt_dff.cc:219:make_patterns_logic$7669, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90592$auto$opt_dff.cc:219:make_patterns_logic$7576, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90690$auto$opt_dff.cc:219:make_patterns_logic$7573, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$90788$auto$opt_dff.cc:219:make_patterns_logic$7570, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90886$auto$opt_dff.cc:219:make_patterns_logic$7567, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$90984$auto$opt_dff.cc:219:make_patterns_logic$7564, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91082$auto$opt_dff.cc:219:make_patterns_logic$7561, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91180$auto$opt_dff.cc:219:make_patterns_logic$7558, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91278$auto$opt_dff.cc:219:make_patterns_logic$7555, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91376$auto$opt_dff.cc:219:make_patterns_logic$7549, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91474$auto$opt_dff.cc:219:make_patterns_logic$7546, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91572$auto$opt_dff.cc:219:make_patterns_logic$7543, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91670$auto$opt_dff.cc:219:make_patterns_logic$7540, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91768$auto$opt_dff.cc:219:make_patterns_logic$7537, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91866$auto$opt_dff.cc:219:make_patterns_logic$7534, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91964$auto$opt_dff.cc:219:make_patterns_logic$7531, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92062$auto$opt_dff.cc:219:make_patterns_logic$7528, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92160$auto$opt_dff.cc:219:make_patterns_logic$7525, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92258$auto$opt_dff.cc:219:make_patterns_logic$7522, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92356$auto$opt_dff.cc:219:make_patterns_logic$7516, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92454$auto$opt_dff.cc:219:make_patterns_logic$7513, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92552$auto$opt_dff.cc:219:make_patterns_logic$7510, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92650$auto$opt_dff.cc:219:make_patterns_logic$7666, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92748$auto$opt_dff.cc:219:make_patterns_logic$7663, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92846$auto$opt_dff.cc:219:make_patterns_logic$7660, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92944$auto$opt_dff.cc:219:make_patterns_logic$7657, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93042$auto$opt_dff.cc:219:make_patterns_logic$7654, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93140$auto$opt_dff.cc:219:make_patterns_logic$7651, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93238$auto$opt_dff.cc:219:make_patterns_logic$7648, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93336$auto$opt_dff.cc:219:make_patterns_logic$7645, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93434$auto$opt_dff.cc:219:make_patterns_logic$7642, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93532$auto$opt_dff.cc:219:make_patterns_logic$7639, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93630$auto$opt_dff.cc:219:make_patterns_logic$7633, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93728$auto$opt_dff.cc:219:make_patterns_logic$7630, arst=!$abc$94160$lo1, srst={ }
  2 cells in clk=\m_avmm_clk, en={ }, arst=!\m_avmm_rst_n, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$93832$auto$opt_dff.cc:219:make_patterns_logic$4796, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$93964$auto$opt_dff.cc:219:make_patterns_logic$4793, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$94062$auto$opt_dff.cc:219:make_patterns_logic$4799, arst=!$abc$93826$lo1, srst={ }
  2 cells in clk=\sclk_in, en={ }, arst=!\rst_n, srst={ }
  68 cells in clk=!\sclk_in, en=$abc$94166$auto$opt_dff.cc:194:make_patterns_logic$7860, arst=!$abc$94160$lo1, srst={ }
  136 cells in clk=!\sclk_in, en=$abc$94266$i_spim_intf.spi_read, arst=!$abc$94160$lo1, srst={ }
  7 cells in clk=!\sclk_in, en=$abc$94403$auto$opt_dff.cc:194:make_patterns_logic$7864, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$94412$auto$opt_dff.cc:219:make_patterns_logic$7627, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=!$abc$94510$auto$simplemap.cc:169:logic_reduce$87310, arst=!$abc$94160$lo1, srst={ }
  90 cells in clk=\sclk_in, en=$abc$94609$auto$opt_dff.cc:194:make_patterns_logic$7867, arst=!$abc$94160$lo1, srst={ }
  5 cells in clk=\sclk_in, en=$abc$94735$auto$opt_dff.cc:194:make_patterns_logic$7874, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$94745$auto$opt_dff.cc:219:make_patterns_logic$7624, arst=!$abc$94160$lo1, srst={ }
  44 cells in clk=\m_avmm_clk, en=$abc$94843$auto$opt_dff.cc:219:make_patterns_logic$4751, arst=!$abc$93826$lo1, srst={ }
  21 cells in clk=!\sclk_in, en={ }, arst=!$abc$94160$lo1, srst={ }
  10 cells in clk=\sclk_in, en=$abc$94973$auto$opt_dff.cc:219:make_patterns_logic$7881, arst=!$abc$94160$lo1, srst={ }
  43 cells in clk=\m_avmm_clk, en=$abc$94979$auto$opt_dff.cc:219:make_patterns_logic$4745, arst=!$abc$93826$lo1, srst={ }
  104 cells in clk=\sclk_in, en=$abc$95077$auto$opt_dff.cc:194:make_patterns_logic$7884, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$95198$auto$opt_dff.cc:219:make_patterns_logic$7621, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95296$auto$opt_dff.cc:219:make_patterns_logic$4748, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95394$auto$opt_dff.cc:219:make_patterns_logic$4763, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95492$auto$opt_dff.cc:219:make_patterns_logic$4760, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95590$auto$opt_dff.cc:219:make_patterns_logic$4811, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95688$auto$opt_dff.cc:219:make_patterns_logic$4808, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95786$auto$opt_dff.cc:219:make_patterns_logic$4802, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$95884$auto$opt_dff.cc:219:make_patterns_logic$7618, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95982$auto$opt_dff.cc:219:make_patterns_logic$4805, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96080$auto$opt_dff.cc:219:make_patterns_logic$4871, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96178$auto$opt_dff.cc:219:make_patterns_logic$4739, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96276$auto$opt_dff.cc:219:make_patterns_logic$4868, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96374$auto$opt_dff.cc:219:make_patterns_logic$4865, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96472$auto$opt_dff.cc:219:make_patterns_logic$4862, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96570$auto$opt_dff.cc:219:make_patterns_logic$4859, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96668$auto$opt_dff.cc:219:make_patterns_logic$4856, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96766$auto$opt_dff.cc:219:make_patterns_logic$4853, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96864$auto$opt_dff.cc:219:make_patterns_logic$4850, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$96962$auto$opt_dff.cc:219:make_patterns_logic$7615, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97060$auto$opt_dff.cc:219:make_patterns_logic$4847, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97158$auto$opt_dff.cc:219:make_patterns_logic$4844, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97256$auto$opt_dff.cc:219:make_patterns_logic$4841, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97354$auto$opt_dff.cc:219:make_patterns_logic$4838, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97452$auto$opt_dff.cc:219:make_patterns_logic$4835, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97550$auto$opt_dff.cc:219:make_patterns_logic$4832, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97648$auto$opt_dff.cc:219:make_patterns_logic$4829, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97746$auto$opt_dff.cc:219:make_patterns_logic$4826, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97844$auto$opt_dff.cc:219:make_patterns_logic$4823, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$97942$auto$opt_dff.cc:219:make_patterns_logic$7612, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98040$auto$opt_dff.cc:219:make_patterns_logic$4736, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7705, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7702, arst=!$abc$94160$lo1, srst={ }
  47 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7699, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98138$auto$opt_dff.cc:219:make_patterns_logic$4820, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98236$auto$opt_dff.cc:219:make_patterns_logic$4757, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98334$auto$opt_dff.cc:219:make_patterns_logic$4754, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$abc$98432$auto$opt_dff.cc:219:make_patterns_logic$7609, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98530$auto$opt_dff.cc:219:make_patterns_logic$4814, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98628$auto$opt_dff.cc:219:make_patterns_logic$4733, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98726$auto$opt_dff.cc:219:make_patterns_logic$4817, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98824$auto$opt_dff.cc:219:make_patterns_logic$4895, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98922$auto$opt_dff.cc:219:make_patterns_logic$4742, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7696, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7693, arst=!$abc$94160$lo1, srst={ }
  15 cells in clk=\sclk_in, en=$abc$99118$auto$opt_dff.cc:194:make_patterns_logic$7819, arst=!$abc$94160$lo1, srst={ }
  46 cells in clk=\m_avmm_clk, en=$abc$99020$auto$opt_dff.cc:219:make_patterns_logic$4892, arst=!$abc$93826$lo1, srst={ }
  4 cells in clk=\m_avmm_clk, en=$abc$99124$auto$opt_dff.cc:219:make_patterns_logic$7830, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$abc$135549$lo075, arst=!$abc$94160$lo1, srst={ }
  3 cells in clk=\sclk_in, en=$abc$99212$auto$opt_dff.cc:194:make_patterns_logic$7836, arst=!$abc$94160$lo1, srst={ }
  11 cells in clk=\m_avmm_clk, en=$abc$99217$auto$opt_dff.cc:194:make_patterns_logic$7839, arst=!$abc$93826$lo1, srst={ }
  14 cells in clk=\m_avmm_clk, en=$abc$101366$auto$simplemap.cc:128:simplemap_reduce$11626, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$abc$99253$auto$opt_dff.cc:219:make_patterns_logic$7606, arst=!$abc$94160$lo1, srst={ }
  4 cells in clk=\m_avmm_clk, en=$abc$99351$auto$opt_dff.cc:219:make_patterns_logic$7853, arst=!$abc$93826$lo1, srst={ }
  47 cells in clk=\m_avmm_clk, en=$abc$99358$flatten\i_spimreg_top.$verific$n679$1130, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7690, arst=!$abc$94160$lo1, srst={ }
  66 cells in clk=!\sclk_in, en=$abc$99470$auto$opt_dff.cc:194:make_patterns_logic$7857, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$99568$auto$opt_dff.cc:219:make_patterns_logic$7600, arst=!$abc$94160$lo1, srst={ }
  72 cells in clk=\m_avmm_clk, en=$abc$99666$i_spimreg_top.i_spim_reg.we_wbuf_fifo_ctrl, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$99770$auto$opt_dff.cc:219:make_patterns_logic$7597, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$99868$auto$opt_dff.cc:219:make_patterns_logic$7594, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$99966$auto$opt_dff.cc:219:make_patterns_logic$7591, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100064$auto$opt_dff.cc:219:make_patterns_logic$7588, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$100162$auto$opt_dff.cc:219:make_patterns_logic$7585, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100260$auto$opt_dff.cc:219:make_patterns_logic$7582, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100358$auto$opt_dff.cc:219:make_patterns_logic$7579, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100456$auto$opt_dff.cc:219:make_patterns_logic$7552, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100554$auto$opt_dff.cc:219:make_patterns_logic$7519, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100652$auto$opt_dff.cc:219:make_patterns_logic$7636, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100750$auto$opt_dff.cc:219:make_patterns_logic$7603, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100848$auto$opt_dff.cc:219:make_patterns_logic$7507, arst=!$abc$94160$lo1, srst={ }
  47 cells in clk=\sclk_in, en=$abc$100946$auto$opt_dff.cc:219:make_patterns_logic$6280, arst=!$abc$94160$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$abc$101044$auto$opt_dff.cc:219:make_patterns_logic$6274, arst=!$abc$93826$lo1, srst={ }
  69 cells in clk=\m_avmm_clk, en=$abc$101114$i_spimreg_top.i_spim_reg.load_dbg_bus0, arst=!$abc$93826$lo1, srst={ }
  90 cells in clk=\m_avmm_clk, en=$abc$101213$i_spimreg_top.i_spim_reg.we_rbuf_fifo_ctrl, arst=!$abc$93826$lo1, srst={ }
  20 cells in clk=\m_avmm_clk, en=$abc$99666$auto$opt_dff.cc:194:make_patterns_logic$7816, arst=!$abc$93826$lo1, srst={ }
  28131 cells in clk=\m_avmm_clk, en={ }, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$169667$auto$opt_dff.cc:219:make_patterns_logic$4790, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$169765$auto$opt_dff.cc:219:make_patterns_logic$4787, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$169863$auto$opt_dff.cc:219:make_patterns_logic$4874, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$169961$auto$opt_dff.cc:219:make_patterns_logic$4877, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170059$auto$opt_dff.cc:219:make_patterns_logic$4880, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170157$auto$opt_dff.cc:219:make_patterns_logic$4766, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170255$auto$opt_dff.cc:219:make_patterns_logic$4883, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170353$auto$opt_dff.cc:219:make_patterns_logic$4886, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170451$auto$opt_dff.cc:219:make_patterns_logic$4889, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170549$auto$opt_dff.cc:219:make_patterns_logic$5447, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170647$auto$opt_dff.cc:219:make_patterns_logic$5444, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170745$auto$opt_dff.cc:219:make_patterns_logic$5441, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170843$auto$opt_dff.cc:219:make_patterns_logic$5438, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170941$auto$opt_dff.cc:219:make_patterns_logic$5435, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171039$auto$opt_dff.cc:219:make_patterns_logic$5432, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171137$auto$opt_dff.cc:219:make_patterns_logic$5429, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171235$auto$opt_dff.cc:219:make_patterns_logic$5426, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171333$auto$opt_dff.cc:219:make_patterns_logic$5423, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171431$auto$opt_dff.cc:219:make_patterns_logic$5420, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171529$auto$opt_dff.cc:219:make_patterns_logic$5417, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171627$auto$opt_dff.cc:219:make_patterns_logic$5414, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171725$auto$opt_dff.cc:219:make_patterns_logic$5411, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171823$auto$opt_dff.cc:219:make_patterns_logic$5408, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171921$auto$opt_dff.cc:219:make_patterns_logic$5405, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172019$auto$opt_dff.cc:219:make_patterns_logic$5402, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172117$auto$opt_dff.cc:219:make_patterns_logic$5399, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172215$auto$opt_dff.cc:219:make_patterns_logic$5396, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172313$auto$opt_dff.cc:219:make_patterns_logic$5393, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172411$auto$opt_dff.cc:219:make_patterns_logic$5390, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172509$auto$opt_dff.cc:219:make_patterns_logic$5387, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172607$auto$opt_dff.cc:219:make_patterns_logic$5384, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172705$auto$opt_dff.cc:219:make_patterns_logic$5381, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172803$auto$opt_dff.cc:219:make_patterns_logic$5378, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172901$auto$opt_dff.cc:219:make_patterns_logic$5375, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172999$auto$opt_dff.cc:219:make_patterns_logic$5372, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173097$auto$opt_dff.cc:219:make_patterns_logic$5369, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173195$auto$opt_dff.cc:219:make_patterns_logic$5366, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173293$auto$opt_dff.cc:219:make_patterns_logic$5363, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173391$auto$opt_dff.cc:219:make_patterns_logic$5360, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173489$auto$opt_dff.cc:219:make_patterns_logic$5357, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173587$auto$opt_dff.cc:219:make_patterns_logic$5354, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173685$auto$opt_dff.cc:219:make_patterns_logic$5351, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173783$auto$opt_dff.cc:219:make_patterns_logic$5348, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173881$auto$opt_dff.cc:219:make_patterns_logic$5345, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173979$auto$opt_dff.cc:219:make_patterns_logic$5342, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174077$auto$opt_dff.cc:219:make_patterns_logic$5339, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174175$auto$opt_dff.cc:219:make_patterns_logic$5336, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174273$auto$opt_dff.cc:219:make_patterns_logic$5333, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174371$auto$opt_dff.cc:219:make_patterns_logic$5330, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174469$auto$opt_dff.cc:219:make_patterns_logic$5327, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174567$auto$opt_dff.cc:219:make_patterns_logic$5324, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174665$auto$opt_dff.cc:219:make_patterns_logic$5321, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174763$auto$opt_dff.cc:219:make_patterns_logic$5318, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174861$auto$opt_dff.cc:219:make_patterns_logic$5315, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174959$auto$opt_dff.cc:219:make_patterns_logic$5312, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175057$auto$opt_dff.cc:219:make_patterns_logic$5309, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175155$auto$opt_dff.cc:219:make_patterns_logic$5306, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175253$auto$opt_dff.cc:219:make_patterns_logic$5303, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175351$auto$opt_dff.cc:219:make_patterns_logic$5300, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175449$auto$opt_dff.cc:219:make_patterns_logic$5297, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175547$auto$opt_dff.cc:219:make_patterns_logic$5294, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175645$auto$opt_dff.cc:219:make_patterns_logic$5291, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175743$auto$opt_dff.cc:219:make_patterns_logic$5288, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175841$auto$opt_dff.cc:219:make_patterns_logic$5285, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175939$auto$opt_dff.cc:219:make_patterns_logic$5282, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176037$auto$opt_dff.cc:219:make_patterns_logic$5279, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176135$auto$opt_dff.cc:219:make_patterns_logic$5276, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176233$auto$opt_dff.cc:219:make_patterns_logic$5273, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176331$auto$opt_dff.cc:219:make_patterns_logic$5270, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176429$auto$opt_dff.cc:219:make_patterns_logic$5267, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176527$auto$opt_dff.cc:219:make_patterns_logic$5264, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176625$auto$opt_dff.cc:219:make_patterns_logic$5261, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176723$auto$opt_dff.cc:219:make_patterns_logic$5258, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176821$auto$opt_dff.cc:219:make_patterns_logic$5255, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176919$auto$opt_dff.cc:219:make_patterns_logic$5252, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$177017$auto$opt_dff.cc:219:make_patterns_logic$5249, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5243, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5240, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5237, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5234, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5231, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5228, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5225, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5222, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5219, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5216, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5213, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5210, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5207, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5204, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5201, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5198, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5195, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5192, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5189, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5186, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5183, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5180, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5177, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5174, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5171, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5168, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5165, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5162, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5159, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5156, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5153, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5150, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5147, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5144, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5141, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5138, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5135, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5132, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5129, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5126, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5123, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5120, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5117, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5114, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5111, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5108, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5105, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5102, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5099, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5096, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5093, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5090, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5087, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5084, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5081, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5078, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5075, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5072, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5069, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5066, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5063, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5060, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5057, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5054, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5051, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5048, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5045, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5042, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5039, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5036, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5033, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5030, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5027, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5024, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5021, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5018, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5015, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5012, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5009, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5006, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5003, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5000, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4997, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4994, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4991, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4988, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4985, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4982, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4979, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4976, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4973, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4970, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4967, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4964, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4961, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4958, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4955, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4952, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4949, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4946, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4943, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4940, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4937, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4934, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4931, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4928, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4925, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4922, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4919, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4916, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4913, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4910, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4907, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4904, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4901, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4898, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7498, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7486, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7489, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7492, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7495, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7480, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7483, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7474, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7477, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7471, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4784, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7465, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7468, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7459, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7462, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7456, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7450, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7453, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7444, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7447, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4781, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7441, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4775, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4778, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4772, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7438, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7435, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7423, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7426, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7429, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7432, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4769, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7420, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7417, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7405, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7408, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7411, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7414, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6790, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6787, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6793, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6799, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6796, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6805, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6802, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6808, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6814, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6811, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6820, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6817, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6823, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6829, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6826, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6835, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6832, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6838, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6844, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6841, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6850, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6847, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6853, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6859, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6856, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6865, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6862, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6868, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6874, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6871, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6880, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6877, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6883, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7402, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7399, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7396, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7393, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7390, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7387, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7384, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7381, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7378, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7375, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7372, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7369, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7366, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7363, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7360, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7357, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7354, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7351, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7348, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7345, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7342, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7339, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7336, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7333, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7330, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7327, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7324, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7321, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7318, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7315, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7312, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7309, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7306, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7303, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7300, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7297, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7294, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7291, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7288, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7285, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7282, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7279, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7276, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7273, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7270, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7267, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7264, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7261, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7258, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7255, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7252, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7249, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7246, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7243, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7240, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7237, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7234, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7231, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7228, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7225, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7222, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7219, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7216, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7213, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7210, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7207, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7204, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7201, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7198, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7195, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7192, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7189, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7186, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7183, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7180, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7177, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7174, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7171, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7168, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7165, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7162, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7159, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7156, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7153, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7150, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7147, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7144, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7141, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7138, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7135, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7132, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7129, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7126, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7123, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7120, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7117, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7114, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7111, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7108, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7105, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7102, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7099, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7096, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7093, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7090, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7087, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7084, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7081, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7078, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7075, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7072, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7069, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7066, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7063, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7060, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7057, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7054, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7051, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7048, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7045, arst=!$abc$94160$lo1, srst={ }
  34580 cells in clk=\sclk_in, en={ }, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$abc$196715$auto$opt_dff.cc:219:make_patterns_logic$6071, arst=!$abc$93826$lo1, srst={ }

3.116.2. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$177115$auto$opt_dff.cc:219:make_patterns_logic$5246, asynchronously reset by !$abc$93826$lo1
Extracted 92 gates and 134 wires to a netlist network with 42 inputs and 60 outputs.

3.116.2.1. Executing ABC.

3.116.3. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$177213$auto$opt_dff.cc:219:make_patterns_logic$7810, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 134 wires to a netlist network with 69 inputs and 33 outputs.

3.116.3.1. Executing ABC.

3.116.4. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$177311$auto$opt_dff.cc:219:make_patterns_logic$7813, asynchronously reset by !$abc$94160$lo1
Extracted 56 gates and 101 wires to a netlist network with 45 inputs and 33 outputs.

3.116.4.1. Executing ABC.

3.116.5. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$177409$auto$opt_dff.cc:219:make_patterns_logic$7798, asynchronously reset by !$abc$94160$lo1
Extracted 44 gates and 91 wires to a netlist network with 47 inputs and 33 outputs.

3.116.5.1. Executing ABC.

3.116.6. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$177507$auto$opt_dff.cc:219:make_patterns_logic$7801, asynchronously reset by !$abc$94160$lo1
Extracted 56 gates and 102 wires to a netlist network with 46 inputs and 33 outputs.

3.116.6.1. Executing ABC.

3.116.7. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$177605$auto$opt_dff.cc:219:make_patterns_logic$7804, asynchronously reset by !$abc$94160$lo1
Extracted 56 gates and 115 wires to a netlist network with 59 inputs and 33 outputs.

3.116.7.1. Executing ABC.

3.116.8. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$177703$auto$opt_dff.cc:219:make_patterns_logic$7774, asynchronously reset by !$abc$94160$lo1
Extracted 64 gates and 131 wires to a netlist network with 67 inputs and 33 outputs.

3.116.8.1. Executing ABC.

3.116.9. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$177801$auto$opt_dff.cc:219:make_patterns_logic$7777, asynchronously reset by !$abc$94160$lo1
Extracted 63 gates and 113 wires to a netlist network with 50 inputs and 33 outputs.

3.116.9.1. Executing ABC.

3.116.10. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$177899$auto$opt_dff.cc:219:make_patterns_logic$7780, asynchronously reset by !$abc$94160$lo1
Extracted 63 gates and 129 wires to a netlist network with 66 inputs and 33 outputs.

3.116.10.1. Executing ABC.

3.116.11. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$177997$auto$opt_dff.cc:219:make_patterns_logic$7783, asynchronously reset by !$abc$94160$lo1
Extracted 62 gates and 113 wires to a netlist network with 51 inputs and 33 outputs.

3.116.11.1. Executing ABC.

3.116.12. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178095$auto$opt_dff.cc:219:make_patterns_logic$7786, asynchronously reset by !$abc$94160$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.116.12.1. Executing ABC.

3.116.13. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178193$auto$opt_dff.cc:219:make_patterns_logic$7789, asynchronously reset by !$abc$94160$lo1
Extracted 49 gates and 85 wires to a netlist network with 36 inputs and 33 outputs.

3.116.13.1. Executing ABC.

3.116.14. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178291$auto$opt_dff.cc:219:make_patterns_logic$7792, asynchronously reset by !$abc$94160$lo1
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 33 outputs.

3.116.14.1. Executing ABC.

3.116.15. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178389$auto$opt_dff.cc:219:make_patterns_logic$7726, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 33 outputs.

3.116.15.1. Executing ABC.

3.116.16. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178487$auto$opt_dff.cc:219:make_patterns_logic$7729, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 109 wires to a netlist network with 44 inputs and 33 outputs.

3.116.16.1. Executing ABC.

3.116.17. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178585$auto$opt_dff.cc:219:make_patterns_logic$7732, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.116.17.1. Executing ABC.

3.116.18. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178683$auto$opt_dff.cc:219:make_patterns_logic$7735, asynchronously reset by !$abc$94160$lo1
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.116.18.1. Executing ABC.

3.116.19. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178781$auto$opt_dff.cc:219:make_patterns_logic$7738, asynchronously reset by !$abc$94160$lo1
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 33 outputs.

3.116.19.1. Executing ABC.

3.116.20. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178879$auto$opt_dff.cc:219:make_patterns_logic$7741, asynchronously reset by !$abc$94160$lo1
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 33 outputs.

3.116.20.1. Executing ABC.

3.116.21. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$178977$auto$opt_dff.cc:219:make_patterns_logic$7744, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.116.21.1. Executing ABC.

3.116.22. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179075$auto$opt_dff.cc:219:make_patterns_logic$7747, asynchronously reset by !$abc$94160$lo1
Extracted 55 gates and 101 wires to a netlist network with 46 inputs and 33 outputs.

3.116.22.1. Executing ABC.

3.116.23. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179173$auto$opt_dff.cc:219:make_patterns_logic$7750, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.116.23.1. Executing ABC.

3.116.24. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179271$auto$opt_dff.cc:219:make_patterns_logic$7753, asynchronously reset by !$abc$94160$lo1
Extracted 57 gates and 103 wires to a netlist network with 46 inputs and 33 outputs.

3.116.24.1. Executing ABC.

3.116.25. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179369$auto$opt_dff.cc:219:make_patterns_logic$7756, asynchronously reset by !$abc$94160$lo1
Extracted 44 gates and 89 wires to a netlist network with 45 inputs and 33 outputs.

3.116.25.1. Executing ABC.

3.116.26. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179467$auto$opt_dff.cc:219:make_patterns_logic$7759, asynchronously reset by !$abc$94160$lo1
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 33 outputs.

3.116.26.1. Executing ABC.

3.116.27. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179565$auto$opt_dff.cc:219:make_patterns_logic$7762, asynchronously reset by !$abc$94160$lo1
Extracted 43 gates and 87 wires to a netlist network with 44 inputs and 33 outputs.

3.116.27.1. Executing ABC.

3.116.28. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179663$auto$opt_dff.cc:219:make_patterns_logic$7765, asynchronously reset by !$abc$94160$lo1
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 33 outputs.

3.116.28.1. Executing ABC.

3.116.29. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179761$auto$opt_dff.cc:219:make_patterns_logic$7768, asynchronously reset by !$abc$94160$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.29.1. Executing ABC.

3.116.30. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179859$auto$opt_dff.cc:219:make_patterns_logic$7039, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 115 wires to a netlist network with 50 inputs and 33 outputs.

3.116.30.1. Executing ABC.

3.116.31. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$179957$auto$opt_dff.cc:219:make_patterns_logic$7771, asynchronously reset by !$abc$94160$lo1
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 33 outputs.

3.116.31.1. Executing ABC.

3.116.32. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$180055$auto$opt_dff.cc:219:make_patterns_logic$7795, asynchronously reset by !$abc$94160$lo1
Extracted 52 gates and 95 wires to a netlist network with 43 inputs and 33 outputs.

3.116.32.1. Executing ABC.

3.116.33. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$180153$auto$opt_dff.cc:219:make_patterns_logic$7807, asynchronously reset by !$abc$94160$lo1
Extracted 63 gates and 118 wires to a netlist network with 55 inputs and 33 outputs.

3.116.33.1. Executing ABC.

3.116.34. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$180251$auto$opt_dff.cc:219:make_patterns_logic$7504, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.116.34.1. Executing ABC.

3.116.35. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$180349$auto$opt_dff.cc:219:make_patterns_logic$7501, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 124 wires to a netlist network with 59 inputs and 33 outputs.

3.116.35.1. Executing ABC.

3.116.36. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$180447$auto$opt_dff.cc:219:make_patterns_logic$7720, asynchronously reset by !$abc$94160$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.116.36.1. Executing ABC.

3.116.37. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$180545$auto$opt_dff.cc:219:make_patterns_logic$5780, asynchronously reset by !$abc$93826$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.116.37.1. Executing ABC.

3.116.38. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$180643$auto$opt_dff.cc:219:make_patterns_logic$5774, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.38.1. Executing ABC.

3.116.39. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$180741$auto$opt_dff.cc:219:make_patterns_logic$5771, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.39.1. Executing ABC.

3.116.40. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$180839$auto$opt_dff.cc:219:make_patterns_logic$5768, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.40.1. Executing ABC.

3.116.41. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$180937$auto$opt_dff.cc:219:make_patterns_logic$5765, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.41.1. Executing ABC.

3.116.42. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181035$auto$opt_dff.cc:219:make_patterns_logic$5759, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.42.1. Executing ABC.

3.116.43. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181133$auto$opt_dff.cc:219:make_patterns_logic$5756, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.43.1. Executing ABC.

3.116.44. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181231$auto$opt_dff.cc:219:make_patterns_logic$5753, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.44.1. Executing ABC.

3.116.45. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181329$auto$opt_dff.cc:219:make_patterns_logic$5750, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.45.1. Executing ABC.

3.116.46. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181427$auto$opt_dff.cc:219:make_patterns_logic$5747, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.46.1. Executing ABC.

3.116.47. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181525$auto$opt_dff.cc:219:make_patterns_logic$5744, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.47.1. Executing ABC.

3.116.48. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181623$auto$opt_dff.cc:219:make_patterns_logic$5741, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.48.1. Executing ABC.

3.116.49. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181721$auto$opt_dff.cc:219:make_patterns_logic$5735, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.49.1. Executing ABC.

3.116.50. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181819$auto$opt_dff.cc:219:make_patterns_logic$5732, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.50.1. Executing ABC.

3.116.51. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$181917$auto$opt_dff.cc:219:make_patterns_logic$5729, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.51.1. Executing ABC.

3.116.52. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182015$auto$opt_dff.cc:219:make_patterns_logic$5726, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.52.1. Executing ABC.

3.116.53. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182113$auto$opt_dff.cc:219:make_patterns_logic$5723, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.53.1. Executing ABC.

3.116.54. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182211$auto$opt_dff.cc:219:make_patterns_logic$5720, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.54.1. Executing ABC.

3.116.55. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182309$auto$opt_dff.cc:219:make_patterns_logic$5717, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.55.1. Executing ABC.

3.116.56. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182407$auto$opt_dff.cc:219:make_patterns_logic$5714, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.56.1. Executing ABC.

3.116.57. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182505$auto$opt_dff.cc:219:make_patterns_logic$5711, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.57.1. Executing ABC.

3.116.58. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182603$auto$opt_dff.cc:219:make_patterns_logic$5708, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.58.1. Executing ABC.

3.116.59. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182701$auto$opt_dff.cc:219:make_patterns_logic$5705, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.59.1. Executing ABC.

3.116.60. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182799$auto$opt_dff.cc:219:make_patterns_logic$5702, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.60.1. Executing ABC.

3.116.61. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182897$auto$opt_dff.cc:219:make_patterns_logic$5699, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.61.1. Executing ABC.

3.116.62. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$182995$auto$opt_dff.cc:219:make_patterns_logic$5696, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.62.1. Executing ABC.

3.116.63. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183093$auto$opt_dff.cc:219:make_patterns_logic$5693, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.63.1. Executing ABC.

3.116.64. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183191$auto$opt_dff.cc:219:make_patterns_logic$5687, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.64.1. Executing ABC.

3.116.65. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183289$auto$opt_dff.cc:219:make_patterns_logic$5684, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.65.1. Executing ABC.

3.116.66. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183387$auto$opt_dff.cc:219:make_patterns_logic$5681, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.66.1. Executing ABC.

3.116.67. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183485$auto$opt_dff.cc:219:make_patterns_logic$5678, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.67.1. Executing ABC.

3.116.68. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183583$auto$opt_dff.cc:219:make_patterns_logic$5675, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.68.1. Executing ABC.

3.116.69. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183681$auto$opt_dff.cc:219:make_patterns_logic$5672, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.69.1. Executing ABC.

3.116.70. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183779$auto$opt_dff.cc:219:make_patterns_logic$5669, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.70.1. Executing ABC.

3.116.71. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183877$auto$opt_dff.cc:219:make_patterns_logic$5666, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.71.1. Executing ABC.

3.116.72. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$183975$auto$opt_dff.cc:219:make_patterns_logic$5663, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.72.1. Executing ABC.

3.116.73. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184073$auto$opt_dff.cc:219:make_patterns_logic$5660, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.73.1. Executing ABC.

3.116.74. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184171$auto$opt_dff.cc:219:make_patterns_logic$5657, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.74.1. Executing ABC.

3.116.75. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184269$auto$opt_dff.cc:219:make_patterns_logic$5654, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.75.1. Executing ABC.

3.116.76. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184367$auto$opt_dff.cc:219:make_patterns_logic$5651, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.76.1. Executing ABC.

3.116.77. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184465$auto$opt_dff.cc:219:make_patterns_logic$5648, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.77.1. Executing ABC.

3.116.78. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184563$auto$opt_dff.cc:219:make_patterns_logic$5645, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.78.1. Executing ABC.

3.116.79. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184661$auto$opt_dff.cc:219:make_patterns_logic$5642, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.79.1. Executing ABC.

3.116.80. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184759$auto$opt_dff.cc:219:make_patterns_logic$5639, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.80.1. Executing ABC.

3.116.81. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184857$auto$opt_dff.cc:219:make_patterns_logic$5636, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.81.1. Executing ABC.

3.116.82. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$184955$auto$opt_dff.cc:219:make_patterns_logic$5633, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.82.1. Executing ABC.

3.116.83. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185053$auto$opt_dff.cc:219:make_patterns_logic$5630, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.83.1. Executing ABC.

3.116.84. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185151$auto$opt_dff.cc:219:make_patterns_logic$5627, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.84.1. Executing ABC.

3.116.85. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185249$auto$opt_dff.cc:219:make_patterns_logic$5624, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.85.1. Executing ABC.

3.116.86. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185347$auto$opt_dff.cc:219:make_patterns_logic$5621, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.86.1. Executing ABC.

3.116.87. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185445$auto$opt_dff.cc:219:make_patterns_logic$5618, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.87.1. Executing ABC.

3.116.88. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185543$auto$opt_dff.cc:219:make_patterns_logic$5615, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.88.1. Executing ABC.

3.116.89. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185641$auto$opt_dff.cc:219:make_patterns_logic$5612, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.89.1. Executing ABC.

3.116.90. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185739$auto$opt_dff.cc:219:make_patterns_logic$5609, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.90.1. Executing ABC.

3.116.91. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185837$auto$opt_dff.cc:219:make_patterns_logic$5606, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.91.1. Executing ABC.

3.116.92. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$185935$auto$opt_dff.cc:219:make_patterns_logic$5603, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.92.1. Executing ABC.

3.116.93. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186033$auto$opt_dff.cc:219:make_patterns_logic$5600, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.93.1. Executing ABC.

3.116.94. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186131$auto$opt_dff.cc:219:make_patterns_logic$5597, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.94.1. Executing ABC.

3.116.95. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186229$auto$opt_dff.cc:219:make_patterns_logic$5591, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.95.1. Executing ABC.

3.116.96. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186327$auto$opt_dff.cc:219:make_patterns_logic$5588, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.96.1. Executing ABC.

3.116.97. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186425$auto$opt_dff.cc:219:make_patterns_logic$5585, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.97.1. Executing ABC.

3.116.98. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186523$auto$opt_dff.cc:219:make_patterns_logic$5582, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.98.1. Executing ABC.

3.116.99. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186621$auto$opt_dff.cc:219:make_patterns_logic$5579, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.99.1. Executing ABC.

3.116.100. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186719$auto$opt_dff.cc:219:make_patterns_logic$5576, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.100.1. Executing ABC.

3.116.101. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186817$auto$opt_dff.cc:219:make_patterns_logic$5573, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.101.1. Executing ABC.

3.116.102. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$186915$auto$opt_dff.cc:219:make_patterns_logic$5570, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.102.1. Executing ABC.

3.116.103. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187013$auto$opt_dff.cc:219:make_patterns_logic$5567, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.103.1. Executing ABC.

3.116.104. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187111$auto$opt_dff.cc:219:make_patterns_logic$5564, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.104.1. Executing ABC.

3.116.105. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187209$auto$opt_dff.cc:219:make_patterns_logic$5561, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.105.1. Executing ABC.

3.116.106. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187307$auto$opt_dff.cc:219:make_patterns_logic$5558, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.106.1. Executing ABC.

3.116.107. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187405$auto$opt_dff.cc:219:make_patterns_logic$5555, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.107.1. Executing ABC.

3.116.108. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187503$auto$opt_dff.cc:219:make_patterns_logic$5552, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.108.1. Executing ABC.

3.116.109. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187601$auto$opt_dff.cc:219:make_patterns_logic$5549, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.109.1. Executing ABC.

3.116.110. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187699$auto$opt_dff.cc:219:make_patterns_logic$5546, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.110.1. Executing ABC.

3.116.111. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187797$auto$opt_dff.cc:219:make_patterns_logic$5543, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.111.1. Executing ABC.

3.116.112. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187895$auto$opt_dff.cc:219:make_patterns_logic$5540, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.112.1. Executing ABC.

3.116.113. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$187993$auto$opt_dff.cc:219:make_patterns_logic$5537, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.113.1. Executing ABC.

3.116.114. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188091$auto$opt_dff.cc:219:make_patterns_logic$5534, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.114.1. Executing ABC.

3.116.115. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188189$auto$opt_dff.cc:219:make_patterns_logic$5531, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.115.1. Executing ABC.

3.116.116. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188287$auto$opt_dff.cc:219:make_patterns_logic$5528, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.116.1. Executing ABC.

3.116.117. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188385$auto$opt_dff.cc:219:make_patterns_logic$5525, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.117.1. Executing ABC.

3.116.118. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188483$auto$opt_dff.cc:219:make_patterns_logic$5522, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.118.1. Executing ABC.

3.116.119. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188581$auto$opt_dff.cc:219:make_patterns_logic$5519, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.119.1. Executing ABC.

3.116.120. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188679$auto$opt_dff.cc:219:make_patterns_logic$5516, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.120.1. Executing ABC.

3.116.121. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188777$auto$opt_dff.cc:219:make_patterns_logic$5513, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.121.1. Executing ABC.

3.116.122. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188875$auto$opt_dff.cc:219:make_patterns_logic$5510, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.122.1. Executing ABC.

3.116.123. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$188973$auto$opt_dff.cc:219:make_patterns_logic$5507, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.123.1. Executing ABC.

3.116.124. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189071$auto$opt_dff.cc:219:make_patterns_logic$5504, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.124.1. Executing ABC.

3.116.125. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189169$auto$opt_dff.cc:219:make_patterns_logic$5501, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.125.1. Executing ABC.

3.116.126. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189267$auto$opt_dff.cc:219:make_patterns_logic$5498, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.126.1. Executing ABC.

3.116.127. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189365$auto$opt_dff.cc:219:make_patterns_logic$5495, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.127.1. Executing ABC.

3.116.128. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189463$auto$opt_dff.cc:219:make_patterns_logic$5492, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.128.1. Executing ABC.

3.116.129. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189561$auto$opt_dff.cc:219:make_patterns_logic$5489, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.129.1. Executing ABC.

3.116.130. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189659$auto$opt_dff.cc:219:make_patterns_logic$5486, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.130.1. Executing ABC.

3.116.131. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189757$auto$opt_dff.cc:219:make_patterns_logic$5483, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.131.1. Executing ABC.

3.116.132. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189855$auto$opt_dff.cc:219:make_patterns_logic$5480, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.132.1. Executing ABC.

3.116.133. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$189953$auto$opt_dff.cc:219:make_patterns_logic$5477, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.133.1. Executing ABC.

3.116.134. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190051$auto$opt_dff.cc:219:make_patterns_logic$5474, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.134.1. Executing ABC.

3.116.135. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190149$auto$opt_dff.cc:219:make_patterns_logic$5471, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.135.1. Executing ABC.

3.116.136. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190247$auto$opt_dff.cc:219:make_patterns_logic$5468, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.136.1. Executing ABC.

3.116.137. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190345$auto$opt_dff.cc:219:make_patterns_logic$5465, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.137.1. Executing ABC.

3.116.138. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190443$auto$opt_dff.cc:219:make_patterns_logic$5462, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.138.1. Executing ABC.

3.116.139. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190541$auto$opt_dff.cc:219:make_patterns_logic$5459, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.139.1. Executing ABC.

3.116.140. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190639$auto$opt_dff.cc:219:make_patterns_logic$5456, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.140.1. Executing ABC.

3.116.141. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190737$auto$opt_dff.cc:219:make_patterns_logic$5453, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.141.1. Executing ABC.

3.116.142. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190835$auto$opt_dff.cc:219:make_patterns_logic$5450, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.142.1. Executing ABC.

3.116.143. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$190933$auto$opt_dff.cc:219:make_patterns_logic$5891, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.143.1. Executing ABC.

3.116.144. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191031$auto$opt_dff.cc:219:make_patterns_logic$5894, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.144.1. Executing ABC.

3.116.145. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191129$auto$opt_dff.cc:219:make_patterns_logic$5897, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.145.1. Executing ABC.

3.116.146. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191227$auto$opt_dff.cc:219:make_patterns_logic$5900, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.146.1. Executing ABC.

3.116.147. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191325$auto$opt_dff.cc:219:make_patterns_logic$5903, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.147.1. Executing ABC.

3.116.148. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191423$auto$opt_dff.cc:219:make_patterns_logic$5906, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.148.1. Executing ABC.

3.116.149. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191521$auto$opt_dff.cc:219:make_patterns_logic$5909, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.149.1. Executing ABC.

3.116.150. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191619$auto$opt_dff.cc:219:make_patterns_logic$5912, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.150.1. Executing ABC.

3.116.151. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191717$auto$opt_dff.cc:219:make_patterns_logic$5915, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.151.1. Executing ABC.

3.116.152. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191815$auto$opt_dff.cc:219:make_patterns_logic$5918, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.152.1. Executing ABC.

3.116.153. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$191913$auto$opt_dff.cc:219:make_patterns_logic$5921, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.153.1. Executing ABC.

3.116.154. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192011$auto$opt_dff.cc:219:make_patterns_logic$5924, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.154.1. Executing ABC.

3.116.155. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192109$auto$opt_dff.cc:219:make_patterns_logic$5927, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.155.1. Executing ABC.

3.116.156. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192207$auto$opt_dff.cc:219:make_patterns_logic$5930, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.156.1. Executing ABC.

3.116.157. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192305$auto$opt_dff.cc:219:make_patterns_logic$5933, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.157.1. Executing ABC.

3.116.158. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192403$auto$opt_dff.cc:219:make_patterns_logic$5939, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.158.1. Executing ABC.

3.116.159. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192501$auto$opt_dff.cc:219:make_patterns_logic$5942, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.159.1. Executing ABC.

3.116.160. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192599$auto$opt_dff.cc:219:make_patterns_logic$5945, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.160.1. Executing ABC.

3.116.161. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192697$auto$opt_dff.cc:219:make_patterns_logic$5948, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.161.1. Executing ABC.

3.116.162. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192795$auto$opt_dff.cc:219:make_patterns_logic$5951, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.162.1. Executing ABC.

3.116.163. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192893$auto$opt_dff.cc:219:make_patterns_logic$5954, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.163.1. Executing ABC.

3.116.164. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$192991$auto$opt_dff.cc:219:make_patterns_logic$5957, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.164.1. Executing ABC.

3.116.165. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193089$auto$opt_dff.cc:219:make_patterns_logic$5960, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.165.1. Executing ABC.

3.116.166. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193187$auto$opt_dff.cc:219:make_patterns_logic$5963, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.166.1. Executing ABC.

3.116.167. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193285$auto$opt_dff.cc:219:make_patterns_logic$5966, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.167.1. Executing ABC.

3.116.168. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193383$auto$opt_dff.cc:219:make_patterns_logic$5969, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.168.1. Executing ABC.

3.116.169. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193481$auto$opt_dff.cc:219:make_patterns_logic$5972, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.169.1. Executing ABC.

3.116.170. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193579$auto$opt_dff.cc:219:make_patterns_logic$5975, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.170.1. Executing ABC.

3.116.171. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193677$auto$opt_dff.cc:219:make_patterns_logic$5978, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.171.1. Executing ABC.

3.116.172. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193775$auto$opt_dff.cc:219:make_patterns_logic$5981, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.172.1. Executing ABC.

3.116.173. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193873$auto$opt_dff.cc:219:make_patterns_logic$5984, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.173.1. Executing ABC.

3.116.174. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$193971$auto$opt_dff.cc:219:make_patterns_logic$5987, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.174.1. Executing ABC.

3.116.175. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194069$auto$opt_dff.cc:219:make_patterns_logic$5990, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.175.1. Executing ABC.

3.116.176. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194167$auto$opt_dff.cc:219:make_patterns_logic$5993, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.176.1. Executing ABC.

3.116.177. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194265$auto$opt_dff.cc:219:make_patterns_logic$5996, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.177.1. Executing ABC.

3.116.178. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194363$auto$opt_dff.cc:219:make_patterns_logic$5999, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.178.1. Executing ABC.

3.116.179. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194461$auto$opt_dff.cc:219:make_patterns_logic$6002, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.179.1. Executing ABC.

3.116.180. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194559$auto$opt_dff.cc:219:make_patterns_logic$6005, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.180.1. Executing ABC.

3.116.181. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194657$auto$opt_dff.cc:219:make_patterns_logic$6008, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.181.1. Executing ABC.

3.116.182. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194755$auto$opt_dff.cc:219:make_patterns_logic$6011, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.182.1. Executing ABC.

3.116.183. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194853$auto$opt_dff.cc:219:make_patterns_logic$6014, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.183.1. Executing ABC.

3.116.184. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$194951$auto$opt_dff.cc:219:make_patterns_logic$6017, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.184.1. Executing ABC.

3.116.185. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195049$auto$opt_dff.cc:219:make_patterns_logic$6020, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.185.1. Executing ABC.

3.116.186. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195147$auto$opt_dff.cc:219:make_patterns_logic$6023, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.186.1. Executing ABC.

3.116.187. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195245$auto$opt_dff.cc:219:make_patterns_logic$6026, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.187.1. Executing ABC.

3.116.188. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195343$auto$opt_dff.cc:219:make_patterns_logic$6029, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.188.1. Executing ABC.

3.116.189. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195441$auto$opt_dff.cc:219:make_patterns_logic$6032, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.189.1. Executing ABC.

3.116.190. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195539$auto$opt_dff.cc:219:make_patterns_logic$6035, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.190.1. Executing ABC.

3.116.191. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195637$auto$opt_dff.cc:219:make_patterns_logic$6038, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.191.1. Executing ABC.

3.116.192. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195735$auto$opt_dff.cc:219:make_patterns_logic$6041, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.192.1. Executing ABC.

3.116.193. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195833$auto$opt_dff.cc:219:make_patterns_logic$6044, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.193.1. Executing ABC.

3.116.194. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$195931$auto$opt_dff.cc:219:make_patterns_logic$6047, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.194.1. Executing ABC.

3.116.195. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$196029$auto$opt_dff.cc:219:make_patterns_logic$6050, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.195.1. Executing ABC.

3.116.196. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$196127$auto$opt_dff.cc:219:make_patterns_logic$6053, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.196.1. Executing ABC.

3.116.197. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$196225$auto$opt_dff.cc:219:make_patterns_logic$6056, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.197.1. Executing ABC.

3.116.198. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$196323$auto$opt_dff.cc:219:make_patterns_logic$6059, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.198.1. Executing ABC.

3.116.199. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$196421$auto$opt_dff.cc:219:make_patterns_logic$6062, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.199.1. Executing ABC.

3.116.200. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$196519$auto$opt_dff.cc:219:make_patterns_logic$6065, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.200.1. Executing ABC.

3.116.201. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$196617$auto$opt_dff.cc:219:make_patterns_logic$6068, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.116.201.1. Executing ABC.

yosys> abc -dff

3.117. Executing ABC pass (technology mapping using ABC).

3.117.1. Summary of detected clock domains:
  92 cells in clk=\m_avmm_clk, en=$abc$196715$auto$opt_dff.cc:219:make_patterns_logic$6071, arst=!$abc$93826$lo1, srst={ }
  92 cells in clk=\m_avmm_clk, en=$abc$196813$abc$177115$auto$opt_dff.cc:219:make_patterns_logic$5246, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$196938$abc$177213$auto$opt_dff.cc:219:make_patterns_logic$7810, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$abc$197036$abc$177311$auto$opt_dff.cc:219:make_patterns_logic$7813, arst=!$abc$94160$lo1, srst={ }
  44 cells in clk=\sclk_in, en=$abc$197134$abc$177409$auto$opt_dff.cc:219:make_patterns_logic$7798, arst=!$abc$94160$lo1, srst={ }
  49 cells in clk=\sclk_in, en=$abc$197232$abc$177507$auto$opt_dff.cc:219:make_patterns_logic$7801, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$abc$197330$abc$177605$auto$opt_dff.cc:219:make_patterns_logic$7804, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$abc$197428$abc$177703$auto$opt_dff.cc:219:make_patterns_logic$7774, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$abc$197526$abc$177801$auto$opt_dff.cc:219:make_patterns_logic$7777, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$abc$197624$abc$177899$auto$opt_dff.cc:219:make_patterns_logic$7780, arst=!$abc$94160$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$abc$197722$abc$177997$auto$opt_dff.cc:219:make_patterns_logic$7783, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$abc$197820$abc$178095$auto$opt_dff.cc:219:make_patterns_logic$7786, arst=!$abc$94160$lo1, srst={ }
  49 cells in clk=\sclk_in, en=$abc$197918$abc$178193$auto$opt_dff.cc:219:make_patterns_logic$7789, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$abc$198016$abc$178291$auto$opt_dff.cc:219:make_patterns_logic$7792, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$198114$abc$178389$auto$opt_dff.cc:219:make_patterns_logic$7726, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$198212$abc$178487$auto$opt_dff.cc:219:make_patterns_logic$7729, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$198310$abc$178585$auto$opt_dff.cc:219:make_patterns_logic$7732, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$abc$198408$abc$178683$auto$opt_dff.cc:219:make_patterns_logic$7735, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$abc$198506$abc$178781$auto$opt_dff.cc:219:make_patterns_logic$7738, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$abc$198604$abc$178879$auto$opt_dff.cc:219:make_patterns_logic$7741, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$198702$abc$178977$auto$opt_dff.cc:219:make_patterns_logic$7744, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$abc$198800$abc$179075$auto$opt_dff.cc:219:make_patterns_logic$7747, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$198898$abc$179173$auto$opt_dff.cc:219:make_patterns_logic$7750, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$abc$198996$abc$179271$auto$opt_dff.cc:219:make_patterns_logic$7753, arst=!$abc$94160$lo1, srst={ }
  44 cells in clk=\sclk_in, en=$abc$199094$abc$179369$auto$opt_dff.cc:219:make_patterns_logic$7756, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$abc$199192$abc$179467$auto$opt_dff.cc:219:make_patterns_logic$7759, arst=!$abc$94160$lo1, srst={ }
  43 cells in clk=\sclk_in, en=$abc$199290$abc$179565$auto$opt_dff.cc:219:make_patterns_logic$7762, arst=!$abc$94160$lo1, srst={ }
  48 cells in clk=\sclk_in, en=$abc$199388$abc$179663$auto$opt_dff.cc:219:make_patterns_logic$7765, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$abc$199486$abc$179761$auto$opt_dff.cc:219:make_patterns_logic$7768, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$199584$abc$179859$auto$opt_dff.cc:219:make_patterns_logic$7039, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$abc$199682$abc$179957$auto$opt_dff.cc:219:make_patterns_logic$7771, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$abc$199780$abc$180055$auto$opt_dff.cc:219:make_patterns_logic$7795, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$abc$199878$abc$180153$auto$opt_dff.cc:219:make_patterns_logic$7807, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$199976$abc$180251$auto$opt_dff.cc:219:make_patterns_logic$7504, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$200074$abc$180349$auto$opt_dff.cc:219:make_patterns_logic$7501, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$abc$200172$abc$180447$auto$opt_dff.cc:219:make_patterns_logic$7720, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$200270$abc$180545$auto$opt_dff.cc:219:make_patterns_logic$5780, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$200368$abc$180643$auto$opt_dff.cc:219:make_patterns_logic$5774, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$200466$abc$180741$auto$opt_dff.cc:219:make_patterns_logic$5771, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$200564$abc$180839$auto$opt_dff.cc:219:make_patterns_logic$5768, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$200662$abc$180937$auto$opt_dff.cc:219:make_patterns_logic$5765, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$200760$abc$181035$auto$opt_dff.cc:219:make_patterns_logic$5759, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$200858$abc$181133$auto$opt_dff.cc:219:make_patterns_logic$5756, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$200956$abc$181231$auto$opt_dff.cc:219:make_patterns_logic$5753, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201054$abc$181329$auto$opt_dff.cc:219:make_patterns_logic$5750, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201152$abc$181427$auto$opt_dff.cc:219:make_patterns_logic$5747, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201250$abc$181525$auto$opt_dff.cc:219:make_patterns_logic$5744, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201348$abc$181623$auto$opt_dff.cc:219:make_patterns_logic$5741, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201446$abc$181721$auto$opt_dff.cc:219:make_patterns_logic$5735, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201544$abc$181819$auto$opt_dff.cc:219:make_patterns_logic$5732, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201642$abc$181917$auto$opt_dff.cc:219:make_patterns_logic$5729, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201740$abc$182015$auto$opt_dff.cc:219:make_patterns_logic$5726, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201838$abc$182113$auto$opt_dff.cc:219:make_patterns_logic$5723, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$201936$abc$182211$auto$opt_dff.cc:219:make_patterns_logic$5720, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202034$abc$182309$auto$opt_dff.cc:219:make_patterns_logic$5717, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202132$abc$182407$auto$opt_dff.cc:219:make_patterns_logic$5714, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202230$abc$182505$auto$opt_dff.cc:219:make_patterns_logic$5711, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202328$abc$182603$auto$opt_dff.cc:219:make_patterns_logic$5708, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202426$abc$182701$auto$opt_dff.cc:219:make_patterns_logic$5705, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202524$abc$182799$auto$opt_dff.cc:219:make_patterns_logic$5702, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202622$abc$182897$auto$opt_dff.cc:219:make_patterns_logic$5699, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202720$abc$182995$auto$opt_dff.cc:219:make_patterns_logic$5696, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202818$abc$183093$auto$opt_dff.cc:219:make_patterns_logic$5693, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$202916$abc$183191$auto$opt_dff.cc:219:make_patterns_logic$5687, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203014$abc$183289$auto$opt_dff.cc:219:make_patterns_logic$5684, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203112$abc$183387$auto$opt_dff.cc:219:make_patterns_logic$5681, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203210$abc$183485$auto$opt_dff.cc:219:make_patterns_logic$5678, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203308$abc$183583$auto$opt_dff.cc:219:make_patterns_logic$5675, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203406$abc$183681$auto$opt_dff.cc:219:make_patterns_logic$5672, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203504$abc$183779$auto$opt_dff.cc:219:make_patterns_logic$5669, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203602$abc$183877$auto$opt_dff.cc:219:make_patterns_logic$5666, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203700$abc$183975$auto$opt_dff.cc:219:make_patterns_logic$5663, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203798$abc$184073$auto$opt_dff.cc:219:make_patterns_logic$5660, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203896$abc$184171$auto$opt_dff.cc:219:make_patterns_logic$5657, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$203994$abc$184269$auto$opt_dff.cc:219:make_patterns_logic$5654, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204092$abc$184367$auto$opt_dff.cc:219:make_patterns_logic$5651, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204190$abc$184465$auto$opt_dff.cc:219:make_patterns_logic$5648, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204288$abc$184563$auto$opt_dff.cc:219:make_patterns_logic$5645, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204386$abc$184661$auto$opt_dff.cc:219:make_patterns_logic$5642, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204484$abc$184759$auto$opt_dff.cc:219:make_patterns_logic$5639, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204582$abc$184857$auto$opt_dff.cc:219:make_patterns_logic$5636, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204680$abc$184955$auto$opt_dff.cc:219:make_patterns_logic$5633, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204778$abc$185053$auto$opt_dff.cc:219:make_patterns_logic$5630, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204876$abc$185151$auto$opt_dff.cc:219:make_patterns_logic$5627, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$204974$abc$185249$auto$opt_dff.cc:219:make_patterns_logic$5624, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205072$abc$185347$auto$opt_dff.cc:219:make_patterns_logic$5621, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205170$abc$185445$auto$opt_dff.cc:219:make_patterns_logic$5618, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205268$abc$185543$auto$opt_dff.cc:219:make_patterns_logic$5615, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205366$abc$185641$auto$opt_dff.cc:219:make_patterns_logic$5612, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205464$abc$185739$auto$opt_dff.cc:219:make_patterns_logic$5609, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205562$abc$185837$auto$opt_dff.cc:219:make_patterns_logic$5606, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205660$abc$185935$auto$opt_dff.cc:219:make_patterns_logic$5603, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205758$abc$186033$auto$opt_dff.cc:219:make_patterns_logic$5600, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205856$abc$186131$auto$opt_dff.cc:219:make_patterns_logic$5597, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$205954$abc$186229$auto$opt_dff.cc:219:make_patterns_logic$5591, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206052$abc$186327$auto$opt_dff.cc:219:make_patterns_logic$5588, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206150$abc$186425$auto$opt_dff.cc:219:make_patterns_logic$5585, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206248$abc$186523$auto$opt_dff.cc:219:make_patterns_logic$5582, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206346$abc$186621$auto$opt_dff.cc:219:make_patterns_logic$5579, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206444$abc$186719$auto$opt_dff.cc:219:make_patterns_logic$5576, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206542$abc$186817$auto$opt_dff.cc:219:make_patterns_logic$5573, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206640$abc$186915$auto$opt_dff.cc:219:make_patterns_logic$5570, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206738$abc$187013$auto$opt_dff.cc:219:make_patterns_logic$5567, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206836$abc$187111$auto$opt_dff.cc:219:make_patterns_logic$5564, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$206934$abc$187209$auto$opt_dff.cc:219:make_patterns_logic$5561, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207032$abc$187307$auto$opt_dff.cc:219:make_patterns_logic$5558, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207130$abc$187405$auto$opt_dff.cc:219:make_patterns_logic$5555, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207228$abc$187503$auto$opt_dff.cc:219:make_patterns_logic$5552, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207326$abc$187601$auto$opt_dff.cc:219:make_patterns_logic$5549, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207424$abc$187699$auto$opt_dff.cc:219:make_patterns_logic$5546, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207522$abc$187797$auto$opt_dff.cc:219:make_patterns_logic$5543, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207620$abc$187895$auto$opt_dff.cc:219:make_patterns_logic$5540, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207718$abc$187993$auto$opt_dff.cc:219:make_patterns_logic$5537, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207816$abc$188091$auto$opt_dff.cc:219:make_patterns_logic$5534, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$207914$abc$188189$auto$opt_dff.cc:219:make_patterns_logic$5531, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208012$abc$188287$auto$opt_dff.cc:219:make_patterns_logic$5528, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208110$abc$188385$auto$opt_dff.cc:219:make_patterns_logic$5525, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208208$abc$188483$auto$opt_dff.cc:219:make_patterns_logic$5522, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208306$abc$188581$auto$opt_dff.cc:219:make_patterns_logic$5519, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208404$abc$188679$auto$opt_dff.cc:219:make_patterns_logic$5516, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208502$abc$188777$auto$opt_dff.cc:219:make_patterns_logic$5513, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208600$abc$188875$auto$opt_dff.cc:219:make_patterns_logic$5510, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208698$abc$188973$auto$opt_dff.cc:219:make_patterns_logic$5507, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208796$abc$189071$auto$opt_dff.cc:219:make_patterns_logic$5504, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208894$abc$189169$auto$opt_dff.cc:219:make_patterns_logic$5501, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$208992$abc$189267$auto$opt_dff.cc:219:make_patterns_logic$5498, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209090$abc$189365$auto$opt_dff.cc:219:make_patterns_logic$5495, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209188$abc$189463$auto$opt_dff.cc:219:make_patterns_logic$5492, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209286$abc$189561$auto$opt_dff.cc:219:make_patterns_logic$5489, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209384$abc$189659$auto$opt_dff.cc:219:make_patterns_logic$5486, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209482$abc$189757$auto$opt_dff.cc:219:make_patterns_logic$5483, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209580$abc$189855$auto$opt_dff.cc:219:make_patterns_logic$5480, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209678$abc$189953$auto$opt_dff.cc:219:make_patterns_logic$5477, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209776$abc$190051$auto$opt_dff.cc:219:make_patterns_logic$5474, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209874$abc$190149$auto$opt_dff.cc:219:make_patterns_logic$5471, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$209972$abc$190247$auto$opt_dff.cc:219:make_patterns_logic$5468, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210070$abc$190345$auto$opt_dff.cc:219:make_patterns_logic$5465, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210168$abc$190443$auto$opt_dff.cc:219:make_patterns_logic$5462, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210266$abc$190541$auto$opt_dff.cc:219:make_patterns_logic$5459, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210364$abc$190639$auto$opt_dff.cc:219:make_patterns_logic$5456, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210462$abc$190737$auto$opt_dff.cc:219:make_patterns_logic$5453, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210560$abc$190835$auto$opt_dff.cc:219:make_patterns_logic$5450, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210658$abc$190933$auto$opt_dff.cc:219:make_patterns_logic$5891, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210756$abc$191031$auto$opt_dff.cc:219:make_patterns_logic$5894, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210854$abc$191129$auto$opt_dff.cc:219:make_patterns_logic$5897, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$210952$abc$191227$auto$opt_dff.cc:219:make_patterns_logic$5900, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211050$abc$191325$auto$opt_dff.cc:219:make_patterns_logic$5903, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211148$abc$191423$auto$opt_dff.cc:219:make_patterns_logic$5906, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211246$abc$191521$auto$opt_dff.cc:219:make_patterns_logic$5909, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211344$abc$191619$auto$opt_dff.cc:219:make_patterns_logic$5912, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211442$abc$191717$auto$opt_dff.cc:219:make_patterns_logic$5915, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211540$abc$191815$auto$opt_dff.cc:219:make_patterns_logic$5918, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211638$abc$191913$auto$opt_dff.cc:219:make_patterns_logic$5921, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211736$abc$192011$auto$opt_dff.cc:219:make_patterns_logic$5924, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211834$abc$192109$auto$opt_dff.cc:219:make_patterns_logic$5927, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$211932$abc$192207$auto$opt_dff.cc:219:make_patterns_logic$5930, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212030$abc$192305$auto$opt_dff.cc:219:make_patterns_logic$5933, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212128$abc$192403$auto$opt_dff.cc:219:make_patterns_logic$5939, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212226$abc$192501$auto$opt_dff.cc:219:make_patterns_logic$5942, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212324$abc$192599$auto$opt_dff.cc:219:make_patterns_logic$5945, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212422$abc$192697$auto$opt_dff.cc:219:make_patterns_logic$5948, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212520$abc$192795$auto$opt_dff.cc:219:make_patterns_logic$5951, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212618$abc$192893$auto$opt_dff.cc:219:make_patterns_logic$5954, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212716$abc$192991$auto$opt_dff.cc:219:make_patterns_logic$5957, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212814$abc$193089$auto$opt_dff.cc:219:make_patterns_logic$5960, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$212912$abc$193187$auto$opt_dff.cc:219:make_patterns_logic$5963, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213010$abc$193285$auto$opt_dff.cc:219:make_patterns_logic$5966, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213108$abc$193383$auto$opt_dff.cc:219:make_patterns_logic$5969, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213206$abc$193481$auto$opt_dff.cc:219:make_patterns_logic$5972, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213304$abc$193579$auto$opt_dff.cc:219:make_patterns_logic$5975, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213402$abc$193677$auto$opt_dff.cc:219:make_patterns_logic$5978, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213500$abc$193775$auto$opt_dff.cc:219:make_patterns_logic$5981, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213598$abc$193873$auto$opt_dff.cc:219:make_patterns_logic$5984, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213696$abc$193971$auto$opt_dff.cc:219:make_patterns_logic$5987, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213794$abc$194069$auto$opt_dff.cc:219:make_patterns_logic$5990, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213892$abc$194167$auto$opt_dff.cc:219:make_patterns_logic$5993, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$213990$abc$194265$auto$opt_dff.cc:219:make_patterns_logic$5996, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214088$abc$194363$auto$opt_dff.cc:219:make_patterns_logic$5999, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214186$abc$194461$auto$opt_dff.cc:219:make_patterns_logic$6002, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214284$abc$194559$auto$opt_dff.cc:219:make_patterns_logic$6005, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214382$abc$194657$auto$opt_dff.cc:219:make_patterns_logic$6008, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214480$abc$194755$auto$opt_dff.cc:219:make_patterns_logic$6011, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214578$abc$194853$auto$opt_dff.cc:219:make_patterns_logic$6014, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214676$abc$194951$auto$opt_dff.cc:219:make_patterns_logic$6017, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214774$abc$195049$auto$opt_dff.cc:219:make_patterns_logic$6020, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214872$abc$195147$auto$opt_dff.cc:219:make_patterns_logic$6023, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$214970$abc$195245$auto$opt_dff.cc:219:make_patterns_logic$6026, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215068$abc$195343$auto$opt_dff.cc:219:make_patterns_logic$6029, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215166$abc$195441$auto$opt_dff.cc:219:make_patterns_logic$6032, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215264$abc$195539$auto$opt_dff.cc:219:make_patterns_logic$6035, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215362$abc$195637$auto$opt_dff.cc:219:make_patterns_logic$6038, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215460$abc$195735$auto$opt_dff.cc:219:make_patterns_logic$6041, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215558$abc$195833$auto$opt_dff.cc:219:make_patterns_logic$6044, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215656$abc$195931$auto$opt_dff.cc:219:make_patterns_logic$6047, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215754$abc$196029$auto$opt_dff.cc:219:make_patterns_logic$6050, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215852$abc$196127$auto$opt_dff.cc:219:make_patterns_logic$6053, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$215950$abc$196225$auto$opt_dff.cc:219:make_patterns_logic$6056, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$216048$abc$196323$auto$opt_dff.cc:219:make_patterns_logic$6059, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$216146$abc$196421$auto$opt_dff.cc:219:make_patterns_logic$6062, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$216244$abc$196519$auto$opt_dff.cc:219:make_patterns_logic$6065, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6074, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6077, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6080, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6083, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6086, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6089, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6092, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6095, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6098, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6101, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6104, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6107, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6110, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6113, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6116, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6119, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6122, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6125, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6128, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6131, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6134, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6137, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6140, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6143, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6146, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6149, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6152, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6155, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6158, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6161, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6164, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6167, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6170, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6173, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6176, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6179, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6182, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6185, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6188, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6191, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6194, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6197, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6200, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6203, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6206, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6209, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6212, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6215, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6218, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6221, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6224, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6227, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6230, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6233, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6236, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6239, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6242, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6245, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6248, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6251, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6254, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6257, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6260, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6263, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6266, arst=!$abc$93826$lo1, srst={ }
  5 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:194:make_patterns_logic$6277, arst=!$abc$93826$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6283, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6286, arst=!$abc$94160$lo1, srst={ }
  47 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6289, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6292, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6295, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6298, arst=!$abc$94160$lo1, srst={ }
  52 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6301, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6304, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6307, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6310, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6313, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6316, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6319, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6322, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6325, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6328, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6331, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6337, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6340, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6343, arst=!$abc$94160$lo1, srst={ }
  38 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6346, arst=!$abc$94160$lo1, srst={ }
  50 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6349, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6352, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6355, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6358, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6361, arst=!$abc$94160$lo1, srst={ }
  42 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6364, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6367, arst=!$abc$94160$lo1, srst={ }
  41 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6370, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6373, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6376, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6379, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6382, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6385, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6388, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6391, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6394, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6397, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6400, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6403, arst=!$abc$94160$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7678, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6406, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6409, arst=!$abc$94160$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6412, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5888, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5882, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5885, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5876, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5879, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5873, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5867, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5870, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5861, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5864, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5858, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5852, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5855, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5846, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5849, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5843, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5837, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5840, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5831, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5834, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5828, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5822, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5825, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5816, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5819, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5813, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5807, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5810, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5801, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5804, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5798, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5792, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5795, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6442, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6439, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6436, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6433, arst=!$abc$94160$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6430, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6427, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6424, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6421, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6418, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6415, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6784, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6781, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6778, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6775, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6772, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6769, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6766, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6763, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6760, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6757, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6754, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6751, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6748, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6745, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6742, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6739, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6736, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6733, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6730, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6727, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6724, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6721, arst=!$abc$94160$lo1, srst={ }
  45 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6718, arst=!$abc$94160$lo1, srst={ }
  46 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6715, arst=!$abc$94160$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6712, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6709, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6706, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6703, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6700, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6697, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6694, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6691, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6688, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6685, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6682, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6679, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6676, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6673, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6670, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6667, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6664, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6661, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6658, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6655, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6652, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6649, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6646, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6643, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6640, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6637, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6634, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6631, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6628, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6625, arst=!$abc$94160$lo1, srst={ }
  42 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6622, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6619, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6616, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6613, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6610, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6607, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6604, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6601, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6598, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6595, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6592, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6589, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6586, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6583, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6580, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6577, arst=!$abc$94160$lo1, srst={ }
  38 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6574, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6571, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6568, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6565, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6562, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6559, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6556, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6553, arst=!$abc$94160$lo1, srst={ }
  38 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6550, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6547, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6544, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6541, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6538, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6535, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6532, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6529, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6526, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6523, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6520, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6517, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6514, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6511, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6508, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6505, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6502, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6499, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6496, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6493, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6490, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6487, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6484, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6481, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6478, arst=!$abc$94160$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6475, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6472, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6469, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6466, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6463, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6460, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6457, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6454, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6451, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6448, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6445, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6886, arst=!$abc$94160$lo1, srst={ }
  60 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6889, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6892, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6895, arst=!$abc$94160$lo1, srst={ }
  39 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6898, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6901, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6904, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6907, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6910, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6913, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6916, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6919, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6922, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6925, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6928, arst=!$abc$94160$lo1, srst={ }
  63 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6931, arst=!$abc$94160$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6934, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6937, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6940, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6943, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6946, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6949, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6952, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6955, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6958, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6961, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6964, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6967, arst=!$abc$94160$lo1, srst={ }
  37 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6970, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6973, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6976, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6979, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6982, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6985, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6988, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6991, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6994, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6997, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7000, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7003, arst=!$abc$94160$lo1, srst={ }
  40 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7006, arst=!$abc$94160$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7009, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7012, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5777, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5762, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5738, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5690, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5594, arst=!$abc$93826$lo1, srst={ }
  35 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5936, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6334, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7717, arst=!$abc$94160$lo1, srst={ }
  56 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7033, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7681, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7018, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7027, arst=!$abc$94160$lo1, srst={ }
  51 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7687, arst=!$abc$94160$lo1, srst={ }
  53 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7024, arst=!$abc$94160$lo1, srst={ }
  66 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5789, arst=!$abc$93826$lo1, srst={ }
  39 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5786, arst=!$abc$93826$lo1, srst={ }
  40 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5783, arst=!$abc$93826$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7015, arst=!$abc$94160$lo1, srst={ }
  48 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7036, arst=!$abc$94160$lo1, srst={ }
  54 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7042, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7708, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7723, arst=!$abc$94160$lo1, srst={ }
  61 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7021, arst=!$abc$94160$lo1, srst={ }
  57 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7030, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7711, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7714, arst=!$abc$94160$lo1, srst={ }
  64 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7684, arst=!$abc$94160$lo1, srst={ }
  49 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7675, arst=!$abc$94160$lo1, srst={ }
  52 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7672, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90494$auto$opt_dff.cc:219:make_patterns_logic$7669, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90592$auto$opt_dff.cc:219:make_patterns_logic$7576, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90690$auto$opt_dff.cc:219:make_patterns_logic$7573, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$90788$auto$opt_dff.cc:219:make_patterns_logic$7570, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$90886$auto$opt_dff.cc:219:make_patterns_logic$7567, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$90984$auto$opt_dff.cc:219:make_patterns_logic$7564, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91082$auto$opt_dff.cc:219:make_patterns_logic$7561, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91180$auto$opt_dff.cc:219:make_patterns_logic$7558, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91278$auto$opt_dff.cc:219:make_patterns_logic$7555, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91376$auto$opt_dff.cc:219:make_patterns_logic$7549, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91474$auto$opt_dff.cc:219:make_patterns_logic$7546, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91572$auto$opt_dff.cc:219:make_patterns_logic$7543, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91670$auto$opt_dff.cc:219:make_patterns_logic$7540, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91768$auto$opt_dff.cc:219:make_patterns_logic$7537, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$91866$auto$opt_dff.cc:219:make_patterns_logic$7534, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$91964$auto$opt_dff.cc:219:make_patterns_logic$7531, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92062$auto$opt_dff.cc:219:make_patterns_logic$7528, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92160$auto$opt_dff.cc:219:make_patterns_logic$7525, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92258$auto$opt_dff.cc:219:make_patterns_logic$7522, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92356$auto$opt_dff.cc:219:make_patterns_logic$7516, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92454$auto$opt_dff.cc:219:make_patterns_logic$7513, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92552$auto$opt_dff.cc:219:make_patterns_logic$7510, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92650$auto$opt_dff.cc:219:make_patterns_logic$7666, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92748$auto$opt_dff.cc:219:make_patterns_logic$7663, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$92846$auto$opt_dff.cc:219:make_patterns_logic$7660, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$92944$auto$opt_dff.cc:219:make_patterns_logic$7657, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93042$auto$opt_dff.cc:219:make_patterns_logic$7654, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93140$auto$opt_dff.cc:219:make_patterns_logic$7651, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93238$auto$opt_dff.cc:219:make_patterns_logic$7648, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93336$auto$opt_dff.cc:219:make_patterns_logic$7645, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93434$auto$opt_dff.cc:219:make_patterns_logic$7642, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93532$auto$opt_dff.cc:219:make_patterns_logic$7639, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$93630$auto$opt_dff.cc:219:make_patterns_logic$7633, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$93728$auto$opt_dff.cc:219:make_patterns_logic$7630, arst=!$abc$94160$lo1, srst={ }
  2 cells in clk=\m_avmm_clk, en={ }, arst=!\m_avmm_rst_n, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$93832$auto$opt_dff.cc:219:make_patterns_logic$4796, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$93964$auto$opt_dff.cc:219:make_patterns_logic$4793, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$94062$auto$opt_dff.cc:219:make_patterns_logic$4799, arst=!$abc$93826$lo1, srst={ }
  2 cells in clk=\sclk_in, en={ }, arst=!\rst_n, srst={ }
  68 cells in clk=!\sclk_in, en=$abc$94166$auto$opt_dff.cc:194:make_patterns_logic$7860, arst=!$abc$94160$lo1, srst={ }
  135 cells in clk=!\sclk_in, en=$abc$94266$i_spim_intf.spi_read, arst=!$abc$94160$lo1, srst={ }
  7 cells in clk=!\sclk_in, en=$abc$94403$auto$opt_dff.cc:194:make_patterns_logic$7864, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$94412$auto$opt_dff.cc:219:make_patterns_logic$7627, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=!$abc$94510$auto$simplemap.cc:169:logic_reduce$87310, arst=!$abc$94160$lo1, srst={ }
  90 cells in clk=\sclk_in, en=$abc$94609$auto$opt_dff.cc:194:make_patterns_logic$7867, arst=!$abc$94160$lo1, srst={ }
  5 cells in clk=\sclk_in, en=$abc$94735$auto$opt_dff.cc:194:make_patterns_logic$7874, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$94745$auto$opt_dff.cc:219:make_patterns_logic$7624, arst=!$abc$94160$lo1, srst={ }
  44 cells in clk=\m_avmm_clk, en=$abc$94843$auto$opt_dff.cc:219:make_patterns_logic$4751, arst=!$abc$93826$lo1, srst={ }
  21 cells in clk=!\sclk_in, en={ }, arst=!$abc$94160$lo1, srst={ }
  10 cells in clk=\sclk_in, en=$abc$94973$auto$opt_dff.cc:219:make_patterns_logic$7881, arst=!$abc$94160$lo1, srst={ }
  43 cells in clk=\m_avmm_clk, en=$abc$94979$auto$opt_dff.cc:219:make_patterns_logic$4745, arst=!$abc$93826$lo1, srst={ }
  104 cells in clk=\sclk_in, en=$abc$95077$auto$opt_dff.cc:194:make_patterns_logic$7884, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$95198$auto$opt_dff.cc:219:make_patterns_logic$7621, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95296$auto$opt_dff.cc:219:make_patterns_logic$4748, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95394$auto$opt_dff.cc:219:make_patterns_logic$4763, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95492$auto$opt_dff.cc:219:make_patterns_logic$4760, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95590$auto$opt_dff.cc:219:make_patterns_logic$4811, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95688$auto$opt_dff.cc:219:make_patterns_logic$4808, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95786$auto$opt_dff.cc:219:make_patterns_logic$4802, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$95884$auto$opt_dff.cc:219:make_patterns_logic$7618, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$95982$auto$opt_dff.cc:219:make_patterns_logic$4805, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96080$auto$opt_dff.cc:219:make_patterns_logic$4871, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96178$auto$opt_dff.cc:219:make_patterns_logic$4739, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96276$auto$opt_dff.cc:219:make_patterns_logic$4868, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96374$auto$opt_dff.cc:219:make_patterns_logic$4865, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96472$auto$opt_dff.cc:219:make_patterns_logic$4862, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96570$auto$opt_dff.cc:219:make_patterns_logic$4859, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96668$auto$opt_dff.cc:219:make_patterns_logic$4856, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96766$auto$opt_dff.cc:219:make_patterns_logic$4853, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$96864$auto$opt_dff.cc:219:make_patterns_logic$4850, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$96962$auto$opt_dff.cc:219:make_patterns_logic$7615, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97060$auto$opt_dff.cc:219:make_patterns_logic$4847, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97158$auto$opt_dff.cc:219:make_patterns_logic$4844, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97256$auto$opt_dff.cc:219:make_patterns_logic$4841, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97354$auto$opt_dff.cc:219:make_patterns_logic$4838, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97452$auto$opt_dff.cc:219:make_patterns_logic$4835, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97550$auto$opt_dff.cc:219:make_patterns_logic$4832, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97648$auto$opt_dff.cc:219:make_patterns_logic$4829, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97746$auto$opt_dff.cc:219:make_patterns_logic$4826, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$97844$auto$opt_dff.cc:219:make_patterns_logic$4823, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$97942$auto$opt_dff.cc:219:make_patterns_logic$7612, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98040$auto$opt_dff.cc:219:make_patterns_logic$4736, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7705, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7702, arst=!$abc$94160$lo1, srst={ }
  47 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7699, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98138$auto$opt_dff.cc:219:make_patterns_logic$4820, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98236$auto$opt_dff.cc:219:make_patterns_logic$4757, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98334$auto$opt_dff.cc:219:make_patterns_logic$4754, arst=!$abc$93826$lo1, srst={ }
  62 cells in clk=\sclk_in, en=$abc$98432$auto$opt_dff.cc:219:make_patterns_logic$7609, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98530$auto$opt_dff.cc:219:make_patterns_logic$4814, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98628$auto$opt_dff.cc:219:make_patterns_logic$4733, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98726$auto$opt_dff.cc:219:make_patterns_logic$4817, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98824$auto$opt_dff.cc:219:make_patterns_logic$4895, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$98922$auto$opt_dff.cc:219:make_patterns_logic$4742, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7696, arst=!$abc$94160$lo1, srst={ }
  59 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7693, arst=!$abc$94160$lo1, srst={ }
  14 cells in clk=\sclk_in, en=$abc$99118$auto$opt_dff.cc:194:make_patterns_logic$7819, arst=!$abc$94160$lo1, srst={ }
  46 cells in clk=\m_avmm_clk, en=$abc$99020$auto$opt_dff.cc:219:make_patterns_logic$4892, arst=!$abc$93826$lo1, srst={ }
  4 cells in clk=\m_avmm_clk, en=$abc$99124$auto$opt_dff.cc:219:make_patterns_logic$7830, arst=!$abc$93826$lo1, srst={ }
  55 cells in clk=\sclk_in, en=$abc$135549$lo075, arst=!$abc$94160$lo1, srst={ }
  2 cells in clk=\sclk_in, en=$abc$99212$auto$opt_dff.cc:194:make_patterns_logic$7836, arst=!$abc$94160$lo1, srst={ }
  11 cells in clk=\m_avmm_clk, en=$abc$99217$auto$opt_dff.cc:194:make_patterns_logic$7839, arst=!$abc$93826$lo1, srst={ }
  14 cells in clk=\m_avmm_clk, en=$abc$101366$auto$simplemap.cc:128:simplemap_reduce$11626, arst=!$abc$93826$lo1, srst={ }
  36 cells in clk=\sclk_in, en=$abc$99253$auto$opt_dff.cc:219:make_patterns_logic$7606, arst=!$abc$94160$lo1, srst={ }
  4 cells in clk=\m_avmm_clk, en=$abc$99351$auto$opt_dff.cc:219:make_patterns_logic$7853, arst=!$abc$93826$lo1, srst={ }
  47 cells in clk=\m_avmm_clk, en=$abc$99358$flatten\i_spimreg_top.$verific$n679$1130, arst=!$abc$93826$lo1, srst={ }
  58 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7690, arst=!$abc$94160$lo1, srst={ }
  66 cells in clk=!\sclk_in, en=$abc$99470$auto$opt_dff.cc:194:make_patterns_logic$7857, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$99568$auto$opt_dff.cc:219:make_patterns_logic$7600, arst=!$abc$94160$lo1, srst={ }
  72 cells in clk=\m_avmm_clk, en=$abc$99666$i_spimreg_top.i_spim_reg.we_wbuf_fifo_ctrl, arst=!$abc$93826$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$99770$auto$opt_dff.cc:219:make_patterns_logic$7597, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$99868$auto$opt_dff.cc:219:make_patterns_logic$7594, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$99966$auto$opt_dff.cc:219:make_patterns_logic$7591, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100064$auto$opt_dff.cc:219:make_patterns_logic$7588, arst=!$abc$94160$lo1, srst={ }
  65 cells in clk=\sclk_in, en=$abc$100162$auto$opt_dff.cc:219:make_patterns_logic$7585, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100260$auto$opt_dff.cc:219:make_patterns_logic$7582, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100358$auto$opt_dff.cc:219:make_patterns_logic$7579, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100456$auto$opt_dff.cc:219:make_patterns_logic$7552, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100554$auto$opt_dff.cc:219:make_patterns_logic$7519, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100652$auto$opt_dff.cc:219:make_patterns_logic$7636, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100750$auto$opt_dff.cc:219:make_patterns_logic$7603, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$abc$100848$auto$opt_dff.cc:219:make_patterns_logic$7507, arst=!$abc$94160$lo1, srst={ }
  47 cells in clk=\sclk_in, en=$abc$100946$auto$opt_dff.cc:219:make_patterns_logic$6280, arst=!$abc$94160$lo1, srst={ }
  41 cells in clk=\m_avmm_clk, en=$abc$101044$auto$opt_dff.cc:219:make_patterns_logic$6274, arst=!$abc$93826$lo1, srst={ }
  69 cells in clk=\m_avmm_clk, en=$abc$101114$i_spimreg_top.i_spim_reg.load_dbg_bus0, arst=!$abc$93826$lo1, srst={ }
  90 cells in clk=\m_avmm_clk, en=$abc$101213$i_spimreg_top.i_spim_reg.we_rbuf_fifo_ctrl, arst=!$abc$93826$lo1, srst={ }
  20 cells in clk=\m_avmm_clk, en=$abc$99666$auto$opt_dff.cc:194:make_patterns_logic$7816, arst=!$abc$93826$lo1, srst={ }
  28131 cells in clk=\m_avmm_clk, en={ }, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$169667$auto$opt_dff.cc:219:make_patterns_logic$4790, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$169765$auto$opt_dff.cc:219:make_patterns_logic$4787, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$169863$auto$opt_dff.cc:219:make_patterns_logic$4874, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$169961$auto$opt_dff.cc:219:make_patterns_logic$4877, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170059$auto$opt_dff.cc:219:make_patterns_logic$4880, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170157$auto$opt_dff.cc:219:make_patterns_logic$4766, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170255$auto$opt_dff.cc:219:make_patterns_logic$4883, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170353$auto$opt_dff.cc:219:make_patterns_logic$4886, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170451$auto$opt_dff.cc:219:make_patterns_logic$4889, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170549$auto$opt_dff.cc:219:make_patterns_logic$5447, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170647$auto$opt_dff.cc:219:make_patterns_logic$5444, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170745$auto$opt_dff.cc:219:make_patterns_logic$5441, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170843$auto$opt_dff.cc:219:make_patterns_logic$5438, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$170941$auto$opt_dff.cc:219:make_patterns_logic$5435, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171039$auto$opt_dff.cc:219:make_patterns_logic$5432, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171137$auto$opt_dff.cc:219:make_patterns_logic$5429, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171235$auto$opt_dff.cc:219:make_patterns_logic$5426, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171333$auto$opt_dff.cc:219:make_patterns_logic$5423, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171431$auto$opt_dff.cc:219:make_patterns_logic$5420, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171529$auto$opt_dff.cc:219:make_patterns_logic$5417, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171627$auto$opt_dff.cc:219:make_patterns_logic$5414, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171725$auto$opt_dff.cc:219:make_patterns_logic$5411, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171823$auto$opt_dff.cc:219:make_patterns_logic$5408, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$171921$auto$opt_dff.cc:219:make_patterns_logic$5405, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172019$auto$opt_dff.cc:219:make_patterns_logic$5402, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172117$auto$opt_dff.cc:219:make_patterns_logic$5399, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172215$auto$opt_dff.cc:219:make_patterns_logic$5396, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172313$auto$opt_dff.cc:219:make_patterns_logic$5393, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172411$auto$opt_dff.cc:219:make_patterns_logic$5390, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172509$auto$opt_dff.cc:219:make_patterns_logic$5387, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172607$auto$opt_dff.cc:219:make_patterns_logic$5384, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172705$auto$opt_dff.cc:219:make_patterns_logic$5381, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172803$auto$opt_dff.cc:219:make_patterns_logic$5378, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172901$auto$opt_dff.cc:219:make_patterns_logic$5375, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$172999$auto$opt_dff.cc:219:make_patterns_logic$5372, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173097$auto$opt_dff.cc:219:make_patterns_logic$5369, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173195$auto$opt_dff.cc:219:make_patterns_logic$5366, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173293$auto$opt_dff.cc:219:make_patterns_logic$5363, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173391$auto$opt_dff.cc:219:make_patterns_logic$5360, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173489$auto$opt_dff.cc:219:make_patterns_logic$5357, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173587$auto$opt_dff.cc:219:make_patterns_logic$5354, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173685$auto$opt_dff.cc:219:make_patterns_logic$5351, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173783$auto$opt_dff.cc:219:make_patterns_logic$5348, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173881$auto$opt_dff.cc:219:make_patterns_logic$5345, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$173979$auto$opt_dff.cc:219:make_patterns_logic$5342, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174077$auto$opt_dff.cc:219:make_patterns_logic$5339, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174175$auto$opt_dff.cc:219:make_patterns_logic$5336, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174273$auto$opt_dff.cc:219:make_patterns_logic$5333, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174371$auto$opt_dff.cc:219:make_patterns_logic$5330, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174469$auto$opt_dff.cc:219:make_patterns_logic$5327, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174567$auto$opt_dff.cc:219:make_patterns_logic$5324, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174665$auto$opt_dff.cc:219:make_patterns_logic$5321, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174763$auto$opt_dff.cc:219:make_patterns_logic$5318, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174861$auto$opt_dff.cc:219:make_patterns_logic$5315, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$174959$auto$opt_dff.cc:219:make_patterns_logic$5312, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175057$auto$opt_dff.cc:219:make_patterns_logic$5309, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175155$auto$opt_dff.cc:219:make_patterns_logic$5306, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175253$auto$opt_dff.cc:219:make_patterns_logic$5303, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175351$auto$opt_dff.cc:219:make_patterns_logic$5300, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175449$auto$opt_dff.cc:219:make_patterns_logic$5297, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175547$auto$opt_dff.cc:219:make_patterns_logic$5294, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175645$auto$opt_dff.cc:219:make_patterns_logic$5291, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175743$auto$opt_dff.cc:219:make_patterns_logic$5288, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175841$auto$opt_dff.cc:219:make_patterns_logic$5285, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$175939$auto$opt_dff.cc:219:make_patterns_logic$5282, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176037$auto$opt_dff.cc:219:make_patterns_logic$5279, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176135$auto$opt_dff.cc:219:make_patterns_logic$5276, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176233$auto$opt_dff.cc:219:make_patterns_logic$5273, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176331$auto$opt_dff.cc:219:make_patterns_logic$5270, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176429$auto$opt_dff.cc:219:make_patterns_logic$5267, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176527$auto$opt_dff.cc:219:make_patterns_logic$5264, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176625$auto$opt_dff.cc:219:make_patterns_logic$5261, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176723$auto$opt_dff.cc:219:make_patterns_logic$5258, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176821$auto$opt_dff.cc:219:make_patterns_logic$5255, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$176919$auto$opt_dff.cc:219:make_patterns_logic$5252, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$abc$177017$auto$opt_dff.cc:219:make_patterns_logic$5249, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5243, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5240, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5237, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5234, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5231, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5228, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5225, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5222, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5219, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5216, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5213, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5210, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5207, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5204, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5201, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5198, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5195, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5192, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5189, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5186, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5183, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5180, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5177, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5174, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5171, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5168, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5165, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5162, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5159, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5156, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5153, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5150, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5147, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5144, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5141, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5138, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5135, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5132, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5129, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5126, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5123, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5120, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5117, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5114, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5111, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5108, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5105, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5102, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5099, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5096, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5093, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5090, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5087, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5084, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5081, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5078, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5075, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5072, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5069, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5066, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5063, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5060, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5057, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5054, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5051, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5048, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5045, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5042, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5039, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5036, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5033, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5030, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5027, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5024, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5021, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5018, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5015, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5012, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5009, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5006, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5003, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5000, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4997, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4994, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4991, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4988, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4985, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4982, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4979, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4976, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4973, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4970, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4967, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4964, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4961, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4958, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4955, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4952, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4949, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4946, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4943, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4940, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4937, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4934, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4931, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4928, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4925, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4922, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4919, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4916, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4913, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4910, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4907, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4904, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4901, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4898, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7498, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7486, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7489, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7492, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7495, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7480, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7483, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7474, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7477, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7471, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4784, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7465, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7468, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7459, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7462, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7456, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7450, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7453, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7444, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7447, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4781, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7441, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4775, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4778, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4772, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7438, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7435, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7423, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7426, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7429, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7432, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\m_avmm_clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4769, arst=!$abc$93826$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7420, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7417, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7405, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7408, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7411, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7414, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6790, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6787, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6793, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6799, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6796, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6805, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6802, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6808, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6814, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6811, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6820, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6817, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6823, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6829, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6826, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6835, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6832, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6838, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6844, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6841, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6850, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6847, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6853, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6859, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6856, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6865, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6862, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6868, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6874, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6871, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6880, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6877, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$6883, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7402, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7399, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7396, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7393, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7390, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7387, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7384, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7381, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7378, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7375, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7372, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7369, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7366, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7363, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7360, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7357, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7354, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7351, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7348, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7345, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7342, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7339, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7336, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7333, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7330, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7327, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7324, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7321, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7318, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7315, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7312, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7309, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7306, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7303, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7300, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7297, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7294, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7291, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7288, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7285, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7282, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7279, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7276, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7273, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7270, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7267, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7264, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7261, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7258, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7255, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7252, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7249, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7246, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7243, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7240, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7237, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7234, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7231, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7228, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7225, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7222, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7219, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7216, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7213, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7210, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7207, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7204, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7201, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7198, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7195, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7192, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7189, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7186, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7183, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7180, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7177, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7174, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7171, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7168, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7165, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7162, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7159, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7156, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7153, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7150, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7147, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7144, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7141, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7138, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7135, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7132, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7129, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7126, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7123, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7120, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7117, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7114, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7111, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7108, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7105, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7102, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7099, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7096, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7093, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7090, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7087, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7084, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7081, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7078, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7075, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7072, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7069, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7066, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7063, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7060, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7057, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7054, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7051, arst=!$abc$94160$lo1, srst={ }
  33 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7048, arst=!$abc$94160$lo1, srst={ }
  35 cells in clk=\sclk_in, en=$auto$opt_dff.cc:219:make_patterns_logic$7045, arst=!$abc$94160$lo1, srst={ }
  34552 cells in clk=\sclk_in, en={ }, arst=!$abc$94160$lo1, srst={ }
  34 cells in clk=\m_avmm_clk, en=$abc$216342$abc$196617$auto$opt_dff.cc:219:make_patterns_logic$6068, arst=!$abc$93826$lo1, srst={ }

3.117.2. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$196715$auto$opt_dff.cc:219:make_patterns_logic$6071, asynchronously reset by !$abc$93826$lo1
Extracted 92 gates and 161 wires to a netlist network with 69 inputs and 60 outputs.

3.117.2.1. Executing ABC.

3.117.3. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$196813$abc$177115$auto$opt_dff.cc:219:make_patterns_logic$5246, asynchronously reset by !$abc$93826$lo1
Extracted 92 gates and 134 wires to a netlist network with 42 inputs and 33 outputs.

3.117.3.1. Executing ABC.

3.117.4. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$196938$abc$177213$auto$opt_dff.cc:219:make_patterns_logic$7810, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 134 wires to a netlist network with 69 inputs and 33 outputs.

3.117.4.1. Executing ABC.

3.117.5. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197036$abc$177311$auto$opt_dff.cc:219:make_patterns_logic$7813, asynchronously reset by !$abc$94160$lo1
Extracted 56 gates and 101 wires to a netlist network with 45 inputs and 33 outputs.

3.117.5.1. Executing ABC.

3.117.6. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197134$abc$177409$auto$opt_dff.cc:219:make_patterns_logic$7798, asynchronously reset by !$abc$94160$lo1
Extracted 44 gates and 91 wires to a netlist network with 47 inputs and 33 outputs.

3.117.6.1. Executing ABC.

3.117.7. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197232$abc$177507$auto$opt_dff.cc:219:make_patterns_logic$7801, asynchronously reset by !$abc$94160$lo1
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 33 outputs.

3.117.7.1. Executing ABC.

3.117.8. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197330$abc$177605$auto$opt_dff.cc:219:make_patterns_logic$7804, asynchronously reset by !$abc$94160$lo1
Extracted 56 gates and 115 wires to a netlist network with 59 inputs and 33 outputs.

3.117.8.1. Executing ABC.

3.117.9. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197428$abc$177703$auto$opt_dff.cc:219:make_patterns_logic$7774, asynchronously reset by !$abc$94160$lo1
Extracted 64 gates and 131 wires to a netlist network with 67 inputs and 33 outputs.

3.117.9.1. Executing ABC.

3.117.10. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197526$abc$177801$auto$opt_dff.cc:219:make_patterns_logic$7777, asynchronously reset by !$abc$94160$lo1
Extracted 63 gates and 113 wires to a netlist network with 50 inputs and 33 outputs.

3.117.10.1. Executing ABC.

3.117.11. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197624$abc$177899$auto$opt_dff.cc:219:make_patterns_logic$7780, asynchronously reset by !$abc$94160$lo1
Extracted 58 gates and 119 wires to a netlist network with 61 inputs and 33 outputs.

3.117.11.1. Executing ABC.

3.117.12. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197722$abc$177997$auto$opt_dff.cc:219:make_patterns_logic$7783, asynchronously reset by !$abc$94160$lo1
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 33 outputs.

3.117.12.1. Executing ABC.

3.117.13. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197820$abc$178095$auto$opt_dff.cc:219:make_patterns_logic$7786, asynchronously reset by !$abc$94160$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.117.13.1. Executing ABC.

3.117.14. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$197918$abc$178193$auto$opt_dff.cc:219:make_patterns_logic$7789, asynchronously reset by !$abc$94160$lo1
Extracted 49 gates and 85 wires to a netlist network with 36 inputs and 33 outputs.

3.117.14.1. Executing ABC.

3.117.15. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198016$abc$178291$auto$opt_dff.cc:219:make_patterns_logic$7792, asynchronously reset by !$abc$94160$lo1
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 33 outputs.

3.117.15.1. Executing ABC.

3.117.16. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198114$abc$178389$auto$opt_dff.cc:219:make_patterns_logic$7726, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 33 outputs.

3.117.16.1. Executing ABC.

3.117.17. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198212$abc$178487$auto$opt_dff.cc:219:make_patterns_logic$7729, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 109 wires to a netlist network with 44 inputs and 33 outputs.

3.117.17.1. Executing ABC.

3.117.18. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198310$abc$178585$auto$opt_dff.cc:219:make_patterns_logic$7732, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.117.18.1. Executing ABC.

3.117.19. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198408$abc$178683$auto$opt_dff.cc:219:make_patterns_logic$7735, asynchronously reset by !$abc$94160$lo1
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.117.19.1. Executing ABC.

3.117.20. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198506$abc$178781$auto$opt_dff.cc:219:make_patterns_logic$7738, asynchronously reset by !$abc$94160$lo1
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 33 outputs.

3.117.20.1. Executing ABC.

3.117.21. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198604$abc$178879$auto$opt_dff.cc:219:make_patterns_logic$7741, asynchronously reset by !$abc$94160$lo1
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 33 outputs.

3.117.21.1. Executing ABC.

3.117.22. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198702$abc$178977$auto$opt_dff.cc:219:make_patterns_logic$7744, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.117.22.1. Executing ABC.

3.117.23. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198800$abc$179075$auto$opt_dff.cc:219:make_patterns_logic$7747, asynchronously reset by !$abc$94160$lo1
Extracted 55 gates and 101 wires to a netlist network with 46 inputs and 33 outputs.

3.117.23.1. Executing ABC.

3.117.24. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198898$abc$179173$auto$opt_dff.cc:219:make_patterns_logic$7750, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.117.24.1. Executing ABC.

3.117.25. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$198996$abc$179271$auto$opt_dff.cc:219:make_patterns_logic$7753, asynchronously reset by !$abc$94160$lo1
Extracted 57 gates and 103 wires to a netlist network with 46 inputs and 33 outputs.

3.117.25.1. Executing ABC.

3.117.26. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199094$abc$179369$auto$opt_dff.cc:219:make_patterns_logic$7756, asynchronously reset by !$abc$94160$lo1
Extracted 44 gates and 89 wires to a netlist network with 45 inputs and 33 outputs.

3.117.26.1. Executing ABC.

3.117.27. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199192$abc$179467$auto$opt_dff.cc:219:make_patterns_logic$7759, asynchronously reset by !$abc$94160$lo1
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 33 outputs.

3.117.27.1. Executing ABC.

3.117.28. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199290$abc$179565$auto$opt_dff.cc:219:make_patterns_logic$7762, asynchronously reset by !$abc$94160$lo1
Extracted 43 gates and 87 wires to a netlist network with 44 inputs and 33 outputs.

3.117.28.1. Executing ABC.

3.117.29. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199388$abc$179663$auto$opt_dff.cc:219:make_patterns_logic$7765, asynchronously reset by !$abc$94160$lo1
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 33 outputs.

3.117.29.1. Executing ABC.

3.117.30. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199486$abc$179761$auto$opt_dff.cc:219:make_patterns_logic$7768, asynchronously reset by !$abc$94160$lo1
Extracted 39 gates and 81 wires to a netlist network with 42 inputs and 33 outputs.

3.117.30.1. Executing ABC.

3.117.31. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199584$abc$179859$auto$opt_dff.cc:219:make_patterns_logic$7039, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 115 wires to a netlist network with 50 inputs and 33 outputs.

3.117.31.1. Executing ABC.

3.117.32. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199682$abc$179957$auto$opt_dff.cc:219:make_patterns_logic$7771, asynchronously reset by !$abc$94160$lo1
Extracted 60 gates and 109 wires to a netlist network with 49 inputs and 33 outputs.

3.117.32.1. Executing ABC.

3.117.33. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199780$abc$180055$auto$opt_dff.cc:219:make_patterns_logic$7795, asynchronously reset by !$abc$94160$lo1
Extracted 59 gates and 110 wires to a netlist network with 51 inputs and 33 outputs.

3.117.33.1. Executing ABC.

3.117.34. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199878$abc$180153$auto$opt_dff.cc:219:make_patterns_logic$7807, asynchronously reset by !$abc$94160$lo1
Extracted 63 gates and 118 wires to a netlist network with 55 inputs and 33 outputs.

3.117.34.1. Executing ABC.

3.117.35. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$199976$abc$180251$auto$opt_dff.cc:219:make_patterns_logic$7504, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 33 outputs.

3.117.35.1. Executing ABC.

3.117.36. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$200074$abc$180349$auto$opt_dff.cc:219:make_patterns_logic$7501, asynchronously reset by !$abc$94160$lo1
Extracted 65 gates and 124 wires to a netlist network with 59 inputs and 33 outputs.

3.117.36.1. Executing ABC.

3.117.37. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \sclk_in, enabled by $abc$200172$abc$180447$auto$opt_dff.cc:219:make_patterns_logic$7720, asynchronously reset by !$abc$94160$lo1
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 33 outputs.

3.117.37.1. Executing ABC.

3.117.38. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$200270$abc$180545$auto$opt_dff.cc:219:make_patterns_logic$5780, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.38.1. Executing ABC.

3.117.39. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$200368$abc$180643$auto$opt_dff.cc:219:make_patterns_logic$5774, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.39.1. Executing ABC.

3.117.40. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$200466$abc$180741$auto$opt_dff.cc:219:make_patterns_logic$5771, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.40.1. Executing ABC.

3.117.41. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$200564$abc$180839$auto$opt_dff.cc:219:make_patterns_logic$5768, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.41.1. Executing ABC.

3.117.42. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$200662$abc$180937$auto$opt_dff.cc:219:make_patterns_logic$5765, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.42.1. Executing ABC.

3.117.43. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$200760$abc$181035$auto$opt_dff.cc:219:make_patterns_logic$5759, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.43.1. Executing ABC.

3.117.44. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$200858$abc$181133$auto$opt_dff.cc:219:make_patterns_logic$5756, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.44.1. Executing ABC.

3.117.45. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$200956$abc$181231$auto$opt_dff.cc:219:make_patterns_logic$5753, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.45.1. Executing ABC.

3.117.46. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201054$abc$181329$auto$opt_dff.cc:219:make_patterns_logic$5750, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.46.1. Executing ABC.

3.117.47. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201152$abc$181427$auto$opt_dff.cc:219:make_patterns_logic$5747, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.47.1. Executing ABC.

3.117.48. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201250$abc$181525$auto$opt_dff.cc:219:make_patterns_logic$5744, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.48.1. Executing ABC.

3.117.49. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201348$abc$181623$auto$opt_dff.cc:219:make_patterns_logic$5741, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.49.1. Executing ABC.

3.117.50. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201446$abc$181721$auto$opt_dff.cc:219:make_patterns_logic$5735, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.50.1. Executing ABC.

3.117.51. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201544$abc$181819$auto$opt_dff.cc:219:make_patterns_logic$5732, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.51.1. Executing ABC.

3.117.52. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201642$abc$181917$auto$opt_dff.cc:219:make_patterns_logic$5729, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.52.1. Executing ABC.

3.117.53. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201740$abc$182015$auto$opt_dff.cc:219:make_patterns_logic$5726, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.53.1. Executing ABC.

3.117.54. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201838$abc$182113$auto$opt_dff.cc:219:make_patterns_logic$5723, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.54.1. Executing ABC.

3.117.55. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$201936$abc$182211$auto$opt_dff.cc:219:make_patterns_logic$5720, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.55.1. Executing ABC.

3.117.56. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202034$abc$182309$auto$opt_dff.cc:219:make_patterns_logic$5717, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.56.1. Executing ABC.

3.117.57. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202132$abc$182407$auto$opt_dff.cc:219:make_patterns_logic$5714, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.57.1. Executing ABC.

3.117.58. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202230$abc$182505$auto$opt_dff.cc:219:make_patterns_logic$5711, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.58.1. Executing ABC.

3.117.59. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202328$abc$182603$auto$opt_dff.cc:219:make_patterns_logic$5708, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.59.1. Executing ABC.

3.117.60. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202426$abc$182701$auto$opt_dff.cc:219:make_patterns_logic$5705, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.60.1. Executing ABC.

3.117.61. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202524$abc$182799$auto$opt_dff.cc:219:make_patterns_logic$5702, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.61.1. Executing ABC.

3.117.62. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202622$abc$182897$auto$opt_dff.cc:219:make_patterns_logic$5699, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.62.1. Executing ABC.

3.117.63. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202720$abc$182995$auto$opt_dff.cc:219:make_patterns_logic$5696, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.63.1. Executing ABC.

3.117.64. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202818$abc$183093$auto$opt_dff.cc:219:make_patterns_logic$5693, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.64.1. Executing ABC.

3.117.65. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$202916$abc$183191$auto$opt_dff.cc:219:make_patterns_logic$5687, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.65.1. Executing ABC.

3.117.66. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203014$abc$183289$auto$opt_dff.cc:219:make_patterns_logic$5684, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.66.1. Executing ABC.

3.117.67. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203112$abc$183387$auto$opt_dff.cc:219:make_patterns_logic$5681, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.67.1. Executing ABC.

3.117.68. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203210$abc$183485$auto$opt_dff.cc:219:make_patterns_logic$5678, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.68.1. Executing ABC.

3.117.69. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203308$abc$183583$auto$opt_dff.cc:219:make_patterns_logic$5675, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.69.1. Executing ABC.

3.117.70. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203406$abc$183681$auto$opt_dff.cc:219:make_patterns_logic$5672, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.70.1. Executing ABC.

3.117.71. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203504$abc$183779$auto$opt_dff.cc:219:make_patterns_logic$5669, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.71.1. Executing ABC.

3.117.72. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203602$abc$183877$auto$opt_dff.cc:219:make_patterns_logic$5666, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.72.1. Executing ABC.

3.117.73. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203700$abc$183975$auto$opt_dff.cc:219:make_patterns_logic$5663, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.73.1. Executing ABC.

3.117.74. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203798$abc$184073$auto$opt_dff.cc:219:make_patterns_logic$5660, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.74.1. Executing ABC.

3.117.75. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203896$abc$184171$auto$opt_dff.cc:219:make_patterns_logic$5657, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.75.1. Executing ABC.

3.117.76. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$203994$abc$184269$auto$opt_dff.cc:219:make_patterns_logic$5654, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.76.1. Executing ABC.

3.117.77. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204092$abc$184367$auto$opt_dff.cc:219:make_patterns_logic$5651, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.77.1. Executing ABC.

3.117.78. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204190$abc$184465$auto$opt_dff.cc:219:make_patterns_logic$5648, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.78.1. Executing ABC.

3.117.79. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204288$abc$184563$auto$opt_dff.cc:219:make_patterns_logic$5645, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.79.1. Executing ABC.

3.117.80. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204386$abc$184661$auto$opt_dff.cc:219:make_patterns_logic$5642, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.80.1. Executing ABC.

3.117.81. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204484$abc$184759$auto$opt_dff.cc:219:make_patterns_logic$5639, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.81.1. Executing ABC.

3.117.82. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204582$abc$184857$auto$opt_dff.cc:219:make_patterns_logic$5636, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.82.1. Executing ABC.

3.117.83. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204680$abc$184955$auto$opt_dff.cc:219:make_patterns_logic$5633, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.83.1. Executing ABC.

3.117.84. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204778$abc$185053$auto$opt_dff.cc:219:make_patterns_logic$5630, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.84.1. Executing ABC.

3.117.85. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204876$abc$185151$auto$opt_dff.cc:219:make_patterns_logic$5627, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.85.1. Executing ABC.

3.117.86. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$204974$abc$185249$auto$opt_dff.cc:219:make_patterns_logic$5624, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.86.1. Executing ABC.

3.117.87. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205072$abc$185347$auto$opt_dff.cc:219:make_patterns_logic$5621, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.87.1. Executing ABC.

3.117.88. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205170$abc$185445$auto$opt_dff.cc:219:make_patterns_logic$5618, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.88.1. Executing ABC.

3.117.89. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205268$abc$185543$auto$opt_dff.cc:219:make_patterns_logic$5615, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.89.1. Executing ABC.

3.117.90. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205366$abc$185641$auto$opt_dff.cc:219:make_patterns_logic$5612, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.90.1. Executing ABC.

3.117.91. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205464$abc$185739$auto$opt_dff.cc:219:make_patterns_logic$5609, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.91.1. Executing ABC.

3.117.92. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205562$abc$185837$auto$opt_dff.cc:219:make_patterns_logic$5606, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.92.1. Executing ABC.

3.117.93. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205660$abc$185935$auto$opt_dff.cc:219:make_patterns_logic$5603, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.93.1. Executing ABC.

3.117.94. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205758$abc$186033$auto$opt_dff.cc:219:make_patterns_logic$5600, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.94.1. Executing ABC.

3.117.95. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205856$abc$186131$auto$opt_dff.cc:219:make_patterns_logic$5597, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.95.1. Executing ABC.

3.117.96. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$205954$abc$186229$auto$opt_dff.cc:219:make_patterns_logic$5591, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.96.1. Executing ABC.

3.117.97. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206052$abc$186327$auto$opt_dff.cc:219:make_patterns_logic$5588, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.97.1. Executing ABC.

3.117.98. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206150$abc$186425$auto$opt_dff.cc:219:make_patterns_logic$5585, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.98.1. Executing ABC.

3.117.99. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206248$abc$186523$auto$opt_dff.cc:219:make_patterns_logic$5582, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.99.1. Executing ABC.

3.117.100. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206346$abc$186621$auto$opt_dff.cc:219:make_patterns_logic$5579, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.100.1. Executing ABC.

3.117.101. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206444$abc$186719$auto$opt_dff.cc:219:make_patterns_logic$5576, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.101.1. Executing ABC.

3.117.102. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206542$abc$186817$auto$opt_dff.cc:219:make_patterns_logic$5573, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.102.1. Executing ABC.

3.117.103. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206640$abc$186915$auto$opt_dff.cc:219:make_patterns_logic$5570, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.103.1. Executing ABC.

3.117.104. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206738$abc$187013$auto$opt_dff.cc:219:make_patterns_logic$5567, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.104.1. Executing ABC.

3.117.105. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206836$abc$187111$auto$opt_dff.cc:219:make_patterns_logic$5564, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.105.1. Executing ABC.

3.117.106. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$206934$abc$187209$auto$opt_dff.cc:219:make_patterns_logic$5561, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.106.1. Executing ABC.

3.117.107. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207032$abc$187307$auto$opt_dff.cc:219:make_patterns_logic$5558, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.107.1. Executing ABC.

3.117.108. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207130$abc$187405$auto$opt_dff.cc:219:make_patterns_logic$5555, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.108.1. Executing ABC.

3.117.109. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207228$abc$187503$auto$opt_dff.cc:219:make_patterns_logic$5552, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.109.1. Executing ABC.

3.117.110. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207326$abc$187601$auto$opt_dff.cc:219:make_patterns_logic$5549, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.110.1. Executing ABC.

3.117.111. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207424$abc$187699$auto$opt_dff.cc:219:make_patterns_logic$5546, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.111.1. Executing ABC.

3.117.112. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207522$abc$187797$auto$opt_dff.cc:219:make_patterns_logic$5543, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.112.1. Executing ABC.

3.117.113. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207620$abc$187895$auto$opt_dff.cc:219:make_patterns_logic$5540, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.113.1. Executing ABC.

3.117.114. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207718$abc$187993$auto$opt_dff.cc:219:make_patterns_logic$5537, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.114.1. Executing ABC.

3.117.115. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207816$abc$188091$auto$opt_dff.cc:219:make_patterns_logic$5534, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.115.1. Executing ABC.

3.117.116. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$207914$abc$188189$auto$opt_dff.cc:219:make_patterns_logic$5531, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.116.1. Executing ABC.

3.117.117. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208012$abc$188287$auto$opt_dff.cc:219:make_patterns_logic$5528, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.117.1. Executing ABC.

3.117.118. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208110$abc$188385$auto$opt_dff.cc:219:make_patterns_logic$5525, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.118.1. Executing ABC.

3.117.119. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208208$abc$188483$auto$opt_dff.cc:219:make_patterns_logic$5522, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.119.1. Executing ABC.

3.117.120. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208306$abc$188581$auto$opt_dff.cc:219:make_patterns_logic$5519, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.120.1. Executing ABC.

3.117.121. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208404$abc$188679$auto$opt_dff.cc:219:make_patterns_logic$5516, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.121.1. Executing ABC.

3.117.122. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208502$abc$188777$auto$opt_dff.cc:219:make_patterns_logic$5513, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.122.1. Executing ABC.

3.117.123. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208600$abc$188875$auto$opt_dff.cc:219:make_patterns_logic$5510, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.123.1. Executing ABC.

3.117.124. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208698$abc$188973$auto$opt_dff.cc:219:make_patterns_logic$5507, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.124.1. Executing ABC.

3.117.125. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208796$abc$189071$auto$opt_dff.cc:219:make_patterns_logic$5504, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.125.1. Executing ABC.

3.117.126. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208894$abc$189169$auto$opt_dff.cc:219:make_patterns_logic$5501, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.126.1. Executing ABC.

3.117.127. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$208992$abc$189267$auto$opt_dff.cc:219:make_patterns_logic$5498, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.127.1. Executing ABC.

3.117.128. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209090$abc$189365$auto$opt_dff.cc:219:make_patterns_logic$5495, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.128.1. Executing ABC.

3.117.129. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209188$abc$189463$auto$opt_dff.cc:219:make_patterns_logic$5492, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.129.1. Executing ABC.

3.117.130. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209286$abc$189561$auto$opt_dff.cc:219:make_patterns_logic$5489, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.130.1. Executing ABC.

3.117.131. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209384$abc$189659$auto$opt_dff.cc:219:make_patterns_logic$5486, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.131.1. Executing ABC.

3.117.132. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209482$abc$189757$auto$opt_dff.cc:219:make_patterns_logic$5483, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.132.1. Executing ABC.

3.117.133. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209580$abc$189855$auto$opt_dff.cc:219:make_patterns_logic$5480, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.133.1. Executing ABC.

3.117.134. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209678$abc$189953$auto$opt_dff.cc:219:make_patterns_logic$5477, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.134.1. Executing ABC.

3.117.135. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209776$abc$190051$auto$opt_dff.cc:219:make_patterns_logic$5474, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.135.1. Executing ABC.

3.117.136. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209874$abc$190149$auto$opt_dff.cc:219:make_patterns_logic$5471, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.136.1. Executing ABC.

3.117.137. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$209972$abc$190247$auto$opt_dff.cc:219:make_patterns_logic$5468, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.137.1. Executing ABC.

3.117.138. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210070$abc$190345$auto$opt_dff.cc:219:make_patterns_logic$5465, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.138.1. Executing ABC.

3.117.139. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210168$abc$190443$auto$opt_dff.cc:219:make_patterns_logic$5462, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.139.1. Executing ABC.

3.117.140. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210266$abc$190541$auto$opt_dff.cc:219:make_patterns_logic$5459, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.140.1. Executing ABC.

3.117.141. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210364$abc$190639$auto$opt_dff.cc:219:make_patterns_logic$5456, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.141.1. Executing ABC.

3.117.142. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210462$abc$190737$auto$opt_dff.cc:219:make_patterns_logic$5453, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.142.1. Executing ABC.

3.117.143. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210560$abc$190835$auto$opt_dff.cc:219:make_patterns_logic$5450, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.143.1. Executing ABC.

3.117.144. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210658$abc$190933$auto$opt_dff.cc:219:make_patterns_logic$5891, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.144.1. Executing ABC.

3.117.145. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210756$abc$191031$auto$opt_dff.cc:219:make_patterns_logic$5894, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.145.1. Executing ABC.

3.117.146. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210854$abc$191129$auto$opt_dff.cc:219:make_patterns_logic$5897, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.146.1. Executing ABC.

3.117.147. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$210952$abc$191227$auto$opt_dff.cc:219:make_patterns_logic$5900, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.147.1. Executing ABC.

3.117.148. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211050$abc$191325$auto$opt_dff.cc:219:make_patterns_logic$5903, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.148.1. Executing ABC.

3.117.149. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211148$abc$191423$auto$opt_dff.cc:219:make_patterns_logic$5906, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.149.1. Executing ABC.

3.117.150. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211246$abc$191521$auto$opt_dff.cc:219:make_patterns_logic$5909, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.150.1. Executing ABC.

3.117.151. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211344$abc$191619$auto$opt_dff.cc:219:make_patterns_logic$5912, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.151.1. Executing ABC.

3.117.152. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211442$abc$191717$auto$opt_dff.cc:219:make_patterns_logic$5915, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.152.1. Executing ABC.

3.117.153. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211540$abc$191815$auto$opt_dff.cc:219:make_patterns_logic$5918, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.153.1. Executing ABC.

3.117.154. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211638$abc$191913$auto$opt_dff.cc:219:make_patterns_logic$5921, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.154.1. Executing ABC.

3.117.155. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211736$abc$192011$auto$opt_dff.cc:219:make_patterns_logic$5924, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.155.1. Executing ABC.

3.117.156. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211834$abc$192109$auto$opt_dff.cc:219:make_patterns_logic$5927, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.156.1. Executing ABC.

3.117.157. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$211932$abc$192207$auto$opt_dff.cc:219:make_patterns_logic$5930, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.157.1. Executing ABC.

3.117.158. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212030$abc$192305$auto$opt_dff.cc:219:make_patterns_logic$5933, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.158.1. Executing ABC.

3.117.159. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212128$abc$192403$auto$opt_dff.cc:219:make_patterns_logic$5939, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.159.1. Executing ABC.

3.117.160. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212226$abc$192501$auto$opt_dff.cc:219:make_patterns_logic$5942, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.160.1. Executing ABC.

3.117.161. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212324$abc$192599$auto$opt_dff.cc:219:make_patterns_logic$5945, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.161.1. Executing ABC.

3.117.162. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212422$abc$192697$auto$opt_dff.cc:219:make_patterns_logic$5948, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.162.1. Executing ABC.

3.117.163. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212520$abc$192795$auto$opt_dff.cc:219:make_patterns_logic$5951, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.163.1. Executing ABC.

3.117.164. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212618$abc$192893$auto$opt_dff.cc:219:make_patterns_logic$5954, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.164.1. Executing ABC.

3.117.165. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212716$abc$192991$auto$opt_dff.cc:219:make_patterns_logic$5957, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.165.1. Executing ABC.

3.117.166. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212814$abc$193089$auto$opt_dff.cc:219:make_patterns_logic$5960, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.166.1. Executing ABC.

3.117.167. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$212912$abc$193187$auto$opt_dff.cc:219:make_patterns_logic$5963, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.167.1. Executing ABC.

3.117.168. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213010$abc$193285$auto$opt_dff.cc:219:make_patterns_logic$5966, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.168.1. Executing ABC.

3.117.169. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213108$abc$193383$auto$opt_dff.cc:219:make_patterns_logic$5969, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.169.1. Executing ABC.

3.117.170. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213206$abc$193481$auto$opt_dff.cc:219:make_patterns_logic$5972, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.170.1. Executing ABC.

3.117.171. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213304$abc$193579$auto$opt_dff.cc:219:make_patterns_logic$5975, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.171.1. Executing ABC.

3.117.172. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213402$abc$193677$auto$opt_dff.cc:219:make_patterns_logic$5978, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.172.1. Executing ABC.

3.117.173. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213500$abc$193775$auto$opt_dff.cc:219:make_patterns_logic$5981, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.173.1. Executing ABC.

3.117.174. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213598$abc$193873$auto$opt_dff.cc:219:make_patterns_logic$5984, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.174.1. Executing ABC.

3.117.175. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213696$abc$193971$auto$opt_dff.cc:219:make_patterns_logic$5987, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.175.1. Executing ABC.

3.117.176. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213794$abc$194069$auto$opt_dff.cc:219:make_patterns_logic$5990, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.176.1. Executing ABC.

3.117.177. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213892$abc$194167$auto$opt_dff.cc:219:make_patterns_logic$5993, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.177.1. Executing ABC.

3.117.178. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$213990$abc$194265$auto$opt_dff.cc:219:make_patterns_logic$5996, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.178.1. Executing ABC.

3.117.179. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214088$abc$194363$auto$opt_dff.cc:219:make_patterns_logic$5999, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.179.1. Executing ABC.

3.117.180. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214186$abc$194461$auto$opt_dff.cc:219:make_patterns_logic$6002, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.180.1. Executing ABC.

3.117.181. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214284$abc$194559$auto$opt_dff.cc:219:make_patterns_logic$6005, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.181.1. Executing ABC.

3.117.182. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214382$abc$194657$auto$opt_dff.cc:219:make_patterns_logic$6008, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.182.1. Executing ABC.

3.117.183. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214480$abc$194755$auto$opt_dff.cc:219:make_patterns_logic$6011, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.183.1. Executing ABC.

3.117.184. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214578$abc$194853$auto$opt_dff.cc:219:make_patterns_logic$6014, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.184.1. Executing ABC.

3.117.185. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214676$abc$194951$auto$opt_dff.cc:219:make_patterns_logic$6017, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.185.1. Executing ABC.

3.117.186. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214774$abc$195049$auto$opt_dff.cc:219:make_patterns_logic$6020, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.186.1. Executing ABC.

3.117.187. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214872$abc$195147$auto$opt_dff.cc:219:make_patterns_logic$6023, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.187.1. Executing ABC.

3.117.188. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$214970$abc$195245$auto$opt_dff.cc:219:make_patterns_logic$6026, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.188.1. Executing ABC.

3.117.189. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215068$abc$195343$auto$opt_dff.cc:219:make_patterns_logic$6029, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.189.1. Executing ABC.

3.117.190. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215166$abc$195441$auto$opt_dff.cc:219:make_patterns_logic$6032, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.190.1. Executing ABC.

3.117.191. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215264$abc$195539$auto$opt_dff.cc:219:make_patterns_logic$6035, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.191.1. Executing ABC.

3.117.192. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215362$abc$195637$auto$opt_dff.cc:219:make_patterns_logic$6038, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.192.1. Executing ABC.

3.117.193. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215460$abc$195735$auto$opt_dff.cc:219:make_patterns_logic$6041, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.193.1. Executing ABC.

3.117.194. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215558$abc$195833$auto$opt_dff.cc:219:make_patterns_logic$6044, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.194.1. Executing ABC.

3.117.195. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215656$abc$195931$auto$opt_dff.cc:219:make_patterns_logic$6047, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.195.1. Executing ABC.

3.117.196. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215754$abc$196029$auto$opt_dff.cc:219:make_patterns_logic$6050, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.196.1. Executing ABC.

3.117.197. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215852$abc$196127$auto$opt_dff.cc:219:make_patterns_logic$6053, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.197.1. Executing ABC.

3.117.198. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$215950$abc$196225$auto$opt_dff.cc:219:make_patterns_logic$6056, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.198.1. Executing ABC.

3.117.199. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$216048$abc$196323$auto$opt_dff.cc:219:make_patterns_logic$6059, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.199.1. Executing ABC.

3.117.200. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$216146$abc$196421$auto$opt_dff.cc:219:make_patterns_logic$6062, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.200.1. Executing ABC.

3.117.201. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \m_avmm_clk, enabled by $abc$216244$abc$196519$auto$opt_dff.cc:219:make_patterns_logic$6065, asynchronously reset by !$abc$93826$lo1
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.117.201.1. Executing ABC.

yosys> opt_ffinv

3.118. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
<suppressed ~2371 debug messages>

yosys> opt_merge -nomux

3.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
<suppressed ~294 debug messages>
Removed a total of 98 cells.

yosys> opt_muxtree

3.121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.122. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.124. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.125. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 1 unused cells and 133890 unused wires.
<suppressed ~326 debug messages>

yosys> opt_expr

3.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_muxtree

3.128. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.129. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.131. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.132. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.133. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..

yosys> opt_expr

3.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.135. Executing BMUXMAP pass.

yosys> demuxmap

3.136. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_hJSRfe/abc_tmp_1.scr

3.137. Executing ABC pass (technology mapping using ABC).

3.137.1. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Extracted 70930 gates and 104272 wires to a netlist network with 33341 inputs and 1441 outputs.

3.137.1.1. Executing ABC.
DE:   #PIs = 33341  #Luts = 16101  Max Lvl =   6  Avg Lvl =   3.08  [   1.54 sec. at Pass 0]{firstMap}
DE:   #PIs = 33341  #Luts = 12860  Max Lvl =  12  Avg Lvl =   4.35  [  67.02 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 33341  #Luts = 12830  Max Lvl =  15  Avg Lvl =   4.59  [  34.26 sec. at Pass 2]{map}
DE:   #PIs = 33341  #Luts = 12828  Max Lvl =  15  Avg Lvl =   4.61  [  64.03 sec. at Pass 3]{postMap}
DE:   #PIs = 33341  #Luts = 12819  Max Lvl =  15  Avg Lvl =   4.23  [  34.95 sec. at Pass 4]{map}
DE:   #PIs = 33341  #Luts = 12813  Max Lvl =  15  Avg Lvl =   4.21  [  61.73 sec. at Pass 5]{postMap}
DE:   #PIs = 33341  #Luts = 12799  Max Lvl =  15  Avg Lvl =   4.21  [   9.28 sec. at Pass 6]{finalMap}

yosys> opt_expr

3.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_merge -nomux

3.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.143. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.144. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 103158 unused wires.
<suppressed ~32 debug messages>

yosys> opt_expr

3.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.147. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 4 inverters.

yosys> stat

3.148. Printing statistics.

=== spim_top ===

   Number of wires:              20567
   Number of wire bits:          50892
   Number of public wires:        1382
   Number of public wire bits:   31703
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              46285
     $_DFFE_NN0P_                   97
     $_DFFE_PN0N_                   32
     $_DFFE_PN0P_                32991
     $_DFF_NN0_                      3
     $_DFF_NN1_                      4
     $_DFF_PN0_                    364
     $lut                        12794


yosys> shregmap -minlen 8 -maxlen 20

3.149. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.150. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.151. Printing statistics.

=== spim_top ===

   Number of wires:              20567
   Number of wire bits:          50892
   Number of public wires:        1382
   Number of public wire bits:   31703
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              46285
     $_DFFE_NN0P_                   97
     $_DFFE_PN0N_                   32
     $_DFFE_PN0P_                32991
     $_DFF_NN0_                      3
     $_DFF_NN1_                      4
     $_DFF_PN0_                    364
     $lut                        12794


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.152. Executing TECHMAP pass (map to technology primitives).

3.152.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.152.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.152.3. Continuing TECHMAP pass.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\$_DFFE_NN0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_NN0P_.
Using template $paramod\$_DFF_NN0_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_NN0_.
Using template \$_DFF_NN1_ for cells of type $_DFF_NN1_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~46475 debug messages>

yosys> opt_expr -mux_undef

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
<suppressed ~469856 debug messages>

yosys> simplemap

3.154. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_merge

3.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
<suppressed ~462771 debug messages>
Removed a total of 154257 cells.

yosys> opt_dff -nodffe -nosdff

3.157. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 190212 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
<suppressed ~56340 debug messages>

yosys> opt_merge -nomux

3.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.164. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.165. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 362 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_hJSRfe/abc_tmp_2.scr

3.168. Executing ABC pass (technology mapping using ABC).

3.168.1. Extracting gate netlist of module `\spim_top' to `<abc-temp-dir>/input.blif'..
Extracted 74301 gates and 107640 wires to a netlist network with 33337 inputs and 1436 outputs.

3.168.1.1. Executing ABC.
DE:   #PIs = 33337  #Luts = 12785  Max Lvl =   6  Avg Lvl =   3.19  [   1.45 sec. at Pass 0]{firstMap}
DE:   #PIs = 33337  #Luts = 12785  Max Lvl =   6  Avg Lvl =   3.19  [ 102.89 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 33337  #Luts = 12785  Max Lvl =   6  Avg Lvl =   3.19  [  31.09 sec. at Pass 2]{map}
DE:   #PIs = 33337  #Luts = 12785  Max Lvl =   6  Avg Lvl =   3.19  [  49.58 sec. at Pass 3]{postMap}
DE:   #PIs = 33337  #Luts = 12785  Max Lvl =   6  Avg Lvl =   3.19  [  28.98 sec. at Pass 4]{map}
DE:   #PIs = 33337  #Luts = 12785  Max Lvl =   6  Avg Lvl =   3.19  [  72.83 sec. at Pass 5]{postMap}
DE:   #PIs = 33337  #Luts = 12780  Max Lvl =  14  Avg Lvl =   4.55  [   7.73 sec. at Pass 6]{finalMap}

yosys> opt_expr

3.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.

yosys> opt_merge -nomux

3.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.172. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spim_top.
Performed a total of 0 changes.

yosys> opt_merge

3.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spim_top'.
Removed a total of 0 cells.

yosys> opt_share

3.174. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.175. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 96846 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module spim_top.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.178. Executing HIERARCHY pass (managing design hierarchy).

3.178.1. Analyzing design hierarchy..
Top module:  \spim_top

3.178.2. Analyzing design hierarchy..
Top module:  \spim_top
Removed 0 unused modules.

yosys> stat

3.179. Printing statistics.

=== spim_top ===

   Number of wires:              20547
   Number of wire bits:          50872
   Number of public wires:        1382
   Number of public wire bits:   31703
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              46269
     $lut                        12778
     dffnsre                       104
     dffsre                      33387


yosys> opt_clean -purge

3.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spim_top..
Removed 0 unused cells and 363 unused wires.
<suppressed ~363 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.181. Executing Verilog backend.
Dumping module `\spim_top'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: e90f022292, CPU: user 689.64s system 2.59s, MEM: 1771.92 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 85% 6x abc (2524 sec), 3% 41x opt_expr (115 sec), ...
real 1530.43
user 2828.56
sys 114.24
