

================================================================
== Vitis HLS Report for 'dense'
================================================================
* Date:           Sun Jan 17 13:41:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn_hls_pynq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1996|     1996|  19.960 us|  19.960 us|  1996|  1996|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1           |       10|       10|         1|          1|          1|    10|       yes|
        |- dense_for_flat   |     1970|     1970|        21|         10|          1|   196|       yes|
        |- VITIS_LOOP_60_2  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 10, depth = 21
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 10, D = 21, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
  Pipeline-2 : II = 1, D = 2, States = { 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 25 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 4 
25 --> 26 
26 --> 28 27 
27 --> 26 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filter_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %filter"   --->   Operation 29 'read' 'filter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%filter_cast = zext i2 %filter_read"   --->   Operation 30 'zext' 'filter_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_stream_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_stream_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dense_array = alloca i64 1" [05-Vitis-HLS/dense.cc:46]   --->   Operation 33 'alloca' 'dense_array' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln46 = br void %memset.loop" [05-Vitis-HLS/dense.cc:46]   --->   Operation 34 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = phi i4 0, void, i4 %empty_21, void %memset.loop.split"   --->   Operation 35 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%empty_21 = add i4 %empty, i4 1"   --->   Operation 36 'add' 'empty_21' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%exitcond126 = icmp_eq  i4 %empty, i4 10"   --->   Operation 38 'icmp' 'exitcond126' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 39 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond126, void %memset.loop.split, void %split"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty"   --->   Operation 41 'zext' 'p_cast' <Predicate = (!exitcond126)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr i32 %dense_array, i64 0, i64 %p_cast"   --->   Operation 42 'getelementptr' 'dense_array_addr' <Predicate = (!exitcond126)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %dense_array_addr"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!exitcond126)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 45 [1/1] (4.35ns)   --->   "%mul = mul i10 %filter_cast, i10 196"   --->   Operation 45 'mul' 'mul' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr i32 %dense_array, i64 0, i64 0" [05-Vitis-HLS/dense.cc:56]   --->   Operation 46 'getelementptr' 'dense_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr i32 %dense_array, i64 0, i64 1" [05-Vitis-HLS/dense.cc:56]   --->   Operation 47 'getelementptr' 'dense_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%dense_array_addr_3 = getelementptr i32 %dense_array, i64 0, i64 2" [05-Vitis-HLS/dense.cc:56]   --->   Operation 48 'getelementptr' 'dense_array_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%dense_array_addr_4 = getelementptr i32 %dense_array, i64 0, i64 3" [05-Vitis-HLS/dense.cc:56]   --->   Operation 49 'getelementptr' 'dense_array_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%dense_array_addr_5 = getelementptr i32 %dense_array, i64 0, i64 4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 50 'getelementptr' 'dense_array_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%dense_array_addr_6 = getelementptr i32 %dense_array, i64 0, i64 5" [05-Vitis-HLS/dense.cc:56]   --->   Operation 51 'getelementptr' 'dense_array_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%dense_array_addr_7 = getelementptr i32 %dense_array, i64 0, i64 6" [05-Vitis-HLS/dense.cc:56]   --->   Operation 52 'getelementptr' 'dense_array_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%dense_array_addr_8 = getelementptr i32 %dense_array, i64 0, i64 7" [05-Vitis-HLS/dense.cc:56]   --->   Operation 53 'getelementptr' 'dense_array_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%dense_array_addr_9 = getelementptr i32 %dense_array, i64 0, i64 8" [05-Vitis-HLS/dense.cc:56]   --->   Operation 54 'getelementptr' 'dense_array_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%dense_array_addr_10 = getelementptr i32 %dense_array, i64 0, i64 9" [05-Vitis-HLS/dense.cc:56]   --->   Operation 55 'getelementptr' 'dense_array_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [05-Vitis-HLS/dense.cc:49]   --->   Operation 56 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln49, void %.split4, i8 0, void %split" [05-Vitis-HLS/dense.cc:49]   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln49 = add i8 %i, i8 1" [05-Vitis-HLS/dense.cc:49]   --->   Operation 58 'add' 'add_ln49' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln49 = icmp_eq  i8 %i, i8 196" [05-Vitis-HLS/dense.cc:49]   --->   Operation 60 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 61 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split4, void %.preheader.preheader" [05-Vitis-HLS/dense.cc:49]   --->   Operation 62 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [05-Vitis-HLS/dense.cc:49]   --->   Operation 63 'zext' 'i_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%empty_24 = add i10 %i_cast, i10 %mul" [05-Vitis-HLS/dense.cc:49]   --->   Operation 64 'add' 'empty_24' <Predicate = (!icmp_ln49)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i10 %empty_24" [05-Vitis-HLS/dense.cc:56]   --->   Operation 65 'zext' 'zext_ln56' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%dense_weights_0_addr = getelementptr i32 %dense_weights_0, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 66 'getelementptr' 'dense_weights_0_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%dense_weights_0_load = load i10 %dense_weights_0_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 67 'load' 'dense_weights_0_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%dense_weights_1_addr = getelementptr i32 %dense_weights_1, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 68 'getelementptr' 'dense_weights_1_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%dense_weights_1_load = load i10 %dense_weights_1_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 69 'load' 'dense_weights_1_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%dense_weights_2_addr = getelementptr i32 %dense_weights_2, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 70 'getelementptr' 'dense_weights_2_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%dense_weights_2_load = load i10 %dense_weights_2_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 71 'load' 'dense_weights_2_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%dense_weights_3_addr = getelementptr i32 %dense_weights_3, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 72 'getelementptr' 'dense_weights_3_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%dense_weights_3_load = load i10 %dense_weights_3_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 73 'load' 'dense_weights_3_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%dense_weights_4_addr = getelementptr i32 %dense_weights_4, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 74 'getelementptr' 'dense_weights_4_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%dense_weights_4_load = load i10 %dense_weights_4_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 75 'load' 'dense_weights_4_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%dense_weights_5_addr = getelementptr i32 %dense_weights_5, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 76 'getelementptr' 'dense_weights_5_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%dense_weights_5_load = load i10 %dense_weights_5_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 77 'load' 'dense_weights_5_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%dense_weights_6_addr = getelementptr i32 %dense_weights_6, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 78 'getelementptr' 'dense_weights_6_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%dense_weights_6_load = load i10 %dense_weights_6_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 79 'load' 'dense_weights_6_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%dense_weights_7_addr = getelementptr i32 %dense_weights_7, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 80 'getelementptr' 'dense_weights_7_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%dense_weights_7_load = load i10 %dense_weights_7_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 81 'load' 'dense_weights_7_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%dense_weights_8_addr = getelementptr i32 %dense_weights_8, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 82 'getelementptr' 'dense_weights_8_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%dense_weights_8_load = load i10 %dense_weights_8_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 83 'load' 'dense_weights_8_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%dense_weights_9_addr = getelementptr i32 %dense_weights_9, i64 0, i64 %zext_ln56" [05-Vitis-HLS/dense.cc:56]   --->   Operation 84 'getelementptr' 'dense_weights_9_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%dense_weights_9_load = load i10 %dense_weights_9_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 85 'load' 'dense_weights_9_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 86 [1/1] (3.62ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %flat_to_dense_stream_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'read' 'tmp' <Predicate = (!icmp_ln49)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%dense_weights_0_load = load i10 %dense_weights_0_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 87 'load' 'dense_weights_0_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%dense_weights_1_load = load i10 %dense_weights_1_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 88 'load' 'dense_weights_1_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%dense_weights_2_load = load i10 %dense_weights_2_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 89 'load' 'dense_weights_2_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%dense_weights_3_load = load i10 %dense_weights_3_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 90 'load' 'dense_weights_3_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%dense_weights_4_load = load i10 %dense_weights_4_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 91 'load' 'dense_weights_4_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%dense_weights_5_load = load i10 %dense_weights_5_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 92 'load' 'dense_weights_5_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%dense_weights_6_load = load i10 %dense_weights_6_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 93 'load' 'dense_weights_6_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_5 : Operation 94 [1/2] (3.25ns)   --->   "%dense_weights_7_load = load i10 %dense_weights_7_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 94 'load' 'dense_weights_7_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%dense_weights_8_load = load i10 %dense_weights_8_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 95 'load' 'dense_weights_8_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%dense_weights_9_load = load i10 %dense_weights_9_addr" [05-Vitis-HLS/dense.cc:56]   --->   Operation 96 'load' 'dense_weights_9_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 97 [4/4] (5.70ns)   --->   "%mul4 = fmul i32 %dense_weights_0_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 97 'fmul' 'mul4' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [2/2] (2.32ns)   --->   "%dense_array_load = load i4 %dense_array_addr_1" [05-Vitis-HLS/dense.cc:56]   --->   Operation 98 'load' 'dense_array_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 99 [3/4] (5.70ns)   --->   "%mul4 = fmul i32 %dense_weights_0_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 99 'fmul' 'mul4' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/2] (2.32ns)   --->   "%dense_array_load = load i4 %dense_array_addr_1" [05-Vitis-HLS/dense.cc:56]   --->   Operation 100 'load' 'dense_array_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 101 [4/4] (5.70ns)   --->   "%mul4_1 = fmul i32 %dense_weights_1_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 101 'fmul' 'mul4_1' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load i4 %dense_array_addr_2" [05-Vitis-HLS/dense.cc:56]   --->   Operation 102 'load' 'dense_array_load_1' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 103 [2/4] (5.70ns)   --->   "%mul4 = fmul i32 %dense_weights_0_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 103 'fmul' 'mul4' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [3/4] (5.70ns)   --->   "%mul4_1 = fmul i32 %dense_weights_1_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 104 'fmul' 'mul4_1' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load i4 %dense_array_addr_2" [05-Vitis-HLS/dense.cc:56]   --->   Operation 105 'load' 'dense_array_load_1' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 106 [4/4] (5.70ns)   --->   "%mul4_2 = fmul i32 %dense_weights_2_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 106 'fmul' 'mul4_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [2/2] (2.32ns)   --->   "%dense_array_load_2 = load i4 %dense_array_addr_3" [05-Vitis-HLS/dense.cc:56]   --->   Operation 107 'load' 'dense_array_load_2' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 108 [1/4] (5.70ns)   --->   "%mul4 = fmul i32 %dense_weights_0_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 108 'fmul' 'mul4' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [2/4] (5.70ns)   --->   "%mul4_1 = fmul i32 %dense_weights_1_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 109 'fmul' 'mul4_1' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [3/4] (5.70ns)   --->   "%mul4_2 = fmul i32 %dense_weights_2_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 110 'fmul' 'mul4_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/2] (2.32ns)   --->   "%dense_array_load_2 = load i4 %dense_array_addr_3" [05-Vitis-HLS/dense.cc:56]   --->   Operation 111 'load' 'dense_array_load_2' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 112 [4/4] (5.70ns)   --->   "%mul4_3 = fmul i32 %dense_weights_3_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 112 'fmul' 'mul4_3' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [2/2] (2.32ns)   --->   "%dense_array_load_3 = load i4 %dense_array_addr_4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 113 'load' 'dense_array_load_3' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 114 [5/5] (7.25ns)   --->   "%add7 = fadd i32 %dense_array_load, i32 %mul4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 114 'fadd' 'add7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/4] (5.70ns)   --->   "%mul4_1 = fmul i32 %dense_weights_1_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 115 'fmul' 'mul4_1' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [2/4] (5.70ns)   --->   "%mul4_2 = fmul i32 %dense_weights_2_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 116 'fmul' 'mul4_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [3/4] (5.70ns)   --->   "%mul4_3 = fmul i32 %dense_weights_3_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 117 'fmul' 'mul4_3' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/2] (2.32ns)   --->   "%dense_array_load_3 = load i4 %dense_array_addr_4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 118 'load' 'dense_array_load_3' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 119 [4/4] (5.70ns)   --->   "%mul4_4 = fmul i32 %dense_weights_4_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 119 'fmul' 'mul4_4' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [2/2] (2.32ns)   --->   "%dense_array_load_4 = load i4 %dense_array_addr_5" [05-Vitis-HLS/dense.cc:56]   --->   Operation 120 'load' 'dense_array_load_4' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 121 [4/5] (7.25ns)   --->   "%add7 = fadd i32 %dense_array_load, i32 %mul4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 121 'fadd' 'add7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [5/5] (7.25ns)   --->   "%add7_1 = fadd i32 %dense_array_load_1, i32 %mul4_1" [05-Vitis-HLS/dense.cc:56]   --->   Operation 122 'fadd' 'add7_1' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/4] (5.70ns)   --->   "%mul4_2 = fmul i32 %dense_weights_2_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 123 'fmul' 'mul4_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [2/4] (5.70ns)   --->   "%mul4_3 = fmul i32 %dense_weights_3_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 124 'fmul' 'mul4_3' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [3/4] (5.70ns)   --->   "%mul4_4 = fmul i32 %dense_weights_4_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 125 'fmul' 'mul4_4' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/2] (2.32ns)   --->   "%dense_array_load_4 = load i4 %dense_array_addr_5" [05-Vitis-HLS/dense.cc:56]   --->   Operation 126 'load' 'dense_array_load_4' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 127 [4/4] (5.70ns)   --->   "%mul4_5 = fmul i32 %dense_weights_5_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 127 'fmul' 'mul4_5' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [2/2] (2.32ns)   --->   "%dense_array_load_5 = load i4 %dense_array_addr_6" [05-Vitis-HLS/dense.cc:56]   --->   Operation 128 'load' 'dense_array_load_5' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 129 [3/5] (7.25ns)   --->   "%add7 = fadd i32 %dense_array_load, i32 %mul4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 129 'fadd' 'add7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [4/5] (7.25ns)   --->   "%add7_1 = fadd i32 %dense_array_load_1, i32 %mul4_1" [05-Vitis-HLS/dense.cc:56]   --->   Operation 130 'fadd' 'add7_1' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [5/5] (7.25ns)   --->   "%add7_2 = fadd i32 %dense_array_load_2, i32 %mul4_2" [05-Vitis-HLS/dense.cc:56]   --->   Operation 131 'fadd' 'add7_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/4] (5.70ns)   --->   "%mul4_3 = fmul i32 %dense_weights_3_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 132 'fmul' 'mul4_3' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [2/4] (5.70ns)   --->   "%mul4_4 = fmul i32 %dense_weights_4_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 133 'fmul' 'mul4_4' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [3/4] (5.70ns)   --->   "%mul4_5 = fmul i32 %dense_weights_5_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 134 'fmul' 'mul4_5' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/2] (2.32ns)   --->   "%dense_array_load_5 = load i4 %dense_array_addr_6" [05-Vitis-HLS/dense.cc:56]   --->   Operation 135 'load' 'dense_array_load_5' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 136 [4/4] (5.70ns)   --->   "%mul4_6 = fmul i32 %dense_weights_6_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 136 'fmul' 'mul4_6' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [2/2] (2.32ns)   --->   "%dense_array_load_6 = load i4 %dense_array_addr_7" [05-Vitis-HLS/dense.cc:56]   --->   Operation 137 'load' 'dense_array_load_6' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 138 [2/5] (7.25ns)   --->   "%add7 = fadd i32 %dense_array_load, i32 %mul4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 138 'fadd' 'add7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [3/5] (7.25ns)   --->   "%add7_1 = fadd i32 %dense_array_load_1, i32 %mul4_1" [05-Vitis-HLS/dense.cc:56]   --->   Operation 139 'fadd' 'add7_1' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [4/5] (7.25ns)   --->   "%add7_2 = fadd i32 %dense_array_load_2, i32 %mul4_2" [05-Vitis-HLS/dense.cc:56]   --->   Operation 140 'fadd' 'add7_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [5/5] (7.25ns)   --->   "%add7_3 = fadd i32 %dense_array_load_3, i32 %mul4_3" [05-Vitis-HLS/dense.cc:56]   --->   Operation 141 'fadd' 'add7_3' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/4] (5.70ns)   --->   "%mul4_4 = fmul i32 %dense_weights_4_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 142 'fmul' 'mul4_4' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [2/4] (5.70ns)   --->   "%mul4_5 = fmul i32 %dense_weights_5_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 143 'fmul' 'mul4_5' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [3/4] (5.70ns)   --->   "%mul4_6 = fmul i32 %dense_weights_6_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 144 'fmul' 'mul4_6' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/2] (2.32ns)   --->   "%dense_array_load_6 = load i4 %dense_array_addr_7" [05-Vitis-HLS/dense.cc:56]   --->   Operation 145 'load' 'dense_array_load_6' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 146 [4/4] (5.70ns)   --->   "%mul4_7 = fmul i32 %dense_weights_7_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 146 'fmul' 'mul4_7' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [2/2] (2.32ns)   --->   "%dense_array_load_7 = load i4 %dense_array_addr_8" [05-Vitis-HLS/dense.cc:56]   --->   Operation 147 'load' 'dense_array_load_7' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 148 [1/5] (7.25ns)   --->   "%add7 = fadd i32 %dense_array_load, i32 %mul4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 148 'fadd' 'add7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [2/5] (7.25ns)   --->   "%add7_1 = fadd i32 %dense_array_load_1, i32 %mul4_1" [05-Vitis-HLS/dense.cc:56]   --->   Operation 149 'fadd' 'add7_1' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [3/5] (7.25ns)   --->   "%add7_2 = fadd i32 %dense_array_load_2, i32 %mul4_2" [05-Vitis-HLS/dense.cc:56]   --->   Operation 150 'fadd' 'add7_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [4/5] (7.25ns)   --->   "%add7_3 = fadd i32 %dense_array_load_3, i32 %mul4_3" [05-Vitis-HLS/dense.cc:56]   --->   Operation 151 'fadd' 'add7_3' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [5/5] (7.25ns)   --->   "%add7_4 = fadd i32 %dense_array_load_4, i32 %mul4_4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 152 'fadd' 'add7_4' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/4] (5.70ns)   --->   "%mul4_5 = fmul i32 %dense_weights_5_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 153 'fmul' 'mul4_5' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [2/4] (5.70ns)   --->   "%mul4_6 = fmul i32 %dense_weights_6_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 154 'fmul' 'mul4_6' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [3/4] (5.70ns)   --->   "%mul4_7 = fmul i32 %dense_weights_7_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 155 'fmul' 'mul4_7' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/2] (2.32ns)   --->   "%dense_array_load_7 = load i4 %dense_array_addr_8" [05-Vitis-HLS/dense.cc:56]   --->   Operation 156 'load' 'dense_array_load_7' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 157 [4/4] (5.70ns)   --->   "%mul4_8 = fmul i32 %dense_weights_8_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 157 'fmul' 'mul4_8' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [2/2] (2.32ns)   --->   "%dense_array_load_8 = load i4 %dense_array_addr_9" [05-Vitis-HLS/dense.cc:56]   --->   Operation 158 'load' 'dense_array_load_8' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7, i4 %dense_array_addr_1" [05-Vitis-HLS/dense.cc:56]   --->   Operation 159 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 160 [1/5] (7.25ns)   --->   "%add7_1 = fadd i32 %dense_array_load_1, i32 %mul4_1" [05-Vitis-HLS/dense.cc:56]   --->   Operation 160 'fadd' 'add7_1' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [2/5] (7.25ns)   --->   "%add7_2 = fadd i32 %dense_array_load_2, i32 %mul4_2" [05-Vitis-HLS/dense.cc:56]   --->   Operation 161 'fadd' 'add7_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [3/5] (7.25ns)   --->   "%add7_3 = fadd i32 %dense_array_load_3, i32 %mul4_3" [05-Vitis-HLS/dense.cc:56]   --->   Operation 162 'fadd' 'add7_3' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [4/5] (7.25ns)   --->   "%add7_4 = fadd i32 %dense_array_load_4, i32 %mul4_4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 163 'fadd' 'add7_4' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [5/5] (7.25ns)   --->   "%add7_5 = fadd i32 %dense_array_load_5, i32 %mul4_5" [05-Vitis-HLS/dense.cc:56]   --->   Operation 164 'fadd' 'add7_5' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/4] (5.70ns)   --->   "%mul4_6 = fmul i32 %dense_weights_6_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 165 'fmul' 'mul4_6' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [2/4] (5.70ns)   --->   "%mul4_7 = fmul i32 %dense_weights_7_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 166 'fmul' 'mul4_7' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [3/4] (5.70ns)   --->   "%mul4_8 = fmul i32 %dense_weights_8_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 167 'fmul' 'mul4_8' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/2] (2.32ns)   --->   "%dense_array_load_8 = load i4 %dense_array_addr_9" [05-Vitis-HLS/dense.cc:56]   --->   Operation 168 'load' 'dense_array_load_8' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 169 [4/4] (5.70ns)   --->   "%mul4_9 = fmul i32 %dense_weights_9_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 169 'fmul' 'mul4_9' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [2/2] (2.32ns)   --->   "%dense_array_load_9 = load i4 %dense_array_addr_10" [05-Vitis-HLS/dense.cc:56]   --->   Operation 170 'load' 'dense_array_load_9' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7_1, i4 %dense_array_addr_2" [05-Vitis-HLS/dense.cc:56]   --->   Operation 171 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 172 [1/5] (7.25ns)   --->   "%add7_2 = fadd i32 %dense_array_load_2, i32 %mul4_2" [05-Vitis-HLS/dense.cc:56]   --->   Operation 172 'fadd' 'add7_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [2/5] (7.25ns)   --->   "%add7_3 = fadd i32 %dense_array_load_3, i32 %mul4_3" [05-Vitis-HLS/dense.cc:56]   --->   Operation 173 'fadd' 'add7_3' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [3/5] (7.25ns)   --->   "%add7_4 = fadd i32 %dense_array_load_4, i32 %mul4_4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 174 'fadd' 'add7_4' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [4/5] (7.25ns)   --->   "%add7_5 = fadd i32 %dense_array_load_5, i32 %mul4_5" [05-Vitis-HLS/dense.cc:56]   --->   Operation 175 'fadd' 'add7_5' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [5/5] (7.25ns)   --->   "%add7_6 = fadd i32 %dense_array_load_6, i32 %mul4_6" [05-Vitis-HLS/dense.cc:56]   --->   Operation 176 'fadd' 'add7_6' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/4] (5.70ns)   --->   "%mul4_7 = fmul i32 %dense_weights_7_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 177 'fmul' 'mul4_7' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [2/4] (5.70ns)   --->   "%mul4_8 = fmul i32 %dense_weights_8_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 178 'fmul' 'mul4_8' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [3/4] (5.70ns)   --->   "%mul4_9 = fmul i32 %dense_weights_9_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 179 'fmul' 'mul4_9' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/2] (2.32ns)   --->   "%dense_array_load_9 = load i4 %dense_array_addr_10" [05-Vitis-HLS/dense.cc:56]   --->   Operation 180 'load' 'dense_array_load_9' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7_2, i4 %dense_array_addr_3" [05-Vitis-HLS/dense.cc:56]   --->   Operation 181 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 182 [1/5] (7.25ns)   --->   "%add7_3 = fadd i32 %dense_array_load_3, i32 %mul4_3" [05-Vitis-HLS/dense.cc:56]   --->   Operation 182 'fadd' 'add7_3' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [2/5] (7.25ns)   --->   "%add7_4 = fadd i32 %dense_array_load_4, i32 %mul4_4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 183 'fadd' 'add7_4' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [3/5] (7.25ns)   --->   "%add7_5 = fadd i32 %dense_array_load_5, i32 %mul4_5" [05-Vitis-HLS/dense.cc:56]   --->   Operation 184 'fadd' 'add7_5' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [4/5] (7.25ns)   --->   "%add7_6 = fadd i32 %dense_array_load_6, i32 %mul4_6" [05-Vitis-HLS/dense.cc:56]   --->   Operation 185 'fadd' 'add7_6' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [5/5] (7.25ns)   --->   "%add7_7 = fadd i32 %dense_array_load_7, i32 %mul4_7" [05-Vitis-HLS/dense.cc:56]   --->   Operation 186 'fadd' 'add7_7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [1/4] (5.70ns)   --->   "%mul4_8 = fmul i32 %dense_weights_8_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 187 'fmul' 'mul4_8' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [2/4] (5.70ns)   --->   "%mul4_9 = fmul i32 %dense_weights_9_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 188 'fmul' 'mul4_9' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7_3, i4 %dense_array_addr_4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 189 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 190 [1/5] (7.25ns)   --->   "%add7_4 = fadd i32 %dense_array_load_4, i32 %mul4_4" [05-Vitis-HLS/dense.cc:56]   --->   Operation 190 'fadd' 'add7_4' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [2/5] (7.25ns)   --->   "%add7_5 = fadd i32 %dense_array_load_5, i32 %mul4_5" [05-Vitis-HLS/dense.cc:56]   --->   Operation 191 'fadd' 'add7_5' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [3/5] (7.25ns)   --->   "%add7_6 = fadd i32 %dense_array_load_6, i32 %mul4_6" [05-Vitis-HLS/dense.cc:56]   --->   Operation 192 'fadd' 'add7_6' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [4/5] (7.25ns)   --->   "%add7_7 = fadd i32 %dense_array_load_7, i32 %mul4_7" [05-Vitis-HLS/dense.cc:56]   --->   Operation 193 'fadd' 'add7_7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [5/5] (7.25ns)   --->   "%add7_8 = fadd i32 %dense_array_load_8, i32 %mul4_8" [05-Vitis-HLS/dense.cc:56]   --->   Operation 194 'fadd' 'add7_8' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/4] (5.70ns)   --->   "%mul4_9 = fmul i32 %dense_weights_9_load, i32 %tmp" [05-Vitis-HLS/dense.cc:56]   --->   Operation 195 'fmul' 'mul4_9' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7_4, i4 %dense_array_addr_5" [05-Vitis-HLS/dense.cc:56]   --->   Operation 196 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 197 [1/5] (7.25ns)   --->   "%add7_5 = fadd i32 %dense_array_load_5, i32 %mul4_5" [05-Vitis-HLS/dense.cc:56]   --->   Operation 197 'fadd' 'add7_5' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [2/5] (7.25ns)   --->   "%add7_6 = fadd i32 %dense_array_load_6, i32 %mul4_6" [05-Vitis-HLS/dense.cc:56]   --->   Operation 198 'fadd' 'add7_6' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [3/5] (7.25ns)   --->   "%add7_7 = fadd i32 %dense_array_load_7, i32 %mul4_7" [05-Vitis-HLS/dense.cc:56]   --->   Operation 199 'fadd' 'add7_7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [4/5] (7.25ns)   --->   "%add7_8 = fadd i32 %dense_array_load_8, i32 %mul4_8" [05-Vitis-HLS/dense.cc:56]   --->   Operation 200 'fadd' 'add7_8' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [5/5] (7.25ns)   --->   "%add7_9 = fadd i32 %dense_array_load_9, i32 %mul4_9" [05-Vitis-HLS/dense.cc:56]   --->   Operation 201 'fadd' 'add7_9' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7_5, i4 %dense_array_addr_6" [05-Vitis-HLS/dense.cc:56]   --->   Operation 202 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 203 [1/5] (7.25ns)   --->   "%add7_6 = fadd i32 %dense_array_load_6, i32 %mul4_6" [05-Vitis-HLS/dense.cc:56]   --->   Operation 203 'fadd' 'add7_6' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [2/5] (7.25ns)   --->   "%add7_7 = fadd i32 %dense_array_load_7, i32 %mul4_7" [05-Vitis-HLS/dense.cc:56]   --->   Operation 204 'fadd' 'add7_7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [3/5] (7.25ns)   --->   "%add7_8 = fadd i32 %dense_array_load_8, i32 %mul4_8" [05-Vitis-HLS/dense.cc:56]   --->   Operation 205 'fadd' 'add7_8' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [4/5] (7.25ns)   --->   "%add7_9 = fadd i32 %dense_array_load_9, i32 %mul4_9" [05-Vitis-HLS/dense.cc:56]   --->   Operation 206 'fadd' 'add7_9' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7_6, i4 %dense_array_addr_7" [05-Vitis-HLS/dense.cc:56]   --->   Operation 207 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 208 [1/5] (7.25ns)   --->   "%add7_7 = fadd i32 %dense_array_load_7, i32 %mul4_7" [05-Vitis-HLS/dense.cc:56]   --->   Operation 208 'fadd' 'add7_7' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [2/5] (7.25ns)   --->   "%add7_8 = fadd i32 %dense_array_load_8, i32 %mul4_8" [05-Vitis-HLS/dense.cc:56]   --->   Operation 209 'fadd' 'add7_8' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 210 [3/5] (7.25ns)   --->   "%add7_9 = fadd i32 %dense_array_load_9, i32 %mul4_9" [05-Vitis-HLS/dense.cc:56]   --->   Operation 210 'fadd' 'add7_9' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 211 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7_7, i4 %dense_array_addr_8" [05-Vitis-HLS/dense.cc:56]   --->   Operation 211 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 212 [1/5] (7.25ns)   --->   "%add7_8 = fadd i32 %dense_array_load_8, i32 %mul4_8" [05-Vitis-HLS/dense.cc:56]   --->   Operation 212 'fadd' 'add7_8' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [2/5] (7.25ns)   --->   "%add7_9 = fadd i32 %dense_array_load_9, i32 %mul4_9" [05-Vitis-HLS/dense.cc:56]   --->   Operation 213 'fadd' 'add7_9' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 214 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7_8, i4 %dense_array_addr_9" [05-Vitis-HLS/dense.cc:56]   --->   Operation 214 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 215 [1/5] (7.25ns)   --->   "%add7_9 = fadd i32 %dense_array_load_9, i32 %mul4_9" [05-Vitis-HLS/dense.cc:56]   --->   Operation 215 'fadd' 'add7_9' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 216 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add7_9, i4 %dense_array_addr_10" [05-Vitis-HLS/dense.cc:56]   --->   Operation 217 'store' 'store_ln56' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 25 <SV = 4> <Delay = 1.58>
ST_25 : Operation 219 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 26 <SV = 5> <Delay = 2.32>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln60, void %.split, i4 0, void %.preheader.preheader" [05-Vitis-HLS/dense.cc:60]   --->   Operation 220 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %j, i4 1" [05-Vitis-HLS/dense.cc:60]   --->   Operation 221 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 222 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (1.30ns)   --->   "%icmp_ln60 = icmp_eq  i4 %j, i4 10" [05-Vitis-HLS/dense.cc:60]   --->   Operation 223 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 224 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %.split, void" [05-Vitis-HLS/dense.cc:60]   --->   Operation 225 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %j" [05-Vitis-HLS/dense.cc:60]   --->   Operation 226 'zext' 'j_cast' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%dense_array_addr_11 = getelementptr i32 %dense_array, i64 0, i64 %j_cast" [05-Vitis-HLS/dense.cc:62]   --->   Operation 227 'getelementptr' 'dense_array_addr_11' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_26 : Operation 228 [2/2] (2.32ns)   --->   "%dense_array_load_10 = load i4 %dense_array_addr_11" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 228 'load' 'dense_array_load_10' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 27 <SV = 6> <Delay = 5.93>
ST_27 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [05-Vitis-HLS/dense.cc:60]   --->   Operation 229 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_27 : Operation 230 [1/2] (2.32ns)   --->   "%dense_array_load_10 = load i4 %dense_array_addr_11" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'load' 'dense_array_load_10' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 231 [1/1] (3.61ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %dense_to_softmax_stream_V, i32 %dense_array_load_10" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = (!icmp_ln60)> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 232 'br' 'br_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 28 <SV = 6> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [05-Vitis-HLS/dense.cc:64]   --->   Operation 233 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.5ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_21') [31]  (1.59 ns)

 <State 2>: 3.62ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_21') [31]  (0 ns)
	'getelementptr' operation ('dense_array_addr') [39]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 [40]  (2.32 ns)
	blocking operation 1.3 ns on control path)

 <State 3>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul') [43]  (4.35 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'phi' operation ('i', 05-Vitis-HLS/dense.cc:49) with incoming values : ('add_ln49', 05-Vitis-HLS/dense.cc:49) [56]  (0 ns)
	'add' operation ('empty_24', 05-Vitis-HLS/dense.cc:49) [66]  (1.73 ns)
	'getelementptr' operation ('dense_weights_0_addr', 05-Vitis-HLS/dense.cc:56) [68]  (0 ns)
	'load' operation ('dense_weights_0_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_weights_0' [69]  (3.25 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo read on port 'flat_to_dense_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [65]  (3.63 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4', 05-Vitis-HLS/dense.cc:56) [70]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4', 05-Vitis-HLS/dense.cc:56) [70]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4', 05-Vitis-HLS/dense.cc:56) [70]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4', 05-Vitis-HLS/dense.cc:56) [70]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7', 05-Vitis-HLS/dense.cc:56) [72]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7', 05-Vitis-HLS/dense.cc:56) [72]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7', 05-Vitis-HLS/dense.cc:56) [72]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7', 05-Vitis-HLS/dense.cc:56) [72]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7', 05-Vitis-HLS/dense.cc:56) [72]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7_1', 05-Vitis-HLS/dense.cc:56) [78]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7_2', 05-Vitis-HLS/dense.cc:56) [84]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7_3', 05-Vitis-HLS/dense.cc:56) [90]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7_4', 05-Vitis-HLS/dense.cc:56) [96]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7_5', 05-Vitis-HLS/dense.cc:56) [102]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7_6', 05-Vitis-HLS/dense.cc:56) [108]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7_7', 05-Vitis-HLS/dense.cc:56) [114]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7_8', 05-Vitis-HLS/dense.cc:56) [120]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add7_9', 05-Vitis-HLS/dense.cc:56) [126]  (7.26 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7_9', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 [127]  (2.32 ns)

 <State 25>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', 05-Vitis-HLS/dense.cc:60) with incoming values : ('add_ln60', 05-Vitis-HLS/dense.cc:60) [132]  (1.59 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j', 05-Vitis-HLS/dense.cc:60) with incoming values : ('add_ln60', 05-Vitis-HLS/dense.cc:60) [132]  (0 ns)
	'getelementptr' operation ('din', 05-Vitis-HLS/dense.cc:62) [141]  (0 ns)
	'load' operation ('dense_array_load_10', D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'dense_array', 05-Vitis-HLS/dense.cc:46 [142]  (2.32 ns)

 <State 27>: 5.93ns
The critical path consists of the following:
	'load' operation ('dense_array_load_10', D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'dense_array', 05-Vitis-HLS/dense.cc:46 [142]  (2.32 ns)
	fifo write on port 'dense_to_softmax_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [143]  (3.61 ns)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
