// Seed: 723601858
module module_0 #(
    parameter id_2 = 32'd55,
    parameter id_4 = 32'd93
) (
    id_1
);
  output wire id_1;
  wire  _id_2;
  logic id_3 = id_2 && -1'h0;
  wire _id_4, id_5;
  wire [id_4 : id_2] id_6;
endmodule
module module_1 #(
    parameter id_0  = 32'd7,
    parameter id_1  = 32'd40,
    parameter id_10 = 32'd46,
    parameter id_11 = 32'd61,
    parameter id_13 = 32'd52,
    parameter id_16 = 32'd12,
    parameter id_20 = 32'd44,
    parameter id_8  = 32'd88
) (
    input tri0 _id_0,
    input wire _id_1,
    input tri1 id_2,
    output wor id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7[id_10 : -1],
    input tri1 _id_8,
    input tri1 id_9,
    input uwire _id_10,
    input supply1 _id_11,
    input tri1 id_12,
    input tri1 _id_13,
    input wor id_14
);
  localparam id_16 = -1;
  uwire [id_11 : ~^  id_13  #  (
      .  id_0(  1  ),
      .  id_8(  1  )
)  ==?  id_1] id_17;
  logic id_18;
  ;
  assign id_17 = id_7 - id_13;
  assign id_3  = -1'd0;
  wire id_19;
  parameter id_20 = id_16;
  module_0 modCall_1 (id_18);
  assign modCall_1.id_4 = 0;
  parameter id_21 = id_20 - 1;
  defparam id_16 = id_16, id_20 = 1 + id_20;
  logic id_22;
  ;
endmodule
