{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v " "Source file: /home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1524767104963 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1524767104963 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v " "Source file: /home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1524767104977 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1524767104977 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v " "Source file: /home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1524767104990 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1524767104990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524767106276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524767106278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 15:25:06 2018 " "Processing started: Thu Apr 26 15:25:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524767106278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767106278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767106278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524767106475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD/LCD.v 2 2 " "Found 2 design units, including 2 entities, in source file LCD/LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD/LCD.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/LCD/LCD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123360 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_string " "Found entity 2: display_string" {  } { { "LCD/LCD.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/LCD/LCD.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/IO.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/IO.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC/PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC/PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit/ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit/ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory/DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory/DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory/DataMemory.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistersBank/RegistersBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistersBank/RegistersBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "RegistersBank/RegistersBank.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/RegistersBank/RegistersBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionsMemory/InstructionsMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionsMemory/InstructionsMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionsMemory " "Found entity 1: InstructionsMemory" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123365 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(25) " "Verilog HDL Expression warning at ALU.v(25): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1524767123366 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(39) " "Verilog HDL Expression warning at ALU.v(39): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1524767123366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524767123368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inputOut main.v(43) " "Verilog HDL Implicit Net warning at main.v(43): created implicit net for \"inputOut\"" {  } { { "main.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524767123368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524767123440 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(66) " "Verilog HDL Case Statement warning at main.v(66): case item expression never matches the case expression" {  } { { "main.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1524767123444 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:programCounter " "Elaborating entity \"PC\" for hierarchy \"PC:programCounter\"" {  } { { "main.v" "programCounter" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524767123470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PC.v(23) " "Verilog HDL assignment warning at PC.v(23): truncated value with size 32 to match size of target (1)" {  } { { "PC/PC.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/PC/PC.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123470 "|main|PC:programCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsMemory InstructionsMemory:instructionsMemory " "Elaborating entity \"InstructionsMemory\" for hierarchy \"InstructionsMemory:instructionsMemory\"" {  } { { "main.v" "instructionsMemory" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524767123471 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram InstructionsMemory.v(10) " "Verilog HDL warning at InstructionsMemory.v(10): object ram used but never assigned" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1524767123472 "|main|InstructionsMemory:instructionsMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "main.v" "controlUnit" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524767123473 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(25) " "Verilog HDL Always Construct warning at ControlUnit.v(25): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123473 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(51) " "Verilog HDL Always Construct warning at ControlUnit.v(51): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(68) " "Verilog HDL Always Construct warning at ControlUnit.v(68): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(68) " "Verilog HDL assignment warning at ControlUnit.v(68): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(69) " "Verilog HDL Always Construct warning at ControlUnit.v(69): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(69) " "Verilog HDL assignment warning at ControlUnit.v(69): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(70) " "Verilog HDL Always Construct warning at ControlUnit.v(70): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(70) " "Verilog HDL assignment warning at ControlUnit.v(70): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(79) " "Verilog HDL Always Construct warning at ControlUnit.v(79): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(93) " "Verilog HDL Always Construct warning at ControlUnit.v(93): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(107) " "Verilog HDL Always Construct warning at ControlUnit.v(107): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(121) " "Verilog HDL Always Construct warning at ControlUnit.v(121): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(135) " "Verilog HDL Always Construct warning at ControlUnit.v(135): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(141) " "Verilog HDL assignment warning at ControlUnit.v(141): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(149) " "Verilog HDL Always Construct warning at ControlUnit.v(149): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ControlUnit.v(163) " "Verilog HDL Always Construct warning at ControlUnit.v(163): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(25) " "Verilog HDL Case Statement warning at ControlUnit.v(25): incomplete case statement has no default case item" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluCode ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"aluCode\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "targetRegister ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"targetRegister\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSource ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"aluSource\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeRegister ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"writeRegister\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memoryWrite ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"memoryWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memoryRead ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"memoryRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memoryToRegister ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"memoryToRegister\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "halt ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"halt\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch ControlUnit.v(23) " "Verilog HDL Always Construct warning at ControlUnit.v(23): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch ControlUnit.v(23) " "Inferred latch for \"branch\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "halt ControlUnit.v(23) " "Inferred latch for \"halt\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryToRegister ControlUnit.v(23) " "Inferred latch for \"memoryToRegister\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryRead ControlUnit.v(23) " "Inferred latch for \"memoryRead\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryWrite ControlUnit.v(23) " "Inferred latch for \"memoryWrite\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeRegister ControlUnit.v(23) " "Inferred latch for \"writeRegister\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSource ControlUnit.v(23) " "Inferred latch for \"aluSource\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123474 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "targetRegister ControlUnit.v(23) " "Inferred latch for \"targetRegister\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123475 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCode\[0\] ControlUnit.v(23) " "Inferred latch for \"aluCode\[0\]\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123475 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCode\[1\] ControlUnit.v(23) " "Inferred latch for \"aluCode\[1\]\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123475 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCode\[2\] ControlUnit.v(23) " "Inferred latch for \"aluCode\[2\]\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123475 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCode\[3\] ControlUnit.v(23) " "Inferred latch for \"aluCode\[3\]\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123475 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCode\[4\] ControlUnit.v(23) " "Inferred latch for \"aluCode\[4\]\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123475 "|main|ControlUnit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluCode\[5\] ControlUnit.v(23) " "Inferred latch for \"aluCode\[5\]\" at ControlUnit.v(23)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123475 "|main|ControlUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank RegistersBank:registersBank " "Elaborating entity \"RegistersBank\" for hierarchy \"RegistersBank:registersBank\"" {  } { { "main.v" "registersBank" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524767123475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "main.v" "alu" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524767123484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(25) " "Verilog HDL assignment warning at ALU.v(25): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123488 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(26) " "Verilog HDL assignment warning at ALU.v(26): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123488 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(39) " "Verilog HDL assignment warning at ALU.v(39): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123488 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(40) " "Verilog HDL assignment warning at ALU.v(40): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123488 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(47) " "Verilog HDL assignment warning at ALU.v(47): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(92) " "Verilog HDL assignment warning at ALU.v(92): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataC ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"dataC\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(16) " "Inferred latch for \"overflow\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[0\] ALU.v(16) " "Inferred latch for \"dataC\[0\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[1\] ALU.v(16) " "Inferred latch for \"dataC\[1\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[2\] ALU.v(16) " "Inferred latch for \"dataC\[2\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[3\] ALU.v(16) " "Inferred latch for \"dataC\[3\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[4\] ALU.v(16) " "Inferred latch for \"dataC\[4\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[5\] ALU.v(16) " "Inferred latch for \"dataC\[5\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[6\] ALU.v(16) " "Inferred latch for \"dataC\[6\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123489 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[7\] ALU.v(16) " "Inferred latch for \"dataC\[7\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[8\] ALU.v(16) " "Inferred latch for \"dataC\[8\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[9\] ALU.v(16) " "Inferred latch for \"dataC\[9\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[10\] ALU.v(16) " "Inferred latch for \"dataC\[10\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[11\] ALU.v(16) " "Inferred latch for \"dataC\[11\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[12\] ALU.v(16) " "Inferred latch for \"dataC\[12\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[13\] ALU.v(16) " "Inferred latch for \"dataC\[13\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[14\] ALU.v(16) " "Inferred latch for \"dataC\[14\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[15\] ALU.v(16) " "Inferred latch for \"dataC\[15\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[16\] ALU.v(16) " "Inferred latch for \"dataC\[16\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[17\] ALU.v(16) " "Inferred latch for \"dataC\[17\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[18\] ALU.v(16) " "Inferred latch for \"dataC\[18\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[19\] ALU.v(16) " "Inferred latch for \"dataC\[19\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[20\] ALU.v(16) " "Inferred latch for \"dataC\[20\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[21\] ALU.v(16) " "Inferred latch for \"dataC\[21\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[22\] ALU.v(16) " "Inferred latch for \"dataC\[22\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123490 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[23\] ALU.v(16) " "Inferred latch for \"dataC\[23\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[24\] ALU.v(16) " "Inferred latch for \"dataC\[24\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[25\] ALU.v(16) " "Inferred latch for \"dataC\[25\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[26\] ALU.v(16) " "Inferred latch for \"dataC\[26\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[27\] ALU.v(16) " "Inferred latch for \"dataC\[27\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[28\] ALU.v(16) " "Inferred latch for \"dataC\[28\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[29\] ALU.v(16) " "Inferred latch for \"dataC\[29\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[30\] ALU.v(16) " "Inferred latch for \"dataC\[30\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[31\] ALU.v(16) " "Inferred latch for \"dataC\[31\]\" at ALU.v(16)" {  } { { "ALU/ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 "|main|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMemory\"" {  } { { "main.v" "dataMemory" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524767123491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO IO:io " "Elaborating entity \"IO\" for hierarchy \"IO:io\"" {  } { { "main.v" "io" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524767123493 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 IO.v(38) " "Verilog HDL Always Construct warning at IO.v(38): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 IO.v(39) " "Verilog HDL Always Construct warning at IO.v(39): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw2 IO.v(40) " "Verilog HDL Always Construct warning at IO.v(40): variable \"sw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw3 IO.v(41) " "Verilog HDL Always Construct warning at IO.v(41): variable \"sw3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw4 IO.v(42) " "Verilog HDL Always Construct warning at IO.v(42): variable \"sw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw5 IO.v(43) " "Verilog HDL Always Construct warning at IO.v(43): variable \"sw5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw6 IO.v(44) " "Verilog HDL Always Construct warning at IO.v(44): variable \"sw6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw7 IO.v(45) " "Verilog HDL Always Construct warning at IO.v(45): variable \"sw7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw8 IO.v(46) " "Verilog HDL Always Construct warning at IO.v(46): variable \"sw8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw9 IO.v(47) " "Verilog HDL Always Construct warning at IO.v(47): variable \"sw9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw10 IO.v(48) " "Verilog HDL Always Construct warning at IO.v(48): variable \"sw10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw11 IO.v(49) " "Verilog HDL Always Construct warning at IO.v(49): variable \"sw11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw12 IO.v(50) " "Verilog HDL Always Construct warning at IO.v(50): variable \"sw12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123495 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw13 IO.v(51) " "Verilog HDL Always Construct warning at IO.v(51): variable \"sw13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw14 IO.v(52) " "Verilog HDL Always Construct warning at IO.v(52): variable \"sw14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw15 IO.v(53) " "Verilog HDL Always Construct warning at IO.v(53): variable \"sw15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw16 IO.v(54) " "Verilog HDL Always Construct warning at IO.v(54): variable \"sw16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw17 IO.v(55) " "Verilog HDL Always Construct warning at IO.v(55): variable \"sw17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key0 IO.v(56) " "Verilog HDL Always Construct warning at IO.v(56): variable \"key0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key1 IO.v(57) " "Verilog HDL Always Construct warning at IO.v(57): variable \"key1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key2 IO.v(58) " "Verilog HDL Always Construct warning at IO.v(58): variable \"key2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 IO.v(59) " "Verilog HDL Always Construct warning at IO.v(59): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IO.v(37) " "Verilog HDL Case Statement warning at IO.v(37): incomplete case statement has no default case item" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data IO.v(68) " "Verilog HDL Always Construct warning at IO.v(68): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "IO.v(68) " "Verilog HDL Case Statement warning at IO.v(68): can't check case statement for completeness because the case expression has too many possible states" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 68 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(84) " "Verilog HDL assignment warning at IO.v(84): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(85) " "Verilog HDL assignment warning at IO.v(85): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(86) " "Verilog HDL assignment warning at IO.v(86): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(87) " "Verilog HDL assignment warning at IO.v(87): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(88) " "Verilog HDL assignment warning at IO.v(88): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(89) " "Verilog HDL assignment warning at IO.v(89): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(90) " "Verilog HDL assignment warning at IO.v(90): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 IO.v(91) " "Verilog HDL assignment warning at IO.v(91): truncated value with size 32 to match size of target (7)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IO.v(82) " "Verilog HDL Case Statement warning at IO.v(82): incomplete case statement has no default case item" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IO.v(33) " "Verilog HDL Case Statement warning at IO.v(33): incomplete case statement has no default case item" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex7 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex7\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex6 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex6\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex5 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex5\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123496 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex4 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 IO.v(31) " "Verilog HDL Always Construct warning at IO.v(31): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcdOut IO.v(27) " "Output port \"lcdOut\" at IO.v(27) has no driver" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] IO.v(31) " "Inferred latch for \"hex0\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] IO.v(31) " "Inferred latch for \"hex0\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] IO.v(31) " "Inferred latch for \"hex0\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] IO.v(31) " "Inferred latch for \"hex0\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] IO.v(31) " "Inferred latch for \"hex0\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] IO.v(31) " "Inferred latch for \"hex0\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] IO.v(31) " "Inferred latch for \"hex0\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] IO.v(31) " "Inferred latch for \"hex1\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] IO.v(31) " "Inferred latch for \"hex1\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] IO.v(31) " "Inferred latch for \"hex1\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] IO.v(31) " "Inferred latch for \"hex1\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] IO.v(31) " "Inferred latch for \"hex1\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] IO.v(31) " "Inferred latch for \"hex1\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] IO.v(31) " "Inferred latch for \"hex1\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] IO.v(31) " "Inferred latch for \"hex2\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] IO.v(31) " "Inferred latch for \"hex2\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] IO.v(31) " "Inferred latch for \"hex2\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] IO.v(31) " "Inferred latch for \"hex2\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] IO.v(31) " "Inferred latch for \"hex2\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] IO.v(31) " "Inferred latch for \"hex2\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] IO.v(31) " "Inferred latch for \"hex2\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] IO.v(31) " "Inferred latch for \"hex3\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123497 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] IO.v(31) " "Inferred latch for \"hex3\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] IO.v(31) " "Inferred latch for \"hex3\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] IO.v(31) " "Inferred latch for \"hex3\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] IO.v(31) " "Inferred latch for \"hex3\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] IO.v(31) " "Inferred latch for \"hex3\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] IO.v(31) " "Inferred latch for \"hex3\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] IO.v(31) " "Inferred latch for \"hex4\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] IO.v(31) " "Inferred latch for \"hex4\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] IO.v(31) " "Inferred latch for \"hex4\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] IO.v(31) " "Inferred latch for \"hex4\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] IO.v(31) " "Inferred latch for \"hex4\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] IO.v(31) " "Inferred latch for \"hex4\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] IO.v(31) " "Inferred latch for \"hex4\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[0\] IO.v(31) " "Inferred latch for \"hex5\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[1\] IO.v(31) " "Inferred latch for \"hex5\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[2\] IO.v(31) " "Inferred latch for \"hex5\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[3\] IO.v(31) " "Inferred latch for \"hex5\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[4\] IO.v(31) " "Inferred latch for \"hex5\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[5\] IO.v(31) " "Inferred latch for \"hex5\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[6\] IO.v(31) " "Inferred latch for \"hex5\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[0\] IO.v(31) " "Inferred latch for \"hex6\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[1\] IO.v(31) " "Inferred latch for \"hex6\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[2\] IO.v(31) " "Inferred latch for \"hex6\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[3\] IO.v(31) " "Inferred latch for \"hex6\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[4\] IO.v(31) " "Inferred latch for \"hex6\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[5\] IO.v(31) " "Inferred latch for \"hex6\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[6\] IO.v(31) " "Inferred latch for \"hex6\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[0\] IO.v(31) " "Inferred latch for \"hex7\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[1\] IO.v(31) " "Inferred latch for \"hex7\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[2\] IO.v(31) " "Inferred latch for \"hex7\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[3\] IO.v(31) " "Inferred latch for \"hex7\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123498 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[4\] IO.v(31) " "Inferred latch for \"hex7\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[5\] IO.v(31) " "Inferred latch for \"hex7\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[6\] IO.v(31) " "Inferred latch for \"hex7\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[0\] IO.v(31) " "Inferred latch for \"_temp\[0\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[1\] IO.v(31) " "Inferred latch for \"_temp\[1\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[2\] IO.v(31) " "Inferred latch for \"_temp\[2\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[3\] IO.v(31) " "Inferred latch for \"_temp\[3\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[4\] IO.v(31) " "Inferred latch for \"_temp\[4\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[5\] IO.v(31) " "Inferred latch for \"_temp\[5\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[6\] IO.v(31) " "Inferred latch for \"_temp\[6\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[7\] IO.v(31) " "Inferred latch for \"_temp\[7\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[8\] IO.v(31) " "Inferred latch for \"_temp\[8\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[9\] IO.v(31) " "Inferred latch for \"_temp\[9\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[10\] IO.v(31) " "Inferred latch for \"_temp\[10\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[11\] IO.v(31) " "Inferred latch for \"_temp\[11\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[12\] IO.v(31) " "Inferred latch for \"_temp\[12\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[13\] IO.v(31) " "Inferred latch for \"_temp\[13\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[14\] IO.v(31) " "Inferred latch for \"_temp\[14\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[15\] IO.v(31) " "Inferred latch for \"_temp\[15\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[16\] IO.v(31) " "Inferred latch for \"_temp\[16\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[17\] IO.v(31) " "Inferred latch for \"_temp\[17\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[18\] IO.v(31) " "Inferred latch for \"_temp\[18\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[19\] IO.v(31) " "Inferred latch for \"_temp\[19\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[20\] IO.v(31) " "Inferred latch for \"_temp\[20\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[21\] IO.v(31) " "Inferred latch for \"_temp\[21\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[22\] IO.v(31) " "Inferred latch for \"_temp\[22\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[23\] IO.v(31) " "Inferred latch for \"_temp\[23\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123499 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[24\] IO.v(31) " "Inferred latch for \"_temp\[24\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123500 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[25\] IO.v(31) " "Inferred latch for \"_temp\[25\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123500 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[26\] IO.v(31) " "Inferred latch for \"_temp\[26\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123500 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[27\] IO.v(31) " "Inferred latch for \"_temp\[27\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123500 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[28\] IO.v(31) " "Inferred latch for \"_temp\[28\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123500 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[29\] IO.v(31) " "Inferred latch for \"_temp\[29\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123500 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[30\] IO.v(31) " "Inferred latch for \"_temp\[30\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123500 "|main|IO:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[31\] IO.v(31) " "Inferred latch for \"_temp\[31\]\" at IO.v(31)" {  } { { "IO/IO.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/IO/IO.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123500 "|main|IO:io"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "opcode alu " "Port \"opcode\" does not exist in macrofunction \"alu\"" {  } { { "main.v" "alu" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/main.v" 38 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524767123625 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524767123630 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 87 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524767123699 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 26 15:25:23 2018 " "Processing ended: Thu Apr 26 15:25:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524767123699 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524767123699 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524767123699 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123699 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 87 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 87 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524767123869 ""}
