Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Sep 26 19:13:44 2021
| Host         : spencer-XPS-15-9570 running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_plus_top_0
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.509        0.000                      0                  291        0.134        0.000                      0                  291        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.509        0.000                      0                  291        0.134        0.000                      0                  291        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 5.058ns (73.190%)  route 1.853ns (26.810%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.313 r  btn_add/M_tally_d0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.313    btn_add/M_tally_d0_i_4_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.430 r  btn_add/M_tally_d0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.430    btn_add/M_tally_d0_i_3_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.745 r  btn_add/M_tally_d0_i_2/O[3]
                         net (fo=1, routed)           0.602    12.346    btn_add_n_0
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.545    14.855    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 4.962ns (72.868%)  route 1.848ns (27.132%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.313 r  btn_add/M_tally_d0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.313    btn_add/M_tally_d0_i_4_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.430 r  btn_add/M_tally_d0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.430    btn_add/M_tally_d0_i_3_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.649 r  btn_add/M_tally_d0_i_2/O[0]
                         net (fo=1, routed)           0.596    12.245    btn_add_n_3
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.533    14.867    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 4.941ns (72.728%)  route 1.853ns (27.272%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.313 r  btn_add/M_tally_d0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.313    btn_add/M_tally_d0_i_4_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.628 r  btn_add/M_tally_d0_i_3/O[3]
                         net (fo=1, routed)           0.602    12.229    btn_add_n_4
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.545    14.855    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 4.982ns (73.412%)  route 1.804ns (26.588%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.313 r  btn_add/M_tally_d0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.313    btn_add/M_tally_d0_i_4_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.430 r  btn_add/M_tally_d0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.430    btn_add/M_tally_d0_i_3_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.669 r  btn_add/M_tally_d0_i_2/O[2]
                         net (fo=1, routed)           0.553    12.222    btn_add_n_1
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.539    14.861    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 4.949ns (73.453%)  route 1.789ns (26.547%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.313 r  btn_add/M_tally_d0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.313    btn_add/M_tally_d0_i_4_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.636 r  btn_add/M_tally_d0_i_3/O[1]
                         net (fo=1, routed)           0.538    12.173    btn_add_n_6
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.544    14.856    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 5.066ns (75.333%)  route 1.659ns (24.667%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.313 r  btn_add/M_tally_d0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.313    btn_add/M_tally_d0_i_4_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.430 r  btn_add/M_tally_d0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.430    btn_add/M_tally_d0_i_3_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.753 r  btn_add/M_tally_d0_i_2/O[1]
                         net (fo=1, routed)           0.408    12.160    btn_add_n_2
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.544    14.856    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 4.845ns (72.394%)  route 1.848ns (27.606%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.313 r  btn_add/M_tally_d0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.313    btn_add/M_tally_d0_i_4_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.532 r  btn_add/M_tally_d0_i_3/O[0]
                         net (fo=1, routed)           0.596    12.128    btn_add_n_7
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.533    14.867    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.824ns (72.250%)  route 1.853ns (27.750%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.511 r  btn_add/M_tally_d0_i_4/O[3]
                         net (fo=1, routed)           0.602    12.112    btn_add_n_8
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.545    14.855    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 4.865ns (73.116%)  route 1.789ns (26.884%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.313 r  btn_add/M_tally_d0_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.313    btn_add/M_tally_d0_i_4_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.552 r  btn_add/M_tally_d0_i_3/O[2]
                         net (fo=1, routed)           0.538    12.089    btn_add_n_5
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.539    14.861    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 M_tally_d0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_tally_d0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 4.832ns (72.984%)  route 1.789ns (27.016%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     5.436    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.445 r  M_tally_d0/P[3]
                         net (fo=2, routed)           1.251    10.696    btn_sub/P[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.820 r  btn_sub/M_tally_d0_i_35/O
                         net (fo=1, routed)           0.000    10.820    btn_add/S[3]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.196 r  btn_add/M_tally_d0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.196    btn_add/M_tally_d0_i_5_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.519 r  btn_add/M_tally_d0_i_4/O[1]
                         net (fo=1, routed)           0.538    12.056    btn_add_n_10
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.687    15.133    clk_IBUF_BUFG
    DSP48_X2Y38          DSP48E1                                      r  M_tally_d0/CLK
                         clock pessimism              0.302    15.436    
                         clock uncertainty           -0.035    15.400    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.544    14.856    M_tally_d0
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  2.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 btn_add/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_add/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.544    btn_add/CLK
    SLICE_X76Y98         FDRE                                         r  btn_add/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  btn_add/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.834    btn_add/M_ctr_q_reg[6]
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.990 r  btn_add/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.990    btn_add/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.030 r  btn_add/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    btn_add/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.084 r  btn_add/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.084    btn_add/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X76Y100        FDRE                                         r  btn_add/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.867     2.061    btn_add/CLK
    SLICE_X76Y100        FDRE                                         r  btn_add/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X76Y100        FDRE (Hold_fdre_C_D)         0.134     1.949    btn_add/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 btn_sub/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_sub/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.601     1.549    btn_sub/CLK
    SLICE_X80Y98         FDRE                                         r  btn_sub/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  btn_sub/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.840    btn_sub/M_ctr_q_reg[6]
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.996 r  btn_sub/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.996    btn_sub/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  btn_sub/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.037    btn_sub/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.090 r  btn_sub/M_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.090    btn_sub/M_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X80Y100        FDRE                                         r  btn_sub/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.870     2.065    btn_sub/CLK
    SLICE_X80Y100        FDRE                                         r  btn_sub/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.819    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     1.953    btn_sub/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 btn_add/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_add/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.544    btn_add/CLK
    SLICE_X76Y98         FDRE                                         r  btn_add/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  btn_add/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.834    btn_add/M_ctr_q_reg[6]
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.990 r  btn_add/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.990    btn_add/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.030 r  btn_add/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    btn_add/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.097 r  btn_add/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.097    btn_add/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X76Y100        FDRE                                         r  btn_add/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.867     2.061    btn_add/CLK
    SLICE_X76Y100        FDRE                                         r  btn_add/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X76Y100        FDRE (Hold_fdre_C_D)         0.134     1.949    btn_add/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 btn_sub/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_sub/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.601     1.549    btn_sub/CLK
    SLICE_X80Y98         FDRE                                         r  btn_sub/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  btn_sub/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.840    btn_sub/M_ctr_q_reg[6]
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.996 r  btn_sub/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.996    btn_sub/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  btn_sub/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.037    btn_sub/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.103 r  btn_sub/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.103    btn_sub/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X80Y100        FDRE                                         r  btn_sub/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.870     2.065    btn_sub/CLK
    SLICE_X80Y100        FDRE                                         r  btn_sub/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.819    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     1.953    btn_sub/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 btn_add/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_add/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.544    btn_add/CLK
    SLICE_X76Y98         FDRE                                         r  btn_add/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  btn_add/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.834    btn_add/M_ctr_q_reg[6]
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.990 r  btn_add/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.990    btn_add/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.030 r  btn_add/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    btn_add/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.120 r  btn_add/M_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.120    btn_add/M_ctr_q_reg[12]_i_1_n_6
    SLICE_X76Y100        FDRE                                         r  btn_add/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.867     2.061    btn_add/CLK
    SLICE_X76Y100        FDRE                                         r  btn_add/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X76Y100        FDRE (Hold_fdre_C_D)         0.134     1.949    btn_add/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 btn_add/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_add/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.544    btn_add/CLK
    SLICE_X76Y98         FDRE                                         r  btn_add/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  btn_add/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.834    btn_add/M_ctr_q_reg[6]
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.990 r  btn_add/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.990    btn_add/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.030 r  btn_add/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    btn_add/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.122 r  btn_add/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.122    btn_add/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X76Y100        FDRE                                         r  btn_add/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.867     2.061    btn_add/CLK
    SLICE_X76Y100        FDRE                                         r  btn_add/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X76Y100        FDRE (Hold_fdre_C_D)         0.134     1.949    btn_add/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 btn_sub/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_sub/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.601     1.549    btn_sub/CLK
    SLICE_X80Y98         FDRE                                         r  btn_sub/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  btn_sub/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.840    btn_sub/M_ctr_q_reg[6]
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.996 r  btn_sub/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.996    btn_sub/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  btn_sub/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.037    btn_sub/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.126 r  btn_sub/M_ctr_q_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.126    btn_sub/M_ctr_q_reg[12]_i_1__0_n_6
    SLICE_X80Y100        FDRE                                         r  btn_sub/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.870     2.065    btn_sub/CLK
    SLICE_X80Y100        FDRE                                         r  btn_sub/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.819    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     1.953    btn_sub/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 btn_add/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_add/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.544    btn_add/CLK
    SLICE_X76Y98         FDRE                                         r  btn_add/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  btn_add/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.834    btn_add/M_ctr_q_reg[6]
    SLICE_X76Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.990 r  btn_add/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.990    btn_add/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.030 r  btn_add/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    btn_add/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.071 r  btn_add/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.071    btn_add/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.124 r  btn_add/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.124    btn_add/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X76Y101        FDRE                                         r  btn_add/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.867     2.061    btn_add/CLK
    SLICE_X76Y101        FDRE                                         r  btn_add/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.815    
    SLICE_X76Y101        FDRE (Hold_fdre_C_D)         0.134     1.949    btn_add/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 btn_sub/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_sub/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.601     1.549    btn_sub/CLK
    SLICE_X80Y98         FDRE                                         r  btn_sub/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  btn_sub/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.840    btn_sub/M_ctr_q_reg[6]
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.996 r  btn_sub/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.996    btn_sub/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  btn_sub/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.037    btn_sub/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.128 r  btn_sub/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.128    btn_sub/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X80Y100        FDRE                                         r  btn_sub/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.870     2.065    btn_sub/CLK
    SLICE_X80Y100        FDRE                                         r  btn_sub/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.819    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     1.953    btn_sub/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 btn_sub/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_sub/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.075%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.601     1.549    btn_sub/CLK
    SLICE_X80Y98         FDRE                                         r  btn_sub/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  btn_sub/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.840    btn_sub/M_ctr_q_reg[6]
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.996 r  btn_sub/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.996    btn_sub/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  btn_sub/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.037    btn_sub/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.077 r  btn_sub/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    btn_sub/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X80Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.130 r  btn_sub/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.130    btn_sub/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X80Y101        FDRE                                         r  btn_sub/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.870     2.065    btn_sub/CLK
    SLICE_X80Y101        FDRE                                         r  btn_sub/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.819    
    SLICE_X80Y101        FDRE (Hold_fdre_C_D)         0.134     1.953    btn_sub/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y95   M_tally_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y97   M_tally_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y97   M_tally_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y98   M_tally_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y98   M_tally_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y98   M_tally_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y98   M_tally_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y95   M_tally_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y95   M_tally_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y95   M_tally_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y95   M_tally_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y97   M_tally_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y97   M_tally_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y97   M_tally_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y97   M_tally_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y98   M_tally_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y98   M_tally_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y98   M_tally_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y98   M_tally_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y95   M_tally_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y95   M_tally_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y97   M_tally_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y97   M_tally_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y97   M_tally_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y97   M_tally_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y98   M_tally_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y98   M_tally_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y98   M_tally_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y98   M_tally_q_reg[13]/C



