{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386665351691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386665351751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 19:49:11 2013 " "Processing started: Tue Dec 10 19:49:11 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386665351751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386665351751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR -c IR " "Command: quartus_map --read_settings_files=on --write_settings_files=off IR -c IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386665351751 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386665353791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-structure " "Found design unit 1: IR-structure" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386665355543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd7seg-Structure5 " "Found design unit 2: bcd7seg-Structure5" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 292 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386665355543 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386665355543 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd7seg " "Found entity 2: bcd7seg" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386665355543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386665355543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR " "Elaborating entity \"IR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386665356033 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IDLE_HIGH_DUR IR.vhd(24) " "VHDL Signal Declaration warning at IR.vhd(24): used explicit default value for signal \"IDLE_HIGH_DUR\" because signal was never assigned a value" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1386665356043 "|IR"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GUIDE_LOW_DUR IR.vhd(25) " "VHDL Signal Declaration warning at IR.vhd(25): used explicit default value for signal \"GUIDE_LOW_DUR\" because signal was never assigned a value" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1386665356043 "|IR"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GUIDE_HIGH_DUR IR.vhd(26) " "VHDL Signal Declaration warning at IR.vhd(26): used explicit default value for signal \"GUIDE_HIGH_DUR\" because signal was never assigned a value" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1386665356043 "|IR"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DATA_HIGH_DUR IR.vhd(28) " "VHDL Signal Declaration warning at IR.vhd(28): used explicit default value for signal \"DATA_HIGH_DUR\" because signal was never assigned a value" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1386665356053 "|IR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX_idle_count IR.vhd(35) " "Verilog HDL or VHDL warning at IR.vhd(35): object \"HEX_idle_count\" assigned a value but never read" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386665356053 "|IR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX_state_count IR.vhd(35) " "Verilog HDL or VHDL warning at IR.vhd(35): object \"HEX_state_count\" assigned a value but never read" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386665356053 "|IR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX_data_count IR.vhd(35) " "Verilog HDL or VHDL warning at IR.vhd(35): object \"HEX_data_count\" assigned a value but never read" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386665356053 "|IR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX_bitcount IR.vhd(36) " "Verilog HDL or VHDL warning at IR.vhd(36): object \"HEX_bitcount\" assigned a value but never read" {  } { { "IR.vhd" "" { Text "Z:/FPGA/PROJECTC/IR.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386665356053 "|IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:display7 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:display7\"" {  } { { "IR.vhd" "display7" { Text "Z:/FPGA/PROJECTC/IR.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386665356533 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1386665361063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386665365623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386665365623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386665367603 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386665367603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386665367603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386665367603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386665368233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 19:49:28 2013 " "Processing ended: Tue Dec 10 19:49:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386665368233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386665368233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386665368233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386665368233 ""}
