{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732759626490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732759626490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 21:07:06 2024 " "Processing started: Wed Nov 27 21:07:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732759626490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732759626490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wordle -c wordle " "Command: quartus_map --read_settings_files=on --write_settings_files=off wordle -c wordle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732759626490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732759626712 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wordle.v(54) " "Verilog HDL information at wordle.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1732759626735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordle.v 1 1 " "Found 1 design units, including 1 entities, in source file wordle.v" { { "Info" "ISGN_ENTITY_NAME" "1 wordle " "Found entity 1: wordle" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732759626740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732759626740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wordle " "Elaborating entity \"wordle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732759626751 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wordle.v(105) " "Verilog HDL Case Statement information at wordle.v(105): all case item expressions in this case statement are onehot" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG1 wordle.v(171) " "Verilog HDL Always Construct warning at wordle.v(171): variable \"UG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW1 wordle.v(171) " "Verilog HDL Always Construct warning at wordle.v(171): variable \"SW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG2 wordle.v(177) " "Verilog HDL Always Construct warning at wordle.v(177): variable \"UG2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW2 wordle.v(177) " "Verilog HDL Always Construct warning at wordle.v(177): variable \"SW2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG3 wordle.v(183) " "Verilog HDL Always Construct warning at wordle.v(183): variable \"UG3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW3 wordle.v(183) " "Verilog HDL Always Construct warning at wordle.v(183): variable \"SW3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG4 wordle.v(189) " "Verilog HDL Always Construct warning at wordle.v(189): variable \"UG4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 wordle.v(189) " "Verilog HDL Always Construct warning at wordle.v(189): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count wordle.v(194) " "Verilog HDL Always Construct warning at wordle.v(194): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(240) " "Verilog HDL assignment warning at wordle.v(240): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(246) " "Verilog HDL assignment warning at wordle.v(246): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(247) " "Verilog HDL assignment warning at wordle.v(247): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(252) " "Verilog HDL assignment warning at wordle.v(252): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(253) " "Verilog HDL assignment warning at wordle.v(253): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(254) " "Verilog HDL assignment warning at wordle.v(254): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(258) " "Verilog HDL assignment warning at wordle.v(258): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(259) " "Verilog HDL assignment warning at wordle.v(259): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(260) " "Verilog HDL assignment warning at wordle.v(260): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(261) " "Verilog HDL assignment warning at wordle.v(261): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG1 wordle.v(271) " "Verilog HDL Always Construct warning at wordle.v(271): variable \"UG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW1 wordle.v(271) " "Verilog HDL Always Construct warning at wordle.v(271): variable \"SW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG2 wordle.v(276) " "Verilog HDL Always Construct warning at wordle.v(276): variable \"UG2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW2 wordle.v(276) " "Verilog HDL Always Construct warning at wordle.v(276): variable \"SW2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG3 wordle.v(281) " "Verilog HDL Always Construct warning at wordle.v(281): variable \"UG3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW3 wordle.v(281) " "Verilog HDL Always Construct warning at wordle.v(281): variable \"SW3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG4 wordle.v(286) " "Verilog HDL Always Construct warning at wordle.v(286): variable \"UG4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 wordle.v(286) " "Verilog HDL Always Construct warning at wordle.v(286): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count wordle.v(291) " "Verilog HDL Always Construct warning at wordle.v(291): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED1 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED1\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED2 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED2\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED3 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED3\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED4 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED4\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED7 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED7\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED8 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED8\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED9 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED9\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED0 wordle.v(164) " "Verilog HDL Always Construct warning at wordle.v(164): inferring latch(es) for variable \"LED0\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732759626759 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED0 wordle.v(164) " "Inferred latch for \"LED0\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759626770 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED9 wordle.v(164) " "Inferred latch for \"LED9\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759626770 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED8 wordle.v(164) " "Inferred latch for \"LED8\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759626770 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED7 wordle.v(164) " "Inferred latch for \"LED7\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759626770 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4 wordle.v(164) " "Inferred latch for \"LED4\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759626770 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED3 wordle.v(164) " "Inferred latch for \"LED3\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759626770 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2 wordle.v(164) " "Inferred latch for \"LED2\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759626770 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1 wordle.v(164) " "Inferred latch for \"LED1\" at wordle.v(164)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732759626770 "|wordle"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732759627494 "|wordle|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732759627494 "|wordle|LED6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732759627494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732759627603 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1732759627840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.map.smsg " "Generated suppressed messages file C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1732759627887 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732759628078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732759628078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "469 " "Implemented 469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732759628173 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732759628173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732759628173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732759628173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732759628214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 21:07:08 2024 " "Processing ended: Wed Nov 27 21:07:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732759628214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732759628214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732759628214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732759628214 ""}
