head	1.2;
access;
symbols
	cvs-200405160640:1.1.1.7
	cvs-200401271800:1.1.1.7
	cvs-200401261630:1.1.1.7
	cvs-200401021645:1.1.1.7
	cvs-200312222040:1.1.1.6
	cvs-200310020700:1.1.1.5
	cvs-200309271030:1.1.1.5
	cvs-200309261655:1.1.1.5
	cvs-200309251530:1.1.1.5
	cvs-200308302005:1.1.1.4
	cvs-200308171200:1.1.1.3
	ctm-3496:1.1.1.2
	ctm-3449:1.1.1.1
	ctm-3437:1.1.1.1
	cvs-200307191805:1.1.1.1
	ctm-3425:1.1.1.1
	cvs-200307091500:1.1.1.1
	cvs-200307072125:1.1.1.1
	ctm-3389:1.1.1.1
	cvs-200307021520:1.1.1.1
	cvs-200306291430:1.1.1.1
	ctm-3341:1.1.1.1
	cvs-200306082100:1.1.1.1
	ctm-3316:1.1.1.1
	ctm-3272:1.1.1.1
	ctm-3264:1.1.1.1
	cvs-200305071630:1.1.1.1
	ctm-3255:1.1.1.1
	ctm-3229:1.1.1.1
	ctm-3203:1.1.1.1
	cvs-20030410-1130:1.1.1.1
	ctm-3155:1.1.1.1
	ctm-3132:1.1.1.1
	openbsd:1.1.1;
locks; strict;
comment	@# @;


1.2
date	2003.04.06.04.29.30;	author tg;	state dead;
branches;
next	1.1;

1.1
date	2003.03.22.17.50.06;	author tg;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2003.03.22.17.50.06;	author tg;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2003.08.11.18.35.45;	author tg;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	2003.08.17.14.31.26;	author tg;	state Exp;
branches;
next	1.1.1.4;

1.1.1.4
date	2003.08.30.23.13.29;	author tg;	state Exp;
branches;
next	1.1.1.5;

1.1.1.5
date	2003.09.25.16.35.56;	author tg;	state Exp;
branches;
next	1.1.1.6;

1.1.1.6
date	2003.12.22.20.59.58;	author tg;	state Exp;
branches;
next	1.1.1.7;

1.1.1.7
date	2004.01.02.17.49.44;	author tg;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Remove "some dead architectures".

These are all but i386 and x86-64 (which is not in the tree yet),
because I have no machines to work with.

Re-adding support should be fairly easy, just cvs adding a partial
OpenBSD checkout and pulling in stuff like kernel signal patch, humantime,
etc. which got added to i386 as well.

You will need gcc support as well.
@
text
@/*	$OpenBSD: locore.S,v 1.26 2003/01/14 03:20:16 miod Exp $	*/
/*
 * Copyright (c) 1998 Steve Murphree, Jr.
 * Copyright (c) 1996 Nivas Madhur
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *      This product includes software developed by Nivas Madhur.
 * 4. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/*
 * Mach Operating System
 * Copyright (c) 1993-1991 Carnegie Mellon University
 * Copyright (c) 1991 OMRON Corporation
 * All Rights Reserved.
 *
 * Permission to use, copy, modify and distribute this software and its
 * documentation is hereby granted, provided that both the copyright
 * notice and this permission notice appear in all copies of the
 * software, derivative works or modified versions, and any portions
 * thereof, and that both notices appear in supporting documentation.
 *
 * CARNEGIE MELLON AND OMRON ALLOW FREE USE OF THIS SOFTWARE IN ITS "AS IS"
 * CONDITION.  CARNEGIE MELLON AND OMRON DISCLAIM ANY LIABILITY OF ANY KIND
 * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
 *
 * Carnegie Mellon requests users of this software to return to
 *
 *  Software Distribution Coordinator  or  Software.Distribution@@CS.CMU.EDU
 *  School of Computer Science
 *  Carnegie Mellon University
 *  Pittsburgh PA 15213-3890
 *
 * any improvements or extensions that they make and grant Carnegie the
 * rights to redistribute these changes.
 */

#include "assym.h"
#include "ksyms.h"

#include <machine/asm.h>
#include <machine/trap.h>
#include <machine/m88100.h>
#include <machine/psl.h>
#include <machine/param.h>
#include <machine/vmparam.h>      /* INTSTACK_SIZE */

/***********************************************************************/

/*
 * The memory looks like:
 *   0x00000 - 0x01000   : trap vectors
 *   0x01000 - 0x10000	 : first 64k used by BUG
 *   0x10000 == start    : Boot loader jumps here. (for now, this can
 *					handle only NMAGIC - screwy linker)
 *
 ***********************************************************************/
	text

GLOBAL(kernelstart)
GLOBAL(kernel_text)
GLOBAL(start)
ASGLOBAL(start)
	br	_C_LABEL(start_text)
	br	_C_LABEL(start_text)
	br	_C_LABEL(start_text)
	br	_C_LABEL(start_text)

GLOBAL(doboot)
	/*
	 *	Try hitting the SRST bit in VMEchip2 to reset the system.
	 */
#ifdef MVME188
	/* check if it's a mvme188 */
	or.u	r4, r0, hi16(_C_LABEL(brdtyp))
	ld	r3, r4, lo16(_C_LABEL(brdtyp))
	cmp	r4, r3, BRD_188
	bb1	ne, r4, 1f
	bsr	_C_LABEL(m188_reset)
	br	m188_doboot_fail
#endif	/* MVME188 */
1:	
	or.u	r3,r0, 0xfff4
	ld	r4,r3, 0x0060		/* read offset (LCSR +0x60) */
	set	r4,r4,1<23>		/* set SYSRST bit - bit 23 */	
	st	r4,r3, 0x0060		/* and store it back  */

	/*
	 *	We will be here if the reset above failed. In this case,
	 *	we will try to return to bug.
	 *
	 *	Switch to interrupt stack and call _doboot to take care
	 *	going to BUG. Need to do this since _doboot turns off the
	 *	the MMU and we need to be on a 1-to-1 mapped stack so that
	 *	further calls don't get data access exceptions.
	 */

	/* Should we use idle_u instead? XXX nivas */
m188_doboot_fail:
	or.u	r31, r0,  hi16(_intstack_end)
	or	r31, r31, lo16(_intstack_end)
	clr	r31, r31, 3<0>	/* round down to 8-byte boundary */

	bsr	_C_LABEL(_doboot)
	/*NOTREACHED*/

/**************************************************************************/
GLOBAL(start_text)	/* This is the *real* start upon poweron or reset */
	/*
	 * Args passed by boot loader
	 * 	r2 howto
	 *	r3 boot controler address
	 *	r4 esym
	 *	r5 start of mini
	 *	r6 end miniroot
	 *	r7 ((Clun << 8) ; Dlun & FF) -> bootdev
	 *	r8 cpu type (0x187, 0x188, 0x197)
	 */
/*
 *	(*entry)(flag, bugargs.ctrl_addr, cp, kernel.smini, 
 *               kernel.emini, bootdev, brdtyp); 
 */ 
	or.u	r13, r0,  hi16(_boothowto)
	st	r2,  r13, lo16(_boothowto)
	or.u	r13, r0,  hi16(_bootaddr)
	st	r3,  r13, lo16(_bootaddr)
	or.u	r13, r0,  hi16(_first_addr)
	st	r4,  r13, lo16(_first_addr)
#if defined(DDB) || NKSYMS > 0
	or.u	r13, r0,  hi16(_esym)
	st	r4,  r13, lo16(_esym)
#endif
	or.u	r13, r0,  hi16(_bootdev)
	st	r7,  r13, lo16(_bootdev)
	or.u	r13, r0,  hi16(_brdtyp)
	st	r8,  r13, lo16(_brdtyp)
	
	/* set _cputyp */
	cmp     r2,  r8, BRD_197	/* r8 contains brdtyp */
        bb1     ne, r2, 1f	/* if it's a '197, CPU is 88110 */ 
	or.u    r13, r0,  hi16(CPU_88110) 
	or	r8,  r13, lo16(CPU_88110)/* r8 contains 0x110 */
	br	2f
1:	
	or.u    r13, r0,  hi16(CPU_88100) 
	or	r8,  r13, lo16(CPU_88100)/* r8 contains 0x100 */
2:	
	or.u	r13, r0,  hi16(_cputyp)
	st	r8,  r13, lo16(_cputyp) /* r8 contains cputyp */
	
	/*
	 * CPU Initialization
	 *
	 * Every CPU starts from here..
	 * (well, from 'start' above, which just jumps here).
	 *
	 * I use r11 and r22 here 'cause they're easy to not
	 * get mixed up -- r10, for example, looks too similar
	 * to r0 when not being careful....
	 *
	 * Ensure that the PSR is as we like:
	 *	supervisor mode
	 *	big-endian byte ordering
	 *	concurrent operation allowed
	 *	carry bit clear (I don't think we really care about this)
	 *	FPU enabled
	 *	misaligned access raises an exception
	 *	interrupts disabled
	 *	shadow registers frozen
	 *
	 * The manual says not to disable interrupts and freeze shadowing
	 * at the same time because interupts are not actually disabled
	 * until after the next instruction. Well, if an interrupt
	 * occurs now, we're in deep   anyway, so I'm going to do
	 * the two together.
	 *
	 * Upon a reset (or poweron, I guess), the PSR indicates:
	 *   supervisor mode
	 *   interrupts, shadowing, FPU, missaligned exception: all disabled
	 *
	 * We'll just construct our own turning on what we want.
	 *
	 *	jfriedl@@omron.co.jp
	 */
        
	cmp     r2, r8, CPU_88110 /* r8 contains cputyp */
        bb1     eq, r2, 1f      /* if it's a 'mc88110, skip SSBR */
	stcr	r0, SSBR	/* clear this for later */
1:
	stcr	r0, SR0		/* clear "current thread" */
	stcr	r0, SR1		/* clear the CPU flags */
	
	set	r11, r0,  1<PSR_SUPERVISOR_MODE_BIT>
	set	r11, r11, 1<PSR_INTERRUPT_DISABLE_BIT>
	set	r11, r11, 1<PSR_GRAPHICS_DISABLE_BIT>
/*	set	r11, r11, 1<PSR_SERIAL_MODE_BIT> */
	set	r11, r11, 1<PSR_SERIALIZE_BIT>
	stcr	r11, PSR
	stcr	r0,  VBR     /* set Vector Base Register to 0, ALWAYS! */
	FLUSH_PIPELINE
        cmp     r2, r8, CPU_88110 /* r8 contains cputyp */
	bb1	eq, r2, master_start	/* if it's a '197, skip to master_start */
	
#if 0
	/* clear BSS. Boot loader might have already done this... */
	or.u	r2, r0, hi16(_edata)
	or	r2, r2, lo16(_edata)
	or.u	r4, r0, hi16(_end)
	or	r4, r4, lo16(_end)
	bsr.n	_bzero		/* bzero(edata, end-edata) */
	subu	r3, r4, r2
#endif
	/*
	 * First time to count how many CPUs to attach
	 */
	or.u	r11, r0,  hi16(initialized_cpu_lock)
	or	r11, r11, lo16(initialized_cpu_lock)
ASGLOBAL(check_init_lock)
	FLUSH_PIPELINE
	or	r22, r0,  1
	xmem    r22, r11, r0	  	/* If r22 gets 0, we have the lock.. */
	bcnd	eq0, r22, have_init_lock/* ..but if not, we must wait */

ASGLOBAL(wait_for_init_lock)
	/* just watch the lock until it looks clear */
	ld	r22, r11, r0
	bcnd	eq0, r22, check_init_lock
	br	wait_for_init_lock	/* looks clear -- try to grab */

ASGLOBAL(have_init_lock)
	FLUSH_PIPELINE
	or.u	r11, r0,  hi16(_initialized_cpus)
	ld	r22, r11, lo16(_initialized_cpus)
	add	r23, r22, 1
	st	r23, r11, lo16(_initialized_cpus)

	or.u	r11, r0,  hi16(initialized_cpu_lock)
	st	r0,  r11, lo16(initialized_cpu_lock)
	/*
 	 * Now we vie with any other processors to see who's the master.
 	 * We first try to obtain a lock to see who's allowed
	 * to check/set the master lock.
	 */
	or.u	r11, r0,  hi16(_inter_processor_lock)
	or	r11, r11, lo16(_inter_processor_lock)
ASGLOBAL(check_ip_lock)
	FLUSH_PIPELINE
	or	r22, r0,  1
	xmem	r22, r11, r0            /* If r22 gets 0, we have the lock.. */ 
	bcnd	eq0, r22, have_ip_lock  /* ..but if not, we must wait */
ASGLOBAL(wait_for_ip_lock)
	/* just watch the lock until it looks clear */
	ld	r22, r11, r0
	bcnd	ne0, r22, wait_for_ip_lock
	/* since we can be here with caches off, add a few nops to 
	keep the bus from getting overloaded */
	or	r2, r0, lo16(1000)
ASGLOBAL(ip_loop)
	subu	r2, r2, 1
	bcnd	eq0, r2, ip_loop
	br	check_ip_lock           /* looks clear -- try to grab */

ASGLOBAL(have_ip_lock)
	/* now try to grab the master_processor_chosen prize */
	FLUSH_PIPELINE
	or.u	r11, r0,  hi16(master_processor_chosen)
	or	r11, r11, lo16(master_processor_chosen)
	or	r22, r0,  1
	xmem	r22, r11, r0

	/*
	 * If r22 is not clear we're a slave,
	 * otherwise we're first and the master.
	 *
	 * Note that we haven't released the interprocessor lock....
	 * We'll do that when we're ready for another CPU to go.
	 * (if we're the master, we'll do that in master_start below.
	 *  if we're a slave, we'll do it in slave_start below).
	 */
	bcnd	ne0, r22, slave_start
	/* fall through to master start if that's appropriate */

ASGLOBAL(master_start)
	/*
	 * Switch to interrupt stack
	 * Use idle_u's stack instead?
	 */
	or.u	r31, r0,  hi16(_intstack_end)
	or	r31, r31, lo16(_intstack_end)
	clr	r31, r31, 3<0>	/* round down to 8-byte boundary */

#ifdef M88110
	cmp	r2, r8, CPU_88110 /* r8 contains cputyp */
	bb1	ne, r2, 1f	/* if it's a 'mc88110, use different vectors */ 
	or.u	r3, r0, hi16(_m88110_vector_list)
	or	r3, r3, lo16(_m88110_vector_list)
	bsr.n	_vector_init
	ldcr	r2, VBR
	br	2f
#endif /* M88110 */
1:
#ifdef M88100
	/*
	 * Want to make the call:
	 * 	vector_init(VBR, vector_list)
	 */
	or.u	r3, r0, hi16(_vector_list)
	or	r3, r3, lo16(_vector_list)
	bsr.n	_vector_init
	ldcr	r2, VBR		
#endif /* M88100 */
2:	
	/* still on int stack */
	bsr.n	_mvme_bootstrap
	subu	r31, r31, 40
	addu	r31, r31, 40
	
	/* we now know our cpu number, so we
	 * can set interrupt_stack[cpu_number()] = _intstack
	 */
	ldcr  	r10, SR1
	extu   	r10, r10, FLAG_CPU_FIELD_WIDTH<0>    /* r10 <-- CPU# */
	
	/* figure interrupt_stack[cpu_number()] */
	or.u	r11,  r0, hi16(_interrupt_stack)  
	or	r11, r11, lo16(_interrupt_stack)
	or.u	r12, r0,  hi16(_intstack)
	or	r12, r12,  lo16(_intstack)
	st	r12, r11 [r10]

	/* switch to proc0 uarea */
	or.u	r10, r0, hi16(UADDR)
	or	r31, r10,lo16(UADDR)
	addu	r31, r31, USIZE - 8

	/* make the call: main() */
	or.u	r2, r0, hi16(UADDR)
	or	r2, r2,lo16(UADDR)
	addu	r2, r2, USIZE - 8
	subu	r31, r31, 40
	bsr	_main
	addu	r31, r31, 40
	bsr	_panic

/***********************************************************************
 *	slave CPUs starts here
 */
ASGLOBAL(slave_start)
	/* while holding the inter_processor_lock, the slave cpu
	   can find use the slavestack to call slave_pre_main and
	   determine its cpu number. After that, however, it should
	   switch over to the interrupt stack associated with its
           cpu */

	/* r31 <-- slavestack */
	or.u	r31, r0, hi16(_slavestack_end)
	or	r31, r31, lo16(_slavestack_end)
	clr	r31, r31, 3<0>	/* round down to 8-byte boundary */

	bsr.n	_slave_pre_main /* set cpu number */
	subu	r31, r31, 48    /* allocate frame */

	bsr	_get_slave_stack
	addu	r31, r2, INTSTACK_SIZE + 4096

	/* SR1 now contains our cpu number. We can now release
	   the inter_processor_lock, as we are done with the 
	   slavestack.  We also have an interrupt stack  */

	or.u	r10, r0, hi16(_inter_processor_lock)
	st	r0, r10, lo16(_inter_processor_lock)	

	br.n	_slave_main     /* does not return */
	subu	r31, r31, 40    /* allocate frame */
	
GLOBAL(spin_cpu)
        or.u	r3,   r0,  hi16(_start_text)
	or	r3,   r3,  lo16(_start_text)
	or	r9,   r0,  0x100		/* .FORKMPU */
	tb0	0,    r0,  0x200-16		/* call 188Bug */
        jmp     r1
        
/*****************************************************************************/

	data
	.align 4096		  /* SDT (segment descriptor table */
	global _kernel_sdt
_kernel_sdt:	
	space	(0x2000)	  /* 8K - 4K phys, 4K virt*/
	global _ret_addr
_ret_addr:
	word 0
	global _msgsw
_msgsw:
	word 0 			 /* Bits here turn on/off debugging somewhere */
ASGLOBAL(initialized_cpu_lock)
   /* XMEM spin lock -- to count CPUs */
	word 0
GLOBAL(initialized_cpus)
   /* CPU counter to initialize */
	word 0
ASGLOBAL(master_processor_chosen)
   /* The first processor that XMEMs this becomes the master */
	word 0
GLOBAL(inter_processor_lock)
   /* XMEM spin lock -- controls access to master_processor_chosen */
	word 0
	
	.align 4096
	global	_intstack, _intstack_end, _slavestack, _slavestack_end
_intstack:
	space (4 * NBPG)	/* 16K, just to be safe */
_intstack_end:
_slavestack:
	space (NBPG)      /* 4K, small, interim stack */
_slavestack_end:

/*
 * When a process exits and its u. area goes away, we set curpcb to point
 * to this `u.', leaving us with something to use for an interrupt stack,
 * and letting all the register save code have a pcb_uw to examine.
 * This is also carefully arranged (to come just before u0, so that
 * process 0's kernel stack can quietly overrun into it during bootup, if
 * we feel like doing that).
 * Should be page aligned.
 */
	.align 4096
	global	_idle_u
_idle_u:
	space	UPAGES * NBPG

/*
 * Process 0's u.
 *
 * This must be page aligned
 */
	.align	4096
	global	_u0
_u0:	space	UPAGES * NBPG
estack0:

/*
 * UPAGES get mapped to kstack
 */

	global	_kstack
_kstack:
	word	UADDR

#if defined(DDB) || NKSYMS > 0
	global	_esym
_esym:
	word 	0
#endif /* DDB || NKSYMS > 0 */

	global	_intiobase, _intiolimit
_intiobase:
	word	0		| KVA of base of internal IO space
_intiolimit:
	word	0		| KVA of end of internal IO space

	global	_proc0paddr	/* move to C code */
_proc0paddr:
	word	_u0		/*  KVA of proc0 uarea */

/*
 * _curpcb points to the current pcb (and hence u. area).
 * Initially this is the special one.
 */
/*
 * pcb is composed of kernel state + user state
 * I may have to change curpcb to u0 + PCB_USER based on what
 * other parts expect XXX nivas
 */
	global	_curpcb	/* move to C code */
_curpcb:	word	_u0	/* curpcb = &u0 */

/*
 * Trampoline code. Gets copied to the top of
 * user stack in exec.
 */
	global	_sigcode
_sigcode:
				/* r31 points to sigframe */
	ld	r2, r31, 0	/* signo */
	ld	r3, r31, 4	/* siginfo_t* */
	ld	r4, r31, 8	/* sigcontext* */
	ld	r5, r31, 12	/* handler */
	jsr.n	r5
	subu	r31, r31, 40	/* give some stack space */
	addu	r31, r31, 40	/* restore old sp value  */
	ld	r2,  r31, 8	/* sigcontext* */
	or	r13,  r0, SYS_sigreturn
	tb0	0, r0, 128	/* syscall trap, calling sigreturn */
	or	r0, r0, 0
	or	r0, r0, 0
	/* sigreturn will not return unless it fails */
	or	r13, r0, SYS_exit
	tb0	0, r0, 128	/* syscall trap, exit */
	or	r0, r0, 0
	or	r0, r0, 0
	global	_esigcode
_esigcode:

/* interrupt counters */
	global	_intrcnt,_eintrcnt,_intrnames,_eintrnames
_intrnames:
	string	"spur\0"
	string	"lev1\0"
	string	"lev2\0"
	string	"lev3\0"
	string	"lev4\0"
	string	"lev5\0"
	string	"lev6\0"
	string	"lev7\0"
	string	"clk\0"
	string	"sclk\0"
	string	"pclk\0"
	string	"nmi\0"
_eintrnames:
	.align	8
_intrcnt:
	word	0,0,0,0,0,0,0,0,0,0,0,0
_eintrcnt:


@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@Import OpenBSD 3.3 source repository from CTM 3132 the first time
This opens an OpenBSD-mirabile (aka MirBSD) repository.

### MirBSD is:
# Copyright (c) 1982-2003 by Thorsten "mirabile" Glaser <x86@@ePost.de>
# Copyright © 1968-2003  The authors of And contributors to UNIX®, the
#       C Language, BSD/Berkeley Unix; 386BSD, NetBSD 1.1 and OpenBSD.
#
# Anyone who obtained a copy of this work is hereby permitted to freely use,
# distribute, modify, merge, sublicence, give away or sell it as long as the
# authors are given due credit and the following notice is retained:
#
# This work is provided "as is", with no explicit or implicit warranty what-
# soever. Use it only at your own risk. In no event may an author or contri-
# butor be held liable for any damage, directly or indirectly, that origina-
# ted through or is caused by creation or modification of this work.

MirBSD is my private tree. MirBSD does not differ very much from OpenBSD
and intentionally tracks OpenBSD. That's why it _is_ OpenBSD, just not the
official one. It's like with DarrenBSD.

At time of this writing, no advertising for MirBSD must be done,
because the advertising clause has not yet been sorted out.

http://templeofhate.com/tglaser/MirBSD/index.php
@
text
@@


1.1.1.2
log
@Import the complete OpenBSD source tree (base system)
as of CTM delta 3496 (roughly 1200 UTC today) into the
vendor branch.
Attention: this is a big update. Don't even try to
build this system, OpenBSD 3.4-beta, yet on your own.
@
text
@d1 1
a1 1
/*	$OpenBSD: locore.S,v 1.27 2003/08/03 23:34:09 miod Exp $	*/
d68 3
a70 1
#include <machine/vmparam.h>	/* INTSTACK_SIZE */
d74 6
a79 5
 *   0x00000 - 0x01000	trap vectors
 *   0x01000 - 0x10000	first 64k used by BUG
 *   0x10000 == start	Boot loader jumps here. (for now, this can
 *			handle only NMAGIC - screwy linker)
 */
d93 1
a93 1
	 * Try hitting the SRST bit in VMEchip2 to reset the system.
d104 1
a104 1
1:
d107 1
a107 1
	set	r4,r4,1<23>		/* set SYSRST bit - bit 23 */
d111 2
a112 2
	 * We will be here if the reset above failed. In this case,
	 * we will try to return to bug.
d114 4
a117 4
	 * Switch to interrupt stack and call _doboot to take care
	 * going to BUG. Need to do this since _doboot turns off the
	 * the MMU and we need to be on a 1-to-1 mapped stack so that
	 * further calls don't get data access exceptions.
d129 2
a130 2
	/* This is the *real* start upon poweron or reset */
GLOBAL(start_text)
d142 3
a144 3
 * (*entry)(flag, bugargs.ctrl_addr, cp, kernel.smini,kernel.emini,
 *  bootdev, brdtyp);
 */
d159 1
a159 1

d161 4
a164 4
	cmp	r2,  r8, BRD_197	/* r8 contains brdtyp */
	bb1	ne, r2, 1f	/* if it's a '197, CPU is 88110 */
	or.u	r13, r0,  hi16(CPU_88110)
	or	r8,  r13, lo16(CPU_88110)	/* r8 contains 0x110 */
d166 4
a169 4
1:
	or.u	r13, r0,  hi16(CPU_88100)
	or	r8,  r13, lo16(CPU_88100)	/* r8 contains 0x100 */
2:
d171 2
a172 2
	st	r8,  r13, lo16(_cputyp)		/* r8 contains cputyp */

d207 3
a209 3

	cmp	r2, r8, CPU_88110	/* r8 contains cputyp */
	bb1	eq, r2, 1f	/* if it's a 'mc88110, skip SSBR */
d214 1
a214 1

d221 1
a221 1
	stcr	r0,  VBR	/* set Vector Base Register to 0, ALWAYS! */
d223 3
a225 3
	cmp	r2, r8, CPU_88110	/* r8 contains cputyp */
	bb1	eq, r2, master_start	/* if it's a '197, skip */

d233 1
a233 1
	 subu	r3, r4, r2
d243 2
a244 2
	xmem	r22, r11, r0		/* If r22 gets 0, we have the lock.. */
	bcnd	eq0, r22, have_init_lock	/* ..but if not, we must wait */
d262 2
a263 2
	 * Now we view with any other processors to see who's the master.
	 * We first try to obtain a lock to see who's allowed
d271 2
a272 2
	xmem	r22, r11, r0		/* If r22 gets 0, we have the lock.. */
	bcnd	eq0, r22, have_ip_lock		/* ..but if not, we must wait */
d277 2
a278 2
	/* since we can be here with caches off, add a few nops to
	   keep the bus from getting overloaded */
d283 1
a283 1
	br	check_ip_lock		/* looks clear -- try to grab */
d316 1
a316 1
	bb1	ne, r2, 1f	/* if it's a 'mc88110, use different vectors */
d320 1
a320 1
	 ldcr	r2, VBR
d332 1
a332 1
	 ldcr	r2, VBR
d334 1
a334 1
2:
d337 1
a337 1
	 subu	r31, r31, 40
d339 2
a340 3

	/*
	 * we now know our cpu number, so we
d343 3
a345 3
	ldcr	r10, SR1
	extu	r10, r10, FLAG_CPU_FIELD_WIDTH<0>	/* r10 <-- CPU# */

d347 1
a347 1
	or.u	r11,  r0, hi16(_interrupt_stack)
d367 1
a367 1
/*
d371 5
a375 6
	/*
	 * While holding the inter_processor_lock, the slave cpu can use
	 * the slavestack to call slave_pre_main and determine its cpu number.
	 * After that, however, it should switch over to the interrupt stack
	 * associated with its cpu.
	 */
d383 1
a383 1
	 subu	r31, r31, 48    /* allocate frame */
d388 3
a390 5
	/*
	 * SR1 now contains our cpu number. We can now release the
	 * inter_processor_lock, as we are done with the slavestack.
	 * We also have an interrupt stack
	 */
d393 1
a393 1
	st	r0, r10, lo16(_inter_processor_lock)
d396 2
a397 2
	 subu	r31, r31, 40    /* allocate frame */

d399 1
a399 1
	or.u	r3,   r0,  hi16(_start_text)
d403 2
a404 2
	jmp	r1

d408 1
a408 1
	.align 4096		/* SDT (segment descriptor table */
d410 2
a411 2
_kernel_sdt:
	space	(0x2000)	/* 8K - 4K phys, 4K virt*/
d417 1
a417 1
	word 0 			/* Bits here turn on/off debugging somewhere */
d419 1
a419 1
	/* XMEM spin lock -- to count CPUs */
d422 1
a422 1
	/* CPU counter to initialize */
d425 1
a425 1
	/* The first processor that XMEMs this becomes the master */
d428 1
a428 1
	/* XMEM spin lock -- controls access to master_processor_chosen */
d430 1
a430 1

d437 1
a437 1
	space (NBPG)		/* 4K, small, interim stack */
d505 2
a506 1
_sigcode:			/* r31 points to sigframe */
d512 1
a512 1
	 subu	r31, r31, 40	/* give some stack space */
d547 2
@


1.1.1.3
log
@Import OpenBSD source tree from CVS (anoncvs canada)
of roughly 12:00 UTC today. Bumps us to OpenBSD 3.4
and makes source/ports in sync. Hopefully.
@
text
@d1 1
a1 1
/*	$OpenBSD: locore.S,v 1.29 2003/08/13 08:52:44 miod Exp $	*/
d99 2
a100 1
	br	8f
a101 1
#endif	/* MVME188 */
d118 3
a120 3
8:
	or.u	r31, r0,  hi16(_ASM_LABEL(intstack_end))
	or	r31, r31, lo16(_ASM_LABEL(intstack_end))
d142 6
a147 6
	or.u	r13, r0,  hi16(_C_LABEL(boothowto))
	st	r2,  r13, lo16(_C_LABEL(boothowto))
	or.u	r13, r0,  hi16(_C_LABEL(bootaddr))
	st	r3,  r13, lo16(_C_LABEL(bootaddr))
	or.u	r13, r0,  hi16(_C_LABEL(first_addr))
	st	r4,  r13, lo16(_C_LABEL(first_addr))
d149 2
a150 2
	or.u	r13, r0,  hi16(_C_LABEL(esym))
	st	r4,  r13, lo16(_C_LABEL(esym))
d152 4
a155 4
	or.u	r13, r0,  hi16(_C_LABEL(bootdev))
	st	r7,  r13, lo16(_C_LABEL(bootdev))
	or.u	r13, r0,  hi16(_C_LABEL(brdtyp))
	st	r8,  r13, lo16(_C_LABEL(brdtyp))
d161 1
a161 1
	or	r8,  r13, lo16(CPU_88110)
d165 1
a165 1
	or	r8,  r13, lo16(CPU_88100)
d167 2
a168 2
	or.u	r13, r0,  hi16(_C_LABEL(cputyp))
	st	r8,  r13, lo16(_C_LABEL(cputyp))
a217 1
	FLUSH_PIPELINE
d221 1
a221 1
	bb1	eq, r2, _ASM_LABEL(master_start) /* if it's a '197, skip */
d225 4
a228 4
	or.u	r2, r0, hi16(_C_LABEL(edata))
	or	r2, r2, lo16(_C_LABEL(edata))
	or.u	r4, r0, hi16(_C_LABEL(end))
	or	r4, r4, lo16(_C_LABEL(end))
d235 3
a237 3
	or.u	r11, r0,  hi16(_ASM_LABEL(initialized_cpu_lock))
	or	r11, r11, lo16(_ASM_LABEL(initialized_cpu_lock))
1:
d240 4
a243 3
	xmem	r22, r11, r0	/* If r22 gets 0, we have the lock.. */
	bcnd	eq0, r22, 3f	/* ..but if not, we must wait */
2:
d246 4
a249 3
	bcnd	eq0, r22, 1b
	br	2b		/* looks clear -- try to grab */
3:
d251 2
a252 2
	or.u	r11, r0,  hi16(_ASM_LABEL(initialized_cpus))
	ld	r22, r11, lo16(_ASM_LABEL(initialized_cpus))
d254 1
a254 1
	st	r23, r11, lo16(_ASM_LABEL(initialized_cpus))
d256 2
a257 2
	or.u	r11, r0,  hi16(_ASM_LABEL(initialized_cpu_lock))
	st	r0,  r11, lo16(_ASM_LABEL(initialized_cpu_lock))
d263 3
a265 3
	or.u	r11, r0,  hi16(_ASM_LABEL(inter_processor_lock))
	or	r11, r11, lo16(_ASM_LABEL(inter_processor_lock))
1:
d269 2
a270 2
	bcnd	eq0, r22, 4f		/* ..but if not, we must wait */
2:
d273 1
a273 1
	bcnd	ne0, r22, 2b
d277 1
a277 1
3:
d279 4
a282 3
	bcnd	eq0, r2, 3b
	br	1b			/* looks clear -- try to grab */
4:
d285 2
a286 2
	or.u	r11, r0,  hi16(_ASM_LABEL(master_processor_chosen))
	or	r11, r11, lo16(_ASM_LABEL(master_processor_chosen))
d299 1
a299 1
	bcnd	ne0, r22, _ASM_LABEL(slave_start)
d302 1
a302 1
ASLOCAL(master_start)
d307 2
a308 2
	or.u	r31, r0,  hi16(_ASM_LABEL(intstack_end))
	or	r31, r31, lo16(_ASM_LABEL(intstack_end))
a311 1
#ifdef M88100
d314 6
a319 4
#endif
	or.u	r3, r0, hi16(_C_LABEL(m88110_vector_list))
	br.n	2f
	 or	r3, r3, lo16(_C_LABEL(m88110_vector_list))
a320 1
#endif /* M88110 */
d322 8
a329 2
	or.u	r3, r0, hi16(_C_LABEL(vector_list))
	or	r3, r3, lo16(_C_LABEL(vector_list))
a331 3
	bsr.n	_C_LABEL(vector_init)
	 ldcr	r2, VBR

d333 1
a333 1
	bsr.n	_C_LABEL(mvme_bootstrap)
d339 1
a339 1
	 * can set interrupt_stack[cpu_number()] = intstack
d345 4
a348 4
	or.u	r11,  r0, hi16(_C_LABEL(interrupt_stack))
	or	r11, r11, lo16(_C_LABEL(interrupt_stack))
	or.u	r12, r0,  hi16(_C_LABEL(intstack))
	or	r12, r12, lo16(_C_LABEL(intstack))
d361 1
a361 1
	bsr	_C_LABEL(main)
d363 1
a363 1
	bsr	_C_LABEL(panic)
d368 1
a368 1
ASLOCAL(slave_start)
d377 2
a378 2
	or.u	r31, r0,  hi16(_ASM_LABEL(slavestack_end))
	or	r31, r31, lo16(_ASM_LABEL(slavestack_end))
d381 2
a382 2
	bsr.n	_C_LABEL(slave_pre_main)	/* set cpu number */
	 subu	r31, r31, 48    		/* allocate frame */
d384 1
a384 1
	bsr	_C_LABEL(get_slave_stack)
d393 2
a394 2
	or.u	r10, r0, hi16(_ASM_LABEL(inter_processor_lock))
	st	r0, r10, lo16(_ASM_LABEL(inter_processor_lock))
d396 2
a397 2
	br.n	_C_LABEL(slave_main)	/* does not return */
	 subu	r31, r31, 40		/* allocate frame */
d400 2
a401 2
	or.u	r3,   r0,  hi16(_C_LABEL(start_text))
	or	r3,   r3,  lo16(_C_LABEL(start_text))
d410 2
a411 1
GLOBAL(kernel_sdt)
d413 2
a414 1
GLOBAL(ret_addr)
d416 4
a419 1
ASLOCAL(initialized_cpu_lock)
d422 1
a422 1
ASLOCAL(initialized_cpus)
d425 1
a425 1
ASLOCAL(master_processor_chosen)
d428 1
a428 1
ASLOCAL(inter_processor_lock)
d433 2
a434 1
GLOBAL(intstack)
d436 2
a437 2
ASGLOBAL(intstack_end)
ASGLOBAL(slavestack)
d439 1
a439 1
ASGLOBAL(slavestack_end)
d451 2
a452 1
GLOBAL(idle_u)
d461 3
a463 2
ASLOCAL(u0)
	space	UPAGES * NBPG
d469 2
a470 1
ASGLOBAL(kstack)
d474 2
a475 1
GLOBAL(esym)
d479 2
a480 1
GLOBAL(intiobase)
d482 1
a482 1
GLOBAL(intiolimit)
d485 3
a487 2
GLOBAL(proc0paddr)
	word	_ASM_LABEL(u0)	/*  KVA of proc0 uarea */
d490 1
a490 1
 * curpcb points to the current pcb (and hence u. area).
d498 2
a499 2
GLOBAL(curpcb)
	word	_ASM_LABEL(u0)	/* curpcb = &u0 */
d505 2
a506 1
GLOBAL(sigcode)			/* r31 points to sigframe */
d524 2
a525 1
GLOBAL(esigcode)
d528 2
a529 1
GLOBAL(intrnames)
d542 1
a542 1
GLOBAL(eintrnames)
d544 1
a544 1
GLOBAL(intrcnt)
d546 1
a546 1
GLOBAL(eintrcnt)
@


1.1.1.4
log
@Synchronize with OpenBSD 3.4-beta
@
text
@d1 1
a1 1
/*	$OpenBSD: locore.S,v 1.30 2003/08/20 20:33:47 miod Exp $	*/
d215 1
a215 10
	/*
	 * XXX On 88110 processors, force serial instruction execution for now.
	 * Situation where OoO would break will be hopefully taken care of in
	 * the near future -- miod
	 */
#if 0
	clr	r11, r11, 1<PSR_SERIAL_MODE_BIT>
#else
	set	r11, r11, 1<PSR_SERIAL_MODE_BIT>
#endif
@


1.1.1.5
log
@Release Time. Synchronize with OpenBSD 3.4-current (base system).
@
text
@d1 1
a1 1
/*	$OpenBSD: locore.S,v 1.31 2003/09/20 13:57:37 miod Exp $	*/
d68 1
a68 1
#include <machine/vmparam.h>
d389 1
a389 1
	addu	r31, r2, INTSTACK_SIZE
d433 1
a433 1
	space (INTSTACK_SIZE)	/* 16K, just to be safe */
@


1.1.1.6
log
@Time to import OpenBSD once again. Expect breakage.
@
text
@d1 1
a1 1
/*	$OpenBSD: locore.S,v 1.34 2003/11/03 06:54:26 david Exp $	*/
d102 4
a105 9
	or.u	r3, r0, 0xfff4
	ld	r4, r3, 0x0060		/* read offset (LCSR + 0x60) */
	bb0.n	30, r4, 1f		/* if not SYSCON, don't SYSRST */
	 set	r4, r4, 1<23>		/* set SYSRST bit - bit 23 */
	st	r4, r3, 0x0060		/* and store it back  */
1:
	ld	r4, r3, 0x0104		/* try local reset, then */
	set	r4, r4, 1<7>
	st	r4, r3, 0x0104
d191 1
a191 1
	 * at the same time because interrupts are not actually disabled
d508 2
a509 4
	NOP			| failure return
#if 0
	NOP			| success return
#endif
d513 2
a514 6
	/*
	 * this never returns, but we need to provide fetchable instructions
	 * for the 88100 pipeline.
	 */
	NOP
	NOP
@


1.1.1.7
log
@Import OpenBSD again, for various reasons.
@
text
@d1 1
a1 1
/*	$OpenBSD: locore.S,v 1.35 2004/01/01 01:11:10 miod Exp $	*/
d136 1
a136 1
	 *	r3 boot controller address
@


