<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="es" lang="es" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>Object-Based Communication Architecture for System-on-Chip Design</title>
    <link type="text/css" rel="stylesheet" media="all" href="http://arco.esi.uclm.es/public/papers/style.css" />
      </head>


<body>
  
  <div class="cv-title">Object-Based Communication Architecture for System-on-Chip Design</div>

  <table class="cv-table">
  <tr>
    <td class="data">

        <div class="cv-authors">
    J. Barba; F. Rincón; F. Moya; J.C. López; J.D. Dondo
    </div>

        <div class="cv-legend">
          <div> <b>Cenference:</b> Design of Circuits and Integrated Systems</div>
    
              <div><b>Location:</b> Lanzarote (España)</div>
      <div><b>Date:</b> 16/11/2010 - 19/11/2010</div>
    
              <div><b>Pages:</b> 374-379</div>
      <div><b>ISBN:</b> 978-84-693-7393-4</div>
      
      
    
                
        
              <div><a class="cv-download-pdf"
      href="http://arco.esi.uclm.es/public/papers/2010-DCIS.pdf"
      title="download paper">Download PDF </a></div>
        </div>
    </td>

        <td>
    <a class="cv-first-page"
     href="http://arco.esi.uclm.es/public/papers/2010-DCIS.pdf"
     title="download paper"> <img src="http://arco.esi.uclm.es/public/papers/2010-DCIS-page1.png" alt="[link]"/></a>
    </td>
  
  </tr>
  </table>

        <div class="cv-abstract">
    <div><b>Abstract</b></div>
    In this work, we present an integrated approach to the SoC design problem based on a mixed (HW and SW) implementation of a system-level middleware specifically designed for SoCs: the Object-Oriented Communication Engine (OOCE). OOCE provides a high-level and homogeneous view of the SoC components based on the Distributed Object paradigm.  The resulting communication infrastructure easies the integration of the HW and SW parts, allows the automatic generation of the HW/SW interfacing adapters and also enables true concurrent design methodologies. To prove the viability and efficiency of our proposal a prototype implementation on the Xilinx-V2 Pro platform has been developed.
    </div>
  
</body>

</html>



<!-- Local Variables: -->
<!--   mode: nxml -->
<!--   mode: auto-revert -->
<!-- End: -->