# TCL File Generated by Component Editor 15.1
# Mon Nov 14 19:25:57 CET 2016
# DO NOT MODIFY


# 
# jtag_dut "JTAG_DUT" v1.0
# Gideon 2016.11.14.19:25:57
# JTAG access for Device Under Test
# 

# 
# request TCL package from ACDS 15.1
# 
package require -exact qsys 15.1


# 
# module jtag_dut
# 
set_module_property DESCRIPTION "JTAG access for Device Under Test"
set_module_property NAME jtag_dut
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP System
set_module_property AUTHOR Gideon
set_module_property DISPLAY_NAME JTAG_DUT
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL jtag_client
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file jtag_client.vhd VHDL PATH ../io/jtag/vhdl_source/jtag_client.vhd TOP_LEVEL_FILE
add_fileset_file virtual_jtag.vhd VHDL PATH ../altera/megafunctions/jtag/virtual_jtag/synthesis/virtual_jtag.vhd
add_fileset_file async_fifo_ft.vhd VHDL PATH ../altera/async_fifo_ft.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL jtag_client
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file jtag_client.vhd VHDL PATH ../io/jtag/vhdl_source/jtag_client.vhd
add_fileset_file virtual_jtag.vhd VHDL PATH ../altera/megafunctions/jtag/virtual_jtag/synthesis/virtual_jtag.vhd
add_fileset_file async_fifo_ft.vhd VHDL PATH ../altera/async_fifo_ft.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock avm_clock clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset avm_reset reset Input 1


# 
# connection point io
# 
add_interface io conduit end
set_interface_property io associatedClock ""
set_interface_property io associatedReset ""
set_interface_property io ENABLED true
set_interface_property io EXPORT_OF ""
set_interface_property io PORT_NAME_MAP ""
set_interface_property io CMSIS_SVD_VARIABLES ""
set_interface_property io SVD_ADDRESS_GROUP ""

add_interface_port io sample_vector input_vector Input 48
add_interface_port io write_vector output_vector Output 8


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 1
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master avm_read read Output 1
add_interface_port avalon_master avm_write write Output 1
add_interface_port avalon_master avm_byteenable byteenable Output 4
add_interface_port avalon_master avm_address address Output 32
add_interface_port avalon_master avm_writedata writedata Output 32
add_interface_port avalon_master avm_readdata readdata Input 32
add_interface_port avalon_master avm_readdatavalid readdatavalid Input 1
add_interface_port avalon_master avm_waitrequest waitrequest Input 1


# 
# connection point test_clocks
# 
add_interface test_clocks conduit end
set_interface_property test_clocks associatedClock ""
set_interface_property test_clocks associatedReset ""
set_interface_property test_clocks ENABLED true
set_interface_property test_clocks EXPORT_OF ""
set_interface_property test_clocks PORT_NAME_MAP ""
set_interface_property test_clocks CMSIS_SVD_VARIABLES ""
set_interface_property test_clocks SVD_ADDRESS_GROUP ""

add_interface_port test_clocks clock_1 clock_1 Input 1
add_interface_port test_clocks clock_2 clock_2 Input 1

