$date
	Sun May  8 15:34:28 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! s_out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ s_in $end
$var integer 32 % i [31:0] $end
$scope module s1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ s_in $end
$var wire 1 ! s_out $end
$var wire 2 & r_next [1:0] $end
$var reg 2 ' r_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0x &
b0 %
0$
1#
0"
x!
$end
#2000
b0 &
0!
b0 '
0#
#4000
1#
#10000
b1 %
1"
#20000
b10 %
0"
#24000
b11 %
b10 &
1$
#30000
b11 &
b10 '
b100 %
1"
#40000
b101 %
0"
#44000
b110 %
b1 &
0$
#50000
b0 &
1!
b1 '
b111 %
1"
#60000
b1000 %
0"
#64000
b1001 %
b10 &
1$
#70000
b11 &
0!
b10 '
b1010 %
1"
#80000
b1011 %
0"
#84000
b1100 %
b1 &
0$
#90000
b0 &
1!
b1 '
b1101 %
1"
#100000
b1110 %
0"
#104000
b10 &
1$
#110000
b11 &
0!
b10 '
b1111 %
1"
#120000
b10000 %
0"
#130000
1!
b11 '
b10001 %
1"
#140000
b10010 %
0"
#144000
b1 &
0$
#150000
b0 &
b1 '
b10011 %
1"
#160000
b10100 %
0"
#164000
b10 &
1$
#170000
b11 &
0!
b10 '
b10101 %
1"
#180000
b10110 %
0"
#190000
1!
b11 '
b10111 %
1"
#200000
b11000 %
0"
#204000
b1 &
0$
#210000
b0 &
b1 '
b11001 %
1"
#220000
b11010 %
0"
#224000
b10 &
1$
#230000
b11 &
0!
b10 '
b11011 %
1"
#240000
b11100 %
0"
#250000
1!
b11 '
b11101 %
1"
#260000
b11110 %
0"
#264000
b1 &
0$
#270000
b0 &
b1 '
b11111 %
1"
#280000
b100000 %
0"
#290000
0!
b0 '
b100001 %
1"
#300000
b100010 %
0"
#310000
b100011 %
1"
#320000
b100100 %
0"
#330000
b100101 %
1"
#340000
b100110 %
0"
#350000
b100111 %
1"
#360000
b101000 %
0"
#370000
b101001 %
1"
