<html><body><samp><pre>
<!@TC:1459548418>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459548420> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459548420> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\test_constants_spi.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\transceiver_integration\transceiver_integration.v"
Verilog syntax check successful!
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\transceiver_integration\transceiver_integration.v changed - recompiling
Selecting top level module transceiver_integration
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3l.v(2810)</a><!@TM:1459548420> | Synthesizing module PLL

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3l.v(260)</a><!@TM:1459548420> | Synthesizing module PLLINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3l.v(1229)</a><!@TM:1459548420> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3l.v(2051)</a><!@TM:1459548420> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v:5:7:5:16:@N:CG364:@XP_MSG">CLK_26MHZ.v(5)</a><!@TM:1459548420> | Synthesizing module CLK_26MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_10HZ.v(13)</a><!@TM:1459548420> | Synthesizing module clock_div_1MHZ_10HZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v:13:7:13:27:@N:CG364:@XP_MSG">clock_div_26MHZ_1MHZ.v(13)</a><!@TM:1459548420> | Synthesizing module clock_div_26MHZ_1MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:21:7:21:20:@N:CG364:@XP_MSG">orbit_control.v(21)</a><!@TM:1459548420> | Synthesizing module orbit_control

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:49:0:49:6:@W:CL265:@XP_MSG">orbit_control.v(49)</a><!@TM:1459548420> | Pruning bit 1 of enable_buffer[1:0] -- not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:21:7:21:18:@N:CG364:@XP_MSG">read_buffer.v(21)</a><!@TM:1459548420> | Synthesizing module read_buffer

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v:21:7:21:18:@N:CG364:@XP_MSG">reset_pulse.v(21)</a><!@TM:1459548420> | Synthesizing module reset_pulse

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v:21:7:21:19:@N:CG364:@XP_MSG">spi_data_out.v(21)</a><!@TM:1459548420> | Synthesizing module spi_data_out

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:1:7:1:17:@N:CG364:@XP_MSG">SPI_Master.v(1)</a><!@TM:1459548420> | Synthesizing module spi_master

@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:98:4:98:6:@A:CL110:@XP_MSG">SPI_Master.v(98)</a><!@TM:1459548420> | Too many clocks (> 8) for set/reset analysis of busy_enable, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:98:4:98:6:@W:CL118:@XP_MSG">SPI_Master.v(98)</a><!@TM:1459548420> | Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:98:4:98:6:@W:CL118:@XP_MSG">SPI_Master.v(98)</a><!@TM:1459548420> | Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:22:7:22:23:@N:CG364:@XP_MSG">spi_mode_config2.v(22)</a><!@TM:1459548420> | Synthesizing module spi_mode_config2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\test_constants_spi.v:21:7:21:25:@N:CG364:@XP_MSG">test_constants_spi.v(21)</a><!@TM:1459548420> | Synthesizing module test_constants_spi

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\transceiver_integration\transceiver_integration.v:9:7:9:30:@N:CG364:@XP_MSG">transceiver_integration.v(9)</a><!@TM:1459548420> | Synthesizing module transceiver_integration

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:CL201:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548420> | Trying to extract state machine for register tx_state
Extracted state machine for register tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:CL201:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548420> | Trying to extract state machine for register chip_state
Extracted state machine for register chip_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:207:4:207:10:@N:CL201:@XP_MSG">SPI_Master.v(207)</a><!@TM:1459548420> | Trying to extract state machine for register state_q
Extracted state machine for register state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:66:0:66:6:@N:CL201:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548420> | Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:33:0:33:6:@W:CL190:@XP_MSG">orbit_control.v(33)</a><!@TM:1459548420> | Optimizing register bit cntr[13] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:33:0:33:6:@W:CL260:@XP_MSG">orbit_control.v(33)</a><!@TM:1459548420> | Pruning register bit 13 of cntr[13:0] </font>


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 97MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:06:59 2016

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459548420> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:07:00 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:07:00 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459548421> | Running in 64-bit mode 
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\transceiver_integration_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:07:01 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Linked File: <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration_scck.rpt:@XP_FILE">transceiver_integration_scck.rpt</a>
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1459548423> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1459548423> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@N:BN362:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548423> | Removing sequential instance read_cmd of view:PrimLib.dffre(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:207:4:207:10:@N:BN362:@XP_MSG">spi_master.v(207)</a><!@TM:1459548423> | Removing sequential instance new_data_q of view:PrimLib.dffr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)



<a name=mapperReport6>@S |Clock Summary</a>
*****************

Start                                                    Requested     Requested     Clock        Clock              
Clock                                                    Frequency     Period        Type         Group              
---------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_4
clock_div_1MHZ_10HZ|clk_out_inferred_clock               100.0 MHz     10.000        inferred     Inferred_clkgroup_1
clock_div_26MHZ_1MHZ|clk_out_inferred_clock              100.0 MHz     10.000        inferred     Inferred_clkgroup_2
reset_pulse|CLK_OUT_48MHZ_inferred_clock                 100.0 MHz     10.000        inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                           100.0 MHz     10.000        inferred     Inferred_clkgroup_3
spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_6
spi_master|un1_rst_1_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_5
spi_mode_config2|next_b_inferred_clock                   100.0 MHz     10.000        inferred     Inferred_clkgroup_0
=====================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MT530:@XP_MSG">read_buffer.v(43)</a><!@TM:1459548423> | Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v:33:0:33:6:@W:MT530:@XP_MSG">orbit_control.v(33)</a><!@TM:1459548423> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 13 sequential elements including orbit_control_0.cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:22:0:22:6:@W:MT530:@XP_MSG">clock_div_1mhz_10hz.v(22)</a><!@TM:1459548423> | Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 18 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@W:MT530:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548423> | Found inferred clock spi_master|busy_inferred_clock which controls 63 sequential elements including spi_mode_config_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v:23:0:23:6:@W:MT530:@XP_MSG">clock_div_26mhz_1mhz.v(23)</a><!@TM:1459548423> | Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 87 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:98:4:98:6:@W:MT530:@XP_MSG">spi_master.v(98)</a><!@TM:1459548423> | Found inferred clock spi_master|un1_rst_1_inferred_clock which controls 1 sequential elements including spi_master_0.chip_rdy. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:98:4:98:6:@W:MT530:@XP_MSG">spi_master.v(98)</a><!@TM:1459548423> | Found inferred clock spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock which controls 1 sequential elements including spi_master_0.busy_enable. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v:49:0:49:6:@W:MT530:@XP_MSG">orbit_control.v(49)</a><!@TM:1459548423> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 46 sequential elements including orbit_control_0.tx_enable_reg. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1459548423> | Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 111MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:07:03 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1459548429> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1459548429> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:900:4:900:10:@N:BN362:@XP_MSG">spi_mode_config2.v(900)</a><!@TM:1459548429> | Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:900:4:900:10:@A:BN291:@XP_MSG">spi_mode_config2.v(900)</a><!@TM:1459548429> | Boundary register mem_enable_b packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@A:BN291:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Boundary register mem_enable_a packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:31:19:31:29:@N:MF238:@XP_MSG">clock_div_1mhz_10hz.v(31)</a><!@TM:1459548429> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v:32:19:32:29:@N:MF238:@XP_MSG">clock_div_26mhz_1mhz.v(32)</a><!@TM:1459548429> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v:33:0:33:6:@N::@XP_MSG">orbit_control.v(33)</a><!@TM:1459548429> | Found counter in view:work.orbit_control(verilog) inst cntr[12:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@N::@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_b[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_b[13] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_b[12] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_b[9] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_b[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_b[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_b[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_b[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_a[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_a[13] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_a[12] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_a[9] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_a[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_a[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_a[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459548429> | Register bit buffer_a[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MO160:@XP_MSG">read_buffer.v(43)</a><!@TM:1459548429> | Register bit byte_out[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MO160:@XP_MSG">read_buffer.v(43)</a><!@TM:1459548429> | Register bit byte_out[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MO160:@XP_MSG">read_buffer.v(43)</a><!@TM:1459548429> | Register bit byte_out[4] is always 0, optimizing ...</font>
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:207:4:207:10:@N::@XP_MSG">spi_master.v(207)</a><!@TM:1459548429> | Found counter in view:work.spi_master(verilog) inst ctr_q[2:0]
Encoding state machine state_q[2:0] (view:work.spi_master(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:900:4:900:10:@N::@XP_MSG">spi_mode_config2.v(900)</a><!@TM:1459548429> | Found counter in view:work.spi_mode_config2(verilog) inst rst_cntr[10:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:900:4:900:10:@N::@XP_MSG">spi_mode_config2.v(900)</a><!@TM:1459548429> | Found counter in view:work.spi_mode_config2(verilog) inst tx_ss_counter[2:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:900:4:900:10:@N::@XP_MSG">spi_mode_config2.v(900)</a><!@TM:1459548429> | Found counter in view:work.spi_mode_config2(verilog) inst rx_ss_counter[2:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:900:4:900:10:@N::@XP_MSG">spi_mode_config2.v(900)</a><!@TM:1459548429> | Found counter in view:work.spi_mode_config2(verilog) inst idle_ss_counter[2:0]
Encoding state machine tx_state[4:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   111 -> 10000
Encoding state machine chip_state[7:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance tx_free_bytes[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@A:BN291:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Boundary register tx_free_bytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance chip_state[7] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance chip_state[6] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance chip_state[5] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance chip_state[4] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance chip_state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance chip_state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance chip_state[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 125MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 119MB peak: 125MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[6] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@A:BN291:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Boundary register spi_mode_config_0.rxbytes_numbytes[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[5] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@A:BN291:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Boundary register spi_mode_config_0.rxbytes_numbytes[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[4] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@A:BN291:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Boundary register spi_mode_config_0.rxbytes_numbytes[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[3] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@A:BN291:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Boundary register spi_mode_config_0.rxbytes_numbytes[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[2] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@A:BN291:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Boundary register spi_mode_config_0.rxbytes_numbytes[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[1] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@A:BN291:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Boundary register spi_mode_config_0.rxbytes_numbytes[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@N:BN362:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[0] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:106:4:106:10:@A:BN291:@XP_MSG">spi_mode_config2.v(106)</a><!@TM:1459548429> | Boundary register spi_mode_config_0.rxbytes_numbytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 117MB peak: 125MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 117MB peak: 125MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 117MB peak: 125MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 117MB peak: 125MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 117MB peak: 125MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 139MB peak: 140MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                   Fanout, notes                   
---------------------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                                      205 : 200 asynchronous set/reset
spi_master_0.chip_rdy / Q                                    26                              
spi_mode_config_0.config_cntr_b[3] / Q                       26                              
spi_mode_config_0.chip_state_ns_0_a2_13_0_a3_0_o2[0] / Y     28                              
=============================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459548429> | Promoting Net spi_master_0_busy on CLKINT  spi_master_0.busy_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459548429> | Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459548429> | Promoting Net clock_div_26MHZ_1MHZ_0_CLK_1MHZ_OUT on CLKINT  clock_div_26MHZ_1MHZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459548429> | Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459548429> | Promoting Net spi_mode_config_0_next_cmd on CLKINT  spi_mode_config_0.next_b_inferred_clock  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 139MB peak: 140MB)

Replicating Combinational Instance spi_mode_config_0.chip_state_ns_0_a2_13_0_a3_0_o2[0], fanout 28 segments 2
Replicating Sequential Instance spi_mode_config_0.config_cntr_b[3], fanout 26 segments 2
Replicating Sequential Instance spi_master_0.chip_rdy, fanout 26 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 206 segments 9

Added 0 Buffers
Added 11 Cells via replication
	Added 2 Sequential Cells via replication
	Added 9 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 139MB peak: 140MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 gated/generated clock tree(s) driving 203 clock pin(s) of sequential element(s)
0 instances converted, 203 sequential instances remain driven by gated/generated clocks

================================================================================================================================== Gated/Generated Clocks ==================================================================================================================================
Clock Tree ID     Driving Element                                                Drive Element Type     Fanout     Sample Instance                            Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:CLK_26MHZ_0.Core@|E:spi_mode_config_0.state_b[2]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK_26MHZ_0.Core                                               PLL                    86         spi_mode_config_0.state_b[2]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:clock_div_26MHZ_1MHZ_0.clk_out@|E:clock_div_1MHZ_10HZ_0.counter[16]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       clock_div_26MHZ_1MHZ_0.clk_out                                 DFN1P0                 18         clock_div_1MHZ_10HZ_0.counter[16]          No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:clock_div_1MHZ_10HZ_0.clk_out@|E:orbit_control_0.cntr[12]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       clock_div_1MHZ_10HZ_0.clk_out                                  DFN1P0                 13         orbit_control_0.cntr[12]                   No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:spi_mode_config_0.next_b@|E:read_buffer_0.position[1]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       spi_mode_config_0.next_b                                       DFN1E1C0               7          read_buffer_0.position[1]                  No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:spi_master_0.busy_enable_RNI36PP@|E:spi_mode_config_0.tx_packet_counter[5]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       spi_master_0.busy_enable_RNI36PP                               NOR3B                  47         spi_mode_config_0.tx_packet_counter[5]     No clocks found on inputs                                                                                                     
<a href="@|S:reset_pulse_0.CLK_OUT_48MHZ@|E:read_buffer_0.buffer_b[14]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       reset_pulse_0.CLK_OUT_48MHZ                                    NOR2B                  29         read_buffer_0.buffer_b[14]                 No clocks found on inputs                                                                                                     
<a href="@|S:spi_master_0.un1_rst_1_inferred_clock_RNO@|E:spi_master_0.chip_rdy_0@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       spi_master_0.un1_rst_1_inferred_clock_RNO                      MX2A                   2          spi_master_0.chip_rdy_0                    No clocks found on inputs                                                                                                     
<a href="@|S:spi_master_0.un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO@|E:spi_master_0.busy_enable@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       spi_master_0.un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO     MX2                    1          spi_master_0.busy_enable                   No clocks found on inputs                                                                                                     
============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 140MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\transceiver_integration_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 140MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 140MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459548429> | Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config_0.next_b"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459548429> | Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459548429> | Found inferred clock spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.un1_busy_enable_1_sqmuxa_1"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459548429> | Found inferred clock spi_master|un1_rst_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.un1_rst_1"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459548429> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459548429> | Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459548429> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459548429> | Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Apr 01 16:07:08 2016
#


Top view:               transceiver_integration
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1459548429> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1459548429> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -3.528

                                                         Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                           Frequency     Frequency     Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                             100.0 MHz     98.7 MHz      10.000        10.130        -0.130     inferred     Inferred_clkgroup_4
clock_div_1MHZ_10HZ|clk_out_inferred_clock               100.0 MHz     82.0 MHz      10.000        12.190        -2.190     inferred     Inferred_clkgroup_1
clock_div_26MHZ_1MHZ|clk_out_inferred_clock              100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_2
reset_pulse|CLK_OUT_48MHZ_inferred_clock                 100.0 MHz     103.9 MHz     10.000        9.628         0.372      inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                           100.0 MHz     73.9 MHz      10.000        13.528        -3.528     inferred     Inferred_clkgroup_3
spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock     100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_6
spi_master|un1_rst_1_inferred_clock                      100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_5
spi_mode_config2|next_b_inferred_clock                   100.0 MHz     216.2 MHz     10.000        4.625         5.375      inferred     Inferred_clkgroup_0
============================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1459548429> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                                                             |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                     Ending                                                |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2|next_b_inferred_clock       spi_mode_config2|next_b_inferred_clock                |  10.000      5.375   |  No paths    -       |  No paths    -      |  No paths    -    
spi_mode_config2|next_b_inferred_clock       spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
spi_mode_config2|next_b_inferred_clock       reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
clock_div_1MHZ_10HZ|clk_out_inferred_clock   clock_div_1MHZ_10HZ|clk_out_inferred_clock            |  10.000      -2.190  |  No paths    -       |  No paths    -      |  No paths    -    
clock_div_1MHZ_10HZ|clk_out_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
clock_div_26MHZ_1MHZ|clk_out_inferred_clock  clock_div_26MHZ_1MHZ|clk_out_inferred_clock           |  10.000      2.237   |  No paths    -       |  No paths    -      |  No paths    -    
spi_master|busy_inferred_clock               spi_master|busy_inferred_clock                        |  No paths    -       |  10.000      -3.528  |  No paths    -      |  No paths    -    
spi_master|busy_inferred_clock               CLK_26MHZ|GLA_inferred_clock                          |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
CLK_26MHZ|GLA_inferred_clock                 spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
CLK_26MHZ|GLA_inferred_clock                 CLK_26MHZ|GLA_inferred_clock                          |  10.000      -0.130  |  No paths    -       |  No paths    -      |  No paths    -    
CLK_26MHZ|GLA_inferred_clock                 spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock  |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
CLK_26MHZ|GLA_inferred_clock                 reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
spi_master|un1_rst_1_inferred_clock          spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
spi_master|un1_rst_1_inferred_clock          CLK_26MHZ|GLA_inferred_clock                          |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock     spi_mode_config2|next_b_inferred_clock                |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock     clock_div_1MHZ_10HZ|clk_out_inferred_clock            |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock     spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock     reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  10.000      0.372   |  No paths    -       |  No paths    -      |  No paths    -    
===========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: CLK_26MHZ|GLA_inferred_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                              Arrival           
Instance                          Reference                        Type         Pin     Net             Time        Slack 
                                  Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[1]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[1]      0.797       -0.130
spi_mode_config_0.rst_cntr[0]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       rst_cntr[0]     0.628       0.195 
spi_mode_config_0.state_b[0]      CLK_26MHZ|GLA_inferred_clock     DFN1P0       Q       state_b[0]      0.628       0.322 
spi_mode_config_0.rst_cntr[1]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[1]     0.628       0.349 
spi_mode_config_0.rst_cntr[2]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[2]     0.628       0.373 
spi_mode_config_0.rst_cntr[4]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[4]     0.797       0.730 
spi_mode_config_0.rst_cntr[3]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[3]     0.797       0.740 
spi_mode_config_0.rst_cntr[5]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[5]     0.797       0.769 
spi_mode_config_0.state_b[2]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[2]      0.797       0.823 
spi_mode_config_0.rst_cntr[6]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[6]     0.797       2.024 
==========================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                                    Required           
Instance                          Reference                        Type         Pin     Net                   Time         Slack 
                                  Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[2]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       N_34                  9.380        -0.130
spi_mode_config_0.rst_cntr[9]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     D       rst_cntr_n9           9.417        0.195 
spi_mode_config_0.rst_cntr[0]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       N_10                  9.417        0.389 
spi_mode_config_0.rst_cntr[1]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        0.619 
spi_mode_config_0.rst_cntr[2]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        0.619 
spi_mode_config_0.rst_cntr[3]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        0.619 
spi_mode_config_0.rst_cntr[4]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        0.619 
spi_mode_config_0.rst_cntr[5]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        0.619 
spi_mode_config_0.rst_cntr[6]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        0.619 
spi_mode_config_0.rst_cntr[7]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.530        0.619 
=================================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:52658:54248:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.510
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.130

    Number of logic level(s):                4
    Starting point:                          spi_mode_config_0.state_b[1] / Q
    Ending point:                            spi_mode_config_0.state_b[2] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[1]                DFN1C0     Q        Out     0.797     0.797       -         
state_b[1]                                  Net        -        -       1.641     -           18        
spi_mode_config_0.state_b_RNIPPJ4[0]        OR2A       B        In      -         2.438       -         
spi_mode_config_0.state_b_RNIPPJ4[0]        OR2A       Y        Out     0.699     3.137       -         
N_258                                       Net        -        -       1.726     -           21        
spi_mode_config_0.state_b_RNI7OT6[2]        OR2        B        In      -         4.863       -         
spi_mode_config_0.state_b_RNI7OT6[2]        OR2        Y        Out     0.699     5.562       -         
N_562                                       Net        -        -       1.510     -           14        
spi_mode_config_0.rst_cntr_RNI42J81[10]     NOR2A      B        In      -         7.072       -         
spi_mode_config_0.rst_cntr_RNI42J81[10]     NOR2A      Y        Out     0.440     7.512       -         
byte_out_b_1_sqmuxa_1                       Net        -        -       1.239     -           10        
spi_mode_config_0.state_b_RNO[2]            OA1C       C        In      -         8.750       -         
spi_mode_config_0.state_b_RNO[2]            OA1C       Y        Out     0.526     9.277       -         
N_34                                        Net        -        -       0.233     -           1         
spi_mode_config_0.state_b[2]                DFN1C0     D        In      -         9.510       -         
========================================================================================================
Total path delay (propagation time + setup) of 10.130 is 3.782(37.3%) logic and 6.348(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.222
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.195

    Number of logic level(s):                7
    Starting point:                          spi_mode_config_0.rst_cntr[0] / Q
    Ending point:                            spi_mode_config_0.rst_cntr[9] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
spi_mode_config_0.rst_cntr[0]             DFN1C0       Q        Out     0.628     0.628       -         
rst_cntr[0]                               Net          -        -       1.188     -           8         
spi_mode_config_0.rst_cntr_RNIEU24[2]     OR3C         A        In      -         1.816       -         
spi_mode_config_0.rst_cntr_RNIEU24[2]     OR3C         Y        Out     0.568     2.384       -         
N_459                                     Net          -        -       0.585     -           3         
spi_mode_config_0.rst_cntr_RNI7DQ6[4]     OR3B         C        In      -         2.968       -         
spi_mode_config_0.rst_cntr_RNI7DQ6[4]     OR3B         Y        Out     0.812     3.780       -         
N_498                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI5668[5]     OR2A         B        In      -         4.060       -         
spi_mode_config_0.rst_cntr_RNI5668[5]     OR2A         Y        Out     0.699     4.759       -         
N_524                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI40I9[6]     OR2A         B        In      -         5.039       -         
spi_mode_config_0.rst_cntr_RNI40I9[6]     OR2A         Y        Out     0.699     5.738       -         
N_557                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI4RTA[7]     OR2A         B        In      -         6.018       -         
spi_mode_config_0.rst_cntr_RNI4RTA[7]     OR2A         Y        Out     0.699     6.717       -         
N_574                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI5N9C[8]     OR2A         B        In      -         6.997       -         
spi_mode_config_0.rst_cntr_RNI5N9C[8]     OR2A         Y        Out     0.699     7.696       -         
N_595                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNO[9]         XNOR2        B        In      -         7.976       -         
spi_mode_config_0.rst_cntr_RNO[9]         XNOR2        Y        Out     1.013     8.989       -         
rst_cntr_n9                               Net          -        -       0.233     -           1         
spi_mode_config_0.rst_cntr[9]             DFN1E1C0     D        In      -         9.222       -         
========================================================================================================
Total path delay (propagation time + setup) of 9.805 is 6.401(65.3%) logic and 3.404(34.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.058
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.322

    Number of logic level(s):                4
    Starting point:                          spi_mode_config_0.state_b[0] / Q
    Ending point:                            spi_mode_config_0.state_b[2] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[0]                DFN1P0     Q        Out     0.628     0.628       -         
state_b[0]                                  Net        -        -       1.477     -           13        
spi_mode_config_0.state_b_RNIPPJ4[0]        OR2A       A        In      -         2.104       -         
spi_mode_config_0.state_b_RNIPPJ4[0]        OR2A       Y        Out     0.581     2.685       -         
N_258                                       Net        -        -       1.726     -           21        
spi_mode_config_0.state_b_RNI7OT6[2]        OR2        B        In      -         4.412       -         
spi_mode_config_0.state_b_RNI7OT6[2]        OR2        Y        Out     0.699     5.111       -         
N_562                                       Net        -        -       1.510     -           14        
spi_mode_config_0.rst_cntr_RNI42J81[10]     NOR2A      B        In      -         6.620       -         
spi_mode_config_0.rst_cntr_RNI42J81[10]     NOR2A      Y        Out     0.440     7.060       -         
byte_out_b_1_sqmuxa_1                       Net        -        -       1.239     -           10        
spi_mode_config_0.state_b_RNO[2]            OA1C       C        In      -         8.299       -         
spi_mode_config_0.state_b_RNO[2]            OA1C       Y        Out     0.526     8.825       -         
N_34                                        Net        -        -       0.233     -           1         
spi_mode_config_0.state_b[2]                DFN1C0     D        In      -         9.058       -         
========================================================================================================
Total path delay (propagation time + setup) of 9.678 is 3.494(36.1%) logic and 6.184(63.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.069
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.349

    Number of logic level(s):                7
    Starting point:                          spi_mode_config_0.rst_cntr[1] / Q
    Ending point:                            spi_mode_config_0.rst_cntr[9] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
spi_mode_config_0.rst_cntr[1]             DFN1E1C0     Q        Out     0.628     0.628       -         
rst_cntr[1]                               Net          -        -       0.927     -           5         
spi_mode_config_0.rst_cntr_RNIEU24[2]     OR3C         B        In      -         1.555       -         
spi_mode_config_0.rst_cntr_RNIEU24[2]     OR3C         Y        Out     0.675     2.230       -         
N_459                                     Net          -        -       0.585     -           3         
spi_mode_config_0.rst_cntr_RNI7DQ6[4]     OR3B         C        In      -         2.815       -         
spi_mode_config_0.rst_cntr_RNI7DQ6[4]     OR3B         Y        Out     0.812     3.627       -         
N_498                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI5668[5]     OR2A         B        In      -         3.906       -         
spi_mode_config_0.rst_cntr_RNI5668[5]     OR2A         Y        Out     0.699     4.606       -         
N_524                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI40I9[6]     OR2A         B        In      -         4.885       -         
spi_mode_config_0.rst_cntr_RNI40I9[6]     OR2A         Y        Out     0.699     5.585       -         
N_557                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI4RTA[7]     OR2A         B        In      -         5.864       -         
spi_mode_config_0.rst_cntr_RNI4RTA[7]     OR2A         Y        Out     0.699     6.564       -         
N_574                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI5N9C[8]     OR2A         B        In      -         6.843       -         
spi_mode_config_0.rst_cntr_RNI5N9C[8]     OR2A         Y        Out     0.699     7.543       -         
N_595                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNO[9]         XNOR2        B        In      -         7.822       -         
spi_mode_config_0.rst_cntr_RNO[9]         XNOR2        Y        Out     1.013     8.836       -         
rst_cntr_n9                               Net          -        -       0.233     -           1         
spi_mode_config_0.rst_cntr[9]             DFN1E1C0     D        In      -         9.069       -         
========================================================================================================
Total path delay (propagation time + setup) of 9.651 is 6.508(67.4%) logic and 3.144(32.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.373

    Number of logic level(s):                7
    Starting point:                          spi_mode_config_0.rst_cntr[2] / Q
    Ending point:                            spi_mode_config_0.rst_cntr[9] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
spi_mode_config_0.rst_cntr[2]             DFN1E1C0     Q        Out     0.628     0.628       -         
rst_cntr[2]                               Net          -        -       0.858     -           4         
spi_mode_config_0.rst_cntr_RNIEU24[2]     OR3C         C        In      -         1.486       -         
spi_mode_config_0.rst_cntr_RNIEU24[2]     OR3C         Y        Out     0.720     2.206       -         
N_459                                     Net          -        -       0.585     -           3         
spi_mode_config_0.rst_cntr_RNI7DQ6[4]     OR3B         C        In      -         2.791       -         
spi_mode_config_0.rst_cntr_RNI7DQ6[4]     OR3B         Y        Out     0.812     3.603       -         
N_498                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI5668[5]     OR2A         B        In      -         3.882       -         
spi_mode_config_0.rst_cntr_RNI5668[5]     OR2A         Y        Out     0.699     4.582       -         
N_524                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI40I9[6]     OR2A         B        In      -         4.861       -         
spi_mode_config_0.rst_cntr_RNI40I9[6]     OR2A         Y        Out     0.699     5.561       -         
N_557                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI4RTA[7]     OR2A         B        In      -         5.840       -         
spi_mode_config_0.rst_cntr_RNI4RTA[7]     OR2A         Y        Out     0.699     6.540       -         
N_574                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNI5N9C[8]     OR2A         B        In      -         6.819       -         
spi_mode_config_0.rst_cntr_RNI5N9C[8]     OR2A         Y        Out     0.699     7.519       -         
N_595                                     Net          -        -       0.280     -           2         
spi_mode_config_0.rst_cntr_RNO[9]         XNOR2        B        In      -         7.798       -         
spi_mode_config_0.rst_cntr_RNO[9]         XNOR2        Y        Out     1.013     8.812       -         
rst_cntr_n9                               Net          -        -       0.233     -           1         
spi_mode_config_0.rst_cntr[9]             DFN1E1C0     D        In      -         9.045       -         
========================================================================================================
Total path delay (propagation time + setup) of 9.627 is 6.553(68.1%) logic and 3.074(31.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17>Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                             Starting                                                                       Arrival           
Instance                     Reference                                      Type       Pin     Net          Time        Slack 
                             Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[0]      0.797       -2.190
orbit_control_0.cntr[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[1]      0.797       -1.763
orbit_control_0.cntr[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[2]      0.797       -0.805
orbit_control_0.cntr[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[3]      0.797       0.154 
orbit_control_0.cntr[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[7]      0.797       0.639 
orbit_control_0.cntr[6]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[6]      0.797       0.662 
orbit_control_0.cntr[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[8]      0.797       1.079 
orbit_control_0.cntr[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[4]      0.797       1.112 
orbit_control_0.cntr[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[10]     0.797       1.492 
orbit_control_0.cntr[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[11]     0.797       1.643 
==============================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                             Starting                                                                       Required           
Instance                     Reference                                      Type       Pin     Net          Time         Slack 
                             Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n12     9.417        -2.190
orbit_control_0.cntr[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n11     9.417        -1.690
orbit_control_0.cntr[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n10     9.417        -0.854
orbit_control_0.cntr[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n9      9.417        -0.018
orbit_control_0.cntr[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n8      9.417        0.818 
orbit_control_0.cntr[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n7      9.380        1.070 
orbit_control_0.cntr[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n1      9.417        1.782 
orbit_control_0.cntr[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n2      9.417        1.782 
orbit_control_0.cntr[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n3      9.417        1.782 
orbit_control_0.cntr[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n4      9.417        1.782 
===============================================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:75052:78652:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.190

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.518       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     10.074      -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         10.354      -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     11.374      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.607      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.190 is 8.575(70.3%) logic and 3.615(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.763

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      A        In      -         1.077       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.556     1.633       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         1.913       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     2.591       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.871       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.550       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.829       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.508       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.788       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.466       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.746       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.302       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.582       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.138       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.418       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.975       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.254       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.811       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.090       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.647       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.927       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.947      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.180      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.763 is 8.453(71.9%) logic and 3.310(28.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.107
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.690

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.518       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     10.074      -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         10.354      -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     10.874      -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         11.107      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.690 is 8.075(69.1%) logic and 3.615(30.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.680
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.263

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      A        In      -         1.077       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.556     1.633       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         1.913       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     2.591       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.871       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.550       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.829       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.508       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.788       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.466       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.746       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.302       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.582       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.138       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.418       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.975       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.254       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.811       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.090       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.647       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         9.927       -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     10.447      -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         10.680      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.263 is 7.953(70.6%) logic and 3.310(29.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.271
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[10] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]              DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                              Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]      NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]      NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]      NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]      NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]      NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]      NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]      NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]      NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]     NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]     NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]     NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]     NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]     NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]     NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]     NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]     NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]     NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]     NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[10]         XA1        A        In      -         9.518       -         
orbit_control_0.cntr_RNO[10]         XA1        Y        Out     0.521     10.038      -         
cntr_n10                             Net        -        -       0.233     -           1         
orbit_control_0.cntr[10]             DFN1C0     D        In      -         10.271      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.854 is 7.519(69.3%) logic and 3.335(30.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21>Detailed Report for Clock: clock_div_26MHZ_1MHZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack22>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                                           Arrival          
Instance                              Reference                                       Type       Pin     Net             Time        Slack
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]      0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]      0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[4]      0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[5]      0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]      0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]      0.797       2.381
clock_div_1MHZ_10HZ_0.counter[7]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[7]      0.797       2.799
clock_div_1MHZ_10HZ_0.counter[8]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[8]      0.797       2.881
clock_div_1MHZ_10HZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[12]     0.797       2.895
clock_div_1MHZ_10HZ_0.counter[6]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[6]      0.797       3.072
==========================================================================================================================================


<a name=endingSlack23>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                                             Required          
Instance                              Reference                                       Type       Pin     Net               Time         Slack
                                      Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out         clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_10HZ_0.counter[9]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_10HZ_0.counter[11]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_37              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[16]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_46              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[4]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[4]      9.380        2.963
clock_div_1MHZ_10HZ_0.counter[6]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[6]      9.380        2.963
=============================================================================================================================================



<a name=worstPaths24>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:104704:106594:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25>Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock</a>
====================================



<a name=startingSlack26>Starting Points with Worst Slack</a>
********************************

                                Starting                                                                            Arrival          
Instance                        Reference                                    Type         Pin     Net               Time        Slack
                                Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.init_wait[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[6]      0.628       0.372
read_buffer_0.init_wait[4]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[4]      0.628       0.417
read_buffer_0.init_wait[5]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[5]      0.797       0.699
read_buffer_0.init_wait[7]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[7]      0.628       0.703
read_buffer_0.init_wait[8]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[8]      0.628       0.802
read_buffer_0.init_stage[1]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       init_stage[1]     0.797       1.426
read_buffer_0.init_stage[0]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1P0       Q       init_stage[0]     0.797       1.576
read_buffer_0.init_wait[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait_c0      0.797       2.228
read_buffer_0.init_wait[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[2]      0.797       2.464
read_buffer_0.init_wait[1]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[1]      0.797       2.656
=====================================================================================================================================


<a name=endingSlack27>Ending Points with Worst Slack</a>
******************************

                               Starting                                                                               Required          
Instance                       Reference                                    Type         Pin     Net                  Time         Slack
                               Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.buffer_a[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[0]      9.417        0.372
read_buffer_0.buffer_a[1]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[1]      9.417        0.372
read_buffer_0.buffer_a[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[2]      9.417        0.372
read_buffer_0.buffer_a[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[6]      9.417        0.372
read_buffer_0.buffer_a[8]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[8]      9.417        0.372
read_buffer_0.buffer_a[10]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[10]     9.417        0.372
read_buffer_0.buffer_a[11]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[11]     9.417        0.372
read_buffer_0.buffer_a[14]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[14]     9.417        0.372
read_buffer_0.init_wait[8]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     D       init_wait_n8         9.417        2.228
read_buffer_0.buffer_b[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_b_RNO[0]      9.417        2.263
========================================================================================================================================



<a name=worstPaths28>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:112530:114420:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.372

    Number of logic level(s):                5
    Starting point:                          read_buffer_0.init_wait[6] / Q
    Ending point:                            read_buffer_0.buffer_a[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
read_buffer_0.init_wait[6]               DFN1E0C0     Q        Out     0.628     0.628       -         
init_wait[6]                             Net          -        -       0.927     -           5         
read_buffer_0.init_wait_RNILLA21[4]      NOR3         C        In      -         1.555       -         
read_buffer_0.init_wait_RNILLA21[4]      NOR3         Y        Out     0.739     2.294       -         
un1_init_waitlt8                         Net          -        -       0.233     -           1         
read_buffer_0.init_wait_RNI897P1[4]      OR2          B        In      -         2.527       -         
read_buffer_0.init_wait_RNI897P1[4]      OR2          Y        Out     0.699     3.226       -         
un1_init_wait                            Net          -        -       1.288     -           11        
read_buffer_0.init_stage_RNIBQJV1[0]     NOR2A        A        In      -         4.514       -         
read_buffer_0.init_stage_RNIBQJV1[0]     NOR2A        Y        Out     0.679     5.193       -         
init_stage_0_sqmuxa                      Net          -        -       1.210     -           9         
read_buffer_0.position_RNIAOKN2[0]       NOR3B        C        In      -         6.402       -         
read_buffer_0.position_RNIAOKN2[0]       NOR3B        Y        Out     0.528     6.931       -         
buffer_a17                               Net          -        -       1.188     -           8         
read_buffer_0.buffer_a_RNO[0]            OR3          B        In      -         8.119       -         
read_buffer_0.buffer_a_RNO[0]            OR3          Y        Out     0.694     8.812       -         
buffer_a_RNO[0]                          Net          -        -       0.233     -           1         
read_buffer_0.buffer_a[0]                DFN1C0       D        In      -         9.045       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.628 is 4.549(47.2%) logic and 5.079(52.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29>Detailed Report for Clock: spi_master|busy_inferred_clock</a>
====================================



<a name=startingSlack30>Starting Points with Worst Slack</a>
********************************

                                           Starting                                                                       Arrival           
Instance                                   Reference                          Type       Pin     Net                      Time        Slack 
                                           Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_state[4]              spi_master|busy_inferred_clock     DFN0P0     Q       tx_state_i_0[4]          0.707       -3.528
spi_mode_config_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[2]              0.707       -2.804
spi_mode_config_0.tx_state[1]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[1]              0.707       -2.572
spi_mode_config_0.tx_state[0]              spi_master|busy_inferred_clock     DFN0P0     Q       tx_state[0]              0.707       -2.433
spi_mode_config_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[1]     0.707       -2.411
spi_mode_config_0.tx_packet_counter[0]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[0]     0.707       -2.335
spi_mode_config_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[2]     0.707       -2.324
spi_mode_config_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[3]     0.707       -2.295
spi_mode_config_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[4]     0.707       -2.127
spi_mode_config_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[5]     0.707       -2.098
============================================================================================================================================


<a name=endingSlack31>Ending Points with Worst Slack</a>
******************************

                                           Starting                                                                         Required           
Instance                                   Reference                          Type       Pin     Net                        Time         Slack 
                                           Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[5]     9.229        -3.528
spi_mode_config_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[4]     9.229        -2.739
spi_mode_config_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     D       I_22                       9.229        -1.739
spi_mode_config_0.byte_out_a[1]            spi_master|busy_inferred_clock     DFN0C0     D       N_141                      9.229        -1.124
spi_mode_config_0.byte_out_a[3]            spi_master|busy_inferred_clock     DFN0C0     D       byte_out_a_19[3]           9.229        -0.982
spi_mode_config_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     D       I_23_1                     9.229        -0.950
spi_mode_config_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[1]     9.229        -0.762
spi_mode_config_0.byte_out_a[2]            spi_master|busy_inferred_clock     DFN0C0     D       N_13                       9.229        -0.692
spi_mode_config_0.byte_out_a[0]            spi_master|busy_inferred_clock     DFN0C0     D       byte_out_a_19[0]           9.229        -0.084
spi_mode_config_0.byte_out_a[4]            spi_master|busy_inferred_clock     DFN0P0     D       N_205                      9.229        0.161 
===============================================================================================================================================



<a name=worstPaths32>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:120581:124310:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.758
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.528

    Number of logic level(s):                10
    Starting point:                          spi_mode_config_0.tx_state[4] / Q
    Ending point:                            spi_mode_config_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_state[4]                      DFN0P0     Q        Out     0.707     0.707       -         
tx_state_i_0[4]                                    Net        -        -       1.210     -           9         
spi_mode_config_0.tx_state_RNI6E4K[4]              OR2        A        In      -         1.916       -         
spi_mode_config_0.tx_state_RNI6E4K[4]              OR2        Y        Out     0.549     2.465       -         
N_383                                              Net        -        -       1.188     -           8         
spi_mode_config_0.tx_state_RNIHFAR[0]              OR3A       A        In      -         3.654       -         
spi_mode_config_0.tx_state_RNIHFAR[0]              OR3A       Y        Out     0.502     4.155       -         
N_689                                              Net        -        -       1.032     -           6         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        A        In      -         5.187       -         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        Y        Out     0.393     5.580       -         
N_1765_i_i_o3_0                                    Net        -        -       0.280     -           2         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      C        In      -         5.860       -         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      Y        Out     0.694     6.553       -         
tx_N_3_mux                                         Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       B        In      -         6.833       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       Y        Out     0.679     7.512       -         
DWACT_ADD_CI_0_TMP[0]                              Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      A        In      -         7.792       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      Y        Out     0.556     8.348       -         
DWACT_ADD_CI_0_g_array_1[0]                        Net        -        -       0.585     -           3         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      A        In      -         8.932       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      Y        Out     0.556     9.489       -         
DWACT_ADD_CI_0_g_array_2[0]                        Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_29     NOR2B      A        In      -         9.769       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_29     NOR2B      Y        Out     0.556     10.325      -         
DWACT_ADD_CI_0_g_array_12_1[0]                     Net        -        -       0.233     -           1         
spi_mode_config_0.un1_tx_packet_counter_6.I_26     XOR2       B        In      -         10.558      -         
spi_mode_config_0.un1_tx_packet_counter_6.I_26     XOR2       Y        Out     1.013     11.571      -         
un1_tx_packet_counter_6[5]                         Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter_RNO[5]         OA1        C        In      -         11.804      -         
spi_mode_config_0.tx_packet_counter_RNO[5]         OA1        Y        Out     0.720     12.524      -         
tx_packet_counter_8[5]                             Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter[5]             DFN0C0     D        In      -         12.758      -         
===============================================================================================================
Total path delay (propagation time + setup) of 13.528 is 7.696(56.9%) logic and 5.832(43.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.034
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.804

    Number of logic level(s):                10
    Starting point:                          spi_mode_config_0.tx_state[2] / Q
    Ending point:                            spi_mode_config_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_state[2]                      DFN0C0     Q        Out     0.707     0.707       -         
tx_state[2]                                        Net        -        -       1.188     -           8         
spi_mode_config_0.tx_state_RNIFGH8[1]              OR2        B        In      -         1.895       -         
spi_mode_config_0.tx_state_RNIFGH8[1]              OR2        Y        Out     0.699     2.594       -         
N_515                                              Net        -        -       0.858     -           4         
spi_mode_config_0.tx_state_RNIM8FF[1]              OR2        A        In      -         3.452       -         
spi_mode_config_0.tx_state_RNIM8FF[1]              OR2        Y        Out     0.549     4.001       -         
N_606                                              Net        -        -       0.280     -           2         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        B        In      -         4.281       -         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        Y        Out     0.699     4.980       -         
N_1765_i_i_o3_0                                    Net        -        -       0.280     -           2         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      C        In      -         5.260       -         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      Y        Out     0.774     6.035       -         
tx_N_3_mux                                         Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       B        In      -         6.314       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       Y        Out     0.558     6.872       -         
DWACT_ADD_CI_0_TMP[0]                              Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      A        In      -         7.152       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      Y        Out     0.528     7.680       -         
DWACT_ADD_CI_0_g_array_1[0]                        Net        -        -       0.585     -           3         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      A        In      -         8.265       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      Y        Out     0.528     8.793       -         
DWACT_ADD_CI_0_g_array_2[0]                        Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_29     NOR2B      A        In      -         9.073       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_29     NOR2B      Y        Out     0.528     9.601       -         
DWACT_ADD_CI_0_g_array_12_1[0]                     Net        -        -       0.233     -           1         
spi_mode_config_0.un1_tx_packet_counter_6.I_26     XOR2       B        In      -         9.834       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_26     XOR2       Y        Out     1.013     10.847      -         
un1_tx_packet_counter_6[5]                         Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter_RNO[5]         OA1        C        In      -         11.081      -         
spi_mode_config_0.tx_packet_counter_RNO[5]         OA1        Y        Out     0.720     11.801      -         
tx_packet_counter_8[5]                             Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter[5]             DFN0C0     D        In      -         12.034      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.804 is 8.076(63.1%) logic and 4.729(36.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.739

    Number of logic level(s):                9
    Starting point:                          spi_mode_config_0.tx_state[4] / Q
    Ending point:                            spi_mode_config_0.tx_packet_counter[4] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_state[4]                      DFN0P0     Q        Out     0.707     0.707       -         
tx_state_i_0[4]                                    Net        -        -       1.210     -           9         
spi_mode_config_0.tx_state_RNI6E4K[4]              OR2        A        In      -         1.916       -         
spi_mode_config_0.tx_state_RNI6E4K[4]              OR2        Y        Out     0.549     2.465       -         
N_383                                              Net        -        -       1.188     -           8         
spi_mode_config_0.tx_state_RNIHFAR[0]              OR3A       A        In      -         3.654       -         
spi_mode_config_0.tx_state_RNIHFAR[0]              OR3A       Y        Out     0.502     4.155       -         
N_689                                              Net        -        -       1.032     -           6         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        A        In      -         5.187       -         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        Y        Out     0.393     5.580       -         
N_1765_i_i_o3_0                                    Net        -        -       0.280     -           2         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      C        In      -         5.860       -         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      Y        Out     0.694     6.553       -         
tx_N_3_mux                                         Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       B        In      -         6.833       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       Y        Out     0.679     7.512       -         
DWACT_ADD_CI_0_TMP[0]                              Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      A        In      -         7.792       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      Y        Out     0.556     8.348       -         
DWACT_ADD_CI_0_g_array_1[0]                        Net        -        -       0.585     -           3         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      A        In      -         8.932       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      Y        Out     0.556     9.489       -         
DWACT_ADD_CI_0_g_array_2[0]                        Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_21     XOR2       B        In      -         9.769       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_21     XOR2       Y        Out     1.013     10.782      -         
un1_tx_packet_counter_6[4]                         Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter_RNO[4]         OA1        C        In      -         11.015      -         
spi_mode_config_0.tx_packet_counter_RNO[4]         OA1        Y        Out     0.720     11.735      -         
tx_packet_counter_8[4]                             Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter[4]             DFN0C0     D        In      -         11.968      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.739 is 7.139(56.0%) logic and 5.599(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.801
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.572

    Number of logic level(s):                10
    Starting point:                          spi_mode_config_0.tx_state[1] / Q
    Ending point:                            spi_mode_config_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_state[1]                      DFN0C0     Q        Out     0.707     0.707       -         
tx_state[1]                                        Net        -        -       1.106     -           7         
spi_mode_config_0.tx_state_RNIFGH8[1]              OR2        A        In      -         1.813       -         
spi_mode_config_0.tx_state_RNIFGH8[1]              OR2        Y        Out     0.549     2.362       -         
N_515                                              Net        -        -       0.858     -           4         
spi_mode_config_0.tx_state_RNIM8FF[1]              OR2        A        In      -         3.220       -         
spi_mode_config_0.tx_state_RNIM8FF[1]              OR2        Y        Out     0.549     3.769       -         
N_606                                              Net        -        -       0.280     -           2         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        B        In      -         4.049       -         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        Y        Out     0.699     4.748       -         
N_1765_i_i_o3_0                                    Net        -        -       0.280     -           2         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      C        In      -         5.028       -         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      Y        Out     0.774     5.802       -         
tx_N_3_mux                                         Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       B        In      -         6.082       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       Y        Out     0.558     6.640       -         
DWACT_ADD_CI_0_TMP[0]                              Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      A        In      -         6.920       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      Y        Out     0.528     7.448       -         
DWACT_ADD_CI_0_g_array_1[0]                        Net        -        -       0.585     -           3         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      A        In      -         8.033       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      Y        Out     0.528     8.561       -         
DWACT_ADD_CI_0_g_array_2[0]                        Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_29     NOR2B      A        In      -         8.841       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_29     NOR2B      Y        Out     0.528     9.369       -         
DWACT_ADD_CI_0_g_array_12_1[0]                     Net        -        -       0.233     -           1         
spi_mode_config_0.un1_tx_packet_counter_6.I_26     XOR2       B        In      -         9.602       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_26     XOR2       Y        Out     1.013     10.615      -         
un1_tx_packet_counter_6[5]                         Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter_RNO[5]         OA1        C        In      -         10.848      -         
spi_mode_config_0.tx_packet_counter_RNO[5]         OA1        Y        Out     0.720     11.568      -         
tx_packet_counter_8[5]                             Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter[5]             DFN0C0     D        In      -         11.801      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.572 is 7.925(63.0%) logic and 4.647(37.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.433

    Number of logic level(s):                9
    Starting point:                          spi_mode_config_0.tx_state[0] / Q
    Ending point:                            spi_mode_config_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_state[0]                      DFN0P0     Q        Out     0.707     0.707       -         
tx_state[0]                                        Net        -        -       1.510     -           14        
spi_mode_config_0.tx_state_RNIHFAR[0]              OR3A       C        In      -         2.216       -         
spi_mode_config_0.tx_state_RNIHFAR[0]              OR3A       Y        Out     0.812     3.028       -         
N_689                                              Net        -        -       1.032     -           6         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        A        In      -         4.060       -         
spi_mode_config_0.tx_state_RNI7OPA1[0]             OR2        Y        Out     0.549     4.609       -         
N_1765_i_i_o3_0                                    Net        -        -       0.280     -           2         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      C        In      -         4.889       -         
spi_mode_config_0.byte_out_b_RNIFT9H5[3]           NOR3A      Y        Out     0.774     5.663       -         
tx_N_3_mux                                         Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       B        In      -         5.943       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_1      AND2       Y        Out     0.558     6.501       -         
DWACT_ADD_CI_0_TMP[0]                              Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      A        In      -         6.781       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_27     NOR2B      Y        Out     0.528     7.309       -         
DWACT_ADD_CI_0_g_array_1[0]                        Net        -        -       0.585     -           3         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      A        In      -         7.894       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_33     NOR2B      Y        Out     0.528     8.422       -         
DWACT_ADD_CI_0_g_array_2[0]                        Net        -        -       0.280     -           2         
spi_mode_config_0.un1_tx_packet_counter_6.I_29     NOR2B      A        In      -         8.702       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_29     NOR2B      Y        Out     0.528     9.230       -         
DWACT_ADD_CI_0_g_array_12_1[0]                     Net        -        -       0.233     -           1         
spi_mode_config_0.un1_tx_packet_counter_6.I_26     XOR2       B        In      -         9.463       -         
spi_mode_config_0.un1_tx_packet_counter_6.I_26     XOR2       Y        Out     1.013     10.476      -         
un1_tx_packet_counter_6[5]                         Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter_RNO[5]         OA1        C        In      -         10.709      -         
spi_mode_config_0.tx_packet_counter_RNO[5]         OA1        Y        Out     0.720     11.429      -         
tx_packet_counter_8[5]                             Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter[5]             DFN0C0     D        In      -         11.663      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.433 is 7.489(60.2%) logic and 4.944(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33>Detailed Report for Clock: spi_mode_config2|next_b_inferred_clock</a>
====================================



<a name=startingSlack34>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[0]     0.797       5.375
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[1]     0.797       5.714
=============================================================================================================================


<a name=endingSlack35>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       I_10                              9.417        5.375
read_buffer_0.byte_out[0]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.714
read_buffer_0.byte_out[2]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.714
read_buffer_0.byte_out[6]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.714
read_buffer_0.byte_out[1]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.789
read_buffer_0.byte_out[3]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.819
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.649
==================================================================================================================================================



<a name=worstPaths36>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:149123:150023:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.375

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.210     -           9         
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.007       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.563       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         2.796       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     3.809       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.042       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.625 is 2.949(63.8%) logic and 1.676(36.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 138MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 138MB peak: 140MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
<a name=cellReport37>Report for cell transceiver_integration.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    16      1.0       16.0
              AND3    36      1.0       36.0
               AO1    34      1.0       34.0
              AO1A    29      1.0       29.0
              AO1B     1      1.0        1.0
              AO1C     5      1.0        5.0
              AO1D     5      1.0        5.0
              AOI1     5      1.0        5.0
             AOI1B    10      1.0       10.0
               AX1     1      1.0        1.0
              AX1C     6      1.0        6.0
             AXOI4     1      1.0        1.0
             AXOI5     2      1.0        2.0
             AXOI7     1      1.0        1.0
            CLKINT     5      0.0        0.0
               GND     9      0.0        0.0
               INV     2      1.0        2.0
               MX2    34      1.0       34.0
              MX2A     5      1.0        5.0
              MX2B     1      1.0        1.0
              MX2C     3      1.0        3.0
              NOR2    24      1.0       24.0
             NOR2A    93      1.0       93.0
             NOR2B   101      1.0      101.0
              NOR3    14      1.0       14.0
             NOR3A    31      1.0       31.0
             NOR3B    55      1.0       55.0
             NOR3C    21      1.0       21.0
               OA1     8      1.0        8.0
              OA1A     6      1.0        6.0
              OA1B    11      1.0       11.0
              OA1C     8      1.0        8.0
              OAI1     4      1.0        4.0
               OR2    62      1.0       62.0
              OR2A    39      1.0       39.0
              OR2B    12      1.0       12.0
               OR3    77      1.0       77.0
              OR3A     8      1.0        8.0
              OR3B     4      1.0        4.0
              OR3C     3      1.0        3.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     9      0.0        0.0
               XA1    18      1.0       18.0
              XA1B     2      1.0        2.0
             XNOR2     8      1.0        8.0
              XO1A     1      1.0        1.0
              XOR2    51      1.0       51.0


            DFN0C0    25      1.0       25.0
          DFN0E0P0     3      1.0        3.0
          DFN0E1C0     9      1.0        9.0
            DFN0P0    10      1.0       10.0
            DFN1C0    74      1.0       74.0
          DFN1E0C0    19      1.0       19.0
          DFN1E1C0    46      1.0       46.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0    13      1.0       13.0
              DLN1     2      1.0        2.0
            DLN1C0     1      1.0        1.0
                   -----          ----------
             TOTAL  1086              1061.0


  IO Cell usage:
              cell count
             INBUF     3
            OUTBUF    11
                   -----
             TOTAL    14


Core Cells         : 1061 of 24576 (4%)
IO Cells           : 14

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 50MB peak: 140MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Fri Apr 01 16:07:09 2016

###########################################################]

</pre></samp></body></html>
