{"vcs1":{"timestamp_begin":1712715502.754051203, "rt":0.85, "ut":0.46, "st":0.29}}
{"vcselab":{"timestamp_begin":1712715503.795233432, "rt":0.90, "ut":0.57, "st":0.29}}
{"link":{"timestamp_begin":1712715504.851443487, "rt":0.48, "ut":0.19, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712715501.874208582}
{"VCS_COMP_START_TIME": 1712715501.874208582}
{"VCS_COMP_END_TIME": 1712715505.507683666}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338704}}
{"stitch_vcselab": {"peak_mem": 238992}}
