{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528120247383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528120247383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 21:50:47 2018 " "Processing started: Mon Jun 04 21:50:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528120247383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120247383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120247383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528120247718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528120247718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "D:/FPGA/I2C/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528120257594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "D:/FPGA/I2C/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528120257594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/FPGA/I2C/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528120257594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrl.v(43) " "Verilog HDL information at ctrl.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528120257594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528120257594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file cmd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/FPGA/I2C/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528120257594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rom " "Found entity 1: lcd_rom" {  } { { "lcd_rom.v" "" { Text "D:/FPGA/I2C/lcd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528120257594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528120257641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:ic1 " "Elaborating entity \"divider\" for hierarchy \"divider:ic1\"" {  } { { "TOP.v" "ic1" { Text "D:/FPGA/I2C/TOP.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:ic2 " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:ic2\"" {  } { { "TOP.v" "ic2" { Text "D:/FPGA/I2C/TOP.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_7a ctrl.v(21) " "Verilog HDL Always Construct warning at ctrl.v(21): inferring latch(es) for variable \"address_7a\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd_mod_c0 ctrl.v(21) " "Verilog HDL Always Construct warning at ctrl.v(21): inferring latch(es) for variable \"cmd_mod_c0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_mod_c0\[0\] ctrl.v(21) " "Inferred latch for \"cmd_mod_c0\[0\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_mod_c0\[1\] ctrl.v(21) " "Inferred latch for \"cmd_mod_c0\[1\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_mod_c0\[2\] ctrl.v(21) " "Inferred latch for \"cmd_mod_c0\[2\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_mod_c0\[3\] ctrl.v(21) " "Inferred latch for \"cmd_mod_c0\[3\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_mod_c0\[4\] ctrl.v(21) " "Inferred latch for \"cmd_mod_c0\[4\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_mod_c0\[5\] ctrl.v(21) " "Inferred latch for \"cmd_mod_c0\[5\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_mod_c0\[6\] ctrl.v(21) " "Inferred latch for \"cmd_mod_c0\[6\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_mod_c0\[7\] ctrl.v(21) " "Inferred latch for \"cmd_mod_c0\[7\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_7a\[0\] ctrl.v(21) " "Inferred latch for \"address_7a\[0\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_7a\[1\] ctrl.v(21) " "Inferred latch for \"address_7a\[1\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_7a\[2\] ctrl.v(21) " "Inferred latch for \"address_7a\[2\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_7a\[3\] ctrl.v(21) " "Inferred latch for \"address_7a\[3\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_7a\[4\] ctrl.v(21) " "Inferred latch for \"address_7a\[4\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_7a\[5\] ctrl.v(21) " "Inferred latch for \"address_7a\[5\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_7a\[6\] ctrl.v(21) " "Inferred latch for \"address_7a\[6\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_7a\[7\] ctrl.v(21) " "Inferred latch for \"address_7a\[7\]\" at ctrl.v(21)" {  } { { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120257657 "|TOP|ctrl:ic2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom cmd_rom:ic3 " "Elaborating entity \"cmd_rom\" for hierarchy \"cmd_rom:ic3\"" {  } { { "TOP.v" "ic3" { Text "D:/FPGA/I2C/TOP.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528120257672 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 cmd_rom.v(7) " "Net \"rom.data_a\" at cmd_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/FPGA/I2C/cmd_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528120257672 "|TOP|cmd_rom:ic3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 cmd_rom.v(7) " "Net \"rom.waddr_a\" at cmd_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/FPGA/I2C/cmd_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528120257672 "|TOP|cmd_rom:ic3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 cmd_rom.v(7) " "Net \"rom.we_a\" at cmd_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/FPGA/I2C/cmd_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528120257672 "|TOP|cmd_rom:ic3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_rom lcd_rom:ic4 " "Elaborating entity \"lcd_rom\" for hierarchy \"lcd_rom:ic4\"" {  } { { "TOP.v" "ic4" { Text "D:/FPGA/I2C/TOP.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528120257672 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 lcd_rom.v(5) " "Net \"rom.data_a\" at lcd_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_rom.v" "" { Text "D:/FPGA/I2C/lcd_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528120257903 "|TOP|lcd_rom:ic4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 lcd_rom.v(5) " "Net \"rom.waddr_a\" at lcd_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_rom.v" "" { Text "D:/FPGA/I2C/lcd_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528120257903 "|TOP|lcd_rom:ic4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 lcd_rom.v(5) " "Net \"rom.we_a\" at lcd_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_rom.v" "" { Text "D:/FPGA/I2C/lcd_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528120257904 "|TOP|lcd_rom:ic4"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 41 D:/FPGA/I2C/db/I2C.ram0_cmd_rom_565410ab.hdl.mif " "Memory depth (64) in the design file differs from memory depth (41) in the Memory Initialization File \"D:/FPGA/I2C/db/I2C.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1528120258160 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/FPGA/I2C/db/I2C.ram0_cmd_rom_565410ab.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/FPGA/I2C/db/I2C.ram0_cmd_rom_565410ab.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1528120258160 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "cmd_rom:ic3\|rom " "RAM logic \"cmd_rom:ic3\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "cmd_rom.v" "rom" { Text "D:/FPGA/I2C/cmd_rom.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1528120258180 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "lcd_rom:ic4\|rom " "RAM logic \"lcd_rom:ic4\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "lcd_rom.v" "rom" { Text "D:/FPGA/I2C/lcd_rom.v" 5 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1528120258180 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1528120258180 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/FPGA/I2C/db/I2C.ram0_cmd_rom_565410ab.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/FPGA/I2C/db/I2C.ram0_cmd_rom_565410ab.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1528120258181 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divider.v" "" { Text "D:/FPGA/I2C/divider.v" 9 -1 0 } } { "ctrl.v" "" { Text "D:/FPGA/I2C/ctrl.v" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1528120258389 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1528120258389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528120258496 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528120259199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/I2C/output_files/I2C.map.smsg " "Generated suppressed messages file D:/FPGA/I2C/output_files/I2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120259231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528120259332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528120259332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528120259394 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528120259394 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1528120259394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528120259394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528120259394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528120259410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 21:50:59 2018 " "Processing ended: Mon Jun 04 21:50:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528120259410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528120259410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528120259410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528120259410 ""}
