{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.716923",
   "Default View_TopLeft":"-236,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 1000 -y 240 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 1000 -y 270 -defaultsOSRD
preplace port arduino_a0_a5 -pg 1 -lvl 4 -x 1000 -y 430 -defaultsOSRD
preplace port uart_rtl -pg 1 -lvl 4 -x 1000 -y 560 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port port-id_reset_rtl -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 220 -y 300 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 860 -y 430 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 580 -y 420 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 3 -x 860 -y 570 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 220 -y 110 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 220 -y 480 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 420 560 740
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 10 430 570 730
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 410 410
preplace netloc reset_rtl_1 1 0 1 20J 460n
preplace netloc sys_clock_1 1 0 1 NJ 490
preplace netloc axi_gpio_0_GPIO 1 3 1 NJ 430
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 410
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 720 430n
preplace netloc axi_uartlite_0_UART 1 3 1 NJ 560
preplace netloc processing_system7_0_DDR 1 1 3 440J 240 NJ 240 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 3 NJ 270 NJ 270 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 410 310n
levelinfo -pg 1 0 220 580 860 1000
pagesize -pg 1 -db -bbox -sgen -110 0 1140 650
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"4",
   "da_ps7_cnt":"1"
}
