Classic Timing Analyzer report for ProjetoCPU
Wed Oct 16 15:50:25 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                         ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 17.340 ns                        ; Controle:inst4|ALUControl[0] ; S[31]                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 96.86 MHz ( period = 10.324 ns ) ; Controle:inst4|ALUControl[0] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                              ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 96.86 MHz ( period = 10.324 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.177 ns               ;
; N/A                                     ; 96.87 MHz ( period = 10.323 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 96.88 MHz ( period = 10.322 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.175 ns               ;
; N/A                                     ; 96.89 MHz ( period = 10.321 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.152 ns               ;
; N/A                                     ; 96.93 MHz ( period = 10.317 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.148 ns               ;
; N/A                                     ; 97.05 MHz ( period = 10.304 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.155 ns               ;
; N/A                                     ; 97.40 MHz ( period = 10.267 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.115 ns               ;
; N/A                                     ; 97.41 MHz ( period = 10.266 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 10.114 ns               ;
; N/A                                     ; 97.44 MHz ( period = 10.263 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 97.53 MHz ( period = 10.253 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.103 ns               ;
; N/A                                     ; 97.56 MHz ( period = 10.250 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 97.58 MHz ( period = 10.248 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.098 ns               ;
; N/A                                     ; 97.83 MHz ( period = 10.222 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 97.84 MHz ( period = 10.221 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.074 ns               ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.073 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.050 ns               ;
; N/A                                     ; 97.90 MHz ( period = 10.215 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.046 ns               ;
; N/A                                     ; 98.02 MHz ( period = 10.202 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.053 ns               ;
; N/A                                     ; 98.27 MHz ( period = 10.176 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.034 ns               ;
; N/A                                     ; 98.28 MHz ( period = 10.175 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.033 ns               ;
; N/A                                     ; 98.29 MHz ( period = 10.174 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.032 ns               ;
; N/A                                     ; 98.30 MHz ( period = 10.173 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.009 ns               ;
; N/A                                     ; 98.33 MHz ( period = 10.170 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.024 ns               ;
; N/A                                     ; 98.34 MHz ( period = 10.169 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.023 ns               ;
; N/A                                     ; 98.34 MHz ( period = 10.169 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.005 ns               ;
; N/A                                     ; 98.35 MHz ( period = 10.168 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.022 ns               ;
; N/A                                     ; 98.36 MHz ( period = 10.167 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.999 ns                ;
; N/A                                     ; 98.38 MHz ( period = 10.165 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.013 ns               ;
; N/A                                     ; 98.39 MHz ( period = 10.164 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 10.012 ns               ;
; N/A                                     ; 98.40 MHz ( period = 10.163 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.995 ns                ;
; N/A                                     ; 98.42 MHz ( period = 10.161 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.009 ns               ;
; N/A                                     ; 98.46 MHz ( period = 10.156 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.012 ns               ;
; N/A                                     ; 98.51 MHz ( period = 10.151 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.001 ns               ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.002 ns               ;
; N/A                                     ; 98.54 MHz ( period = 10.148 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.998 ns                ;
; N/A                                     ; 98.56 MHz ( period = 10.146 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.996 ns                ;
; N/A                                     ; 98.65 MHz ( period = 10.137 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.991 ns                ;
; N/A                                     ; 98.66 MHz ( period = 10.136 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.990 ns                ;
; N/A                                     ; 98.67 MHz ( period = 10.135 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.989 ns                ;
; N/A                                     ; 98.68 MHz ( period = 10.134 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.977 ns                ;
; N/A                                     ; 98.68 MHz ( period = 10.134 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.966 ns                ;
; N/A                                     ; 98.69 MHz ( period = 10.133 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.976 ns                ;
; N/A                                     ; 98.72 MHz ( period = 10.130 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.962 ns                ;
; N/A                                     ; 98.75 MHz ( period = 10.127 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.974 ns                ;
; N/A                                     ; 98.81 MHz ( period = 10.120 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.967 ns                ;
; N/A                                     ; 98.82 MHz ( period = 10.119 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.972 ns                ;
; N/A                                     ; 98.83 MHz ( period = 10.118 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.971 ns                ;
; N/A                                     ; 98.84 MHz ( period = 10.117 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.969 ns                ;
; N/A                                     ; 98.85 MHz ( period = 10.116 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.963 ns                ;
; N/A                                     ; 98.86 MHz ( period = 10.115 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.968 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.963 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.962 ns                ;
; N/A                                     ; 98.89 MHz ( period = 10.112 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.962 ns                ;
; N/A                                     ; 98.89 MHz ( period = 10.112 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.961 ns                ;
; N/A                                     ; 98.90 MHz ( period = 10.111 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.961 ns                ;
; N/A                                     ; 98.91 MHz ( period = 10.110 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.938 ns                ;
; N/A                                     ; 98.92 MHz ( period = 10.109 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.958 ns                ;
; N/A                                     ; 98.95 MHz ( period = 10.106 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.934 ns                ;
; N/A                                     ; 98.96 MHz ( period = 10.105 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.960 ns                ;
; N/A                                     ; 98.99 MHz ( period = 10.102 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.957 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.955 ns                ;
; N/A                                     ; 99.02 MHz ( period = 10.099 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.950 ns                ;
; N/A                                     ; 99.05 MHz ( period = 10.096 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.947 ns                ;
; N/A                                     ; 99.07 MHz ( period = 10.094 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.945 ns                ;
; N/A                                     ; 99.08 MHz ( period = 10.093 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.941 ns                ;
; N/A                                     ; 99.15 MHz ( period = 10.086 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.923 ns                ;
; N/A                                     ; 99.16 MHz ( period = 10.085 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.922 ns                ;
; N/A                                     ; 99.17 MHz ( period = 10.084 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.935 ns                ;
; N/A                                     ; 99.18 MHz ( period = 10.083 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.934 ns                ;
; N/A                                     ; 99.18 MHz ( period = 10.083 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.920 ns                ;
; N/A                                     ; 99.21 MHz ( period = 10.080 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.929 ns                ;
; N/A                                     ; 99.22 MHz ( period = 10.079 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.928 ns                ;
; N/A                                     ; 99.23 MHz ( period = 10.078 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.909 ns                ;
; N/A                                     ; 99.25 MHz ( period = 10.076 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.925 ns                ;
; N/A                                     ; 99.34 MHz ( period = 10.066 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.917 ns                ;
; N/A                                     ; 99.37 MHz ( period = 10.063 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.914 ns                ;
; N/A                                     ; 99.39 MHz ( period = 10.061 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.912 ns                ;
; N/A                                     ; 99.41 MHz ( period = 10.059 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.915 ns                ;
; N/A                                     ; 99.42 MHz ( period = 10.058 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.914 ns                ;
; N/A                                     ; 99.43 MHz ( period = 10.057 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.913 ns                ;
; N/A                                     ; 99.44 MHz ( period = 10.056 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.890 ns                ;
; N/A                                     ; 99.44 MHz ( period = 10.056 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.901 ns                ;
; N/A                                     ; 99.45 MHz ( period = 10.055 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 99.48 MHz ( period = 10.052 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.886 ns                ;
; N/A                                     ; 99.48 MHz ( period = 10.052 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.897 ns                ;
; N/A                                     ; 99.53 MHz ( period = 10.047 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.885 ns                ;
; N/A                                     ; 99.58 MHz ( period = 10.042 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.889 ns                ;
; N/A                                     ; 99.60 MHz ( period = 10.040 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.894 ns                ;
; N/A                                     ; 99.61 MHz ( period = 10.039 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.893 ns                ;
; N/A                                     ; 99.61 MHz ( period = 10.039 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.886 ns                ;
; N/A                                     ; 99.61 MHz ( period = 10.039 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.893 ns                ;
; N/A                                     ; 99.62 MHz ( period = 10.038 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.892 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.884 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.869 ns                ;
; N/A                                     ; 99.67 MHz ( period = 10.033 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.865 ns                ;
; N/A                                     ; 99.68 MHz ( period = 10.032 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.875 ns                ;
; N/A                                     ; 99.69 MHz ( period = 10.031 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.874 ns                ;
; N/A                                     ; 99.75 MHz ( period = 10.025 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.872 ns                ;
; N/A                                     ; 99.80 MHz ( period = 10.020 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.872 ns                ;
; N/A                                     ; 99.82 MHz ( period = 10.018 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.865 ns                ;
; N/A                                     ; 99.86 MHz ( period = 10.014 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 99.90 MHz ( period = 10.010 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.864 ns                ;
; N/A                                     ; 99.91 MHz ( period = 10.009 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.863 ns                ;
; N/A                                     ; 99.92 MHz ( period = 10.008 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.862 ns                ;
; N/A                                     ; 99.93 MHz ( period = 10.007 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.839 ns                ;
; N/A                                     ; 99.97 MHz ( period = 10.003 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.835 ns                ;
; N/A                                     ; 99.98 MHz ( period = 10.002 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.853 ns                ;
; N/A                                     ; 99.99 MHz ( period = 10.001 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.852 ns                ;
; N/A                                     ; 100.02 MHz ( period = 9.998 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.849 ns                ;
; N/A                                     ; 100.10 MHz ( period = 9.990 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 100.12 MHz ( period = 9.988 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.841 ns                ;
; N/A                                     ; 100.14 MHz ( period = 9.986 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.834 ns                ;
; N/A                                     ; 100.15 MHz ( period = 9.985 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.838 ns                ;
; N/A                                     ; 100.15 MHz ( period = 9.985 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.833 ns                ;
; N/A                                     ; 100.16 MHz ( period = 9.984 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.821 ns                ;
; N/A                                     ; 100.17 MHz ( period = 9.983 ns )                    ; Registrador:PCWrite|Saida[1]           ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.836 ns                ;
; N/A                                     ; 100.17 MHz ( period = 9.983 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 100.17 MHz ( period = 9.983 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.832 ns                ;
; N/A                                     ; 100.18 MHz ( period = 9.982 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.833 ns                ;
; N/A                                     ; 100.18 MHz ( period = 9.982 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.831 ns                ;
; N/A                                     ; 100.19 MHz ( period = 9.981 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.832 ns                ;
; N/A                                     ; 100.19 MHz ( period = 9.981 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.818 ns                ;
; N/A                                     ; 100.20 MHz ( period = 9.980 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.824 ns                ;
; N/A                                     ; 100.21 MHz ( period = 9.979 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.823 ns                ;
; N/A                                     ; 100.21 MHz ( period = 9.979 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.831 ns                ;
; N/A                                     ; 100.21 MHz ( period = 9.979 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.828 ns                ;
; N/A                                     ; 100.24 MHz ( period = 9.976 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.807 ns                ;
; N/A                                     ; 100.26 MHz ( period = 9.974 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.828 ns                ;
; N/A                                     ; 100.27 MHz ( period = 9.973 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.827 ns                ;
; N/A                                     ; 100.27 MHz ( period = 9.973 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.821 ns                ;
; N/A                                     ; 100.28 MHz ( period = 9.972 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.826 ns                ;
; N/A                                     ; 100.28 MHz ( period = 9.972 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.824 ns                ;
; N/A                                     ; 100.29 MHz ( period = 9.971 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.803 ns                ;
; N/A                                     ; 100.31 MHz ( period = 9.969 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 100.32 MHz ( period = 9.968 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 100.33 MHz ( period = 9.967 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.799 ns                ;
; N/A                                     ; 100.34 MHz ( period = 9.966 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.817 ns                ;
; N/A                                     ; 100.34 MHz ( period = 9.966 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.796 ns                ;
; N/A                                     ; 100.34 MHz ( period = 9.966 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.814 ns                ;
; N/A                                     ; 100.35 MHz ( period = 9.965 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.823 ns                ;
; N/A                                     ; 100.35 MHz ( period = 9.965 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.795 ns                ;
; N/A                                     ; 100.35 MHz ( period = 9.965 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.811 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.794 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.815 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.822 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.810 ns                ;
; N/A                                     ; 100.37 MHz ( period = 9.963 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.821 ns                ;
; N/A                                     ; 100.37 MHz ( period = 9.963 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.771 ns                ;
; N/A                                     ; 100.37 MHz ( period = 9.963 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.809 ns                ;
; N/A                                     ; 100.38 MHz ( period = 9.962 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.798 ns                ;
; N/A                                     ; 100.38 MHz ( period = 9.962 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.810 ns                ;
; N/A                                     ; 100.41 MHz ( period = 9.959 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.767 ns                ;
; N/A                                     ; 100.42 MHz ( period = 9.958 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.794 ns                ;
; N/A                                     ; 100.46 MHz ( period = 9.954 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 100.47 MHz ( period = 9.953 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.802 ns                ;
; N/A                                     ; 100.48 MHz ( period = 9.952 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.801 ns                ;
; N/A                                     ; 100.51 MHz ( period = 9.949 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.798 ns                ;
; N/A                                     ; 100.53 MHz ( period = 9.947 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.791 ns                ;
; N/A                                     ; 100.54 MHz ( period = 9.946 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.774 ns                ;
; N/A                                     ; 100.54 MHz ( period = 9.946 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.790 ns                ;
; N/A                                     ; 100.55 MHz ( period = 9.945 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.801 ns                ;
; N/A                                     ; 100.55 MHz ( period = 9.945 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.783 ns                ;
; N/A                                     ; 100.57 MHz ( period = 9.943 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 100.60 MHz ( period = 9.940 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.788 ns                ;
; N/A                                     ; 100.61 MHz ( period = 9.939 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.790 ns                ;
; N/A                                     ; 100.61 MHz ( period = 9.939 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.777 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.780 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.776 ns                ;
; N/A                                     ; 100.63 MHz ( period = 9.937 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.779 ns                ;
; N/A                                     ; 100.64 MHz ( period = 9.936 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.792 ns                ;
; N/A                                     ; 100.64 MHz ( period = 9.936 ns )                    ; Controle:inst4|ALUControl[0]           ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.776 ns                ;
; N/A                                     ; 100.64 MHz ( period = 9.936 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 100.65 MHz ( period = 9.935 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.791 ns                ;
; N/A                                     ; 100.65 MHz ( period = 9.935 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.777 ns                ;
; N/A                                     ; 100.66 MHz ( period = 9.934 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]         ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.785 ns                ;
; N/A                                     ; 100.67 MHz ( period = 9.933 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.781 ns                ;
; N/A                                     ; 100.68 MHz ( period = 9.932 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.770 ns                ;
; N/A                                     ; 100.69 MHz ( period = 9.931 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.769 ns                ;
; N/A                                     ; 100.70 MHz ( period = 9.930 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.782 ns                ;
; N/A                                     ; 100.70 MHz ( period = 9.930 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 100.72 MHz ( period = 9.929 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.781 ns                ;
; N/A                                     ; 100.72 MHz ( period = 9.929 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.767 ns                ;
; N/A                                     ; 100.72 MHz ( period = 9.929 ns )                    ; Controle:inst4|ALUControl[2]           ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.777 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; Controle:inst4|ALUControl[1]~DUPLICATE ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 9.756 ns                ;
; N/A                                     ; 100.78 MHz ( period = 9.923 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.763 ns                ;
; N/A                                     ; 100.79 MHz ( period = 9.922 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.762 ns                ;
; N/A                                     ; 100.84 MHz ( period = 9.917 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 100.85 MHz ( period = 9.916 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.760 ns                ;
; N/A                                     ; 100.85 MHz ( period = 9.916 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.765 ns                ;
; N/A                                     ; 100.86 MHz ( period = 9.915 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.745 ns                ;
; N/A                                     ; 100.87 MHz ( period = 9.914 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.768 ns                ;
; N/A                                     ; 100.87 MHz ( period = 9.914 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 100.88 MHz ( period = 9.913 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.743 ns                ;
; N/A                                     ; 100.88 MHz ( period = 9.913 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.767 ns                ;
; N/A                                     ; 100.88 MHz ( period = 9.913 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.762 ns                ;
; N/A                                     ; 100.89 MHz ( period = 9.912 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 100.89 MHz ( period = 9.912 ns )                    ; Registrador:B_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.720 ns                ;
; N/A                                     ; 100.90 MHz ( period = 9.911 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.743 ns                ;
; N/A                                     ; 100.92 MHz ( period = 9.909 ns )                    ; Registrador:A_Control|Saida[1]         ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.734 ns                ;
; N/A                                     ; 100.92 MHz ( period = 9.909 ns )                    ; Registrador:PCWrite|Saida[0]           ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.753 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                      ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 17.340 ns  ; Controle:inst4|ALUControl[0]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.238 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.192 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.186 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE    ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.153 ns  ; Controle:inst4|ALUControl[2]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.129 ns  ; Registrador:PCWrite|Saida[0]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.075 ns  ; Registrador:PCWrite|Saida[1]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.056 ns  ; Registrador:B_Control|Saida[0]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.026 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.990 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.982 ns  ; Registrador:A_Control|Saida[1]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.981 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.931 ns  ; Registrador:B_Control|Saida[1]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.930 ns  ; Registrador:B_Control|Saida[2]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.853 ns  ; Registrador:A_Control|Saida[2]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.818 ns  ; Registrador:PCWrite|Saida[2]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.809 ns  ; Registrador:B_Control|Saida[3]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.750 ns  ; Registrador:A_Control|Saida[0]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.740 ns  ; Controle:inst4|ALUControl[0]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.710 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.684 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.653 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.638 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.611 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.592 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.586 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE    ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.576 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.557 ns  ; Registrador:PCWrite|Saida[5]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.553 ns  ; Controle:inst4|ALUControl[2]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.529 ns  ; Registrador:PCWrite|Saida[0]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.475 ns  ; Registrador:PCWrite|Saida[1]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.460 ns  ; Registrador:B_Control|Saida[5]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.456 ns  ; Registrador:B_Control|Saida[0]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.452 ns  ; Controle:inst4|ALUControl[0]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.443 ns  ; Registrador:A_Control|Saida[3]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.426 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.390 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.382 ns  ; Registrador:A_Control|Saida[1]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.381 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.375 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.350 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.337 ns  ; Registrador:B_Control|Saida[10]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.331 ns  ; Registrador:B_Control|Saida[1]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.330 ns  ; Registrador:B_Control|Saida[2]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.304 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.298 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE    ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.297 ns  ; Registrador:PCWrite|Saida[3]~DUPLICATE    ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.270 ns  ; Registrador:A_Control|Saida[5]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.266 ns  ; Registrador:PCWrite|Saida[4]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.265 ns  ; Controle:inst4|ALUControl[2]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.258 ns  ; Registrador:B_Control|Saida[4]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.253 ns  ; Registrador:A_Control|Saida[2]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.241 ns  ; Registrador:PCWrite|Saida[0]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.218 ns  ; Registrador:PCWrite|Saida[2]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.209 ns  ; Registrador:B_Control|Saida[3]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.187 ns  ; Registrador:PCWrite|Saida[1]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.168 ns  ; Registrador:B_Control|Saida[0]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.161 ns  ; Registrador:B_Control|Saida[7]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.155 ns  ; Registrador:A_Control|Saida[4]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.150 ns  ; Registrador:A_Control|Saida[0]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.138 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.116 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.110 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.102 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.094 ns  ; Registrador:A_Control|Saida[1]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.093 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.084 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.059 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.053 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.051 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.043 ns  ; Registrador:B_Control|Saida[1]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.042 ns  ; Registrador:B_Control|Saida[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.032 ns  ; Registrador:PCWrite|Saida[7]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.017 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.011 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 16.004 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.976 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.965 ns  ; Registrador:A_Control|Saida[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.957 ns  ; Registrador:PCWrite|Saida[5]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.956 ns  ; Registrador:B_Control|Saida[8]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.954 ns  ; Controle:inst4|ALUControl[0]              ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.930 ns  ; Registrador:PCWrite|Saida[2]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.927 ns  ; Controle:inst4|ALUControl[0]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.921 ns  ; Registrador:B_Control|Saida[3]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.885 ns  ; Instr_Reg:IRWrite|Instr15_0[12]~DUPLICATE ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.862 ns  ; Registrador:A_Control|Saida[0]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.860 ns  ; Registrador:B_Control|Saida[5]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.852 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.843 ns  ; Registrador:A_Control|Saida[3]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.825 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.822 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.806 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.803 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.800 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE    ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.796 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.779 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.775 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.774 ns  ; Controle:inst4|ALUControl[0]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.773 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.767 ns  ; Controle:inst4|ALUControl[2]              ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.765 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.764 ns  ; Instr_Reg:IRWrite|Instr15_0[8]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.756 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.750 ns  ; Registrador:B_Control|Saida[6]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.746 ns  ; Registrador:A_Control|Saida[11]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.743 ns  ; Registrador:PCWrite|Saida[0]              ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.740 ns  ; Controle:inst4|ALUControl[2]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.737 ns  ; Registrador:B_Control|Saida[10]           ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.723 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.716 ns  ; Registrador:PCWrite|Saida[0]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.712 ns  ; Registrador:B_Control|Saida[11]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.697 ns  ; Registrador:PCWrite|Saida[3]~DUPLICATE    ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.689 ns  ; Registrador:PCWrite|Saida[1]              ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.688 ns  ; Instr_Reg:IRWrite|Instr15_0[5]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.672 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.670 ns  ; Registrador:B_Control|Saida[0]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.670 ns  ; Registrador:A_Control|Saida[5]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.669 ns  ; Registrador:PCWrite|Saida[5]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.669 ns  ; Registrador:A_Control|Saida[13]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.666 ns  ; Registrador:PCWrite|Saida[4]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.662 ns  ; Registrador:PCWrite|Saida[1]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.658 ns  ; Registrador:B_Control|Saida[4]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.643 ns  ; Registrador:B_Control|Saida[0]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.640 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.628 ns  ; Registrador:A_Control|Saida[7]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.626 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.625 ns  ; Registrador:PCWrite|Saida[11]             ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.620 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE    ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.613 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.604 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.596 ns  ; Registrador:A_Control|Saida[1]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.595 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.587 ns  ; Controle:inst4|ALUControl[2]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.577 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.572 ns  ; Registrador:B_Control|Saida[5]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.570 ns  ; Registrador:A_Control|Saida[9]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.569 ns  ; Registrador:A_Control|Saida[1]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.568 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.563 ns  ; Registrador:PCWrite|Saida[0]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.561 ns  ; Registrador:B_Control|Saida[7]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.561 ns  ; Instr_Reg:IRWrite|Instr15_0[11]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.555 ns  ; Registrador:A_Control|Saida[3]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.555 ns  ; Registrador:A_Control|Saida[4]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.555 ns  ; Instr_Reg:IRWrite|Instr15_0[10]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.545 ns  ; Registrador:B_Control|Saida[1]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.544 ns  ; Registrador:B_Control|Saida[2]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.518 ns  ; Registrador:B_Control|Saida[1]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.517 ns  ; Registrador:B_Control|Saida[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.516 ns  ; Instr_Reg:IRWrite|Instr15_0[4]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.509 ns  ; Registrador:PCWrite|Saida[1]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.498 ns  ; Registrador:B_Control|Saida[9]            ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.497 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.493 ns  ; Registrador:PCWrite|Saida[9]              ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.490 ns  ; Registrador:B_Control|Saida[0]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.487 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.467 ns  ; Registrador:A_Control|Saida[2]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.460 ns  ; Instr_Reg:IRWrite|Instr15_0[0]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.459 ns  ; Instr_Reg:IRWrite|Instr15_0[7]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.451 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]      ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.449 ns  ; Registrador:B_Control|Saida[10]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.440 ns  ; Registrador:A_Control|Saida[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.432 ns  ; Registrador:PCWrite|Saida[2]              ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.432 ns  ; Registrador:PCWrite|Saida[7]              ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.430 ns  ; Controle:inst4|ALUControl[0]              ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.424 ns  ; Instr_Reg:IRWrite|Instr15_0[2]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.423 ns  ; Registrador:B_Control|Saida[3]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.417 ns  ; Instr_Reg:IRWrite|Instr15_0[9]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.416 ns  ; Registrador:A_Control|Saida[1]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.415 ns  ; Controle:inst4|ALUSrcA[0]                 ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.409 ns  ; Registrador:PCWrite|Saida[3]~DUPLICATE    ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.405 ns  ; Registrador:PCWrite|Saida[2]              ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.404 ns  ; Instr_Reg:IRWrite|Instr15_0[6]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.396 ns  ; Registrador:B_Control|Saida[3]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.382 ns  ; Registrador:A_Control|Saida[5]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.378 ns  ; Registrador:PCWrite|Saida[4]              ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.372 ns  ; Registrador:B_Control|Saida[13]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.370 ns  ; Registrador:B_Control|Saida[4]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.365 ns  ; Registrador:B_Control|Saida[1]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.364 ns  ; Registrador:A_Control|Saida[0]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.364 ns  ; Registrador:B_Control|Saida[2]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.356 ns  ; Registrador:B_Control|Saida[8]            ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.337 ns  ; Registrador:A_Control|Saida[0]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.330 ns  ; Instr_Reg:IRWrite|Instr15_0[13]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.328 ns  ; Controle:inst4|ALUSrcB[0]                 ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.324 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.298 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.297 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.296 ns  ; Controle:inst4|ALUControl[0]              ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.289 ns  ; ShiftLeft2de32pra32:inst|outputSL[11]     ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.287 ns  ; Registrador:A_Control|Saida[2]            ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.285 ns  ; Instr_Reg:IRWrite|Instr15_0[12]~DUPLICATE ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.282 ns  ; Controle:inst4|ALUSrcB[1]                 ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.276 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE    ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.273 ns  ; Registrador:B_Control|Saida[7]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.271 ns  ; Instr_Reg:IRWrite|Instr15_0[3]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.267 ns  ; Instr_Reg:IRWrite|Instr15_0[1]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.267 ns  ; Registrador:A_Control|Saida[4]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.252 ns  ; Registrador:PCWrite|Saida[2]              ; S[27] ; clk        ;
; N/A                                     ; None                                                ; 15.250 ns  ; Registrador:B_Control|Saida[12]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.243 ns  ; Controle:inst4|ALUControl[2]              ; S[26] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                           ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 16 15:50:24 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 96.86 MHz between source register "Controle:inst4|ALUControl[0]" and destination register "Banco_reg:Reg_Control|Reg16[0]" (period= 10.324 ns)
    Info: + Longest register to register delay is 10.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y33_N5; Fanout = 74; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.053 ns) = 0.720 ns; Loc. = LCCOMB_X37_Y30_N2; Fanout = 37; COMB Node = 'Ula32:ALUControl|Mux41~0'
        Info: 3: + IC(0.378 ns) + CELL(0.228 ns) = 1.326 ns; Loc. = LCCOMB_X38_Y30_N10; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[2]~35'
        Info: 4: + IC(0.244 ns) + CELL(0.228 ns) = 1.798 ns; Loc. = LCCOMB_X38_Y30_N30; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[2]~3'
        Info: 5: + IC(0.362 ns) + CELL(0.228 ns) = 2.388 ns; Loc. = LCCOMB_X37_Y30_N4; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[3]~5'
        Info: 6: + IC(0.218 ns) + CELL(0.053 ns) = 2.659 ns; Loc. = LCCOMB_X37_Y30_N28; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~80'
        Info: 7: + IC(0.233 ns) + CELL(0.228 ns) = 3.120 ns; Loc. = LCCOMB_X37_Y30_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~82'
        Info: 8: + IC(0.217 ns) + CELL(0.053 ns) = 3.390 ns; Loc. = LCCOMB_X37_Y30_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~76'
        Info: 9: + IC(0.374 ns) + CELL(0.053 ns) = 3.817 ns; Loc. = LCCOMB_X37_Y30_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~72'
        Info: 10: + IC(0.317 ns) + CELL(0.053 ns) = 4.187 ns; Loc. = LCCOMB_X37_Y30_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~68'
        Info: 11: + IC(0.218 ns) + CELL(0.053 ns) = 4.458 ns; Loc. = LCCOMB_X37_Y30_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~64'
        Info: 12: + IC(0.596 ns) + CELL(0.225 ns) = 5.279 ns; Loc. = LCCOMB_X37_Y27_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~17'
        Info: 13: + IC(0.563 ns) + CELL(0.225 ns) = 6.067 ns; Loc. = LCCOMB_X36_Y28_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~18'
        Info: 14: + IC(0.242 ns) + CELL(0.228 ns) = 6.537 ns; Loc. = LCCOMB_X36_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~20'
        Info: 15: + IC(0.195 ns) + CELL(0.053 ns) = 6.785 ns; Loc. = LCCOMB_X36_Y28_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~22'
        Info: 16: + IC(0.556 ns) + CELL(0.053 ns) = 7.394 ns; Loc. = LCCOMB_X41_Y28_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~24'
        Info: 17: + IC(0.212 ns) + CELL(0.053 ns) = 7.659 ns; Loc. = LCCOMB_X41_Y28_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~26'
        Info: 18: + IC(0.206 ns) + CELL(0.053 ns) = 7.918 ns; Loc. = LCCOMB_X41_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~28'
        Info: 19: + IC(0.200 ns) + CELL(0.053 ns) = 8.171 ns; Loc. = LCCOMB_X41_Y28_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[29]~30'
        Info: 20: + IC(0.225 ns) + CELL(0.053 ns) = 8.449 ns; Loc. = LCCOMB_X41_Y28_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|Menor~0'
        Info: 21: + IC(0.202 ns) + CELL(0.053 ns) = 8.704 ns; Loc. = LCCOMB_X41_Y28_N14; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux31~1'
        Info: 22: + IC(0.206 ns) + CELL(0.053 ns) = 8.963 ns; Loc. = LCCOMB_X41_Y28_N20; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux31~2'
        Info: 23: + IC(0.905 ns) + CELL(0.309 ns) = 10.177 ns; Loc. = LCFF_X42_Y26_N17; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg16[0]'
        Info: Total cell delay = 2.641 ns ( 25.95 % )
        Info: Total interconnect delay = 7.536 ns ( 74.05 % )
    Info: - Smallest clock skew is 0.037 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.973 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1435; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.148 ns) + CELL(0.618 ns) = 2.973 ns; Loc. = LCFF_X42_Y26_N17; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg16[0]'
            Info: Total cell delay = 1.482 ns ( 49.85 % )
            Info: Total interconnect delay = 1.491 ns ( 50.15 % )
        Info: - Longest clock path from clock "clk" to source register is 2.936 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1435; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.111 ns) + CELL(0.618 ns) = 2.936 ns; Loc. = LCFF_X38_Y33_N5; Fanout = 74; REG Node = 'Controle:inst4|ALUControl[0]'
            Info: Total cell delay = 1.482 ns ( 50.48 % )
            Info: Total interconnect delay = 1.454 ns ( 49.52 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[31]" through register "Controle:inst4|ALUControl[0]" is 17.340 ns
    Info: + Longest clock path from clock "clk" to source register is 2.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1435; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.111 ns) + CELL(0.618 ns) = 2.936 ns; Loc. = LCFF_X38_Y33_N5; Fanout = 74; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: Total cell delay = 1.482 ns ( 50.48 % )
        Info: Total interconnect delay = 1.454 ns ( 49.52 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 14.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y33_N5; Fanout = 74; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.053 ns) = 0.720 ns; Loc. = LCCOMB_X37_Y30_N2; Fanout = 37; COMB Node = 'Ula32:ALUControl|Mux41~0'
        Info: 3: + IC(0.378 ns) + CELL(0.228 ns) = 1.326 ns; Loc. = LCCOMB_X38_Y30_N10; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[2]~35'
        Info: 4: + IC(0.244 ns) + CELL(0.228 ns) = 1.798 ns; Loc. = LCCOMB_X38_Y30_N30; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[2]~3'
        Info: 5: + IC(0.362 ns) + CELL(0.228 ns) = 2.388 ns; Loc. = LCCOMB_X37_Y30_N4; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[3]~5'
        Info: 6: + IC(0.218 ns) + CELL(0.053 ns) = 2.659 ns; Loc. = LCCOMB_X37_Y30_N28; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~80'
        Info: 7: + IC(0.233 ns) + CELL(0.228 ns) = 3.120 ns; Loc. = LCCOMB_X37_Y30_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~82'
        Info: 8: + IC(0.217 ns) + CELL(0.053 ns) = 3.390 ns; Loc. = LCCOMB_X37_Y30_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~76'
        Info: 9: + IC(0.374 ns) + CELL(0.053 ns) = 3.817 ns; Loc. = LCCOMB_X37_Y30_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~72'
        Info: 10: + IC(0.317 ns) + CELL(0.053 ns) = 4.187 ns; Loc. = LCCOMB_X37_Y30_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~68'
        Info: 11: + IC(0.218 ns) + CELL(0.053 ns) = 4.458 ns; Loc. = LCCOMB_X37_Y30_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~64'
        Info: 12: + IC(0.596 ns) + CELL(0.225 ns) = 5.279 ns; Loc. = LCCOMB_X37_Y27_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~17'
        Info: 13: + IC(0.563 ns) + CELL(0.225 ns) = 6.067 ns; Loc. = LCCOMB_X36_Y28_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~18'
        Info: 14: + IC(0.242 ns) + CELL(0.228 ns) = 6.537 ns; Loc. = LCCOMB_X36_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~20'
        Info: 15: + IC(0.195 ns) + CELL(0.053 ns) = 6.785 ns; Loc. = LCCOMB_X36_Y28_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~22'
        Info: 16: + IC(0.556 ns) + CELL(0.053 ns) = 7.394 ns; Loc. = LCCOMB_X41_Y28_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~24'
        Info: 17: + IC(0.212 ns) + CELL(0.053 ns) = 7.659 ns; Loc. = LCCOMB_X41_Y28_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~26'
        Info: 18: + IC(0.206 ns) + CELL(0.053 ns) = 7.918 ns; Loc. = LCCOMB_X41_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~28'
        Info: 19: + IC(0.200 ns) + CELL(0.053 ns) = 8.171 ns; Loc. = LCCOMB_X41_Y28_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[29]~30'
        Info: 20: + IC(0.614 ns) + CELL(0.053 ns) = 8.838 ns; Loc. = LCCOMB_X42_Y31_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux0~1'
        Info: 21: + IC(3.500 ns) + CELL(1.972 ns) = 14.310 ns; Loc. = PIN_F23; Fanout = 0; PIN Node = 'S[31]'
        Info: Total cell delay = 4.198 ns ( 29.34 % )
        Info: Total interconnect delay = 10.112 ns ( 70.66 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4400 megabytes
    Info: Processing ended: Wed Oct 16 15:50:25 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


