Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Aug  3 17:07:58 2025
| Host         : BEN-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             115 |           45 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                   | processor/stage_IFID/IFID_reg_reg[35]_0     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | UART/receiver/buffer_write                        |                                             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | processor/stage_EX/IO_port_ID_reg[1]_0            |                                             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                                                   | UART/baud_count[9]_i_1_n_0                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | processor/stage_IFID/pred_nxt_prog_ctr[3]_i_1_n_0 |                                             |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                                   | processor/stage_EX/data_wr_addr[15]_i_1_n_0 |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | processor/stage_EX/p_2_in__0                      |                                             |                5 |             36 |         7.20 |
|  clk_IBUF_BUFG | processor/stage_IFID/pred_nxt_prog_ctr[3]_i_1_n_0 | processor/programcounter/prog_ctr_reg_rep_5 |               21 |             40 |         1.90 |
|  clk_IBUF_BUFG | processor/stage_EX/destination_reg_addr_reg[3]_1  |                                             |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG |                                                   |                                             |               34 |             76 |         2.24 |
|  clk_IBUF_BUFG |                                                   | btn_IBUF[0]                                 |               31 |             81 |         2.61 |
+----------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


