/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  reg [36:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire [32:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [5:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [23:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  reg [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_2z[6] ? celloutsig_1_0z : celloutsig_1_9z[6]);
  assign celloutsig_0_20z = !(celloutsig_0_2z[0] ? celloutsig_0_2z[4] : celloutsig_0_6z[0]);
  assign celloutsig_0_7z = celloutsig_0_2z[2] | celloutsig_0_6z[3];
  assign celloutsig_0_11z = celloutsig_0_3z[4] | celloutsig_0_4z[4];
  assign celloutsig_0_33z = ~(celloutsig_0_4z[2] ^ celloutsig_0_11z);
  assign celloutsig_1_12z = ~(celloutsig_1_5z ^ celloutsig_1_9z[4]);
  assign celloutsig_0_8z = ~(celloutsig_0_1z[30] ^ celloutsig_0_6z[3]);
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } + { in_data[175:173], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[111:104] + { celloutsig_1_7z[7], celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_1z[6:2] + { celloutsig_0_10z[5:2], celloutsig_0_11z };
  assign celloutsig_0_18z = celloutsig_0_16z[3:0] + { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[31:27] + { celloutsig_0_1z[13:10], celloutsig_0_0z };
  assign celloutsig_0_32z = { in_data[57:28], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_25z } + in_data[60:28];
  assign celloutsig_0_41z = celloutsig_0_32z[25:18] / { 1'h1, celloutsig_0_27z[1:0], celloutsig_0_27z };
  assign celloutsig_1_7z = { celloutsig_1_2z[5], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, 1'h1, celloutsig_1_3z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_3z[5:3], celloutsig_0_2z } / { 1'h1, in_data[17:11] };
  assign celloutsig_1_15z = { celloutsig_1_10z[9:7], celloutsig_1_12z, celloutsig_1_14z } / { 1'h1, in_data[127:119] };
  assign celloutsig_0_3z = in_data[60:55] / { 1'h1, in_data[83:79] };
  assign celloutsig_1_1z = { in_data[122:121], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_10z = { in_data[136:124], celloutsig_1_4z } / { 1'h1, celloutsig_1_9z[4:2], celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_17z[17:0], celloutsig_1_16z } / { 1'h1, celloutsig_1_17z[12:5], celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_0_27z = { celloutsig_0_9z[11:8], celloutsig_0_26z } / { 1'h1, celloutsig_0_1z[26:23] };
  assign celloutsig_0_0z = in_data[12:9] >= in_data[24:21];
  assign celloutsig_0_42z = { celloutsig_0_18z[2:1], celloutsig_0_33z, celloutsig_0_34z, celloutsig_0_11z } > in_data[81:77];
  assign celloutsig_1_3z = { in_data[102], celloutsig_1_1z, celloutsig_1_0z } > in_data[128:124];
  assign celloutsig_1_4z = in_data[118:102] > { in_data[120:106], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_24z = celloutsig_0_10z[4:1] > celloutsig_0_9z[10:7];
  assign celloutsig_0_30z = { celloutsig_0_16z[4:2], celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_10z } % { 1'h1, in_data[19:5] };
  assign celloutsig_0_25z = { celloutsig_0_6z[3:2], celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_24z } != in_data[21:17];
  assign celloutsig_0_26z = celloutsig_0_5z[4:0] != { celloutsig_0_16z[4:1], celloutsig_0_17z };
  assign celloutsig_0_9z = - in_data[93:81];
  assign celloutsig_1_0z = in_data[174:168] !== in_data[148:142];
  assign celloutsig_1_5z = { in_data[189:143], celloutsig_1_0z } !== { in_data[155:131], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z } !== { celloutsig_0_1z[11], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_4z = celloutsig_0_3z[5:1] | { celloutsig_0_3z[4:1], celloutsig_0_0z };
  assign celloutsig_1_16z = celloutsig_1_10z[5:1] | celloutsig_1_14z[4:0];
  assign celloutsig_0_6z = celloutsig_0_2z | celloutsig_0_2z;
  assign celloutsig_0_34z = celloutsig_0_30z[2] & celloutsig_0_5z[6];
  assign celloutsig_0_17z = celloutsig_0_7z & celloutsig_0_4z[3];
  assign celloutsig_1_17z = { celloutsig_1_10z, celloutsig_1_15z } <<< { in_data[164:158], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_6z[1:0], celloutsig_0_2z } <<< { celloutsig_0_1z[5], celloutsig_0_3z };
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 10'h000;
    else if (clkin_data[64]) celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z };
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_14z = celloutsig_1_9z[5:0];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 37'h0000000000;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[66:31], celloutsig_0_0z };
  assign { out_data[128], out_data[118:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
