static struct V_1 T_1 * F_1 ( int V_2 , int V_3 )\r\n{\r\nstruct V_1 * V_4 ;\r\nF_2 (info, &pci_root_infos, list)\r\nif ( V_4 -> V_2 == V_2 && V_4 -> V_3 == V_3 )\r\nreturn V_4 ;\r\nreturn NULL ;\r\n}\r\nstatic void T_1 F_3 ( int V_5 , int V_6 , int V_2 )\r\n{\r\n#ifdef F_4\r\nint V_7 ;\r\nfor ( V_7 = V_5 ; V_7 <= V_6 ; V_7 ++ )\r\nF_5 ( V_7 , V_2 ) ;\r\n#endif\r\n}\r\nstatic int T_1 F_6 ( void )\r\n{\r\nint V_8 ;\r\nunsigned V_9 ;\r\nunsigned V_10 ;\r\nint V_2 ;\r\nint V_3 ;\r\nint V_11 ;\r\nint V_12 ;\r\nstruct V_1 * V_4 ;\r\nT_2 V_13 ;\r\nT_3 V_14 ;\r\nT_3 V_15 ;\r\nstruct V_16 V_16 [ V_17 ] ;\r\nT_3 V_18 ;\r\nT_2 V_19 ;\r\nbool V_20 ;\r\nstruct V_21 V_22 , * V_23 ;\r\nT_3 V_24 ;\r\nT_3 V_25 ;\r\nif ( ! F_7 () )\r\nreturn - 1 ;\r\nV_20 = false ;\r\nfor ( V_8 = 0 ; V_8 < F_8 ( V_26 ) ; V_8 ++ ) {\r\nT_2 V_27 ;\r\nT_4 V_28 ;\r\nT_4 V_29 ;\r\nV_9 = V_26 [ V_8 ] . V_9 ;\r\nV_10 = V_26 [ V_8 ] . V_10 ;\r\nV_27 = F_9 ( V_9 , V_10 , 0 , V_30 ) ;\r\nV_29 = V_27 & 0xffff ;\r\nV_28 = ( V_27 >> 16 ) & 0xffff ;\r\nif ( V_26 [ V_8 ] . V_29 == V_29 &&\r\nV_26 [ V_8 ] . V_28 == V_28 ) {\r\nV_20 = true ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_20 )\r\nreturn 0 ;\r\nfor ( V_8 = 0 ; V_8 < 4 ; V_8 ++ ) {\r\nint V_5 ;\r\nint V_6 ;\r\nV_13 = F_9 ( V_9 , V_10 , 1 , 0xe0 + ( V_8 << 2 ) ) ;\r\nif ( ( V_13 & 7 ) != 3 )\r\ncontinue;\r\nV_5 = ( V_13 >> 16 ) & 0xff ;\r\nV_6 = ( V_13 >> 24 ) & 0xff ;\r\nV_2 = ( V_13 >> 4 ) & 0x07 ;\r\nF_3 ( V_5 , V_6 , V_2 ) ;\r\nV_3 = ( V_13 >> 8 ) & 0x03 ;\r\nV_4 = F_10 ( V_5 , V_6 , V_2 , V_3 ) ;\r\n}\r\nV_13 = F_9 ( V_9 , V_10 , 0 , 0x60 ) ;\r\nV_11 = ( V_13 >> 8 ) & 0x07 ;\r\nV_13 = F_9 ( V_9 , V_10 , 0 , 0x64 ) ;\r\nV_12 = ( V_13 >> 8 ) & 0x03 ;\r\nmemset ( V_16 , 0 , sizeof( V_16 ) ) ;\r\nF_11 ( V_16 , V_17 , 0 , 0 , 0xffff + 1 ) ;\r\nfor ( V_8 = 0 ; V_8 < 4 ; V_8 ++ ) {\r\nV_13 = F_9 ( V_9 , V_10 , 1 , 0xc0 + ( V_8 << 3 ) ) ;\r\nif ( ! ( V_13 & 3 ) )\r\ncontinue;\r\nV_14 = V_13 & 0xfff000 ;\r\nV_13 = F_9 ( V_9 , V_10 , 1 , 0xc4 + ( V_8 << 3 ) ) ;\r\nV_2 = V_13 & 0x07 ;\r\nV_3 = ( V_13 >> 4 ) & 0x03 ;\r\nV_15 = ( V_13 & 0xfff000 ) | 0xfff ;\r\nV_4 = F_1 ( V_2 , V_3 ) ;\r\nif ( ! V_4 )\r\ncontinue;\r\nF_12 ( V_31 L_1 ,\r\nV_2 , V_3 , V_14 , V_15 ) ;\r\nif ( V_15 > 0xffff )\r\nV_15 = 0xffff ;\r\nF_13 ( V_4 , V_14 , V_15 , V_32 , 1 ) ;\r\nF_14 ( V_16 , V_17 , V_14 , V_15 + 1 ) ;\r\n}\r\nV_4 = F_1 ( V_11 , V_12 ) ;\r\nif ( V_4 ) {\r\nfor ( V_8 = 0 ; V_8 < V_17 ; V_8 ++ ) {\r\nif ( ! V_16 [ V_8 ] . V_15 )\r\ncontinue;\r\nF_13 ( V_4 , V_16 [ V_8 ] . V_14 , V_16 [ V_8 ] . V_15 - 1 ,\r\nV_32 , 1 ) ;\r\n}\r\n}\r\nmemset ( V_16 , 0 , sizeof( V_16 ) ) ;\r\nV_15 = F_15 ( ( 0xfdULL << 32 ) - 1 ) ;\r\nV_15 ++ ;\r\nF_11 ( V_16 , V_17 , 0 , 0 , V_15 ) ;\r\nV_19 = V_33 ;\r\nF_16 ( V_19 , V_18 ) ;\r\nV_15 = ( V_18 & 0xffffff800000ULL ) ;\r\nF_12 ( V_34 L_2 , V_15 , V_15 >> 20 ) ;\r\nif ( V_15 < ( 1ULL << 32 ) )\r\nF_14 ( V_16 , V_17 , 0 , V_15 ) ;\r\nV_23 = F_17 ( & V_22 ) ;\r\nif ( V_23 ) {\r\nF_12 ( V_31 L_3 , V_23 ) ;\r\nV_24 = V_23 -> V_14 ;\r\nV_25 = V_23 -> V_15 ;\r\nF_14 ( V_16 , V_17 , V_24 ,\r\nV_25 + 1 ) ;\r\n} else {\r\nV_24 = 0 ;\r\nV_25 = 0 ;\r\n}\r\nfor ( V_8 = 0 ; V_8 < 8 ; V_8 ++ ) {\r\nV_13 = F_9 ( V_9 , V_10 , 1 , 0x80 + ( V_8 << 3 ) ) ;\r\nif ( ! ( V_13 & 3 ) )\r\ncontinue;\r\nV_14 = V_13 & 0xffffff00 ;\r\nV_14 <<= 8 ;\r\nV_13 = F_9 ( V_9 , V_10 , 1 , 0x84 + ( V_8 << 3 ) ) ;\r\nV_2 = V_13 & 0x07 ;\r\nV_3 = ( V_13 >> 4 ) & 0x03 ;\r\nV_15 = ( V_13 & 0xffffff00 ) ;\r\nV_15 <<= 8 ;\r\nV_15 |= 0xffff ;\r\nV_4 = F_1 ( V_2 , V_3 ) ;\r\nif ( ! V_4 )\r\ncontinue;\r\nF_12 ( V_31 L_4 ,\r\nV_2 , V_3 , V_14 , V_15 ) ;\r\nif ( V_25 ) {\r\nint V_35 = 0 ;\r\nT_3 V_36 = 0 ;\r\nif ( V_14 >= V_24 &&\r\nV_14 <= V_25 ) {\r\nV_14 = V_25 + 1 ;\r\nV_35 = 1 ;\r\n}\r\nif ( V_15 >= V_24 &&\r\nV_15 <= V_25 ) {\r\nV_15 = V_24 - 1 ;\r\nV_35 = 1 ;\r\n}\r\nif ( V_14 < V_24 &&\r\nV_15 > V_25 ) {\r\nV_36 = V_24 - 1 ;\r\nF_13 ( V_4 , V_14 , V_36 , V_37 , 0 ) ;\r\nF_14 ( V_16 , V_17 , V_14 ,\r\nV_36 + 1 ) ;\r\nF_12 ( V_38 L_5 , V_14 , V_36 ) ;\r\nV_14 = V_25 + 1 ;\r\nV_35 = 1 ;\r\n}\r\nif ( V_35 ) {\r\nif ( V_14 <= V_15 ) {\r\nF_12 ( V_38 L_6 , V_36 ? L_7 : L_8 , V_14 , V_15 ) ;\r\n} else {\r\nF_12 ( V_38 L_9 , V_36 ? L_10 : L_11 ) ;\r\ncontinue;\r\n}\r\n}\r\n}\r\nF_13 ( V_4 , F_15 ( V_14 ) , F_15 ( V_15 ) ,\r\nV_37 , 1 ) ;\r\nF_14 ( V_16 , V_17 , V_14 , V_15 + 1 ) ;\r\nF_12 ( V_38 L_12 ) ;\r\n}\r\nV_19 = V_39 ;\r\nF_16 ( V_19 , V_18 ) ;\r\nif ( V_18 & ( 1 << 21 ) ) {\r\nV_19 = V_40 ;\r\nF_16 ( V_19 , V_18 ) ;\r\nV_15 = ( V_18 & 0xffffff800000ULL ) ;\r\nF_12 ( V_34 L_13 , V_15 , V_15 >> 20 ) ;\r\nF_14 ( V_16 , V_17 , 1ULL << 32 , V_15 ) ;\r\n}\r\nV_4 = F_1 ( V_11 , V_12 ) ;\r\nif ( V_4 ) {\r\nfor ( V_8 = 0 ; V_8 < V_17 ; V_8 ++ ) {\r\nif ( ! V_16 [ V_8 ] . V_15 )\r\ncontinue;\r\nF_13 ( V_4 , F_15 ( V_16 [ V_8 ] . V_14 ) ,\r\nF_15 ( V_16 [ V_8 ] . V_15 - 1 ) ,\r\nV_37 , 1 ) ;\r\n}\r\n}\r\nF_2 (info, &pci_root_infos, list) {\r\nint V_41 ;\r\nstruct V_42 * V_43 ;\r\nV_41 = V_4 -> V_44 . V_14 ;\r\nF_12 ( V_31 L_14 ,\r\n& V_4 -> V_44 , V_4 -> V_2 , V_4 -> V_3 ) ;\r\nF_2 (root_res, &info->resources, list)\r\nF_12 ( V_31 L_15 ,\r\nV_41 , & V_43 -> V_45 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_18 ( void * V_46 )\r\n{\r\nT_3 V_13 ;\r\nF_16 ( V_47 , V_13 ) ;\r\nif ( ! ( V_13 & V_48 ) ) {\r\nV_13 |= V_48 ;\r\nF_19 ( V_47 , V_13 ) ;\r\n}\r\n}\r\nstatic int F_20 ( struct V_49 * V_50 , unsigned long V_51 ,\r\nvoid * V_52 )\r\n{\r\nint V_53 = ( long ) V_52 ;\r\nswitch ( V_51 ) {\r\ncase V_54 :\r\ncase V_55 :\r\nF_21 ( V_53 , F_18 , NULL , 0 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_56 ;\r\n}\r\nstatic void T_1 F_22 ( void )\r\n{\r\n#ifdef F_23\r\nunsigned int V_8 , V_57 ;\r\nfor ( V_57 = V_8 = 0 ; ! V_57 && V_58 [ V_8 ] . V_59 ; ++ V_8 ) {\r\nT_5 V_9 = V_58 [ V_8 ] . V_9 ;\r\nT_5 V_10 = V_58 [ V_8 ] . V_60 ;\r\nT_5 V_61 = V_58 [ V_8 ] . V_59 ;\r\nfor (; V_10 < V_61 ; ++ V_10 ) {\r\nT_2 V_18 = F_9 ( V_9 , V_10 , 3 , 0 ) ;\r\nif ( ! F_24 ( V_18 ) )\r\ncontinue;\r\nV_18 = F_9 ( V_9 , V_10 , 3 , 0x8c ) ;\r\nif ( ! ( V_18 & ( V_48 >> 32 ) ) ) {\r\nV_18 |= V_48 >> 32 ;\r\nF_25 ( V_9 , V_10 , 3 , 0x8c , V_18 ) ;\r\n}\r\n++ V_57 ;\r\n}\r\n}\r\n#endif\r\n}\r\nstatic int T_1 F_26 ( void )\r\n{\r\nint V_53 ;\r\nif ( V_62 . V_63 < 0x10 )\r\nreturn 0 ;\r\nif ( F_7 () )\r\nF_22 () ;\r\nF_27 ( & V_64 ) ;\r\nF_28 (cpu)\r\nF_20 ( & V_64 , ( unsigned long ) V_54 ,\r\n( void * ) ( long ) V_53 ) ;\r\nV_65 |= V_66 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_29 ( void )\r\n{\r\nif ( V_62 . V_67 != V_68 )\r\nreturn 0 ;\r\nF_6 () ;\r\nF_26 () ;\r\nreturn 0 ;\r\n}
