// Seed: 3803508735
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  type_11 id_8 (
      .id_0(id_9),
      .id_1(1'd0),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1)
  );
  always @(*) begin
    id_2 <= id_7;
  end
  logic id_10;
endmodule
