<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>ACX_LRAM2K_SDP</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part398.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part400.htm">Next &gt;</a></p><p class="s16" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark521">&zwnj;</a>ACX_LRAM2K_SDP<a name="bookmark568">&zwnj;</a></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 16pt;text-indent: 0pt;text-align: left;"><span><img width="644" height="447" alt="image" src="Image_509.jpg"/></span></p><p class="s18" style="padding-top: 11pt;text-indent: 0pt;text-align: center;">Figure 77: <span class="h4">ACX_LRAM2K_SDP Logic Symbol</span></p><p class="s3" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ACX_LRAM2K_SDP implements a 2Kb, simple dual-port (SDP) memory block with one write port and one read port. Each port can be configured as either a 16 × 144, 32 × 72 or 64 × 36 memory array. The write operation is synchronous, while the read operation is combinatorial. For higher performance operation, an additional output register can be enabled. Enabling the output register causes an additional cycle of read latency. There are no per-byte write enables, the entire word is written on each cycle that <span class="s17">wren </span>is asserted.</p><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The initial value of the memory contents may be specified either with parameters or with a memory initialization file.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="662" height="215" alt="image" src="Image_510.jpg"/></span></p><p class="s18" style="padding-top: 10pt;text-indent: 0pt;text-align: center;">Figure 78: <span class="h4">ACX_LRAM2K_SDP Block Diagram</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part400.htm">Parameters</a><a class="toc0" href="part401.htm">Ports</a><a class="toc0" href="part402.htm">Memory Organization and Data Input/Output Pin Assignments</a><a class="toc0" href="part403.htm">Read and Write Operations</a><a class="toc1" href="part404.htm">Timing Options</a><a class="toc1" href="part405.htm">Read Operation</a><a class="toc1" href="part406.htm">Write Operation</a><a class="toc1" href="part407.htm">Simultaneous Memory Operations</a><a class="toc0" href="part408.htm">Memory Initialization</a><a class="toc1" href="part409.htm">Initializing with Parameters</a><a class="toc1" href="part410.htm">Initializing with Memory Initialization File</a><a class="toc0" href="part411.htm">Using ACX_LRAM2K_SDP as a Read-Only Memory (ROM)</a><a class="toc0" href="part412.htm">Inference</a><a class="toc0" href="part413.htm">Instantiation Templates</a><a class="toc1" href="part414.htm">Verilog</a><a class="toc1" href="part415.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part398.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part400.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
