{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767183861379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767183861386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 31 13:24:21 2025 " "Processing started: Wed Dec 31 13:24:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767183861386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183861386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis " "Command: quartus_map --read_settings_files=on --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183861386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767183861989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767183861989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183872576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183872576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM-basic " "Found design unit 1: MainFSM-basic" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM " "Found entity 1: MainFSM" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183873005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesiscircuitry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesiscircuitry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinLUT-basic " "Found design unit 1: SinLUT-basic" {  } { { "SynthesisCircuitry.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/SynthesisCircuitry.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinLUT " "Found entity 1: SinLUT" {  } { { "SynthesisCircuitry.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/SynthesisCircuitry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183873005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configureadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configureadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigureADC-basic " "Found design unit 1: ConfigureADC-basic" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigureADC " "Found entity 1: ConfigureADC" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183873005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-basic " "Found design unit 1: TestBench-basic" {  } { { "TestBench.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/TestBench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/TestBench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183873005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigROM-basic " "Found design unit 1: ConfigROM-basic" {  } { { "ConfigROM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigROM " "Found entity 1: ConfigROM" {  } { { "ConfigROM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183873005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183873005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainFSM " "Elaborating entity \"MainFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767183873062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SinLUT SinLUT:synthesizer A:basic " "Elaborating entity \"SinLUT\" using architecture \"A:basic\" for hierarchy \"SinLUT:synthesizer\"" {  } { { "MainFSM.vhd" "synthesizer" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767183873064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ConfigureADC ConfigureADC:configurator A:basic " "Elaborating entity \"ConfigureADC\" using architecture \"A:basic\" for hierarchy \"ConfigureADC:configurator\"" {  } { { "MainFSM.vhd" "configurator" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767183873066 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "internalClock ConfigureADC.vhd(301) " "VHDL warning at ConfigureADC.vhd(301): sensitivity list already contains internalClock" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 301 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183873070 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ConfigROM ConfigureADC:configurator\|ConfigROM:ConfigMemory A:basic " "Elaborating entity \"ConfigROM\" using architecture \"A:basic\" for hierarchy \"ConfigureADC:configurator\|ConfigROM:ConfigMemory\"" {  } { { "ConfigureADC.vhd" "ConfigMemory" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767183873084 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ConfigureADC:configurator\|ConfigROM:ConfigMemory\|configValues " "RAM logic \"ConfigureADC:configurator\|ConfigROM:ConfigMemory\|configValues\" is uninferred due to inappropriate RAM size" {  } { { "ConfigROM.vhd" "configValues" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767183873356 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1767183873356 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "15 64 0 1 1 " "15 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "49 63 " "Addresses ranging from 49 to 63 are not initialized" {  } { { "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/db/HFFrequencySynthesis.ram0_ConfigROM_8d4fd7c8.hdl.mif" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/db/HFFrequencySynthesis.ram0_ConfigROM_8d4fd7c8.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1767183873356 ""}  } { { "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/db/HFFrequencySynthesis.ram0_ConfigROM_8d4fd7c8.hdl.mif" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/db/HFFrequencySynthesis.ram0_ConfigROM_8d4fd7c8.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1767183873356 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sclk " "Inserted always-enabled tri-state buffer between \"sclk\" and its non-tri-state driver." {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1767183873563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sdenb " "Inserted always-enabled tri-state buffer between \"sdenb\" and its non-tri-state driver." {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1767183873563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "configok " "Inserted always-enabled tri-state buffer between \"configok\" and its non-tri-state driver." {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1767183873563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "discardBuffer " "Inserted always-enabled tri-state buffer between \"discardBuffer\" and its non-tri-state driver." {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 24 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1767183873563 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1767183873563 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "resetn " "bidirectional pin \"resetn\" has no driver" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1767183873563 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1767183873563 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "configok " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"configok\" is moved to its source" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1767183873563 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "discardBuffer " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"discardBuffer\" is moved to its source" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 24 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1767183873563 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1767183873563 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sclk~synth " "Node \"sclk~synth\"" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767183873618 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdenb~synth " "Node \"sdenb~synth\"" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767183873618 ""} { "Warning" "WMLS_MLS_NODE_NAME" "configok~synth " "Node \"configok~synth\"" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767183873618 ""} { "Warning" "WMLS_MLS_NODE_NAME" "discardBuffer~synth " "Node \"discardBuffer~synth\"" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767183873618 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767183873618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767183873689 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ConfigureADC:configurator\|SDIO~en High " "Register ConfigureADC:configurator\|SDIO~en will power up to High" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 12 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1767183873817 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1767183873817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767183874088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767183874088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767183874143 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767183874143 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1767183874143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767183874143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767183874143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767183874175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 31 13:24:34 2025 " "Processing ended: Wed Dec 31 13:24:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767183874175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767183874175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767183874175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183874175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1767183875447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767183875463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 31 13:24:35 2025 " "Processing started: Wed Dec 31 13:24:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767183875463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1767183875463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1767183875463 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1767183875632 ""}
{ "Info" "0" "" "Project  = HFFrequencySynthesis" {  } {  } 0 0 "Project  = HFFrequencySynthesis" 0 0 "Fitter" 0 0 1767183875633 ""}
{ "Info" "0" "" "Revision = HFFrequencySynthesis" {  } {  } 0 0 "Revision = HFFrequencySynthesis" 0 0 "Fitter" 0 0 1767183875633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1767183875770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1767183875770 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HFFrequencySynthesis 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"HFFrequencySynthesis\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1767183875776 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1767183875828 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1767183875828 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1767183876205 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1767183876231 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1767183876475 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "17 " "17 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[0\] output_p\[0\](n) " "differential I/O pin \"output_p\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[0\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[0\]" } { 0 "output_p\[0\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[1\] output_p\[1\](n) " "differential I/O pin \"output_p\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[1\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[1\]" } { 0 "output_p\[1\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[2\] output_p\[2\](n) " "differential I/O pin \"output_p\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[2\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[2\]" } { 0 "output_p\[2\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[3\] output_p\[3\](n) " "differential I/O pin \"output_p\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[3\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[3\]" } { 0 "output_p\[3\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[4\] output_p\[4\](n) " "differential I/O pin \"output_p\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[4\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[4\]" } { 0 "output_p\[4\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[4](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[5\] output_p\[5\](n) " "differential I/O pin \"output_p\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[5\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[5\]" } { 0 "output_p\[5\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[5](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[6\] output_p\[6\](n) " "differential I/O pin \"output_p\[6\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[6\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[6\]" } { 0 "output_p\[6\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[6](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[7\] output_p\[7\](n) " "differential I/O pin \"output_p\[7\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[7\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[7\]" } { 0 "output_p\[7\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[7](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[8\] output_p\[8\](n) " "differential I/O pin \"output_p\[8\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[8\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[8\]" } { 0 "output_p\[8\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[8](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[9\] output_p\[9\](n) " "differential I/O pin \"output_p\[9\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[9\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[9\]" } { 0 "output_p\[9\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[9](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[10\] output_p\[10\](n) " "differential I/O pin \"output_p\[10\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[10\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[10\]" } { 0 "output_p\[10\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[10](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[11\] output_p\[11\](n) " "differential I/O pin \"output_p\[11\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[11\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[11\]" } { 0 "output_p\[11\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[11](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[12\] output_p\[12\](n) " "differential I/O pin \"output_p\[12\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[12\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[12\]" } { 0 "output_p\[12\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[12](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[13\] output_p\[13\](n) " "differential I/O pin \"output_p\[13\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[13\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[13\]" } { 0 "output_p\[13\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[13](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[14\] output_p\[14\](n) " "differential I/O pin \"output_p\[14\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[14\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[14\]" } { 0 "output_p\[14\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[14](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "output_p\[15\] output_p\[15\](n) " "differential I/O pin \"output_p\[15\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"output_p\[15\](n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output_p\[15\]" } { 0 "output_p\[15\](n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output_p[15](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "parallelDataClk_p parallelDataClk_p(n) " "differential I/O pin \"parallelDataClk_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"parallelDataClk_p(n)\"." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { parallelDataClk_p } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "parallelDataClk_p" } { 0 "parallelDataClk_p(n)" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { parallelDataClk_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1767183882186 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1767183882186 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1767183882250 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "inputClock~inputCLKENA0 31 global CLKCTRL_G12 " "inputClock~inputCLKENA0 with 31 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1767183882357 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "WrReEnButton~inputCLKENA0 2 global CLKCTRL_G6 " "WrReEnButton~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1767183882357 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1767183882357 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767183882357 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1767183882362 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1767183882362 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1767183882362 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1767183882362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1767183882362 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1767183882362 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HFFrequencySynthesis.sdc " "Synopsys Design Constraints File file not found: 'HFFrequencySynthesis.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1767183883013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1767183883013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1767183883029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1767183883029 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1767183883029 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1767183883029 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767183883029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767183883029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ConfigureADC:configurator\|internalClock " "   1.000 ConfigureADC:configurator\|internalClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767183883029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 innerDataClock " "   1.000 innerDataClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767183883029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   inputClock " "   1.000   inputClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767183883029 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 WrReEnButton " "   1.000 WrReEnButton" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767183883029 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1767183883029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1767183883060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1767183883060 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1767183883060 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clockBuffOut\[0\] " "Node \"clockBuffOut\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clockBuffOut\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1767183883108 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clockBuffOut\[1\] " "Node \"clockBuffOut\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clockBuffOut\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1767183883108 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clockBuffOut\[2\] " "Node \"clockBuffOut\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clockBuffOut\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1767183883108 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1767183883108 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767183883108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1767183887151 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1767183887356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767183888350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1767183889416 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1767183891345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767183891345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1767183892422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y49 X33_Y61 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y49 to location X33_Y61" {  } { { "loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y49 to location X33_Y61"} { { 12 { 0 ""} 23 49 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1767183896524 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1767183896524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767183899891 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1767183901785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1767183901817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1767183902228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1767183902228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1767183903343 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767183906946 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1767183907183 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sclk a permanently enabled " "Pin sclk has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sclk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767183907183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdenb a permanently enabled " "Pin sdenb has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdenb } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdenb" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767183907183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "configok a permanently enabled " "Pin configok has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { configok } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "configok" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767183907183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "resetn a permanently disabled " "Pin resetn has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { resetn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resetn" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767183907183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "discardBuffer a permanently enabled " "Pin discardBuffer has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { discardBuffer } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "discardBuffer" } } } } { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1767183907183 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1767183907183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/output_files/HFFrequencySynthesis.fit.smsg " "Generated suppressed messages file Z:/dev/hw/DDS/fpga_vhdl/ter/dds/output_files/HFFrequencySynthesis.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1767183907246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6443 " "Peak virtual memory: 6443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767183907956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 31 13:25:07 2025 " "Processing ended: Wed Dec 31 13:25:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767183907956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767183907956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767183907956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1767183907956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1767183909112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767183909112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 31 13:25:08 2025 " "Processing started: Wed Dec 31 13:25:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767183909112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1767183909112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1767183909112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1767183910015 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1767183914341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767183914645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 31 13:25:14 2025 " "Processing ended: Wed Dec 31 13:25:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767183914645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767183914645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767183914645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1767183914645 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1767183915287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1767183915906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767183915922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 31 13:25:15 2025 " "Processing started: Wed Dec 31 13:25:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767183915922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1767183915922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HFFrequencySynthesis -c HFFrequencySynthesis " "Command: quartus_sta HFFrequencySynthesis -c HFFrequencySynthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1767183915922 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1767183916090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1767183916971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1767183916971 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1767183917018 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1767183917018 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HFFrequencySynthesis.sdc " "Synopsys Design Constraints File file not found: 'HFFrequencySynthesis.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1767183917496 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183917496 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name innerDataClock innerDataClock " "create_clock -period 1.000 -name innerDataClock innerDataClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1767183917496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inputClock inputClock " "create_clock -period 1.000 -name inputClock inputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1767183917496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ConfigureADC:configurator\|internalClock ConfigureADC:configurator\|internalClock " "create_clock -period 1.000 -name ConfigureADC:configurator\|internalClock ConfigureADC:configurator\|internalClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1767183917496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WrReEnButton WrReEnButton " "create_clock -period 1.000 -name WrReEnButton WrReEnButton" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1767183917496 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767183917496 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1767183917496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767183917512 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1767183917512 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1767183917512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1767183917569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1767183917569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.541 " "Worst-case setup slack is -5.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.541            -223.366 innerDataClock  " "   -5.541            -223.366 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.464            -111.118 ConfigureADC:configurator\|internalClock  " "   -5.464            -111.118 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938             -55.061 inputClock  " "   -3.938             -55.061 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -1.030 WrReEnButton  " "   -0.609              -1.030 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183917575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 inputClock  " "    0.280               0.000 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 WrReEnButton  " "    0.329               0.000 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 innerDataClock  " "    0.354               0.000 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 ConfigureADC:configurator\|internalClock  " "    0.496               0.000 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183917575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767183917575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767183917586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -42.521 innerDataClock  " "   -0.538             -42.521 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.130 inputClock  " "   -0.538             -28.130 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.885 ConfigureADC:configurator\|internalClock  " "   -0.538             -19.885 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.568 WrReEnButton  " "   -0.538              -1.568 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183917586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183917586 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767183917602 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767183917602 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1767183917607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1767183917639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1767183919258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767183919395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1767183919410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1767183919410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.739 " "Worst-case setup slack is -5.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.739            -229.869 innerDataClock  " "   -5.739            -229.869 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.654            -113.949 ConfigureADC:configurator\|internalClock  " "   -5.654            -113.949 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.865             -53.409 inputClock  " "   -3.865             -53.409 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.933 WrReEnButton  " "   -0.513              -0.933 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183919410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.041 " "Worst-case hold slack is -0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.041 inputClock  " "   -0.041              -0.041 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 innerDataClock  " "    0.356               0.000 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 WrReEnButton  " "    0.441               0.000 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ConfigureADC:configurator\|internalClock  " "    0.454               0.000 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183919410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767183919424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767183919426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -42.214 innerDataClock  " "   -0.538             -42.214 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -30.352 inputClock  " "   -0.538             -30.352 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.799 ConfigureADC:configurator\|internalClock  " "   -0.538             -19.799 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.722 WrReEnButton  " "   -0.538              -1.722 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183919432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183919432 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767183919444 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767183919444 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1767183919450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1767183919711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1767183920497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767183920587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1767183920597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1767183920597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.820 " "Worst-case setup slack is -2.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.820             -20.849 inputClock  " "   -2.820             -20.849 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.451             -45.008 ConfigureADC:configurator\|internalClock  " "   -2.451             -45.008 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.203             -88.363 innerDataClock  " "   -2.203             -88.363 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 WrReEnButton  " "    0.209               0.000 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183920597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 innerDataClock  " "    0.108               0.000 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 inputClock  " "    0.129               0.000 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 WrReEnButton  " "    0.182               0.000 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 ConfigureADC:configurator\|internalClock  " "    0.201               0.000 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183920603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767183920607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767183920607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.427 " "Worst-case minimum pulse width slack is -0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -3.002 inputClock  " "   -0.427              -3.002 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.100 WrReEnButton  " "   -0.050              -0.100 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.024 innerDataClock  " "   -0.003              -0.024 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 ConfigureADC:configurator\|internalClock  " "    0.078               0.000 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183920607 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767183920625 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767183920625 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1767183920629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767183920805 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1767183920808 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1767183920808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.379 " "Worst-case setup slack is -2.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.379             -43.127 ConfigureADC:configurator\|internalClock  " "   -2.379             -43.127 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.373             -16.455 inputClock  " "   -2.373             -16.455 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.036             -80.594 innerDataClock  " "   -2.036             -80.594 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 WrReEnButton  " "    0.286               0.000 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183920808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.056 " "Worst-case hold slack is -0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.117 inputClock  " "   -0.056              -0.117 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 innerDataClock  " "    0.089               0.000 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 ConfigureADC:configurator\|internalClock  " "    0.171               0.000 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 WrReEnButton  " "    0.191               0.000 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183920818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767183920820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1767183920822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.392 " "Worst-case minimum pulse width slack is -0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392              -3.127 inputClock  " "   -0.392              -3.127 inputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.136 WrReEnButton  " "   -0.068              -0.136 WrReEnButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 innerDataClock  " "    0.033               0.000 innerDataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 ConfigureADC:configurator\|internalClock  " "    0.093               0.000 ConfigureADC:configurator\|internalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1767183920826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1767183920826 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1767183920830 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1767183920830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1767183922349 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1767183922365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5141 " "Peak virtual memory: 5141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767183922443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 31 13:25:22 2025 " "Processing ended: Wed Dec 31 13:25:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767183922443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767183922443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767183922443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1767183922443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1767183923538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767183923540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 31 13:25:23 2025 " "Processing started: Wed Dec 31 13:25:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767183923540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1767183923540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1767183923540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1767183924726 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1767183924770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HFFrequencySynthesis.vho Z:/dev/hw/DDS/fpga_vhdl/ter/dds/simulation/modelsim/ simulation " "Generated file HFFrequencySynthesis.vho in folder \"Z:/dev/hw/DDS/fpga_vhdl/ter/dds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1767183924931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767183925010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 31 13:25:25 2025 " "Processing ended: Wed Dec 31 13:25:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767183925010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767183925010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767183925010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1767183925010 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1767183925816 ""}
