

================================================================
== Vivado HLS Report for 'pixel_pack'
================================================================
* Date:           Sun Oct 15 10:21:26 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        pixel_pack
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      2.94|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        |- Loop 3  |    ?|    ?|         4|          4|          4|     ?|    yes   |
        |- Loop 4  |    ?|    ?|         2|          2|          2|     ?|    yes   |
        |- Loop 5  |    ?|    ?|         2|          2|          2|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     34|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      82|    120|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    501|
|Register         |        -|      -|     730|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     812|    655|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |pixel_pack_AXILiteS_s_axi_U  |pixel_pack_AXILiteS_s_axi  |        0|      0|  82|  120|
    +-----------------------------+---------------------------+---------+-------+----+-----+
    |Total                        |                           |        0|      0|  82|  120|
    +-----------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |out_c1_V_fu_455_p2  |     +    |      0|  0|   9|           9|           9|
    |out_c2_V_fu_468_p2  |     +    |      0|  0|   9|           9|           9|
    |ap_sig_129          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_323          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_332          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_335          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_357          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_363          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_370          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_382          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_425          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_440          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_445          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_892          |    and   |      0|  0|   1|           1|           1|
    |grp_fu_437_p2       |    or    |      0|  0|   1|           1|           1|
    |user_3_1_fu_545_p2  |    or    |      0|  0|   1|           1|           1|
    |user_3_2_fu_565_p2  |    or    |      0|  0|   1|           1|           1|
    |user_3_3_fu_587_p2  |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  34|          34|          34|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  15|         17|    1|         17|
    |ap_reg_phiprechg_p_067_2_1_reg_287pp4_it0  |   4|          2|    4|          8|
    |ap_reg_phiprechg_p_067_2_2_reg_328pp4_it0  |   4|          2|    4|          8|
    |ap_reg_phiprechg_p_071_2_1_reg_277pp4_it0  |   4|          2|    4|          8|
    |ap_reg_phiprechg_p_071_2_2_reg_318pp4_it0  |   4|          2|    4|          8|
    |ap_reg_phiprechg_p_084_2_1_reg_297pp4_it0  |  96|          2|   96|        192|
    |ap_reg_phiprechg_p_084_2_2_reg_338pp4_it0  |  96|          2|   96|        192|
    |ap_reg_ppiten_pp4_it1                      |   1|          2|    1|          2|
    |ap_sig_ioackin_out_stream_TREADY           |   1|          2|    1|          2|
    |in_stream_TDATA_blk_n                      |   1|          2|    1|          2|
    |last_2_1_reg_267                           |   1|          2|    1|          2|
    |last_2_2_reg_307                           |   1|          3|    1|          3|
    |last_2_3_phi_fu_381_p4                     |   1|          3|    1|          3|
    |last_6_2_reg_203                           |   1|          2|    1|          2|
    |last_6_3_phi_fu_248_p4                     |   1|          3|    1|          3|
    |out_stream_TDATA                           |  64|          8|   32|        256|
    |out_stream_TDATA_blk_n                     |   1|          2|    1|          2|
    |out_stream_TLAST                           |   1|          6|    1|          6|
    |out_stream_TUSER                           |   1|          7|    1|          7|
    |p_0464_2_1_reg_183                         |  32|          2|   32|         64|
    |p_0464_2_2_reg_214                         |  32|          2|   32|         64|
    |p_0464_2_3_phi_fu_237_p4                   |  32|          3|   32|         96|
    |p_067_2_3_phi_fu_361_p4                    |   4|          3|    4|         12|
    |p_071_2_3_phi_fu_351_p4                    |   4|          3|    4|         12|
    |p_084_2_3_phi_fu_371_p4                    |  96|          3|   96|        288|
    |user_1_1_reg_193                           |   1|          2|    1|          2|
    |user_1_2_reg_224                           |   1|          2|    1|          2|
    |user_1_3_phi_fu_259_p4                     |   1|          3|    1|          3|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 501|         94|  455|       1266|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |alpha_V_0_data_reg                         |   8|   0|    8|          0|
    |alpha_V_0_vld_reg                          |   0|   0|    1|          1|
    |alpha_V_read_reg_847                       |   8|   0|    8|          0|
    |ap_CS_fsm                                  |  16|   0|   16|          0|
    |ap_reg_ioackin_out_stream_TREADY           |   1|   0|    1|          0|
    |ap_reg_phiprechg_last_2_1_reg_267pp4_it0   |   1|   0|    1|          0|
    |ap_reg_phiprechg_p_067_2_1_reg_287pp4_it0  |   4|   0|    4|          0|
    |ap_reg_phiprechg_p_067_2_2_reg_328pp4_it0  |   4|   0|    4|          0|
    |ap_reg_phiprechg_p_071_2_1_reg_277pp4_it0  |   4|   0|    4|          0|
    |ap_reg_phiprechg_p_071_2_2_reg_318pp4_it0  |   4|   0|    4|          0|
    |ap_reg_phiprechg_p_084_2_1_reg_297pp4_it0  |  96|   0|   96|          0|
    |ap_reg_phiprechg_p_084_2_2_reg_338pp4_it0  |  96|   0|   96|          0|
    |ap_reg_ppiten_pp4_it0                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp4_it1                      |   1|   0|    1|          0|
    |in_stream_last_V_val4_reg_911              |   1|   0|    1|          0|
    |in_stream_last_V_val_reg_945               |   1|   0|    1|          0|
    |in_stream_user_V_val6_reg_905              |   1|   0|    1|          0|
    |last_2_1_reg_267                           |   1|   0|    1|          0|
    |last_2_2_reg_307                           |   1|   0|    1|          0|
    |last_6_1_reg_173                           |   1|   0|    1|          0|
    |last_6_2_reg_203                           |   1|   0|    1|          0|
    |mode_0_data_reg                            |  32|   0|   32|          0|
    |mode_0_vld_reg                             |   0|   0|    1|          1|
    |p_0464_2_1_reg_183                         |  32|   0|   32|          0|
    |p_0464_2_2_reg_214                         |  32|   0|   32|          0|
    |p_0464_s_fu_122                            |  32|   0|   32|          0|
    |p_067_s_fu_130                             |   4|   0|    4|          0|
    |p_071_s_fu_134                             |   4|   0|    4|          0|
    |p_084_s_fu_126                             |  96|   0|   96|          0|
    |p_Result_29_1_reg_998                      |  32|   0|   32|          0|
    |p_Result_29_2_reg_1013                     |  32|   0|   32|          0|
    |p_Result_3_reg_884                         |   8|   0|    8|          0|
    |p_Result_7_reg_950                         |  96|   0|   96|          0|
    |p_Result_9_reg_916                         |  32|   0|   32|          0|
    |p_Result_s_30_reg_879                      |   8|   0|    8|          0|
    |reg_429_1                                  |   1|   0|    1|          0|
    |tmp_11_reg_889                             |   8|   0|    8|          0|
    |tmp_13_reg_956                             |   4|   0|    4|          0|
    |tmp_14_reg_962                             |   4|   0|    4|          0|
    |tmp_28_reg_1003                            |   1|   0|    1|          0|
    |tmp_29_reg_1008                            |   1|   0|    1|          0|
    |tmp_30_reg_1018                            |   1|   0|    1|          0|
    |tmp_31_reg_1023                            |   1|   0|    1|          0|
    |tmp_8_reg_897                              |  16|   0|   16|          0|
    |user_1_1_reg_193                           |   1|   0|    1|          0|
    |user_1_2_reg_224                           |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 730|   0|  732|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |      AXILiteS     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     pixel_pack    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     pixel_pack    | return value |
|control                 |  in |    1| ap_ctrl_none |     pixel_pack    | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |     pixel_pack    | return value |
|in_stream_TDATA         |  in |   24|     axis     |  in_stream_data_V |    pointer   |
|in_stream_TVALID        |  in |    1|     axis     |  in_stream_data_V |    pointer   |
|in_stream_TREADY        | out |    1|     axis     |  in_stream_last_V |    pointer   |
|in_stream_TLAST         |  in |    1|     axis     |  in_stream_last_V |    pointer   |
|in_stream_TUSER         |  in |    1|     axis     |  in_stream_user_V |    pointer   |
|out_stream_TDATA        | out |   32|     axis     | out_stream_data_V |    pointer   |
|out_stream_TVALID       | out |    1|     axis     | out_stream_last_V |    pointer   |
|out_stream_TREADY       |  in |    1|     axis     | out_stream_last_V |    pointer   |
|out_stream_TLAST        | out |    1|     axis     | out_stream_last_V |    pointer   |
|out_stream_TUSER        | out |    1|     axis     | out_stream_user_V |    pointer   |
+------------------------+-----+-----+--------------+-------------------+--------------+

