#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug 10 09:29:44 2023
# Process ID: 8292
# Current directory: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12580 C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd}
create_bd_cell -type module -reference axis_red_pitaya_adc axis_red_pitaya_adc_0
delete_bd_objs [get_bd_cells axis_red_pitaya_adc_0]
file mkdir C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new
close [ open C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/amplifier.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/amplifier.v
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/imports/sources_1/new/delay_cycnum.v] -no_script -reset -force -quiet
remove_files  C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/imports/sources_1/new/delay_cycnum.v
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/imports/sources_1/new/delay_cycnum.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference amplifier amplifier_0
set_property -dict [list CONFIG.dat_width {14}] [get_bd_cells amplifier_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins axi_gpio_1/gpio2_io_i]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins amplifier_0/gain]
delete_bd_objs [get_bd_intf_nets adc_M_AXIS_PORT1]
connect_bd_net [get_bd_pins adc/signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins amplifier_0/dat_i]
ungroup_bd_cells [get_bd_cells adc]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins amplifier_0/clk_i]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins amplifier_0/rstn_i]
delete_bd_objs [get_bd_intf_nets FIFO_delay_port1/Conn1]
delete_bd_objs [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
connect_bd_net [get_bd_pins amplifier_0/dat_o] [get_bd_pins FIFO_delay_port1/fifo_generator_PORT1/s_axis_tdata]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
delete_bd_objs [get_bd_nets amplifier_0_dat_o]
delete_bd_objs [get_bd_nets FIFO_delay_port1/s_axis_tdata_1]
delete_bd_objs [get_bd_pins FIFO_delay_port1/s_axis_tdata]
set_property location {5 1360 518} [get_bd_cells axis_constant_0]
connect_bd_net [get_bd_pins amplifier_0/dat_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins FIFO_delay_port1/fifo_generator_PORT1/S_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.A_Precision_Type.VALUE_SRC PROPAGATED] [get_bd_cells floating_point_0]
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Add_Sub_Value {Both} CONFIG.Flow_Control {NonBlocking} CONFIG.Maximum_Latency {true} CONFIG.Has_ACLKEN {false} CONFIG.C_Has_UNDERFLOW {true} CONFIG.C_Has_OVERFLOW {true} CONFIG.Has_A_TLAST {false} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-24} CONFIG.C_Accum_Input_Msb {15} CONFIG.C_Optimization {Speed_Optimized} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Axi_Optimize_Goal {Resources} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {8} CONFIG.C_Rate {1} CONFIG.RESULT_TLAST_Behv {Null}] [get_bd_cells floating_point_0]
close [ open C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v] -no_script -reset -force -quiet
remove_files  C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v
close [ open C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overflow.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overflow.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets adc_M_AXIS_PORT1_tdata1] [get_bd_nets amplifier_0_dat_o] [get_bd_nets xlslice_0_Dout] [get_bd_cells amplifier_0]
set_property location {4 1017 558} [get_bd_cells floating_point_0]
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS] [get_bd_cells axis_constant_0]
connect_bd_intf_net [get_bd_intf_pins floating_point_0/M_AXIS_RESULT] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
update_compile_order -fileset sources_1
connect_bd_intf_net [get_bd_intf_pins signal_split_0/M_AXIS_PORT1] [get_bd_intf_pins floating_point_0/S_AXIS_A]
delete_bd_objs [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
connect_bd_net [get_bd_pins axis_constant_0/cfg_data] [get_bd_pins axi_gpio_1/gpio2_io_o]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_B]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins floating_point_0/aclk]
startgroup
set_property -dict [list CONFIG.C_Has_UNDERFLOW {true} CONFIG.C_Has_OVERFLOW {false}] [get_bd_cells floating_point_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_Has_UNDERFLOW {false}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close [ open C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/axis_constant_shift.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/axis_constant_shift.v
update_compile_order -fileset sources_1
update_module_reference system_signal_split_0_0
create_bd_cell -type module -reference axis_constant_shift axis_constant_shift_0
delete_bd_objs [get_bd_intf_nets signal_split_0_M_AXIS_PORT1]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins axis_constant_shift_0/cfg_data]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_shift_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_shift_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Flow_Control {Blocking} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {9}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
reset_run synth_1
reset_run system_floating_point_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Flow_Control {NonBlocking} CONFIG.C_Latency {8}] [get_bd_cells floating_point_0]
endgroup
update_module_reference system_axis_constant_shift_0_0
reset_run synth_1
reset_run system_floating_point_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference system_axis_constant_shift_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS] [get_bd_intf_nets floating_point_0_M_AXIS_RESULT] [get_bd_intf_nets axis_constant_shift_0_m_axis] [get_bd_cells floating_point_0]
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_cells axis_constant_shift_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference amplifier amplifier_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
set_property location {4 941 265} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins axis_constant_0/m_axis_tdata] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins amplifier_0/gain]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property -dict [list CONFIG.DIN_TO {8} CONFIG.DIN_FROM {15} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins axis_constant_0/m_axis_tdata] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins amplifier_0/divider]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins amplifier_0/clk_i]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins amplifier_0/rstn_i]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins amplifier_0/dat_i]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_1
endgroup
connect_bd_net [get_bd_pins amplifier_0/dat_o] [get_bd_pins axis_constant_1/cfg_data]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_1/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_1/M_AXIS] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference system_amplifier_0_0
delete_bd_objs [get_bd_nets xlslice_1_Dout]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins amplifier_0/divider]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
regenerate_bd_layout
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v}
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_nets xlslice_0_Dout] [get_bd_nets amplifier_0_dat_o] [get_bd_nets xlslice_1_Dout] [get_bd_cells amplifier_0]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_nets axis_constant_0_m_axis_tdata] [get_bd_cells xlslice_1]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Flow_Control {NonBlocking} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {8} CONFIG.C_Rate {1}] [get_bd_cells floating_point_0]
create_bd_cell -type module -reference int_to_float int_to_float_0
set_property location {4 1078 576} [get_bd_cells int_to_float_0]
set_property location {4 1083 706} [get_bd_cells int_to_float_0]
set_property location {4 1074 547} [get_bd_cells int_to_float_0]
delete_bd_objs [get_bd_cells int_to_float_0]
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
delete_bd_objs [get_bd_cells axis_constant_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_axi_0/int_in]
set_property location {4 1002 552} [get_bd_cells int_to_float_axi_0]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {int_to_float_axi_0}]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_1/int_in]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_1/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
delete_bd_objs [get_bd_intf_nets axis_constant_1_M_AXIS] [get_bd_cells axis_constant_1]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_axi_0/float_in]
connect_bd_intf_net [get_bd_intf_pins float_to_int_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins floating_point_0/aclk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
delete_bd_objs [get_bd_intf_nets int_to_float_axi_0_m_axis] [get_bd_cells int_to_float_axi_0]
delete_bd_objs [get_bd_intf_nets int_to_float_axi_1_m_axis] [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_cells int_to_float_axi_1]
delete_bd_objs [get_bd_intf_nets float_to_int_axi_0_m_axis] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_cells float_to_int_axi_0]
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_module_reference {system_int_to_float_axi_0_0 system_int_to_float_axi_0_1}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_axi_0/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {int_to_float_axi_0}]
set_property location {5 1229 676} [get_bd_cells int_to_float_axi_1]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_1/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_1/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_1/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
set_property location {6 1928 620} [get_bd_cells float_to_int_axi_0]
delete_bd_objs [get_bd_cells float_to_int_axi_0]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
delete_bd_objs [get_bd_cells float_to_int_axi_0]
delete_bd_objs [get_bd_intf_nets int_to_float_axi_1_m_axis] [get_bd_intf_nets int_to_float_axi_0_m_axis] [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_cells int_to_float_axi_1] [get_bd_cells int_to_float_axi_0]
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v
update_module_reference system_int_to_float_axi_0_0
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v
update_module_reference system_int_to_float_0_0
save_bd_design
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_compile_order -fileset sources_1
update_module_reference {system_int_to_float_axi_0_2 system_int_to_float_axi_0_3}
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_axi_0/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {int_to_float_axi_0}]
set_property location {4 945 761} [get_bd_cells int_to_float_axi_1]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_1/aclk]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_1/int_in]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_1/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
update_module_reference system_float_to_int_axi_0_3
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_axi_0/aclk]
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_axi_0/float_in]
connect_bd_intf_net [get_bd_intf_pins float_to_int_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_intf_nets int_to_float_axi_1_m_axis] [get_bd_intf_nets int_to_float_axi_0_m_axis] [get_bd_intf_nets float_to_int_axi_0_m_axis] [get_bd_cells int_to_float_axi_0] [get_bd_cells int_to_float_axi_1] [get_bd_cells float_to_int_axi_0]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference system_int_to_float_axi_0_4
save_bd_design
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_axi_0/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {int_to_float_axi_0}]
set_property location {5 1331 856} [get_bd_cells int_to_float_axi_1]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_1/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_1/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_1/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_axi_0/float_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins float_to_int_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
regenerate_bd_layout
update_compile_order -fileset sources_1
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference system_float_to_int_axi_0_4
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference system_float_to_int_axi_0_4
update_module_reference system_float_to_int_axi_0_4
update_module_reference {system_int_to_float_axi_0_6 system_int_to_float_axi_0_7}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference {system_int_to_float_axi_0_6 system_int_to_float_axi_0_7}
update_module_reference system_float_to_int_axi_0_4
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets int_to_float_axi_0_m_axis] [get_bd_intf_nets int_to_float_axi_1_m_axis] [get_bd_intf_nets float_to_int_axi_0_m_axis] [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_cells int_to_float_axi_0] [get_bd_cells int_to_float_axi_1] [get_bd_cells floating_point_0] [get_bd_cells float_to_int_axi_0]
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_multiplier_pipline.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_optimized.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_optimized.v}
update_compile_order -fileset sources_1
save_bd_design
create_bd_cell -type module -reference float_multiplier_pipline float_multiplier_pip_0
set_property location {5 1317 744} [get_bd_cells float_multiplier_pip_0]
create_bd_cell -type module -reference int_to_float_optimized int_to_float_optimiz_0
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_optimiz_0/input_a]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_optimiz_0/clk]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins int_to_float_optimiz_0/rst]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins float_multiplier_pip_0/mdat1]
copy_bd_objs /  [get_bd_cells {int_to_float_optimiz_0}]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_optimiz_1/input_a]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins int_to_float_optimiz_1/rst]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_optimiz_1/clk]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_multiplier_pip_0/mdat2]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_multiplier_pip_0/clk]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins float_multiplier_pip_0/rst_n]
create_bd_cell -type module -reference float_to_int_optimized float_to_int_optimiz_0
connect_bd_net [get_bd_pins float_multiplier_pip_0/odat] [get_bd_pins float_to_int_optimiz_0/input_a]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_optimiz_0/clk]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins float_to_int_optimiz_0/rst]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
connect_bd_net [get_bd_pins float_to_int_optimiz_0/output_z] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
regenerate_bd_layout
save_bd_design
set_property location {4 1125 675} [get_bd_cells int_to_float_optimiz_1]
update_compile_order -fileset sources_1
regenerate_bd_layout
update_module_reference {system_int_to_float_optimiz_0_0 system_int_to_float_optimiz_0_1}
update_module_reference system_float_to_int_optimiz_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets float_multiplier_pip_0_odat] [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_nets int_to_float_optimiz_0_output_z] [get_bd_cells float_multiplier_pip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Flow_Control {NonBlocking} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {8} CONFIG.C_Rate {1}] [get_bd_cells floating_point_0]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_optimiz_0/input_a]
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
connect_bd_intf_net [get_bd_intf_pins axis_constant_1/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
connect_bd_intf_net [get_bd_intf_pins axis_constant_2/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_B]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_1/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_2/aclk]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins axis_constant_1/cfg_data]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins axis_constant_2/cfg_data]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins floating_point_0/aclk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Operation_Type {Add_Subtract} CONFIG.Add_Sub_Value {Add} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {11} CONFIG.C_Rate {1}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {1024} CONFIG.Full_Threshold_Assert_Value_axis {1023} CONFIG.Empty_Threshold_Assert_Value_axis {1022}] [get_bd_cells FIFO_delay_port1/fifo_generator_PORT1]
endgroup
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {1024} CONFIG.Full_Threshold_Assert_Value_axis {1023} CONFIG.Empty_Threshold_Assert_Value_axis {1022}] [get_bd_cells FIFO_delay_port2/fifo_generator_PORT2]
endgroup
delete_bd_objs [get_bd_intf_nets axis_constant_2_M_AXIS] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_intf_nets axis_constant_1_M_AXIS] [get_bd_cells floating_point_0]
connect_bd_net [get_bd_pins axis_constant_2/m_axis_tdata] [get_bd_pins float_to_int_optimiz_0/input_a]
save_bd_design
reset_run synth_1
reset_run system_fifo_generator_PORT1_0_synth_1
reset_run system_fifo_generator_PORT2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
delete_bd_objs [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_nets axis_constant_2_m_axis_tdata] [get_bd_cells axis_constant_2]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_to_int_optimiz_0/input_a]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
disconnect_bd_net /rst_ps7_0_125M_peripheral_aresetn [get_bd_pins int_to_float_optimiz_0/rst]
disconnect_bd_net /rst_ps7_0_125M_peripheral_aresetn [get_bd_pins int_to_float_optimiz_1/rst]
disconnect_bd_net /rst_ps7_0_125M_peripheral_aresetn [get_bd_pins float_to_int_optimiz_0/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins int_to_float_optimiz_1/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins float_to_int_optimiz_0/rst]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata]
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins signal_split_0/M_AXIS_PORT1] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets signal_split_0_M_AXIS_PORT1]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_optimiz_1/input_a]
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference system_float_to_int_optimiz_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference system_float_to_int_optimiz_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_bd_cell -type module -reference float_multiplier_pipline float_multiplier_pip_0
delete_bd_objs [get_bd_nets int_to_float_optimiz_0_output_z] [get_bd_cells axis_constant_1]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins float_multiplier_pip_0/mdat1]
delete_bd_objs [get_bd_nets int_to_float_optimiz_1_output_z]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_multiplier_pip_0/mdat2]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_multiplier_pip_0/clk]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins float_multiplier_pip_0/rst_n]
connect_bd_net [get_bd_pins float_multiplier_pip_0/odat] [get_bd_pins float_to_int_optimiz_0/input_a]
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins int_to_float_optimiz_0/rst]
delete_bd_objs [get_bd_nets float_multiplier_pip_0_odat] [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_nets int_to_float_optimiz_0_output_z] [get_bd_cells float_multiplier_pip_0]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_to_int_optimiz_0/input_a]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
update_module_reference system_float_to_int_optimiz_0_0
delete_bd_objs [get_bd_nets int_to_float_optimiz_1_output_z]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins float_to_int_optimiz_0/input_a]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
regenerate_bd_layout
delete_bd_objs [get_bd_nets int_to_float_optimiz_0_output_z]
save_bd_design
create_bd_cell -type module -reference float_multiplier_pipline float_multiplier_pip_0
set_property location {4 1111 180} [get_bd_cells float_multiplier_pip_0]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins float_multiplier_pip_0/mdat1]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_multiplier_pip_0/mdat2]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_multiplier_pip_0/clk]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins float_multiplier_pip_0/rst_n]
connect_bd_net [get_bd_pins float_multiplier_pip_0/odat] [get_bd_pins float_to_int_optimiz_0/input_a]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {5 1421 770} [get_bd_cells float_multiplier_pip_0]
disconnect_bd_net /rst_ps7_0_125M_peripheral_aresetn [get_bd_pins int_to_float_optimiz_0/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins int_to_float_optimiz_0/rst]
regenerate_bd_layout
save_bd_design
delete_bd_objs [get_bd_nets int_to_float_optimiz_0_output_z] [get_bd_cells int_to_float_optimiz_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins float_multiplier_pip_0/mdat1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_nets float_multiplier_pip_0_odat] [get_bd_cells float_multiplier_pip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Flow_Control {NonBlocking} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {8} CONFIG.C_Rate {1}] [get_bd_cells floating_point_0]
update_compile_order -fileset sources_1
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
connect_bd_intf_net [get_bd_intf_pins axis_constant_1/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
set_property location {5 1332 721} [get_bd_cells axis_constant_2]
connect_bd_intf_net [get_bd_intf_pins axis_constant_2/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_B]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_1/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_2/aclk]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins axis_constant_2/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_optimiz_0/input_a]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins floating_point_0/aclk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {8192} CONFIG.Full_Threshold_Assert_Value_axis {8191} CONFIG.Empty_Threshold_Assert_Value_axis {8190}] [get_bd_cells FIFO_delay_port1/fifo_generator_PORT1]
endgroup
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {8192} CONFIG.Full_Threshold_Assert_Value_axis {8191} CONFIG.Empty_Threshold_Assert_Value_axis {8190}] [get_bd_cells FIFO_delay_port2/fifo_generator_PORT2]
endgroup
delete_bd_objs [get_bd_intf_nets axis_constant_2_M_AXIS] [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_cells axis_constant_2]
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_cells int_to_float_optimiz_1]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_optimized.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_optimized.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_optimized.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_optimized.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_optimized.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_optimized.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_axi_0/aclk]
delete_bd_objs [get_bd_cells float_to_int_axi_0]
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_0/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_nets float_to_int_optimiz_0_output_z] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_cells float_to_int_optimiz_0]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_axi_0/float_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_axi_0/aclk]
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS] [get_bd_cells axis_constant_0]
connect_bd_intf_net [get_bd_intf_pins float_to_int_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells PS7/ps7_0_axi_periph]
endgroup
copy_bd_objs /  [get_bd_cells {axi_gpio_1}]
copy_bd_objs /  [get_bd_cells {axi_gpio_1}]
copy_bd_objs /  [get_bd_cells {axi_gpio_1}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_2/GPIO2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_3/GPIO2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_3/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_3/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_4/GPIO2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_4/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_3_GPIO2]
delete_bd_objs [get_bd_intf_nets axi_gpio_4_GPIO2]
delete_bd_objs [get_bd_intf_nets axi_gpio_2_GPIO2]
set_property name axi_gpio_11 [get_bd_cells axi_gpio_1]
set_property name axi_gpio_12 [get_bd_cells axi_gpio_2]
set_property name axi_gpio_21 [get_bd_cells axi_gpio_4]
set_property name axi_gpio_22 [get_bd_cells axi_gpio_3]
connect_bd_net [get_bd_pins axi_gpio_21/gpio2_io_o] [get_bd_pins axi_gpio_21/gpio2_io_i]
connect_bd_net [get_bd_pins axi_gpio_12/gpio2_io_o] [get_bd_pins axi_gpio_12/gpio2_io_i]
connect_bd_net [get_bd_pins axi_gpio_22/gpio2_io_o] [get_bd_pins axi_gpio_22/gpio2_io_i]
delete_bd_objs [get_bd_cells xlconstant_0]
group_bd_cells Amplifier_11 [get_bd_cells axis_constant_1] [get_bd_cells floating_point_0] [get_bd_cells int_to_float_axi_0]
move_bd_cells [get_bd_cells Amplifier_11] [get_bd_cells float_to_int_axi_0]
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
set_property location {4 1278 368} [get_bd_cells Amplifier_12]
group_bd_cells GPIOs [get_bd_cells axi_gpio_12] [get_bd_cells axi_gpio_0] [get_bd_cells axi_gpio_21] [get_bd_cells axi_gpio_11] [get_bd_cells axi_gpio_22]
set_property location {2 510 33} [get_bd_cells GPIOs]
regenerate_bd_layout
set_property location {4 1109 560} [get_bd_cells Amplifier_12]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_12/aclk]
set_property location {4 1144 327} [get_bd_cells Amplifier_12]
connect_bd_net [get_bd_pins GPIOs/axi_gpio_12/gpio2_io_o] [get_bd_pins Amplifier_12/cfg_data]
delete_bd_objs [get_bd_intf_nets signal_split_0_M_AXIS_PORT2]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins Amplifier_12/int_in]
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets S_AXIS_1]
create_bd_cell -type module -reference adder_axi adder_axi_0
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_11/m_axis] [get_bd_intf_pins adder_axi_0/s_axis_int1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_12/m_axis] [get_bd_intf_pins adder_axi_0/s_axis_int2]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins adder_axi_0/aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins adder_axi_0/rstn_i]
set_property location {6 2359 462} [get_bd_cells FIFO_delay_port2]
set_property location {6 2359 486} [get_bd_cells FIFO_delay_port2]
copy_bd_objs /  [get_bd_cells {adder_axi_0}]
set_property location {5 1950 522} [get_bd_cells adder_axi_1]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port2/S_AXIS]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins adder_axi_1/rstn_i]
connect_bd_net [get_bd_pins adder_axi_1/aclk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
set_property location {4 1684 475} [get_bd_cells Amplifier_13]
set_property name Amplifier_21 [get_bd_cells Amplifier_13]
connect_bd_net [get_bd_pins GPIOs/axi_gpio_21/gpio2_io_o] [get_bd_pins Amplifier_21/cfg_data]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins Amplifier_21/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_21/aclk]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_21/m_axis] [get_bd_intf_pins adder_axi_1/s_axis_int1]
copy_bd_objs /  [get_bd_cells {Amplifier_21}]
set_property location {4 1684 703} [get_bd_cells Amplifier_22]
set_property location {4 1670 468} [get_bd_cells Amplifier_21]
set_property location {4 1663 592} [get_bd_cells Amplifier_22]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_22/aclk]
connect_bd_net [get_bd_pins GPIOs/axi_gpio_22/gpio2_io_o] [get_bd_pins Amplifier_22/cfg_data]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins Amplifier_22/int_in]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_22/m_axis] [get_bd_intf_pins adder_axi_1/s_axis_int2]
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
reset_run system_xbar_0_synth_1
reset_run system_fifo_generator_PORT1_0_synth_1
reset_run system_fifo_generator_PORT2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
update_module_reference system_float_to_int_axi_0_1
update_module_reference system_float_to_int_axi_0_2
update_module_reference system_int_to_float_axi_0_0
delete_bd_objs [get_bd_nets cfg_data_1] [get_bd_intf_nets Amplifier_12_m_axis] [get_bd_cells Amplifier_12]
delete_bd_objs [get_bd_nets cfg_data_2] [get_bd_intf_nets Amplifier_21_m_axis] [get_bd_cells Amplifier_21]
delete_bd_objs [get_bd_intf_nets Amplifier_22_m_axis] [get_bd_nets cfg_data_3] [get_bd_nets signal_split_0_M_AXIS_PORT2_tdata] [get_bd_cells Amplifier_22]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Amplifier_11/int_to_float_axi_0/rst]
connect_bd_net [get_bd_pins Amplifier_11/rst] [get_bd_pins Amplifier_11/float_to_int_axi_0/rst]
connect_bd_net [get_bd_pins Amplifier_11/floating_point_0/m_axis_result_tdata] [get_bd_pins Amplifier_11/float_to_int_axi_0/input_a]
connect_bd_net [get_bd_pins Amplifier_11/int_in] [get_bd_pins Amplifier_11/int_to_float_axi_0/input_a]
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
set_property location {3 1212 588} [get_bd_cells Amplifier_12]
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
set_property location {3 1152 740} [get_bd_cells Amplifier_13]
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
set_property location {3 1132 880} [get_bd_cells Amplifier_14]
set_property name Amplifier_21 [get_bd_cells Amplifier_13]
set_property name Amplifier_22 [get_bd_cells Amplifier_14]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_12/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_21/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_22/aclk]
connect_bd_net [get_bd_pins GPIOs/gpio2_io_o2] [get_bd_pins Amplifier_12/cfg_data] -boundary_type upper
connect_bd_net [get_bd_pins GPIOs/gpio2_io_o3] [get_bd_pins Amplifier_21/cfg_data] -boundary_type upper
connect_bd_net [get_bd_pins GPIOs/gpio2_io_o4] [get_bd_pins Amplifier_22/cfg_data] -boundary_type upper
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins Amplifier_12/int_in]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins Amplifier_21/int_in]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tvalid] [get_bd_pins Amplifier_22/int_in]
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT2_tvalid]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins Amplifier_22/int_in]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Amplifier_22/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Amplifier_21/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Amplifier_12/rst]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_12/m_axis] [get_bd_intf_pins adder_axi_0/s_axis_int2]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_21/m_axis] [get_bd_intf_pins adder_axi_1/s_axis_int1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_22/m_axis] [get_bd_intf_pins adder_axi_1/s_axis_int2]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.Clock_Type_AXI {Common_Clock}] [get_bd_cells FIFO_delay_port1/fifo_generator_PORT1]
endgroup
save_bd_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets fifo_generator_0_m_axis_tdata]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins dac/S_AXIS_PORT2_tdata]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ungroup_bd_cells [get_bd_cells GPIOs]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_pins PS7/M01_AXI]
reset_run impl_1
delete_bd_objs [get_bd_nets fifo_generator_0_m_axis_tvalid]
delete_bd_objs [get_bd_nets FIFO_delay_port1_m_axis_tdata]
delete_bd_objs [get_bd_nets FIFO_delay_port1_m_axis_tvalid]
disconnect_bd_net /signal_split_0_M_AXIS_PORT2_tdata [get_bd_pins dac/S_AXIS_PORT2_tdata]
delete_bd_objs [get_bd_intf_nets adder_axi_0_m_axis]
delete_bd_objs [get_bd_intf_nets adder_axi_1_m_axis]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT2]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets dac/S_AXIS_PORT1_tdata_1]
delete_bd_objs [get_bd_pins dac/S_AXIS_PORT1_tdata]
delete_bd_objs [get_bd_nets dac/S_AXIS_PORT1_tvalid_1] [get_bd_pins dac/S_AXIS_PORT1_tvalid]
delete_bd_objs [get_bd_nets dac/fifo_generator_0_m_axis_tdata] [get_bd_pins dac/S_AXIS_PORT2_tdata]
delete_bd_objs [get_bd_nets dac/fifo_generator_0_m_axis_tvalid] [get_bd_pins dac/S_AXIS_PORT2_tvalid]
delete_bd_objs [get_bd_intf_nets adder_axi_1_m_axis]
delete_bd_objs [get_bd_intf_nets dac/Conn1]
delete_bd_objs [get_bd_intf_pins dac/S_AXIS_PORT2]
delete_bd_objs [get_bd_intf_nets dac/Conn2] [get_bd_intf_pins dac/S_AXIS_PORT1]
delete_bd_objs [get_bd_intf_nets adder_axi_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT1]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT2]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_3_Reg}]
set_property offset 0x41300000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x41400000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x41500000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_3_Reg}]
set_property offset 0x43000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x44000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x45000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x46000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_3_Reg}]
set_property offset 0x55000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x45000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x41200000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x41300000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x41400000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x41500000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_3_Reg}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets adder_axi_0_m_axis]
delete_bd_objs [get_bd_intf_nets adder_axi_1_m_axis]
delete_bd_objs [get_bd_intf_nets dac/Conn1]
delete_bd_objs [get_bd_intf_pins dac/S_AXIS_PORT1]
delete_bd_objs [get_bd_intf_nets dac/Conn2]
delete_bd_objs [get_bd_intf_pins dac/S_AXIS_PORT2]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
set_property location {5.5 4043 1302} [get_bd_cells axis_constant_0]
set_property location {6 3960 1283} [get_bd_cells axis_constant_0]
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT1]
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
set_property location {7 4291 1386} [get_bd_cells axis_constant_1]
connect_bd_intf_net [get_bd_intf_pins axis_constant_1/M_AXIS] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT2]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_1/aclk]
set_property location {4 2029 1150} [get_bd_cells axis_constant_0]
set_property location {4 2069 1259} [get_bd_cells axis_constant_1]
set_property location {4 1990 718} [get_bd_cells axis_constant_0]
set_property location {4 2030 821} [get_bd_cells axis_constant_1]
connect_bd_net [get_bd_pins axi_gpio_11/gpio2_io_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_12/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {2 1366 388} [get_bd_cells axi_gpio_11]
delete_bd_objs [get_bd_intf_nets PS7_M01_AXI1] [get_bd_cells axi_gpio_11]
delete_bd_objs [get_bd_nets GPIOs_gpio2_io_o3] [get_bd_intf_nets PS7_M04_AXI] [get_bd_cells axi_gpio_21]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells PS7/ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets PS7/Conn3] [get_bd_intf_nets PS7/Conn4]
endgroup
set_property location {2 1222 400} [get_bd_cells axi_gpio_12]
set_property name axi_gpio_11_12 [get_bd_cells axi_gpio_12]
set_property name axi_gpio_21_22 [get_bd_cells axi_gpio_22]
set_property location {2 1220 630} [get_bd_cells axi_gpio_21_22]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_11_12]
endgroup
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio_io_i] [get_bd_pins axi_gpio_11_12/gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio_io_o] [get_bd_pins Amplifier_21/cfg_data]
delete_bd_objs [get_bd_nets axi_gpio_11_12_gpio_io_o]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio2_io_o]
delete_bd_objs [get_bd_nets GPIOs_gpio2_io_o4]
delete_bd_objs [get_bd_nets GPIOs_gpio2_io_o2]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio2_io_i] [get_bd_pins axi_gpio_11_12/gpio2_io_o]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_21_22]
endgroup
connect_bd_net [get_bd_pins axi_gpio_21_22/gpio_io_i] [get_bd_pins axi_gpio_21_22/gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_21_22/gpio2_io_i] [get_bd_pins axi_gpio_21_22/gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio2_io_o] [get_bd_pins axis_constant_0/cfg_data]
delete_bd_objs [get_bd_nets axi_gpio_11_12_gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio2_io_i] [get_bd_pins axi_gpio_11_12/gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio_io_i] [get_bd_pins axi_gpio_11_12/gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio_io_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_21_22/gpio_io_o] [get_bd_pins Amplifier_11/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_21_22/gpio2_io_o] [get_bd_pins Amplifier_12/cfg_data]
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets PS7_M03_AXI] [get_bd_nets axi_gpio_21_22_gpio2_io_o] [get_bd_nets axi_gpio_21_22_gpio_io_o] [get_bd_cells axi_gpio_21_22]
delete_bd_objs [get_bd_intf_nets PS7_M02_AXI] [get_bd_nets axi_gpio_11_12_gpio_io_o] [get_bd_nets axi_gpio_11_12_gpio2_io_o] [get_bd_cells axi_gpio_11_12]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_1]
copy_bd_objs /  [get_bd_cells {axi_gpio_1}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
endgroup
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins axi_gpio_1/gpio_io_i]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins axi_gpio_1/gpio2_io_i]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
save_bd_design
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets axi_gpio_1_gpio2_io_o]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_i] [get_bd_pins axi_gpio_2/gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_i] [get_bd_pins axi_gpio_2/gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets axi_gpio_2_gpio_io_o]
delete_bd_objs [get_bd_nets axi_gpio_2_gpio2_io_o]
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS] [get_bd_cells axis_constant_0]
delete_bd_objs [get_bd_intf_nets axis_constant_1_M_AXIS] [get_bd_cells axis_constant_1]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins axi_gpio_1/gpio_io_i]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_i] [get_bd_pins axi_gpio_1/gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_i] [get_bd_pins axi_gpio_2/gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_i] [get_bd_pins axi_gpio_2/gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_t] [get_bd_pins Amplifier_11/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_t] [get_bd_pins Amplifier_12/cfg_data]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio2_io_t]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio_io_t]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins Amplifier_11/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins Amplifier_12/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins Amplifier_21/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_o] [get_bd_pins Amplifier_22/cfg_data]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins dac/S_AXIS_PORT1]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] -boundary_type upper [get_bd_intf_pins dac/S_AXIS_PORT2]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets adder_axi_1_m_axis]
delete_bd_objs [get_bd_intf_nets adder_axi_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port2/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
delete_bd_objs [get_bd_intf_nets dac/Conn1] [get_bd_intf_pins dac/S_AXIS_PORT1]
delete_bd_objs [get_bd_intf_nets dac/Conn2] [get_bd_intf_pins dac/S_AXIS_PORT2]
connect_bd_net [get_bd_pins FIFO_delay_port1/m_axis_tvalid] [get_bd_pins dac/signal_combine_0/S_AXIS_PORT1_tvalid]
connect_bd_net [get_bd_pins FIFO_delay_port1/m_axis_tdata] [get_bd_pins dac/signal_combine_0/S_AXIS_PORT1_tdata]
connect_bd_net [get_bd_pins FIFO_delay_port2/m_axis_tvalid] [get_bd_pins dac/signal_combine_0/S_AXIS_PORT2_tvalid]
connect_bd_net [get_bd_pins FIFO_delay_port2/m_axis_tdata] [get_bd_pins dac/signal_combine_0/S_AXIS_PORT2_tdata]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/system_wrapper.bit C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/gain_matrix.bit
write_bd_tcl -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/system.tcl
