-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer4_out_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    layer4_out_empty_n : IN STD_LOGIC;
    layer4_out_read : OUT STD_LOGIC;
    layer5_out_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    layer5_out_full_n : IN STD_LOGIC;
    layer5_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_790 : STD_LOGIC_VECTOR (10 downto 0) := "11110010000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal icmp_ln55_reg_3208 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_3208_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_reg_3362 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_reg_3362_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op499_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer5_out_blk_n : STD_LOGIC;
    signal icmp_ln109_reg_3204 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln55_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_3208_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_2_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_2_reg_3212 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_3_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_3_reg_3217 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_3222 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_3226 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_20_fu_459_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_20_reg_3230 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_83_reg_3237 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_17_reg_3244 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_18_reg_3251 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_15_reg_3258 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_16_reg_3265 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_11_reg_3272 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_7_reg_3279 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_27_reg_3287 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_23_reg_3294 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_31_reg_3302 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_33_reg_3309 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_36_reg_3317 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_39_reg_3324 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_47_reg_3332 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_51_reg_3339 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_59_reg_3347 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_63_reg_3354 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln55_1_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_6_fu_1570_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_6_reg_3366 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_13_fu_1706_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_13_reg_3372 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_21_fu_1844_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_21_reg_3378 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_28_fu_1980_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_28_reg_3384 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_36_fu_2118_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_36_reg_3390 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_43_fu_2254_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_43_reg_3396 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_51_fu_2392_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_51_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_58_fu_2528_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_58_reg_3408 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_66_fu_2666_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_66_reg_3414 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_73_fu_2802_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_73_reg_3420 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_81_fu_2940_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_81_reg_3426 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_88_fu_3076_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_88_reg_3432 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_319_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln86_fu_671_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_315 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_315 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_402_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_fu_298 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln109_fu_340_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln91_fu_394_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln55_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_1_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_663_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1651_fu_1440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_1_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_1_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_1452_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_1_fu_1472_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_2_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_2_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_3_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_3_fu_1506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_4_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_4_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_1512_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_4_fu_1531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_5_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_5_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_2_fu_1492_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_5_fu_1550_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_6_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_6_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_7_fu_1578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_7_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_8_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_8_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_7_fu_1590_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_8_fu_1609_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_9_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_9_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_10_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_10_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_11_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_11_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_10_fu_1648_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_11_fu_1667_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_12_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_12_fu_1680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_9_fu_1628_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_12_fu_1686_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_13_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_13_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_15_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_15_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_16_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_16_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_15_fu_1726_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_16_fu_1746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_17_fu_1754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_17_fu_1760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_18_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_18_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_19_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_19_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_18_fu_1786_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_19_fu_1805_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_20_fu_1812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_20_fu_1818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_17_fu_1766_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_20_fu_1824_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_21_fu_1832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_21_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_22_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_22_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_23_fu_1872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_23_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_22_fu_1864_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_23_fu_1883_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_24_fu_1890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_24_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_25_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_25_fu_1916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_26_fu_1930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_26_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_25_fu_1922_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_26_fu_1941_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_27_fu_1948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_27_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_24_fu_1902_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_27_fu_1960_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_28_fu_1968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_28_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_30_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_30_fu_1994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_31_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_31_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_30_fu_2000_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_31_fu_2020_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_32_fu_2028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_32_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_33_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_33_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_34_fu_2068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_34_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_33_fu_2060_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_34_fu_2079_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_35_fu_2086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_35_fu_2092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_32_fu_2040_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_35_fu_2098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_36_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_36_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_37_fu_2126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_37_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_38_fu_2146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_38_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_37_fu_2138_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_38_fu_2157_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_39_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_39_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_40_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_40_fu_2190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_41_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_41_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_40_fu_2196_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_41_fu_2215_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_42_fu_2222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_42_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_39_fu_2176_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_42_fu_2234_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_43_fu_2242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_43_fu_2248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_45_fu_2262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_45_fu_2268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_46_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_46_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_45_fu_2274_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_46_fu_2294_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_47_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_47_fu_2308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_48_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_48_fu_2328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_49_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_49_fu_2347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_48_fu_2334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_49_fu_2353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_50_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_50_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_47_fu_2314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_50_fu_2372_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_51_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_51_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_52_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_52_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_53_fu_2420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_53_fu_2425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_52_fu_2412_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_53_fu_2431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_54_fu_2438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_54_fu_2444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_55_fu_2458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_55_fu_2464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_56_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_56_fu_2483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_55_fu_2470_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_56_fu_2489_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_57_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_57_fu_2502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_54_fu_2450_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_57_fu_2508_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_58_fu_2516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_58_fu_2522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_60_fu_2536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_60_fu_2542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_61_fu_2556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_61_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_60_fu_2548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_61_fu_2568_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_62_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_62_fu_2582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_63_fu_2596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_63_fu_2602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_64_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_64_fu_2621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_63_fu_2608_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_64_fu_2627_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_65_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_65_fu_2640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_62_fu_2588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_65_fu_2646_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_66_fu_2654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_66_fu_2660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_67_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_67_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_68_fu_2694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_68_fu_2699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_67_fu_2686_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_68_fu_2705_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_69_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_69_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_70_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_70_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_71_fu_2752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_71_fu_2757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_70_fu_2744_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_71_fu_2763_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_72_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_72_fu_2776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_69_fu_2724_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_72_fu_2782_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_73_fu_2790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_73_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_75_fu_2810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_75_fu_2816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_76_fu_2830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_76_fu_2836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_75_fu_2822_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_76_fu_2842_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_77_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_77_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_78_fu_2870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_78_fu_2876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_79_fu_2890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_79_fu_2895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_78_fu_2882_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_79_fu_2901_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_80_fu_2908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_80_fu_2914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_77_fu_2862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_80_fu_2920_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_81_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_81_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_82_fu_2948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_82_fu_2954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_83_fu_2968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_83_fu_2973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_82_fu_2960_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_83_fu_2979_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_84_fu_2986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_84_fu_2992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_85_fu_3006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_85_fu_3012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_86_fu_3026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_86_fu_3031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_85_fu_3018_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_86_fu_3037_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_87_fu_3044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_87_fu_3050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_84_fu_2998_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_87_fu_3056_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_88_fu_3064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_88_fu_3070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_14_fu_3084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_14_fu_3088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_29_fu_3100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_29_fu_3104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_44_fu_3116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_44_fu_3120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_59_fu_3132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_59_fu_3136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_74_fu_3148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_74_fu_3152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_89_fu_3164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_89_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_5_fu_3174_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_4_fu_3158_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_3_fu_3142_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_2_fu_3126_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_1_fu_3110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_fu_3094_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_455 : BOOLEAN;
    signal ap_condition_453 : BOOLEAN;
    signal ap_condition_649 : BOOLEAN;
    signal ap_condition_479 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0,
        d0 => pool_window_V_20_fu_459_p1,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0,
        d0 => pool_window_V_7_reg_3279,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0,
        d0 => pool_window_V_23_reg_3294,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0,
        d0 => pool_window_V_33_reg_3309,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0,
        d0 => pool_window_V_39_reg_3324,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0,
        d0 => pool_window_V_51_reg_3339,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_U : component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
    generic map (
        DataWidth => 8,
        AddressRange => 44,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv6_2B,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0,
        d0 => pool_window_V_63_reg_3354,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0);

    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_453)) then
                if ((ap_const_boolean_1 = ap_condition_455)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_315 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_315 <= ap_phi_reg_pp0_iter0_storemerge_reg_315;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_453)) then
                if ((icmp_ln109_fu_334_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_298 <= add_ln109_fu_340_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_298 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    pX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_649)) then
                if ((icmp_ln76_fu_382_p2 = ap_const_lv1_1)) then 
                    pX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_382_p2 = ap_const_lv1_0)) then 
                    pX <= add_ln76_fu_376_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_479)) then
                if ((icmp_ln80_fu_436_p2 = ap_const_lv1_1)) then 
                    pY <= ap_const_lv32_0;
                elsif ((icmp_ln80_fu_436_p2 = ap_const_lv1_0)) then 
                    pY <= add_ln80_fu_430_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_649)) then
                if ((icmp_ln76_fu_382_p2 = ap_const_lv1_1)) then 
                    sX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_382_p2 = ap_const_lv1_0)) then 
                    sX <= add_ln91_fu_402_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_reg_3208 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln55_1_reg_3362 <= and_ln55_1_fu_647_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln55_1_reg_3362_pp0_iter2_reg <= and_ln55_1_reg_3362;
                icmp_ln55_reg_3208_pp0_iter2_reg <= icmp_ln55_reg_3208_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln109_reg_3204 <= icmp_ln109_fu_334_p2;
                icmp_ln55_reg_3208_pp0_iter1_reg <= icmp_ln55_reg_3208;
                pool_window_V_11_reg_3272 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0;
                pool_window_V_15_reg_3258 <= layer4_out_dout(23 downto 16);
                pool_window_V_16_reg_3265 <= layer4_out_dout(31 downto 24);
                pool_window_V_17_reg_3244 <= layer4_out_dout(47 downto 40);
                pool_window_V_18_reg_3251 <= layer4_out_dout(15 downto 8);
                pool_window_V_20_reg_3230 <= pool_window_V_20_fu_459_p1;
                pool_window_V_23_reg_3294 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_q0;
                pool_window_V_27_reg_3287 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0;
                pool_window_V_31_reg_3302 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0;
                pool_window_V_33_reg_3309 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_q0;
                pool_window_V_36_reg_3317 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0;
                pool_window_V_39_reg_3324 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_q0;
                pool_window_V_47_reg_3332 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0;
                pool_window_V_51_reg_3339 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0;
                pool_window_V_59_reg_3347 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0;
                pool_window_V_63_reg_3354 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0;
                pool_window_V_7_reg_3279 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_q0;
                pool_window_V_83_reg_3237 <= layer4_out_dout(39 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_334_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_fu_350_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_2_reg_3212 <= icmp_ln55_2_fu_364_p2;
                icmp_ln55_3_reg_3217 <= icmp_ln55_3_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_334_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_3208 <= icmp_ln55_fu_350_p2;
                icmp_ln76_reg_3222 <= icmp_ln76_fu_382_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_334_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_382_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln80_reg_3226 <= icmp_ln80_fu_436_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap <= pool_window_V_17_reg_3244;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1 <= pool_window_V_83_reg_3237;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18 <= pool_window_V_59_reg_3347;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19 <= pool_window_V_47_reg_3332;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2 <= pool_window_V_16_reg_3265;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20 <= pool_window_V_36_reg_3317;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21 <= pool_window_V_31_reg_3302;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22 <= pool_window_V_27_reg_3287;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23 <= pool_window_V_11_reg_3272;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3 <= pool_window_V_15_reg_3258;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36 <= pool_window_V_63_reg_3354;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37 <= pool_window_V_51_reg_3339;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38 <= pool_window_V_39_reg_3324;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39 <= pool_window_V_33_reg_3309;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4 <= pool_window_V_18_reg_3251;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40 <= pool_window_V_23_reg_3294;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41 <= pool_window_V_7_reg_3279;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5 <= pool_window_V_20_reg_3230;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_reg_3222 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY <= ap_phi_mux_storemerge_phi_fu_319_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln55_1_reg_3362) and (icmp_ln55_reg_3208_pp0_iter1_reg = ap_const_lv1_1))) then
                select_ln65_13_reg_3372 <= select_ln65_13_fu_1706_p3;
                select_ln65_21_reg_3378 <= select_ln65_21_fu_1844_p3;
                select_ln65_28_reg_3384 <= select_ln65_28_fu_1980_p3;
                select_ln65_36_reg_3390 <= select_ln65_36_fu_2118_p3;
                select_ln65_43_reg_3396 <= select_ln65_43_fu_2254_p3;
                select_ln65_51_reg_3402 <= select_ln65_51_fu_2392_p3;
                select_ln65_58_reg_3408 <= select_ln65_58_fu_2528_p3;
                select_ln65_66_reg_3414 <= select_ln65_66_fu_2666_p3;
                select_ln65_6_reg_3366 <= select_ln65_6_fu_1570_p3;
                select_ln65_73_reg_3420 <= select_ln65_73_fu_2802_p3;
                select_ln65_81_reg_3426 <= select_ln65_81_fu_2940_p3;
                select_ln65_88_reg_3432 <= select_ln65_88_fu_3076_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_340_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv11_1));
    add_ln76_fu_376_p2 <= std_logic_vector(unsigned(pX) + unsigned(ap_const_lv32_1));
    add_ln80_fu_430_p2 <= std_logic_vector(unsigned(pY) + unsigned(ap_const_lv32_1));
    add_ln86_fu_671_p2 <= std_logic_vector(unsigned(sY) + unsigned(select_ln86_fu_663_p3));
    add_ln91_fu_402_p2 <= std_logic_vector(unsigned(sX) + unsigned(select_ln91_fu_394_p3));
    and_ln55_1_fu_647_p2 <= (icmp_ln55_1_fu_637_p2 and and_ln55_fu_643_p2);
    and_ln55_fu_643_p2 <= (icmp_ln55_3_reg_3217 and icmp_ln55_2_reg_3212);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op499_write_state4, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op499_write_state4 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op499_write_state4, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op499_write_state4 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, layer4_out_empty_n, layer5_out_full_n, ap_predicate_op499_write_state4, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op499_write_state4 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((layer4_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer4_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer4_out_empty_n = ap_const_logic_0);
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(layer5_out_full_n, ap_predicate_op499_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((ap_predicate_op499_write_state4 = ap_const_boolean_1) and (layer5_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_453_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_453 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_455_assign_proc : process(icmp_ln109_fu_334_p2, icmp_ln76_fu_382_p2, icmp_ln80_fu_436_p2)
    begin
                ap_condition_455 <= ((icmp_ln109_fu_334_p2 = ap_const_lv1_0) and (icmp_ln80_fu_436_p2 = ap_const_lv1_1) and (icmp_ln76_fu_382_p2 = ap_const_lv1_1));
    end process;


    ap_condition_479_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_334_p2, ap_block_pp0_stage0_11001, icmp_ln76_fu_382_p2, ap_start_int)
    begin
                ap_condition_479 <= ((icmp_ln109_fu_334_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_382_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_649_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_334_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_649 <= ((icmp_ln109_fu_334_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_334_p2, ap_start_int)
    begin
        if (((icmp_ln109_fu_334_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_phi_fu_319_p4_assign_proc : process(icmp_ln109_reg_3204, icmp_ln76_reg_3222, icmp_ln80_reg_3226, add_ln86_fu_671_p2, ap_phi_reg_pp0_iter1_storemerge_reg_315)
    begin
        if (((icmp_ln80_reg_3226 = ap_const_lv1_0) and (icmp_ln76_reg_3222 = ap_const_lv1_1) and (icmp_ln109_reg_3204 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_319_p4 <= add_ln86_fu_671_p2;
        else 
            ap_phi_mux_storemerge_phi_fu_319_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_315;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_315 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op499_write_state4_assign_proc : process(icmp_ln55_reg_3208_pp0_iter2_reg, and_ln55_1_reg_3362_pp0_iter2_reg)
    begin
                ap_predicate_op499_write_state4 <= ((ap_const_lv1_1 = and_ln55_1_reg_3362_pp0_iter2_reg) and (icmp_ln55_reg_3208_pp0_iter2_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_298, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_298;
        end if; 
    end process;

    icmp_ln109_fu_334_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv11_790) else "0";
    icmp_ln1651_10_fu_1636_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11)) else "0";
    icmp_ln1651_11_fu_1656_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5) < signed(pool_window_V_20_reg_3230)) else "0";
    icmp_ln1651_12_fu_1674_p2 <= "1" when (signed(select_ln65_10_fu_1648_p3) < signed(select_ln65_11_fu_1667_p3)) else "0";
    icmp_ln1651_13_fu_1694_p2 <= "1" when (signed(select_ln65_9_fu_1628_p3) < signed(select_ln65_12_fu_1686_p3)) else "0";
    icmp_ln1651_14_fu_3084_p2 <= "1" when (signed(select_ln65_6_reg_3366) < signed(select_ln65_13_reg_3372)) else "0";
    icmp_ln1651_15_fu_1714_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64)) else "0";
    icmp_ln1651_16_fu_1734_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0)) else "0";
    icmp_ln1651_17_fu_1754_p2 <= "1" when (signed(select_ln65_15_fu_1726_p3) < signed(select_ln65_16_fu_1746_p3)) else "0";
    icmp_ln1651_18_fu_1774_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46)) else "0";
    icmp_ln1651_19_fu_1794_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40) < signed(pool_window_V_23_reg_3294)) else "0";
    icmp_ln1651_1_fu_1460_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0)) else "0";
    icmp_ln1651_20_fu_1812_p2 <= "1" when (signed(select_ln65_18_fu_1786_p3) < signed(select_ln65_19_fu_1805_p3)) else "0";
    icmp_ln1651_21_fu_1832_p2 <= "1" when (signed(select_ln65_17_fu_1766_p3) < signed(select_ln65_20_fu_1824_p3)) else "0";
    icmp_ln1651_22_fu_1852_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28)) else "0";
    icmp_ln1651_23_fu_1872_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22) < signed(pool_window_V_27_reg_3287)) else "0";
    icmp_ln1651_24_fu_1890_p2 <= "1" when (signed(select_ln65_22_fu_1864_p3) < signed(select_ln65_23_fu_1883_p3)) else "0";
    icmp_ln1651_25_fu_1910_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10)) else "0";
    icmp_ln1651_26_fu_1930_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4) < signed(pool_window_V_18_reg_3251)) else "0";
    icmp_ln1651_27_fu_1948_p2 <= "1" when (signed(select_ln65_25_fu_1922_p3) < signed(select_ln65_26_fu_1941_p3)) else "0";
    icmp_ln1651_28_fu_1968_p2 <= "1" when (signed(select_ln65_24_fu_1902_p3) < signed(select_ln65_27_fu_1960_p3)) else "0";
    icmp_ln1651_29_fu_3100_p2 <= "1" when (signed(select_ln65_21_reg_3378) < signed(select_ln65_28_reg_3384)) else "0";
    icmp_ln1651_2_fu_1480_p2 <= "1" when (signed(select_ln65_fu_1452_p3) < signed(select_ln65_1_fu_1472_p3)) else "0";
    icmp_ln1651_30_fu_1988_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63)) else "0";
    icmp_ln1651_31_fu_2008_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0)) else "0";
    icmp_ln1651_32_fu_2028_p2 <= "1" when (signed(select_ln65_30_fu_2000_p3) < signed(select_ln65_31_fu_2020_p3)) else "0";
    icmp_ln1651_33_fu_2048_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45)) else "0";
    icmp_ln1651_34_fu_2068_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39) < signed(pool_window_V_33_reg_3309)) else "0";
    icmp_ln1651_35_fu_2086_p2 <= "1" when (signed(select_ln65_33_fu_2060_p3) < signed(select_ln65_34_fu_2079_p3)) else "0";
    icmp_ln1651_36_fu_2106_p2 <= "1" when (signed(select_ln65_32_fu_2040_p3) < signed(select_ln65_35_fu_2098_p3)) else "0";
    icmp_ln1651_37_fu_2126_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27)) else "0";
    icmp_ln1651_38_fu_2146_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21) < signed(pool_window_V_31_reg_3302)) else "0";
    icmp_ln1651_39_fu_2164_p2 <= "1" when (signed(select_ln65_37_fu_2138_p3) < signed(select_ln65_38_fu_2157_p3)) else "0";
    icmp_ln1651_3_fu_1500_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47)) else "0";
    icmp_ln1651_40_fu_2184_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9)) else "0";
    icmp_ln1651_41_fu_2204_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3) < signed(pool_window_V_15_reg_3258)) else "0";
    icmp_ln1651_42_fu_2222_p2 <= "1" when (signed(select_ln65_40_fu_2196_p3) < signed(select_ln65_41_fu_2215_p3)) else "0";
    icmp_ln1651_43_fu_2242_p2 <= "1" when (signed(select_ln65_39_fu_2176_p3) < signed(select_ln65_42_fu_2234_p3)) else "0";
    icmp_ln1651_44_fu_3116_p2 <= "1" when (signed(select_ln65_36_reg_3390) < signed(select_ln65_43_reg_3396)) else "0";
    icmp_ln1651_45_fu_2262_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62)) else "0";
    icmp_ln1651_46_fu_2282_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0)) else "0";
    icmp_ln1651_47_fu_2302_p2 <= "1" when (signed(select_ln65_45_fu_2274_p3) < signed(select_ln65_46_fu_2294_p3)) else "0";
    icmp_ln1651_48_fu_2322_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44)) else "0";
    icmp_ln1651_49_fu_2342_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38) < signed(pool_window_V_39_reg_3324)) else "0";
    icmp_ln1651_4_fu_1520_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41) < signed(pool_window_V_7_reg_3279)) else "0";
    icmp_ln1651_50_fu_2360_p2 <= "1" when (signed(select_ln65_48_fu_2334_p3) < signed(select_ln65_49_fu_2353_p3)) else "0";
    icmp_ln1651_51_fu_2380_p2 <= "1" when (signed(select_ln65_47_fu_2314_p3) < signed(select_ln65_50_fu_2372_p3)) else "0";
    icmp_ln1651_52_fu_2400_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26)) else "0";
    icmp_ln1651_53_fu_2420_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20) < signed(pool_window_V_36_reg_3317)) else "0";
    icmp_ln1651_54_fu_2438_p2 <= "1" when (signed(select_ln65_52_fu_2412_p3) < signed(select_ln65_53_fu_2431_p3)) else "0";
    icmp_ln1651_55_fu_2458_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8)) else "0";
    icmp_ln1651_56_fu_2478_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2) < signed(pool_window_V_16_reg_3265)) else "0";
    icmp_ln1651_57_fu_2496_p2 <= "1" when (signed(select_ln65_55_fu_2470_p3) < signed(select_ln65_56_fu_2489_p3)) else "0";
    icmp_ln1651_58_fu_2516_p2 <= "1" when (signed(select_ln65_54_fu_2450_p3) < signed(select_ln65_57_fu_2508_p3)) else "0";
    icmp_ln1651_59_fu_3132_p2 <= "1" when (signed(select_ln65_51_reg_3402) < signed(select_ln65_58_reg_3408)) else "0";
    icmp_ln1651_5_fu_1538_p2 <= "1" when (signed(select_ln65_3_fu_1512_p3) < signed(select_ln65_4_fu_1531_p3)) else "0";
    icmp_ln1651_60_fu_2536_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61)) else "0";
    icmp_ln1651_61_fu_2556_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0)) else "0";
    icmp_ln1651_62_fu_2576_p2 <= "1" when (signed(select_ln65_60_fu_2548_p3) < signed(select_ln65_61_fu_2568_p3)) else "0";
    icmp_ln1651_63_fu_2596_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43)) else "0";
    icmp_ln1651_64_fu_2616_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37) < signed(pool_window_V_51_reg_3339)) else "0";
    icmp_ln1651_65_fu_2634_p2 <= "1" when (signed(select_ln65_63_fu_2608_p3) < signed(select_ln65_64_fu_2627_p3)) else "0";
    icmp_ln1651_66_fu_2654_p2 <= "1" when (signed(select_ln65_62_fu_2588_p3) < signed(select_ln65_65_fu_2646_p3)) else "0";
    icmp_ln1651_67_fu_2674_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25)) else "0";
    icmp_ln1651_68_fu_2694_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19) < signed(pool_window_V_47_reg_3332)) else "0";
    icmp_ln1651_69_fu_2712_p2 <= "1" when (signed(select_ln65_67_fu_2686_p3) < signed(select_ln65_68_fu_2705_p3)) else "0";
    icmp_ln1651_6_fu_1558_p2 <= "1" when (signed(select_ln65_2_fu_1492_p3) < signed(select_ln65_5_fu_1550_p3)) else "0";
    icmp_ln1651_70_fu_2732_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7)) else "0";
    icmp_ln1651_71_fu_2752_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1) < signed(pool_window_V_83_reg_3237)) else "0";
    icmp_ln1651_72_fu_2770_p2 <= "1" when (signed(select_ln65_70_fu_2744_p3) < signed(select_ln65_71_fu_2763_p3)) else "0";
    icmp_ln1651_73_fu_2790_p2 <= "1" when (signed(select_ln65_69_fu_2724_p3) < signed(select_ln65_72_fu_2782_p3)) else "0";
    icmp_ln1651_74_fu_3148_p2 <= "1" when (signed(select_ln65_66_reg_3414) < signed(select_ln65_73_reg_3420)) else "0";
    icmp_ln1651_75_fu_2810_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60)) else "0";
    icmp_ln1651_76_fu_2830_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0)) else "0";
    icmp_ln1651_77_fu_2850_p2 <= "1" when (signed(select_ln65_75_fu_2822_p3) < signed(select_ln65_76_fu_2842_p3)) else "0";
    icmp_ln1651_78_fu_2870_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42)) else "0";
    icmp_ln1651_79_fu_2890_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36) < signed(pool_window_V_63_reg_3354)) else "0";
    icmp_ln1651_7_fu_1578_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29)) else "0";
    icmp_ln1651_80_fu_2908_p2 <= "1" when (signed(select_ln65_78_fu_2882_p3) < signed(select_ln65_79_fu_2901_p3)) else "0";
    icmp_ln1651_81_fu_2928_p2 <= "1" when (signed(select_ln65_77_fu_2862_p3) < signed(select_ln65_80_fu_2920_p3)) else "0";
    icmp_ln1651_82_fu_2948_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24)) else "0";
    icmp_ln1651_83_fu_2968_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18) < signed(pool_window_V_59_reg_3347)) else "0";
    icmp_ln1651_84_fu_2986_p2 <= "1" when (signed(select_ln65_82_fu_2960_p3) < signed(select_ln65_83_fu_2979_p3)) else "0";
    icmp_ln1651_85_fu_3006_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6)) else "0";
    icmp_ln1651_86_fu_3026_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap) < signed(pool_window_V_17_reg_3244)) else "0";
    icmp_ln1651_87_fu_3044_p2 <= "1" when (signed(select_ln65_85_fu_3018_p3) < signed(select_ln65_86_fu_3037_p3)) else "0";
    icmp_ln1651_88_fu_3064_p2 <= "1" when (signed(select_ln65_84_fu_2998_p3) < signed(select_ln65_87_fu_3056_p3)) else "0";
    icmp_ln1651_89_fu_3164_p2 <= "1" when (signed(select_ln65_81_reg_3426) < signed(select_ln65_88_reg_3432)) else "0";
    icmp_ln1651_8_fu_1598_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23) < signed(pool_window_V_11_reg_3272)) else "0";
    icmp_ln1651_9_fu_1616_p2 <= "1" when (signed(select_ln65_7_fu_1590_p3) < signed(select_ln65_8_fu_1609_p3)) else "0";
    icmp_ln1651_fu_1440_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65)) else "0";
    icmp_ln55_1_fu_637_p2 <= "1" when (sY = ap_const_lv32_3) else "0";
    icmp_ln55_2_fu_364_p2 <= "1" when (signed(pY) > signed(ap_const_lv32_2)) else "0";
    icmp_ln55_3_fu_370_p2 <= "1" when (signed(pX) > signed(ap_const_lv32_2)) else "0";
    icmp_ln55_fu_350_p2 <= "1" when (sX = ap_const_lv32_3) else "0";
    icmp_ln76_fu_382_p2 <= "1" when (add_ln76_fu_376_p2 = ap_const_lv32_2C) else "0";
    icmp_ln80_fu_436_p2 <= "1" when (add_ln80_fu_430_p2 = ap_const_lv32_2C) else "0";
    icmp_ln86_fu_657_p2 <= "1" when (sY = ap_const_lv32_3) else "0";

    layer4_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer4_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_blk_n <= layer4_out_empty_n;
        else 
            layer4_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer4_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_read <= ap_const_logic_1;
        else 
            layer4_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer5_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, layer5_out_full_n, ap_predicate_op499_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op499_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer5_out_blk_n <= layer5_out_full_n;
        else 
            layer5_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer5_out_din <= (((((res_pack_data_5_fu_3174_p3 & res_pack_data_4_fu_3158_p3) & res_pack_data_3_fu_3142_p3) & res_pack_data_2_fu_3126_p3) & res_pack_data_1_fu_3110_p3) & res_pack_data_fu_3094_p3);

    layer5_out_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op499_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op499_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer5_out_write <= ap_const_logic_1;
        else 
            layer5_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_d0 <= layer4_out_dout(47 downto 40);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_d0 <= layer4_out_dout(39 downto 32);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_d0 <= layer4_out_dout(31 downto 24);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_d0 <= layer4_out_dout(23 downto 16);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_d0 <= layer4_out_dout(15 downto 8);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_20_fu_459_p1 <= layer4_out_dout(8 - 1 downto 0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_1_fu_3110_p3 <= 
        select_ln65_21_reg_3378 when (xor_ln1651_29_fu_3104_p2(0) = '1') else 
        select_ln65_28_reg_3384;
    res_pack_data_2_fu_3126_p3 <= 
        select_ln65_36_reg_3390 when (xor_ln1651_44_fu_3120_p2(0) = '1') else 
        select_ln65_43_reg_3396;
    res_pack_data_3_fu_3142_p3 <= 
        select_ln65_51_reg_3402 when (xor_ln1651_59_fu_3136_p2(0) = '1') else 
        select_ln65_58_reg_3408;
    res_pack_data_4_fu_3158_p3 <= 
        select_ln65_66_reg_3414 when (xor_ln1651_74_fu_3152_p2(0) = '1') else 
        select_ln65_73_reg_3420;
    res_pack_data_5_fu_3174_p3 <= 
        select_ln65_81_reg_3426 when (xor_ln1651_89_fu_3168_p2(0) = '1') else 
        select_ln65_88_reg_3432;
    res_pack_data_fu_3094_p3 <= 
        select_ln65_6_reg_3366 when (xor_ln1651_14_fu_3088_p2(0) = '1') else 
        select_ln65_13_reg_3372;
    select_ln65_10_fu_1648_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17 when (xor_ln1651_10_fu_1642_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11;
    select_ln65_11_fu_1667_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5 when (xor_ln1651_11_fu_1661_p2(0) = '1') else 
        pool_window_V_20_reg_3230;
    select_ln65_12_fu_1686_p3 <= 
        select_ln65_10_fu_1648_p3 when (xor_ln1651_12_fu_1680_p2(0) = '1') else 
        select_ln65_11_fu_1667_p3;
    select_ln65_13_fu_1706_p3 <= 
        select_ln65_9_fu_1628_p3 when (xor_ln1651_13_fu_1700_p2(0) = '1') else 
        select_ln65_12_fu_1686_p3;
    select_ln65_15_fu_1726_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 when (xor_ln1651_15_fu_1720_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64;
    select_ln65_16_fu_1746_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58 when (xor_ln1651_16_fu_1740_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0;
    select_ln65_17_fu_1766_p3 <= 
        select_ln65_15_fu_1726_p3 when (xor_ln1651_17_fu_1760_p2(0) = '1') else 
        select_ln65_16_fu_1746_p3;
    select_ln65_18_fu_1786_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52 when (xor_ln1651_18_fu_1780_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46;
    select_ln65_19_fu_1805_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40 when (xor_ln1651_19_fu_1799_p2(0) = '1') else 
        pool_window_V_23_reg_3294;
    select_ln65_1_fu_1472_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59 when (xor_ln1651_1_fu_1466_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0;
    select_ln65_20_fu_1824_p3 <= 
        select_ln65_18_fu_1786_p3 when (xor_ln1651_20_fu_1818_p2(0) = '1') else 
        select_ln65_19_fu_1805_p3;
    select_ln65_21_fu_1844_p3 <= 
        select_ln65_17_fu_1766_p3 when (xor_ln1651_21_fu_1838_p2(0) = '1') else 
        select_ln65_20_fu_1824_p3;
    select_ln65_22_fu_1864_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34 when (xor_ln1651_22_fu_1858_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28;
    select_ln65_23_fu_1883_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22 when (xor_ln1651_23_fu_1877_p2(0) = '1') else 
        pool_window_V_27_reg_3287;
    select_ln65_24_fu_1902_p3 <= 
        select_ln65_22_fu_1864_p3 when (xor_ln1651_24_fu_1896_p2(0) = '1') else 
        select_ln65_23_fu_1883_p3;
    select_ln65_25_fu_1922_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16 when (xor_ln1651_25_fu_1916_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10;
    select_ln65_26_fu_1941_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4 when (xor_ln1651_26_fu_1935_p2(0) = '1') else 
        pool_window_V_18_reg_3251;
    select_ln65_27_fu_1960_p3 <= 
        select_ln65_25_fu_1922_p3 when (xor_ln1651_27_fu_1954_p2(0) = '1') else 
        select_ln65_26_fu_1941_p3;
    select_ln65_28_fu_1980_p3 <= 
        select_ln65_24_fu_1902_p3 when (xor_ln1651_28_fu_1974_p2(0) = '1') else 
        select_ln65_27_fu_1960_p3;
    select_ln65_2_fu_1492_p3 <= 
        select_ln65_fu_1452_p3 when (xor_ln1651_2_fu_1486_p2(0) = '1') else 
        select_ln65_1_fu_1472_p3;
    select_ln65_30_fu_2000_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 when (xor_ln1651_30_fu_1994_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63;
    select_ln65_31_fu_2020_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57 when (xor_ln1651_31_fu_2014_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0;
    select_ln65_32_fu_2040_p3 <= 
        select_ln65_30_fu_2000_p3 when (xor_ln1651_32_fu_2034_p2(0) = '1') else 
        select_ln65_31_fu_2020_p3;
    select_ln65_33_fu_2060_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51 when (xor_ln1651_33_fu_2054_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45;
    select_ln65_34_fu_2079_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39 when (xor_ln1651_34_fu_2073_p2(0) = '1') else 
        pool_window_V_33_reg_3309;
    select_ln65_35_fu_2098_p3 <= 
        select_ln65_33_fu_2060_p3 when (xor_ln1651_35_fu_2092_p2(0) = '1') else 
        select_ln65_34_fu_2079_p3;
    select_ln65_36_fu_2118_p3 <= 
        select_ln65_32_fu_2040_p3 when (xor_ln1651_36_fu_2112_p2(0) = '1') else 
        select_ln65_35_fu_2098_p3;
    select_ln65_37_fu_2138_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33 when (xor_ln1651_37_fu_2132_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27;
    select_ln65_38_fu_2157_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21 when (xor_ln1651_38_fu_2151_p2(0) = '1') else 
        pool_window_V_31_reg_3302;
    select_ln65_39_fu_2176_p3 <= 
        select_ln65_37_fu_2138_p3 when (xor_ln1651_39_fu_2170_p2(0) = '1') else 
        select_ln65_38_fu_2157_p3;
    select_ln65_3_fu_1512_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53 when (xor_ln1651_3_fu_1506_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47;
    select_ln65_40_fu_2196_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15 when (xor_ln1651_40_fu_2190_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9;
    select_ln65_41_fu_2215_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3 when (xor_ln1651_41_fu_2209_p2(0) = '1') else 
        pool_window_V_15_reg_3258;
    select_ln65_42_fu_2234_p3 <= 
        select_ln65_40_fu_2196_p3 when (xor_ln1651_42_fu_2228_p2(0) = '1') else 
        select_ln65_41_fu_2215_p3;
    select_ln65_43_fu_2254_p3 <= 
        select_ln65_39_fu_2176_p3 when (xor_ln1651_43_fu_2248_p2(0) = '1') else 
        select_ln65_42_fu_2234_p3;
    select_ln65_45_fu_2274_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel when (xor_ln1651_45_fu_2268_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62;
    select_ln65_46_fu_2294_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56 when (xor_ln1651_46_fu_2288_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0;
    select_ln65_47_fu_2314_p3 <= 
        select_ln65_45_fu_2274_p3 when (xor_ln1651_47_fu_2308_p2(0) = '1') else 
        select_ln65_46_fu_2294_p3;
    select_ln65_48_fu_2334_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50 when (xor_ln1651_48_fu_2328_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44;
    select_ln65_49_fu_2353_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38 when (xor_ln1651_49_fu_2347_p2(0) = '1') else 
        pool_window_V_39_reg_3324;
    select_ln65_4_fu_1531_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41 when (xor_ln1651_4_fu_1525_p2(0) = '1') else 
        pool_window_V_7_reg_3279;
    select_ln65_50_fu_2372_p3 <= 
        select_ln65_48_fu_2334_p3 when (xor_ln1651_50_fu_2366_p2(0) = '1') else 
        select_ln65_49_fu_2353_p3;
    select_ln65_51_fu_2392_p3 <= 
        select_ln65_47_fu_2314_p3 when (xor_ln1651_51_fu_2386_p2(0) = '1') else 
        select_ln65_50_fu_2372_p3;
    select_ln65_52_fu_2412_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32 when (xor_ln1651_52_fu_2406_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26;
    select_ln65_53_fu_2431_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20 when (xor_ln1651_53_fu_2425_p2(0) = '1') else 
        pool_window_V_36_reg_3317;
    select_ln65_54_fu_2450_p3 <= 
        select_ln65_52_fu_2412_p3 when (xor_ln1651_54_fu_2444_p2(0) = '1') else 
        select_ln65_53_fu_2431_p3;
    select_ln65_55_fu_2470_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14 when (xor_ln1651_55_fu_2464_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8;
    select_ln65_56_fu_2489_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2 when (xor_ln1651_56_fu_2483_p2(0) = '1') else 
        pool_window_V_16_reg_3265;
    select_ln65_57_fu_2508_p3 <= 
        select_ln65_55_fu_2470_p3 when (xor_ln1651_57_fu_2502_p2(0) = '1') else 
        select_ln65_56_fu_2489_p3;
    select_ln65_58_fu_2528_p3 <= 
        select_ln65_54_fu_2450_p3 when (xor_ln1651_58_fu_2522_p2(0) = '1') else 
        select_ln65_57_fu_2508_p3;
    select_ln65_5_fu_1550_p3 <= 
        select_ln65_3_fu_1512_p3 when (xor_ln1651_5_fu_1544_p2(0) = '1') else 
        select_ln65_4_fu_1531_p3;
    select_ln65_60_fu_2548_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67 when (xor_ln1651_60_fu_2542_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61;
    select_ln65_61_fu_2568_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55 when (xor_ln1651_61_fu_2562_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0;
    select_ln65_62_fu_2588_p3 <= 
        select_ln65_60_fu_2548_p3 when (xor_ln1651_62_fu_2582_p2(0) = '1') else 
        select_ln65_61_fu_2568_p3;
    select_ln65_63_fu_2608_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49 when (xor_ln1651_63_fu_2602_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43;
    select_ln65_64_fu_2627_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37 when (xor_ln1651_64_fu_2621_p2(0) = '1') else 
        pool_window_V_51_reg_3339;
    select_ln65_65_fu_2646_p3 <= 
        select_ln65_63_fu_2608_p3 when (xor_ln1651_65_fu_2640_p2(0) = '1') else 
        select_ln65_64_fu_2627_p3;
    select_ln65_66_fu_2666_p3 <= 
        select_ln65_62_fu_2588_p3 when (xor_ln1651_66_fu_2660_p2(0) = '1') else 
        select_ln65_65_fu_2646_p3;
    select_ln65_67_fu_2686_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31 when (xor_ln1651_67_fu_2680_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25;
    select_ln65_68_fu_2705_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19 when (xor_ln1651_68_fu_2699_p2(0) = '1') else 
        pool_window_V_47_reg_3332;
    select_ln65_69_fu_2724_p3 <= 
        select_ln65_67_fu_2686_p3 when (xor_ln1651_69_fu_2718_p2(0) = '1') else 
        select_ln65_68_fu_2705_p3;
    select_ln65_6_fu_1570_p3 <= 
        select_ln65_2_fu_1492_p3 when (xor_ln1651_6_fu_1564_p2(0) = '1') else 
        select_ln65_5_fu_1550_p3;
    select_ln65_70_fu_2744_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13 when (xor_ln1651_70_fu_2738_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7;
    select_ln65_71_fu_2763_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1 when (xor_ln1651_71_fu_2757_p2(0) = '1') else 
        pool_window_V_83_reg_3237;
    select_ln65_72_fu_2782_p3 <= 
        select_ln65_70_fu_2744_p3 when (xor_ln1651_72_fu_2776_p2(0) = '1') else 
        select_ln65_71_fu_2763_p3;
    select_ln65_73_fu_2802_p3 <= 
        select_ln65_69_fu_2724_p3 when (xor_ln1651_73_fu_2796_p2(0) = '1') else 
        select_ln65_72_fu_2782_p3;
    select_ln65_75_fu_2822_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66 when (xor_ln1651_75_fu_2816_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60;
    select_ln65_76_fu_2842_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54 when (xor_ln1651_76_fu_2836_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0;
    select_ln65_77_fu_2862_p3 <= 
        select_ln65_75_fu_2822_p3 when (xor_ln1651_77_fu_2856_p2(0) = '1') else 
        select_ln65_76_fu_2842_p3;
    select_ln65_78_fu_2882_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48 when (xor_ln1651_78_fu_2876_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42;
    select_ln65_79_fu_2901_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36 when (xor_ln1651_79_fu_2895_p2(0) = '1') else 
        pool_window_V_63_reg_3354;
    select_ln65_7_fu_1590_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35 when (xor_ln1651_7_fu_1584_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29;
    select_ln65_80_fu_2920_p3 <= 
        select_ln65_78_fu_2882_p3 when (xor_ln1651_80_fu_2914_p2(0) = '1') else 
        select_ln65_79_fu_2901_p3;
    select_ln65_81_fu_2940_p3 <= 
        select_ln65_77_fu_2862_p3 when (xor_ln1651_81_fu_2934_p2(0) = '1') else 
        select_ln65_80_fu_2920_p3;
    select_ln65_82_fu_2960_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30 when (xor_ln1651_82_fu_2954_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24;
    select_ln65_83_fu_2979_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18 when (xor_ln1651_83_fu_2973_p2(0) = '1') else 
        pool_window_V_59_reg_3347;
    select_ln65_84_fu_2998_p3 <= 
        select_ln65_82_fu_2960_p3 when (xor_ln1651_84_fu_2992_p2(0) = '1') else 
        select_ln65_83_fu_2979_p3;
    select_ln65_85_fu_3018_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12 when (xor_ln1651_85_fu_3012_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6;
    select_ln65_86_fu_3037_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap when (xor_ln1651_86_fu_3031_p2(0) = '1') else 
        pool_window_V_17_reg_3244;
    select_ln65_87_fu_3056_p3 <= 
        select_ln65_85_fu_3018_p3 when (xor_ln1651_87_fu_3050_p2(0) = '1') else 
        select_ln65_86_fu_3037_p3;
    select_ln65_88_fu_3076_p3 <= 
        select_ln65_84_fu_2998_p3 when (xor_ln1651_88_fu_3070_p2(0) = '1') else 
        select_ln65_87_fu_3056_p3;
    select_ln65_8_fu_1609_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23 when (xor_ln1651_8_fu_1603_p2(0) = '1') else 
        pool_window_V_11_reg_3272;
    select_ln65_9_fu_1628_p3 <= 
        select_ln65_7_fu_1590_p3 when (xor_ln1651_9_fu_1622_p2(0) = '1') else 
        select_ln65_8_fu_1609_p3;
    select_ln65_fu_1452_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 when (xor_ln1651_fu_1446_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65;
    select_ln86_fu_663_p3 <= 
        ap_const_lv32_FFFFFFFD when (icmp_ln86_fu_657_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln91_fu_394_p3 <= 
        ap_const_lv32_FFFFFFFD when (icmp_ln55_fu_350_p2(0) = '1') else 
        ap_const_lv32_1;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_10_fu_1642_p2 <= (icmp_ln1651_10_fu_1636_p2 xor ap_const_lv1_1);
    xor_ln1651_11_fu_1661_p2 <= (icmp_ln1651_11_fu_1656_p2 xor ap_const_lv1_1);
    xor_ln1651_12_fu_1680_p2 <= (icmp_ln1651_12_fu_1674_p2 xor ap_const_lv1_1);
    xor_ln1651_13_fu_1700_p2 <= (icmp_ln1651_13_fu_1694_p2 xor ap_const_lv1_1);
    xor_ln1651_14_fu_3088_p2 <= (icmp_ln1651_14_fu_3084_p2 xor ap_const_lv1_1);
    xor_ln1651_15_fu_1720_p2 <= (icmp_ln1651_15_fu_1714_p2 xor ap_const_lv1_1);
    xor_ln1651_16_fu_1740_p2 <= (icmp_ln1651_16_fu_1734_p2 xor ap_const_lv1_1);
    xor_ln1651_17_fu_1760_p2 <= (icmp_ln1651_17_fu_1754_p2 xor ap_const_lv1_1);
    xor_ln1651_18_fu_1780_p2 <= (icmp_ln1651_18_fu_1774_p2 xor ap_const_lv1_1);
    xor_ln1651_19_fu_1799_p2 <= (icmp_ln1651_19_fu_1794_p2 xor ap_const_lv1_1);
    xor_ln1651_1_fu_1466_p2 <= (icmp_ln1651_1_fu_1460_p2 xor ap_const_lv1_1);
    xor_ln1651_20_fu_1818_p2 <= (icmp_ln1651_20_fu_1812_p2 xor ap_const_lv1_1);
    xor_ln1651_21_fu_1838_p2 <= (icmp_ln1651_21_fu_1832_p2 xor ap_const_lv1_1);
    xor_ln1651_22_fu_1858_p2 <= (icmp_ln1651_22_fu_1852_p2 xor ap_const_lv1_1);
    xor_ln1651_23_fu_1877_p2 <= (icmp_ln1651_23_fu_1872_p2 xor ap_const_lv1_1);
    xor_ln1651_24_fu_1896_p2 <= (icmp_ln1651_24_fu_1890_p2 xor ap_const_lv1_1);
    xor_ln1651_25_fu_1916_p2 <= (icmp_ln1651_25_fu_1910_p2 xor ap_const_lv1_1);
    xor_ln1651_26_fu_1935_p2 <= (icmp_ln1651_26_fu_1930_p2 xor ap_const_lv1_1);
    xor_ln1651_27_fu_1954_p2 <= (icmp_ln1651_27_fu_1948_p2 xor ap_const_lv1_1);
    xor_ln1651_28_fu_1974_p2 <= (icmp_ln1651_28_fu_1968_p2 xor ap_const_lv1_1);
    xor_ln1651_29_fu_3104_p2 <= (icmp_ln1651_29_fu_3100_p2 xor ap_const_lv1_1);
    xor_ln1651_2_fu_1486_p2 <= (icmp_ln1651_2_fu_1480_p2 xor ap_const_lv1_1);
    xor_ln1651_30_fu_1994_p2 <= (icmp_ln1651_30_fu_1988_p2 xor ap_const_lv1_1);
    xor_ln1651_31_fu_2014_p2 <= (icmp_ln1651_31_fu_2008_p2 xor ap_const_lv1_1);
    xor_ln1651_32_fu_2034_p2 <= (icmp_ln1651_32_fu_2028_p2 xor ap_const_lv1_1);
    xor_ln1651_33_fu_2054_p2 <= (icmp_ln1651_33_fu_2048_p2 xor ap_const_lv1_1);
    xor_ln1651_34_fu_2073_p2 <= (icmp_ln1651_34_fu_2068_p2 xor ap_const_lv1_1);
    xor_ln1651_35_fu_2092_p2 <= (icmp_ln1651_35_fu_2086_p2 xor ap_const_lv1_1);
    xor_ln1651_36_fu_2112_p2 <= (icmp_ln1651_36_fu_2106_p2 xor ap_const_lv1_1);
    xor_ln1651_37_fu_2132_p2 <= (icmp_ln1651_37_fu_2126_p2 xor ap_const_lv1_1);
    xor_ln1651_38_fu_2151_p2 <= (icmp_ln1651_38_fu_2146_p2 xor ap_const_lv1_1);
    xor_ln1651_39_fu_2170_p2 <= (icmp_ln1651_39_fu_2164_p2 xor ap_const_lv1_1);
    xor_ln1651_3_fu_1506_p2 <= (icmp_ln1651_3_fu_1500_p2 xor ap_const_lv1_1);
    xor_ln1651_40_fu_2190_p2 <= (icmp_ln1651_40_fu_2184_p2 xor ap_const_lv1_1);
    xor_ln1651_41_fu_2209_p2 <= (icmp_ln1651_41_fu_2204_p2 xor ap_const_lv1_1);
    xor_ln1651_42_fu_2228_p2 <= (icmp_ln1651_42_fu_2222_p2 xor ap_const_lv1_1);
    xor_ln1651_43_fu_2248_p2 <= (icmp_ln1651_43_fu_2242_p2 xor ap_const_lv1_1);
    xor_ln1651_44_fu_3120_p2 <= (icmp_ln1651_44_fu_3116_p2 xor ap_const_lv1_1);
    xor_ln1651_45_fu_2268_p2 <= (icmp_ln1651_45_fu_2262_p2 xor ap_const_lv1_1);
    xor_ln1651_46_fu_2288_p2 <= (icmp_ln1651_46_fu_2282_p2 xor ap_const_lv1_1);
    xor_ln1651_47_fu_2308_p2 <= (icmp_ln1651_47_fu_2302_p2 xor ap_const_lv1_1);
    xor_ln1651_48_fu_2328_p2 <= (icmp_ln1651_48_fu_2322_p2 xor ap_const_lv1_1);
    xor_ln1651_49_fu_2347_p2 <= (icmp_ln1651_49_fu_2342_p2 xor ap_const_lv1_1);
    xor_ln1651_4_fu_1525_p2 <= (icmp_ln1651_4_fu_1520_p2 xor ap_const_lv1_1);
    xor_ln1651_50_fu_2366_p2 <= (icmp_ln1651_50_fu_2360_p2 xor ap_const_lv1_1);
    xor_ln1651_51_fu_2386_p2 <= (icmp_ln1651_51_fu_2380_p2 xor ap_const_lv1_1);
    xor_ln1651_52_fu_2406_p2 <= (icmp_ln1651_52_fu_2400_p2 xor ap_const_lv1_1);
    xor_ln1651_53_fu_2425_p2 <= (icmp_ln1651_53_fu_2420_p2 xor ap_const_lv1_1);
    xor_ln1651_54_fu_2444_p2 <= (icmp_ln1651_54_fu_2438_p2 xor ap_const_lv1_1);
    xor_ln1651_55_fu_2464_p2 <= (icmp_ln1651_55_fu_2458_p2 xor ap_const_lv1_1);
    xor_ln1651_56_fu_2483_p2 <= (icmp_ln1651_56_fu_2478_p2 xor ap_const_lv1_1);
    xor_ln1651_57_fu_2502_p2 <= (icmp_ln1651_57_fu_2496_p2 xor ap_const_lv1_1);
    xor_ln1651_58_fu_2522_p2 <= (icmp_ln1651_58_fu_2516_p2 xor ap_const_lv1_1);
    xor_ln1651_59_fu_3136_p2 <= (icmp_ln1651_59_fu_3132_p2 xor ap_const_lv1_1);
    xor_ln1651_5_fu_1544_p2 <= (icmp_ln1651_5_fu_1538_p2 xor ap_const_lv1_1);
    xor_ln1651_60_fu_2542_p2 <= (icmp_ln1651_60_fu_2536_p2 xor ap_const_lv1_1);
    xor_ln1651_61_fu_2562_p2 <= (icmp_ln1651_61_fu_2556_p2 xor ap_const_lv1_1);
    xor_ln1651_62_fu_2582_p2 <= (icmp_ln1651_62_fu_2576_p2 xor ap_const_lv1_1);
    xor_ln1651_63_fu_2602_p2 <= (icmp_ln1651_63_fu_2596_p2 xor ap_const_lv1_1);
    xor_ln1651_64_fu_2621_p2 <= (icmp_ln1651_64_fu_2616_p2 xor ap_const_lv1_1);
    xor_ln1651_65_fu_2640_p2 <= (icmp_ln1651_65_fu_2634_p2 xor ap_const_lv1_1);
    xor_ln1651_66_fu_2660_p2 <= (icmp_ln1651_66_fu_2654_p2 xor ap_const_lv1_1);
    xor_ln1651_67_fu_2680_p2 <= (icmp_ln1651_67_fu_2674_p2 xor ap_const_lv1_1);
    xor_ln1651_68_fu_2699_p2 <= (icmp_ln1651_68_fu_2694_p2 xor ap_const_lv1_1);
    xor_ln1651_69_fu_2718_p2 <= (icmp_ln1651_69_fu_2712_p2 xor ap_const_lv1_1);
    xor_ln1651_6_fu_1564_p2 <= (icmp_ln1651_6_fu_1558_p2 xor ap_const_lv1_1);
    xor_ln1651_70_fu_2738_p2 <= (icmp_ln1651_70_fu_2732_p2 xor ap_const_lv1_1);
    xor_ln1651_71_fu_2757_p2 <= (icmp_ln1651_71_fu_2752_p2 xor ap_const_lv1_1);
    xor_ln1651_72_fu_2776_p2 <= (icmp_ln1651_72_fu_2770_p2 xor ap_const_lv1_1);
    xor_ln1651_73_fu_2796_p2 <= (icmp_ln1651_73_fu_2790_p2 xor ap_const_lv1_1);
    xor_ln1651_74_fu_3152_p2 <= (icmp_ln1651_74_fu_3148_p2 xor ap_const_lv1_1);
    xor_ln1651_75_fu_2816_p2 <= (icmp_ln1651_75_fu_2810_p2 xor ap_const_lv1_1);
    xor_ln1651_76_fu_2836_p2 <= (icmp_ln1651_76_fu_2830_p2 xor ap_const_lv1_1);
    xor_ln1651_77_fu_2856_p2 <= (icmp_ln1651_77_fu_2850_p2 xor ap_const_lv1_1);
    xor_ln1651_78_fu_2876_p2 <= (icmp_ln1651_78_fu_2870_p2 xor ap_const_lv1_1);
    xor_ln1651_79_fu_2895_p2 <= (icmp_ln1651_79_fu_2890_p2 xor ap_const_lv1_1);
    xor_ln1651_7_fu_1584_p2 <= (icmp_ln1651_7_fu_1578_p2 xor ap_const_lv1_1);
    xor_ln1651_80_fu_2914_p2 <= (icmp_ln1651_80_fu_2908_p2 xor ap_const_lv1_1);
    xor_ln1651_81_fu_2934_p2 <= (icmp_ln1651_81_fu_2928_p2 xor ap_const_lv1_1);
    xor_ln1651_82_fu_2954_p2 <= (icmp_ln1651_82_fu_2948_p2 xor ap_const_lv1_1);
    xor_ln1651_83_fu_2973_p2 <= (icmp_ln1651_83_fu_2968_p2 xor ap_const_lv1_1);
    xor_ln1651_84_fu_2992_p2 <= (icmp_ln1651_84_fu_2986_p2 xor ap_const_lv1_1);
    xor_ln1651_85_fu_3012_p2 <= (icmp_ln1651_85_fu_3006_p2 xor ap_const_lv1_1);
    xor_ln1651_86_fu_3031_p2 <= (icmp_ln1651_86_fu_3026_p2 xor ap_const_lv1_1);
    xor_ln1651_87_fu_3050_p2 <= (icmp_ln1651_87_fu_3044_p2 xor ap_const_lv1_1);
    xor_ln1651_88_fu_3070_p2 <= (icmp_ln1651_88_fu_3064_p2 xor ap_const_lv1_1);
    xor_ln1651_89_fu_3168_p2 <= (icmp_ln1651_89_fu_3164_p2 xor ap_const_lv1_1);
    xor_ln1651_8_fu_1603_p2 <= (icmp_ln1651_8_fu_1598_p2 xor ap_const_lv1_1);
    xor_ln1651_9_fu_1622_p2 <= (icmp_ln1651_9_fu_1616_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_1446_p2 <= (icmp_ln1651_fu_1440_p2 xor ap_const_lv1_1);
end behav;
