Ins,OpCode,Function,ALUSrc,RegWrite,RegDst,Branch,Memto-Reg,MemRead,MemWrite,Jump,Branch_type,ALUOp,ALUCtrl,Operation
Addu,000 000,100 001,0,1,1,0,0,0,0,0,,"""010""","""0010""",add
Addi,001 000,x,1,1,0,0,0,0,0,0,,"""000""","""0010""",add
Subu,000 000,100 011,0,1,1,0,0,0,0,0,,"""010""","""0011""",sub
And,000 000,100 100,0,1,1,0,0,0,0,0,,"""010""","""0000""",and
Or,000 000,100 101,0,1,1,0,0,0,0,0,,"""010""","""0001""",or
Slt,000 000 ,101 010,0,1,1,0,0,0,0,0,,"""010""","""0110""",set less than
Sltiu,001 011,x,1,1,0,0,0,0,0,0,,"""001""","""0110""",set less than without function
Beq,000 100,x,0,0,x,1,0,0,0,0,"""001""","""110""","""0011""",sub without function
,,,,,,,,,,,,,,
Sra,000 000 ,000 011,0,1,1,0,0,0,0,0,,"""010""","""1111""",special case
Srav,000 000,000 111,0,1,1,0,0,0,0,0,,"""010""","""0100""",shift right
Lui,001 111,x,1,1,0,0,0,0,0,0,,"""011""","""0111""",shift upper
Ori,001 101,x,1,1,0,0,0,0,0,0,,"""100""","""0001""",or
Bne,000 101,x,0,0,x,1,0,0,0,0,"""010""","""110""","""0011""",sub without function
,,,,,,,,,,,,,,
lw,100 011(35),x,1,1,0,0,1,1,0,0,,"""101""","""0010""",add
sw,101 011(43),x,1,0,x,0,x,0,1,0,,"""101""","""0010""",add
j,000 010(2),x,x,0,x,0,x,0,0,1,,xxx,xxxx,
mul,000 000,011 000,0,1,1,0,0,0,0,0,,"""010""","""1110""",mul
,,,,,,,,,,,,,,
jal,000 011,,,,,,,,,,,,,
jr,000 000,001 000,0,1,1,0,0,0,0,0,,"""010""","""0010""",add
,,,,,,,,,,,,,,
ble,000 110(6),x,0,0,x,1,0,0,0,0,"""011""","""001""","""0110""",set less than without function
bnez,000 101,x,0,0,x,1,0,0,0,0,"""010""","""110""","""0011""",sub without function
bltz,000 001,x,0,0,x,1,0,0,0,0,"""101""","""010""","""0110""",set less than without function
li,001 111,x,1,1,0,0,0,0,0,0,,"""000""","""0010""",add
