/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar  1 17:00:54 2016
 *                 Full Compile MD5 Checksum  2dfd77c3e5e7746499b6247ed75dfff9
 *                     (minus title and desc)
 *                 MD5 Checksum               26cb436362fbf72e4c53c59b91215898
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     827
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_MFD_1_H__
#define BCHP_MFD_1_H__

/***************************************************************************
 *MFD_1 - MPEG HD  Feeder 1 Registers
 ***************************************************************************/
#define BCHP_MFD_1_REVISION_ID                   0x20600400 /* [RO] Feeder Revision ID */
#define BCHP_MFD_1_HW_CONFIGURATION              0x20600404 /* [RO] Hardware Configuration Status */
#define BCHP_MFD_1_FEEDER_CNTL                   0x20600408 /* [CFG] Feeder Control */
#define BCHP_MFD_1_LAC_CNTL                      0x2060040c /* [CFG] LAC Control */
#define BCHP_MFD_1_FIXED_COLOUR                  0x20600410 /* [CFG] Fixed Colour Value */
#define BCHP_MFD_1_STRIDE                        0x20600414 /* [CFG] Line Stride */
#define BCHP_MFD_1_DISP_HSIZE                    0x20600418 /* [CFG] Horizontal Display Size */
#define BCHP_MFD_1_DISP_VSIZE                    0x2060041c /* [CFG] Vertical Display Size */
#define BCHP_MFD_1_DATA_MODE                     0x20600420 /* [CFG] Data Mode */
#define BCHP_MFD_1_DITHER_CTRL                   0x20600424 /* [CFG] Dither CTRL */
#define BCHP_MFD_1_DITHER_LFSR_INIT              0x20600428 /* [CFG] Dither LFSR Init Value and Control */
#define BCHP_MFD_1_DITHER_LFSR_CTRL              0x2060042c /* [CFG] Dither LFSR Control */
#define BCHP_MFD_1_COMP_ORDER                    0x20600430 /* [CFG] YCbCr Pixel Component Order */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0          0x20600434 /* [CFG] Line Address0 */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R        0x20600438 /* [CFG] Line Address0 Right */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1          0x2060043c /* [CFG] Line Address1 */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_R        0x20600440 /* [CFG] Line Address1 Right */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0          0x20600444 /* [CFG] Bottom Line Address0 */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_R        0x20600448 /* [CFG] Bottom Line Address0 Right */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1          0x2060044c /* [CFG] Bottom Line Address1 */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_R        0x20600450 /* [CFG] Bottom Line Address1 Right */
#define BCHP_MFD_1_LUMA_NMBY                     0x20600454 /* [CFG] Luma NMBY Size */
#define BCHP_MFD_1_CHROMA_NMBY                   0x20600458 /* [CFG] Chroma NMBY Size */
#define BCHP_MFD_1_PIC_OFFSET                    0x2060045c /* [CFG] Picture Offset */
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL          0x20600460 /* [CFG] Range Expansion / Remapping Control */
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL          0x20600464 /* [CFG] Chroma Sampling Control */
#define BCHP_MFD_1_CHROMA_REPOSITION_DERING_ENABLE 0x20600468 /* [CFG] Chroma Reposition Dering Enable */
#define BCHP_MFD_1_PIC_FEED_CMD                  0x2060046c /* [RW] Picture Feed Command */
#define BCHP_MFD_1_FEED_STATUS                   0x20600470 /* [RO] Feed Status */
#define BCHP_MFD_1_LAC_LINE_ADDR_0_STATUS        0x20600474 /* [RO] Line Address Computer Line Address0 Status */
#define BCHP_MFD_1_LAC_LINE_ADDR_1_STATUS        0x20600478 /* [RO] Line Address Computer Line Address1 Status */
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS 0x2060047c /* [RO] Line Address Computer Chroma Vertical Filter Configuration Status */
#define BCHP_MFD_1_LINE_FEED_STATUS              0x20600480 /* [RO] Line Address Computer Line Feed Control Status */
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL 0x20600484 /* [CFG] Feeder Timeout and Repeat Picture Control */
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL     0x20600488 /* [CFG] BVB Receiver Stall Timeout Control */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS 0x2060048c /* [RO] Feeder Error Interrupt Status */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR 0x20600490 /* [WO] Feeder Error Interrupt Status Clear */
#define BCHP_MFD_1_FEEDER_BVB_STATUS             0x20600494 /* [RO] BVB Status */
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR         0x20600498 /* [WO] BVB Status Clear */
#define BCHP_MFD_1_TEST_MODE_CNTL                0x2060049c /* [CFG] Test Mode Control */
#define BCHP_MFD_1_BVB_SAMPLE_DATA               0x206004a0 /* [RO] BVB Output Sample Data Value */
#define BCHP_MFD_1_TEST_PORT_CNTL                0x206004a4 /* [CFG] Test Port Control */
#define BCHP_MFD_1_TEST_PORT_DATA                0x206004a8 /* [RO] Test Port Data Value */
#define BCHP_MFD_1_SCB_STATUS                    0x206004ac /* [RO] SCB Status */
#define BCHP_MFD_1_DEMO_SETTING                  0x206004b0 /* [CFG] Demo Setting */
#define BCHP_MFD_1_CCA_CONFIG                    0x206005b8 /* [CFG] CCA Configuration */
#define BCHP_MFD_1_CRC_CTRL                      0x206005c0 /* [CFG] CRC Control */
#define BCHP_MFD_1_CRC_SEED                      0x206005c4 /* [CFG] CRC Seed */
#define BCHP_MFD_1_LUMA_CRC                      0x206005c8 /* [RO] Luma CRC Status */
#define BCHP_MFD_1_CHROMA_CRC                    0x206005cc /* [RO] Chroma CRC Status */
#define BCHP_MFD_1_CHROMA_1_CRC                  0x206005d0 /* [RO] Chroma CRC Status */
#define BCHP_MFD_1_LUMA_CRC_R                    0x206005d4 /* [RO] Luma CRC Status */
#define BCHP_MFD_1_CHROMA_CRC_R                  0x206005d8 /* [RO] Chroma CRC Status */
#define BCHP_MFD_1_CHROMA_1_CRC_R                0x206005dc /* [RO] Chroma CRC Status */
#define BCHP_MFD_1_MTG_FRAME_SIZE                0x206005ec /* [CFG] MFD Trigger Generator Frame Size */
#define BCHP_MFD_1_MTG_FORCE                     0x206005f0 /* [WO] MFD Trigger Generator Force Control */
#define BCHP_MFD_1_MTG_CONTROL                   0x206005f4 /* [RW] MFD Trigger Generator Control */
#define BCHP_MFD_1_SCRATCH_REGISTER_0            0x206005f8 /* [CFG] Scratch Register 0 */
#define BCHP_MFD_1_SCRATCH_REGISTER_1            0x206005fc /* [CFG] Scratch Register 1 */

/***************************************************************************
 *REVISION_ID - Feeder Revision ID
 ***************************************************************************/
/* MFD_1 :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_MFD_1_REVISION_ID_reserved0_MASK                      0xffff0000
#define BCHP_MFD_1_REVISION_ID_reserved0_SHIFT                     16

/* MFD_1 :: REVISION_ID :: MAJOR [15:08] */
#define BCHP_MFD_1_REVISION_ID_MAJOR_MASK                          0x0000ff00
#define BCHP_MFD_1_REVISION_ID_MAJOR_SHIFT                         8
#define BCHP_MFD_1_REVISION_ID_MAJOR_DEFAULT                       0x00000002

/* MFD_1 :: REVISION_ID :: MINOR [07:00] */
#define BCHP_MFD_1_REVISION_ID_MINOR_MASK                          0x000000ff
#define BCHP_MFD_1_REVISION_ID_MINOR_SHIFT                         0
#define BCHP_MFD_1_REVISION_ID_MINOR_DEFAULT                       0x00000006

/***************************************************************************
 *HW_CONFIGURATION - Hardware Configuration Status
 ***************************************************************************/
/* MFD_1 :: HW_CONFIGURATION :: reserved0 [31:10] */
#define BCHP_MFD_1_HW_CONFIGURATION_reserved0_MASK                 0xfffffc00
#define BCHP_MFD_1_HW_CONFIGURATION_reserved0_SHIFT                10

/* MFD_1 :: HW_CONFIGURATION :: MFD_TRIGGER [09:09] */
#define BCHP_MFD_1_HW_CONFIGURATION_MFD_TRIGGER_MASK               0x00000200
#define BCHP_MFD_1_HW_CONFIGURATION_MFD_TRIGGER_SHIFT              9
#define BCHP_MFD_1_HW_CONFIGURATION_MFD_TRIGGER_DEFAULT            0x00000001
#define BCHP_MFD_1_HW_CONFIGURATION_MFD_TRIGGER_NOT_SUPPORTED      0
#define BCHP_MFD_1_HW_CONFIGURATION_MFD_TRIGGER_SUPPORTED          1

/* MFD_1 :: HW_CONFIGURATION :: SUPPORTS_BT2020 [08:08] */
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_BT2020_MASK           0x00000100
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_BT2020_SHIFT          8
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_BT2020_DEFAULT        0x00000001
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_BT2020_NOT_SUPPORTED  0
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_BT2020_SUPPORTED      1

/* MFD_1 :: HW_CONFIGURATION :: SUPPORTS_4K [07:07] */
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_4K_MASK               0x00000080
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_4K_SHIFT              7
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_4K_DEFAULT            0x00000000
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_4K_NOT_SUPPORTED      0
#define BCHP_MFD_1_HW_CONFIGURATION_SUPPORTS_4K_SUPPORTED          1

/* MFD_1 :: HW_CONFIGURATION :: CORE_BVB_WIDTH_10 [06:06] */
#define BCHP_MFD_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_MASK         0x00000040
#define BCHP_MFD_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_SHIFT        6
#define BCHP_MFD_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_DEFAULT      0x00000000
#define BCHP_MFD_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_MODE_8BIT    0
#define BCHP_MFD_1_HW_CONFIGURATION_CORE_BVB_WIDTH_10_MODE_10BIT   1

/* MFD_1 :: HW_CONFIGURATION :: OUT_BVB_WIDTH_10 [05:05] */
#define BCHP_MFD_1_HW_CONFIGURATION_OUT_BVB_WIDTH_10_MASK          0x00000020
#define BCHP_MFD_1_HW_CONFIGURATION_OUT_BVB_WIDTH_10_SHIFT         5
#define BCHP_MFD_1_HW_CONFIGURATION_OUT_BVB_WIDTH_10_DEFAULT       0x00000001
#define BCHP_MFD_1_HW_CONFIGURATION_OUT_BVB_WIDTH_10_MODE_8BIT     0
#define BCHP_MFD_1_HW_CONFIGURATION_OUT_BVB_WIDTH_10_MODE_10BIT    1

/* MFD_1 :: HW_CONFIGURATION :: BVB_CLOCK_IS_2X [04:04] */
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_CLOCK_IS_2X_MASK           0x00000010
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_CLOCK_IS_2X_SHIFT          4
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_CLOCK_IS_2X_DEFAULT        0x00000000
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_CLOCK_IS_2X_NOT_SUPPORTED  0
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_CLOCK_IS_2X_SUPPORTED      1

/* MFD_1 :: HW_CONFIGURATION :: BVB_IS_DUAL_PIXEL [03:03] */
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_MASK         0x00000008
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_SHIFT        3
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_DEFAULT      0x00000001
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_NOT_SUPPORTED 0
#define BCHP_MFD_1_HW_CONFIGURATION_BVB_IS_DUAL_PIXEL_SUPPORTED    1

/* MFD_1 :: HW_CONFIGURATION :: MAX_BURST_SIZE [02:01] */
#define BCHP_MFD_1_HW_CONFIGURATION_MAX_BURST_SIZE_MASK            0x00000006
#define BCHP_MFD_1_HW_CONFIGURATION_MAX_BURST_SIZE_SHIFT           1
#define BCHP_MFD_1_HW_CONFIGURATION_MAX_BURST_SIZE_DEFAULT         0x00000000
#define BCHP_MFD_1_HW_CONFIGURATION_MAX_BURST_SIZE_BURST_24        3
#define BCHP_MFD_1_HW_CONFIGURATION_MAX_BURST_SIZE_BURST_16        2
#define BCHP_MFD_1_HW_CONFIGURATION_MAX_BURST_SIZE_BURST_8         1
#define BCHP_MFD_1_HW_CONFIGURATION_MAX_BURST_SIZE_BURST_32        0

/* MFD_1 :: HW_CONFIGURATION :: CLB_CONFIG [00:00] */
#define BCHP_MFD_1_HW_CONFIGURATION_CLB_CONFIG_MASK                0x00000001
#define BCHP_MFD_1_HW_CONFIGURATION_CLB_CONFIG_SHIFT               0
#define BCHP_MFD_1_HW_CONFIGURATION_CLB_CONFIG_DEFAULT             0x00000001
#define BCHP_MFD_1_HW_CONFIGURATION_CLB_CONFIG_ONE_LINE_STORE      0
#define BCHP_MFD_1_HW_CONFIGURATION_CLB_CONFIG_TWO_LINE_STORES     1

/***************************************************************************
 *FEEDER_CNTL - Feeder Control
 ***************************************************************************/
/* MFD_1 :: FEEDER_CNTL :: reserved0 [31:31] */
#define BCHP_MFD_1_FEEDER_CNTL_reserved0_MASK                      0x80000000
#define BCHP_MFD_1_FEEDER_CNTL_reserved0_SHIFT                     31

/* MFD_1 :: FEEDER_CNTL :: BOT_INIT_PHASE [30:24] */
#define BCHP_MFD_1_FEEDER_CNTL_BOT_INIT_PHASE_MASK                 0x7f000000
#define BCHP_MFD_1_FEEDER_CNTL_BOT_INIT_PHASE_SHIFT                24
#define BCHP_MFD_1_FEEDER_CNTL_BOT_INIT_PHASE_DEFAULT              0x00000000

/* MFD_1 :: FEEDER_CNTL :: reserved1 [23:23] */
#define BCHP_MFD_1_FEEDER_CNTL_reserved1_MASK                      0x00800000
#define BCHP_MFD_1_FEEDER_CNTL_reserved1_SHIFT                     23

/* MFD_1 :: FEEDER_CNTL :: TOP_INIT_PHASE [22:16] */
#define BCHP_MFD_1_FEEDER_CNTL_TOP_INIT_PHASE_MASK                 0x007f0000
#define BCHP_MFD_1_FEEDER_CNTL_TOP_INIT_PHASE_SHIFT                16
#define BCHP_MFD_1_FEEDER_CNTL_TOP_INIT_PHASE_DEFAULT              0x00000000

/* MFD_1 :: FEEDER_CNTL :: BOT_SKIP_FIRST_LINE [15:15] */
#define BCHP_MFD_1_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_MASK            0x00008000
#define BCHP_MFD_1_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_SHIFT           15
#define BCHP_MFD_1_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_DEFAULT         0x00000000
#define BCHP_MFD_1_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_DONT_SKIP       0
#define BCHP_MFD_1_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_SKIP            1

/* MFD_1 :: FEEDER_CNTL :: TOP_SKIP_FIRST_LINE [14:14] */
#define BCHP_MFD_1_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_MASK            0x00004000
#define BCHP_MFD_1_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_SHIFT           14
#define BCHP_MFD_1_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_DEFAULT         0x00000000
#define BCHP_MFD_1_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_DONT_SKIP       0
#define BCHP_MFD_1_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_SKIP            1

/* MFD_1 :: FEEDER_CNTL :: reserved2 [13:12] */
#define BCHP_MFD_1_FEEDER_CNTL_reserved2_MASK                      0x00003000
#define BCHP_MFD_1_FEEDER_CNTL_reserved2_SHIFT                     12

/* MFD_1 :: FEEDER_CNTL :: MEM_VIDEO [11:11] */
#define BCHP_MFD_1_FEEDER_CNTL_MEM_VIDEO_MASK                      0x00000800
#define BCHP_MFD_1_FEEDER_CNTL_MEM_VIDEO_SHIFT                     11
#define BCHP_MFD_1_FEEDER_CNTL_MEM_VIDEO_DEFAULT                   0x00000000
#define BCHP_MFD_1_FEEDER_CNTL_MEM_VIDEO_MODE_2D                   0
#define BCHP_MFD_1_FEEDER_CNTL_MEM_VIDEO_MODE_3D_DUAL_POINTER      1

/* MFD_1 :: FEEDER_CNTL :: reserved3 [10:10] */
#define BCHP_MFD_1_FEEDER_CNTL_reserved3_MASK                      0x00000400
#define BCHP_MFD_1_FEEDER_CNTL_reserved3_SHIFT                     10

/* MFD_1 :: FEEDER_CNTL :: BVB_VIDEO [09:08] */
#define BCHP_MFD_1_FEEDER_CNTL_BVB_VIDEO_MASK                      0x00000300
#define BCHP_MFD_1_FEEDER_CNTL_BVB_VIDEO_SHIFT                     8
#define BCHP_MFD_1_FEEDER_CNTL_BVB_VIDEO_DEFAULT                   0x00000000
#define BCHP_MFD_1_FEEDER_CNTL_BVB_VIDEO_MODE_2D                   0
#define BCHP_MFD_1_FEEDER_CNTL_BVB_VIDEO_MODE_3D_LEFT_RIGHT        1
#define BCHP_MFD_1_FEEDER_CNTL_BVB_VIDEO_MODE_3D_OVER_UNDER        2

/* MFD_1 :: FEEDER_CNTL :: SCB_CLIENT_SEL [07:07] */
#define BCHP_MFD_1_FEEDER_CNTL_SCB_CLIENT_SEL_MASK                 0x00000080
#define BCHP_MFD_1_FEEDER_CNTL_SCB_CLIENT_SEL_SHIFT                7
#define BCHP_MFD_1_FEEDER_CNTL_SCB_CLIENT_SEL_DEFAULT              0x00000000
#define BCHP_MFD_1_FEEDER_CNTL_SCB_CLIENT_SEL_CLIENT_A             0
#define BCHP_MFD_1_FEEDER_CNTL_SCB_CLIENT_SEL_CLIENT_B             1

/* MFD_1 :: FEEDER_CNTL :: LINE_REPEAT [06:06] */
#define BCHP_MFD_1_FEEDER_CNTL_LINE_REPEAT_MASK                    0x00000040
#define BCHP_MFD_1_FEEDER_CNTL_LINE_REPEAT_SHIFT                   6
#define BCHP_MFD_1_FEEDER_CNTL_LINE_REPEAT_DEFAULT                 0x00000000

/* MFD_1 :: FEEDER_CNTL :: PIXEL_SATURATION_ENABLE [05:05] */
#define BCHP_MFD_1_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_MASK        0x00000020
#define BCHP_MFD_1_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_SHIFT       5
#define BCHP_MFD_1_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_DEFAULT     0x00000000
#define BCHP_MFD_1_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_OFF         0
#define BCHP_MFD_1_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_ON          1

/* MFD_1 :: FEEDER_CNTL :: FIXED_COLOUR_ENABLE [04:04] */
#define BCHP_MFD_1_FEEDER_CNTL_FIXED_COLOUR_ENABLE_MASK            0x00000010
#define BCHP_MFD_1_FEEDER_CNTL_FIXED_COLOUR_ENABLE_SHIFT           4
#define BCHP_MFD_1_FEEDER_CNTL_FIXED_COLOUR_ENABLE_DEFAULT         0x00000000
#define BCHP_MFD_1_FEEDER_CNTL_FIXED_COLOUR_ENABLE_OFF             0
#define BCHP_MFD_1_FEEDER_CNTL_FIXED_COLOUR_ENABLE_ON              1

/* MFD_1 :: FEEDER_CNTL :: reserved4 [03:02] */
#define BCHP_MFD_1_FEEDER_CNTL_reserved4_MASK                      0x0000000c
#define BCHP_MFD_1_FEEDER_CNTL_reserved4_SHIFT                     2

/* MFD_1 :: FEEDER_CNTL :: IMAGE_FORMAT [01:00] */
#define BCHP_MFD_1_FEEDER_CNTL_IMAGE_FORMAT_MASK                   0x00000003
#define BCHP_MFD_1_FEEDER_CNTL_IMAGE_FORMAT_SHIFT                  0
#define BCHP_MFD_1_FEEDER_CNTL_IMAGE_FORMAT_DEFAULT                0x00000000
#define BCHP_MFD_1_FEEDER_CNTL_IMAGE_FORMAT_AVC_MPEG               0
#define BCHP_MFD_1_FEEDER_CNTL_IMAGE_FORMAT_PACKED                 1

/***************************************************************************
 *LAC_CNTL - LAC Control
 ***************************************************************************/
/* MFD_1 :: LAC_CNTL :: reserved0 [31:08] */
#define BCHP_MFD_1_LAC_CNTL_reserved0_MASK                         0xffffff00
#define BCHP_MFD_1_LAC_CNTL_reserved0_SHIFT                        8

/* MFD_1 :: LAC_CNTL :: MAP_SELECT [07:07] */
#define BCHP_MFD_1_LAC_CNTL_MAP_SELECT_MASK                        0x00000080
#define BCHP_MFD_1_LAC_CNTL_MAP_SELECT_SHIFT                       7
#define BCHP_MFD_1_LAC_CNTL_MAP_SELECT_DEFAULT                     0x00000001
#define BCHP_MFD_1_LAC_CNTL_MAP_SELECT_SEL_MAP8                    0
#define BCHP_MFD_1_LAC_CNTL_MAP_SELECT_SEL_MAP5                    1

/* MFD_1 :: LAC_CNTL :: STRIPE_WIDTH_SEL [06:05] */
#define BCHP_MFD_1_LAC_CNTL_STRIPE_WIDTH_SEL_MASK                  0x00000060
#define BCHP_MFD_1_LAC_CNTL_STRIPE_WIDTH_SEL_SHIFT                 5
#define BCHP_MFD_1_LAC_CNTL_STRIPE_WIDTH_SEL_DEFAULT               0x00000002
#define BCHP_MFD_1_LAC_CNTL_STRIPE_WIDTH_SEL_BYTES_64              0
#define BCHP_MFD_1_LAC_CNTL_STRIPE_WIDTH_SEL_BYTES_128             1
#define BCHP_MFD_1_LAC_CNTL_STRIPE_WIDTH_SEL_BYTES_256             2

/* MFD_1 :: LAC_CNTL :: SEPARATE_FIELD_BUFFER [04:04] */
#define BCHP_MFD_1_LAC_CNTL_SEPARATE_FIELD_BUFFER_MASK             0x00000010
#define BCHP_MFD_1_LAC_CNTL_SEPARATE_FIELD_BUFFER_SHIFT            4
#define BCHP_MFD_1_LAC_CNTL_SEPARATE_FIELD_BUFFER_DEFAULT          0x00000000
#define BCHP_MFD_1_LAC_CNTL_SEPARATE_FIELD_BUFFER_DISABLE          0
#define BCHP_MFD_1_LAC_CNTL_SEPARATE_FIELD_BUFFER_ENABLE           1

/* MFD_1 :: LAC_CNTL :: CHROMA_INTERPOLATION [03:03] */
#define BCHP_MFD_1_LAC_CNTL_CHROMA_INTERPOLATION_MASK              0x00000008
#define BCHP_MFD_1_LAC_CNTL_CHROMA_INTERPOLATION_SHIFT             3
#define BCHP_MFD_1_LAC_CNTL_CHROMA_INTERPOLATION_DEFAULT           0x00000000
#define BCHP_MFD_1_LAC_CNTL_CHROMA_INTERPOLATION_FIELD             0
#define BCHP_MFD_1_LAC_CNTL_CHROMA_INTERPOLATION_FRAME             1

/* MFD_1 :: LAC_CNTL :: OUTPUT_FIELD_POLARITY [02:02] */
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_FIELD_POLARITY_MASK             0x00000004
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_FIELD_POLARITY_SHIFT            2
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_FIELD_POLARITY_DEFAULT          0x00000000
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_FIELD_POLARITY_TOP              0
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_FIELD_POLARITY_BOTTOM           1

/* MFD_1 :: LAC_CNTL :: OUTPUT_TYPE [01:01] */
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_TYPE_MASK                       0x00000002
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_TYPE_SHIFT                      1
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_TYPE_DEFAULT                    0x00000000
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_TYPE_INTERLACED                 0
#define BCHP_MFD_1_LAC_CNTL_OUTPUT_TYPE_PROGRESSIVE                1

/* MFD_1 :: LAC_CNTL :: CHROMA_TYPE [00:00] */
#define BCHP_MFD_1_LAC_CNTL_CHROMA_TYPE_MASK                       0x00000001
#define BCHP_MFD_1_LAC_CNTL_CHROMA_TYPE_SHIFT                      0
#define BCHP_MFD_1_LAC_CNTL_CHROMA_TYPE_DEFAULT                    0x00000000
#define BCHP_MFD_1_LAC_CNTL_CHROMA_TYPE_CHROMA_420                 0
#define BCHP_MFD_1_LAC_CNTL_CHROMA_TYPE_CHROMA_422                 1

/***************************************************************************
 *FIXED_COLOUR - Fixed Colour Value
 ***************************************************************************/
/* MFD_1 :: FIXED_COLOUR :: reserved0 [31:24] */
#define BCHP_MFD_1_FIXED_COLOUR_reserved0_MASK                     0xff000000
#define BCHP_MFD_1_FIXED_COLOUR_reserved0_SHIFT                    24

/* MFD_1 :: FIXED_COLOUR :: LUMA [23:16] */
#define BCHP_MFD_1_FIXED_COLOUR_LUMA_MASK                          0x00ff0000
#define BCHP_MFD_1_FIXED_COLOUR_LUMA_SHIFT                         16
#define BCHP_MFD_1_FIXED_COLOUR_LUMA_DEFAULT                       0x00000010

/* MFD_1 :: FIXED_COLOUR :: CB [15:08] */
#define BCHP_MFD_1_FIXED_COLOUR_CB_MASK                            0x0000ff00
#define BCHP_MFD_1_FIXED_COLOUR_CB_SHIFT                           8
#define BCHP_MFD_1_FIXED_COLOUR_CB_DEFAULT                         0x00000080

/* MFD_1 :: FIXED_COLOUR :: CR [07:00] */
#define BCHP_MFD_1_FIXED_COLOUR_CR_MASK                            0x000000ff
#define BCHP_MFD_1_FIXED_COLOUR_CR_SHIFT                           0
#define BCHP_MFD_1_FIXED_COLOUR_CR_DEFAULT                         0x00000080

/***************************************************************************
 *STRIDE - Line Stride
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: STRIDE :: AVC_MPEG :: CHROMA_LINE_STRIDE [31:16] */
#define BCHP_MFD_1_STRIDE_AVC_MPEG_CHROMA_LINE_STRIDE_MASK         0xffff0000
#define BCHP_MFD_1_STRIDE_AVC_MPEG_CHROMA_LINE_STRIDE_SHIFT        16
#define BCHP_MFD_1_STRIDE_AVC_MPEG_CHROMA_LINE_STRIDE_DEFAULT      0x00000000

/* MFD_1 :: STRIDE :: AVC_MPEG :: LUMA_LINE_STRIDE [15:00] */
#define BCHP_MFD_1_STRIDE_AVC_MPEG_LUMA_LINE_STRIDE_MASK           0x0000ffff
#define BCHP_MFD_1_STRIDE_AVC_MPEG_LUMA_LINE_STRIDE_SHIFT          0
#define BCHP_MFD_1_STRIDE_AVC_MPEG_LUMA_LINE_STRIDE_DEFAULT        0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: STRIDE :: PACKED :: reserved0 [31:16] */
#define BCHP_MFD_1_STRIDE_PACKED_reserved0_MASK                    0xffff0000
#define BCHP_MFD_1_STRIDE_PACKED_reserved0_SHIFT                   16

/* MFD_1 :: STRIDE :: PACKED :: LINE_STRIDE [15:00] */
#define BCHP_MFD_1_STRIDE_PACKED_LINE_STRIDE_MASK                  0x0000ffff
#define BCHP_MFD_1_STRIDE_PACKED_LINE_STRIDE_SHIFT                 0

/***************************************************************************
 *DISP_HSIZE - Horizontal Display Size
 ***************************************************************************/
/* MFD_1 :: DISP_HSIZE :: reserved0 [31:13] */
#define BCHP_MFD_1_DISP_HSIZE_reserved0_MASK                       0xffffe000
#define BCHP_MFD_1_DISP_HSIZE_reserved0_SHIFT                      13

/* MFD_1 :: DISP_HSIZE :: VALUE [12:00] */
#define BCHP_MFD_1_DISP_HSIZE_VALUE_MASK                           0x00001fff
#define BCHP_MFD_1_DISP_HSIZE_VALUE_SHIFT                          0
#define BCHP_MFD_1_DISP_HSIZE_VALUE_DEFAULT                        0x00000780

/***************************************************************************
 *DISP_VSIZE - Vertical Display Size
 ***************************************************************************/
/* MFD_1 :: DISP_VSIZE :: reserved0 [31:13] */
#define BCHP_MFD_1_DISP_VSIZE_reserved0_MASK                       0xffffe000
#define BCHP_MFD_1_DISP_VSIZE_reserved0_SHIFT                      13

/* MFD_1 :: DISP_VSIZE :: VALUE [12:00] */
#define BCHP_MFD_1_DISP_VSIZE_VALUE_MASK                           0x00001fff
#define BCHP_MFD_1_DISP_VSIZE_VALUE_SHIFT                          0
#define BCHP_MFD_1_DISP_VSIZE_VALUE_DEFAULT                        0x00000438

/***************************************************************************
 *DATA_MODE - Data Mode
 ***************************************************************************/
/* MFD_1 :: DATA_MODE :: reserved0 [31:03] */
#define BCHP_MFD_1_DATA_MODE_reserved0_MASK                        0xfffffff8
#define BCHP_MFD_1_DATA_MODE_reserved0_SHIFT                       3

/* MFD_1 :: DATA_MODE :: DEMO_MODE [02:02] */
#define BCHP_MFD_1_DATA_MODE_DEMO_MODE_MASK                        0x00000004
#define BCHP_MFD_1_DATA_MODE_DEMO_MODE_SHIFT                       2
#define BCHP_MFD_1_DATA_MODE_DEMO_MODE_DEFAULT                     0x00000000
#define BCHP_MFD_1_DATA_MODE_DEMO_MODE_DISABLE                     0
#define BCHP_MFD_1_DATA_MODE_DEMO_MODE_ENABLE                      1

/* MFD_1 :: DATA_MODE :: PRECISION [01:01] */
#define BCHP_MFD_1_DATA_MODE_PRECISION_MASK                        0x00000002
#define BCHP_MFD_1_DATA_MODE_PRECISION_SHIFT                       1
#define BCHP_MFD_1_DATA_MODE_PRECISION_DEFAULT                     0x00000001
#define BCHP_MFD_1_DATA_MODE_PRECISION_MODE_8_BIT                  0
#define BCHP_MFD_1_DATA_MODE_PRECISION_MODE_10_BIT                 1

/* MFD_1 :: DATA_MODE :: PIXEL_WIDTH [00:00] */
#define BCHP_MFD_1_DATA_MODE_PIXEL_WIDTH_MASK                      0x00000001
#define BCHP_MFD_1_DATA_MODE_PIXEL_WIDTH_SHIFT                     0
#define BCHP_MFD_1_DATA_MODE_PIXEL_WIDTH_DEFAULT                   0x00000000
#define BCHP_MFD_1_DATA_MODE_PIXEL_WIDTH_MODE_8_BIT                0
#define BCHP_MFD_1_DATA_MODE_PIXEL_WIDTH_MODE_10_BIT               1

/***************************************************************************
 *DITHER_CTRL - Dither CTRL
 ***************************************************************************/
/* MFD_1 :: DITHER_CTRL :: MODE [31:30] */
#define BCHP_MFD_1_DITHER_CTRL_MODE_MASK                           0xc0000000
#define BCHP_MFD_1_DITHER_CTRL_MODE_SHIFT                          30
#define BCHP_MFD_1_DITHER_CTRL_MODE_DEFAULT                        0x00000000
#define BCHP_MFD_1_DITHER_CTRL_MODE_ROUNDING                       0
#define BCHP_MFD_1_DITHER_CTRL_MODE_TRUNCATE                       1
#define BCHP_MFD_1_DITHER_CTRL_MODE_DITHER                         2

/* MFD_1 :: DITHER_CTRL :: OFFSET_CH2 [29:25] */
#define BCHP_MFD_1_DITHER_CTRL_OFFSET_CH2_MASK                     0x3e000000
#define BCHP_MFD_1_DITHER_CTRL_OFFSET_CH2_SHIFT                    25
#define BCHP_MFD_1_DITHER_CTRL_OFFSET_CH2_DEFAULT                  0x00000001

/* MFD_1 :: DITHER_CTRL :: SCALE_CH2 [24:20] */
#define BCHP_MFD_1_DITHER_CTRL_SCALE_CH2_MASK                      0x01f00000
#define BCHP_MFD_1_DITHER_CTRL_SCALE_CH2_SHIFT                     20
#define BCHP_MFD_1_DITHER_CTRL_SCALE_CH2_DEFAULT                   0x00000000

/* MFD_1 :: DITHER_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_MFD_1_DITHER_CTRL_OFFSET_CH1_MASK                     0x000f8000
#define BCHP_MFD_1_DITHER_CTRL_OFFSET_CH1_SHIFT                    15
#define BCHP_MFD_1_DITHER_CTRL_OFFSET_CH1_DEFAULT                  0x00000001

/* MFD_1 :: DITHER_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_MFD_1_DITHER_CTRL_SCALE_CH1_MASK                      0x00007c00
#define BCHP_MFD_1_DITHER_CTRL_SCALE_CH1_SHIFT                     10
#define BCHP_MFD_1_DITHER_CTRL_SCALE_CH1_DEFAULT                   0x00000000

/* MFD_1 :: DITHER_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_MFD_1_DITHER_CTRL_OFFSET_CH0_MASK                     0x000003e0
#define BCHP_MFD_1_DITHER_CTRL_OFFSET_CH0_SHIFT                    5
#define BCHP_MFD_1_DITHER_CTRL_OFFSET_CH0_DEFAULT                  0x00000001

/* MFD_1 :: DITHER_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_MFD_1_DITHER_CTRL_SCALE_CH0_MASK                      0x0000001f
#define BCHP_MFD_1_DITHER_CTRL_SCALE_CH0_SHIFT                     0
#define BCHP_MFD_1_DITHER_CTRL_SCALE_CH0_DEFAULT                   0x00000000

/***************************************************************************
 *DITHER_LFSR_INIT - Dither LFSR Init Value and Control
 ***************************************************************************/
/* MFD_1 :: DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_MFD_1_DITHER_LFSR_INIT_reserved0_MASK                 0xffc00000
#define BCHP_MFD_1_DITHER_LFSR_INIT_reserved0_SHIFT                22

/* MFD_1 :: DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_MFD_1_DITHER_LFSR_INIT_SEQ_MASK                       0x00300000
#define BCHP_MFD_1_DITHER_LFSR_INIT_SEQ_SHIFT                      20
#define BCHP_MFD_1_DITHER_LFSR_INIT_SEQ_DEFAULT                    0x00000003
#define BCHP_MFD_1_DITHER_LFSR_INIT_SEQ_ONCE                       0
#define BCHP_MFD_1_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP               1
#define BCHP_MFD_1_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP              2
#define BCHP_MFD_1_DITHER_LFSR_INIT_SEQ_NEVER                      3

/* MFD_1 :: DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_MFD_1_DITHER_LFSR_INIT_VALUE_MASK                     0x000fffff
#define BCHP_MFD_1_DITHER_LFSR_INIT_VALUE_SHIFT                    0
#define BCHP_MFD_1_DITHER_LFSR_INIT_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *DITHER_LFSR_CTRL - Dither LFSR Control
 ***************************************************************************/
/* MFD_1 :: DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_MFD_1_DITHER_LFSR_CTRL_reserved0_MASK                 0xfffff800
#define BCHP_MFD_1_DITHER_LFSR_CTRL_reserved0_SHIFT                11

/* MFD_1 :: DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_MASK                        0x00000700
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_SHIFT                       8
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_DEFAULT                     0x00000000
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_ZERO                        0
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_B12                         1
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_B13                         2
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_B14                         3
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_B15                         4
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_B16                         5
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_B17                         6
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T2_B18                         7

/* MFD_1 :: DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_MFD_1_DITHER_LFSR_CTRL_reserved1_MASK                 0x00000080
#define BCHP_MFD_1_DITHER_LFSR_CTRL_reserved1_SHIFT                7

/* MFD_1 :: DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_MASK                        0x00000070
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_SHIFT                       4
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_DEFAULT                     0x00000000
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_ZERO                        0
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_B8                          1
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_B9                          2
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_B10                         3
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_B11                         4
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_B12                         5
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_B13                         6
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T1_B14                         7

/* MFD_1 :: DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_MFD_1_DITHER_LFSR_CTRL_reserved2_MASK                 0x00000008
#define BCHP_MFD_1_DITHER_LFSR_CTRL_reserved2_SHIFT                3

/* MFD_1 :: DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_MASK                        0x00000007
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_SHIFT                       0
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_DEFAULT                     0x00000000
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_B2                          0
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_B3                          1
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_B4                          2
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_B6                          3
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_B7                          4
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_B8                          5
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_B9                          6
#define BCHP_MFD_1_DITHER_LFSR_CTRL_T0_B10                         7

/***************************************************************************
 *COMP_ORDER - YCbCr Pixel Component Order
 ***************************************************************************/
/* MFD_1 :: COMP_ORDER :: reserved0 [31:08] */
#define BCHP_MFD_1_COMP_ORDER_reserved0_MASK                       0xffffff00
#define BCHP_MFD_1_COMP_ORDER_reserved0_SHIFT                      8

/* MFD_1 :: COMP_ORDER :: COMP_3_SEL [07:06] */
#define BCHP_MFD_1_COMP_ORDER_COMP_3_SEL_MASK                      0x000000c0
#define BCHP_MFD_1_COMP_ORDER_COMP_3_SEL_SHIFT                     6
#define BCHP_MFD_1_COMP_ORDER_COMP_3_SEL_DEFAULT                   0x00000003
#define BCHP_MFD_1_COMP_ORDER_COMP_3_SEL_CB                        0
#define BCHP_MFD_1_COMP_ORDER_COMP_3_SEL_Y0                        1
#define BCHP_MFD_1_COMP_ORDER_COMP_3_SEL_CR                        2
#define BCHP_MFD_1_COMP_ORDER_COMP_3_SEL_Y1                        3

/* MFD_1 :: COMP_ORDER :: COMP_2_SEL [05:04] */
#define BCHP_MFD_1_COMP_ORDER_COMP_2_SEL_MASK                      0x00000030
#define BCHP_MFD_1_COMP_ORDER_COMP_2_SEL_SHIFT                     4
#define BCHP_MFD_1_COMP_ORDER_COMP_2_SEL_DEFAULT                   0x00000002
#define BCHP_MFD_1_COMP_ORDER_COMP_2_SEL_CB                        0
#define BCHP_MFD_1_COMP_ORDER_COMP_2_SEL_Y0                        1
#define BCHP_MFD_1_COMP_ORDER_COMP_2_SEL_CR                        2
#define BCHP_MFD_1_COMP_ORDER_COMP_2_SEL_Y1                        3

/* MFD_1 :: COMP_ORDER :: COMP_1_SEL [03:02] */
#define BCHP_MFD_1_COMP_ORDER_COMP_1_SEL_MASK                      0x0000000c
#define BCHP_MFD_1_COMP_ORDER_COMP_1_SEL_SHIFT                     2
#define BCHP_MFD_1_COMP_ORDER_COMP_1_SEL_DEFAULT                   0x00000001
#define BCHP_MFD_1_COMP_ORDER_COMP_1_SEL_CB                        0
#define BCHP_MFD_1_COMP_ORDER_COMP_1_SEL_Y0                        1
#define BCHP_MFD_1_COMP_ORDER_COMP_1_SEL_CR                        2
#define BCHP_MFD_1_COMP_ORDER_COMP_1_SEL_Y1                        3

/* MFD_1 :: COMP_ORDER :: COMP_0_SEL [01:00] */
#define BCHP_MFD_1_COMP_ORDER_COMP_0_SEL_MASK                      0x00000003
#define BCHP_MFD_1_COMP_ORDER_COMP_0_SEL_SHIFT                     0
#define BCHP_MFD_1_COMP_ORDER_COMP_0_SEL_DEFAULT                   0x00000000
#define BCHP_MFD_1_COMP_ORDER_COMP_0_SEL_CB                        0
#define BCHP_MFD_1_COMP_ORDER_COMP_0_SEL_Y0                        1
#define BCHP_MFD_1_COMP_ORDER_COMP_0_SEL_CR                        2
#define BCHP_MFD_1_COMP_ORDER_COMP_0_SEL_Y1                        3

/***************************************************************************
 *PICTURE0_LINE_ADDR_0 - Line Address0
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: PICTURE0_LINE_ADDR_0 :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_MASK    0xffffffff
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_SHIFT   0
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: PICTURE0_LINE_ADDR_0 :: PACKED :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *PICTURE0_LINE_ADDR_0_R - Line Address0 Right
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: PICTURE0_LINE_ADDR_0_R :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R_AVC_MPEG_LUMA_ADDR_MASK  0xffffffff
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R_AVC_MPEG_LUMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R_AVC_MPEG_LUMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: PICTURE0_LINE_ADDR_0_R :: PACKED :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R_PACKED_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R_PACKED_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R_PACKED_LUMA_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *PICTURE0_LINE_ADDR_1 - Line Address1
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: PICTURE0_LINE_ADDR_1 :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_MASK  0xffffffff
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: PICTURE0_LINE_ADDR_1 :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_PACKED_reserved0_MASK      0xffffffff
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_PACKED_reserved0_SHIFT     0

/***************************************************************************
 *PICTURE0_LINE_ADDR_1_R - Line Address1 Right
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: PICTURE0_LINE_ADDR_1_R :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_R_AVC_MPEG_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_R_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_R_AVC_MPEG_CHROMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: PICTURE0_LINE_ADDR_1_R :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_R_PACKED_reserved0_MASK    0xffffffff
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_R_PACKED_reserved0_SHIFT   0

/***************************************************************************
 *PICTURE1_LINE_ADDR_0 - Bottom Line Address0
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: PICTURE1_LINE_ADDR_0 :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_MASK    0xffffffff
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_SHIFT   0
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: PICTURE1_LINE_ADDR_0 :: PACKED :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *PICTURE1_LINE_ADDR_0_R - Bottom Line Address0 Right
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: PICTURE1_LINE_ADDR_0_R :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_R_AVC_MPEG_LUMA_ADDR_MASK  0xffffffff
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_R_AVC_MPEG_LUMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_R_AVC_MPEG_LUMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: PICTURE1_LINE_ADDR_0_R :: PACKED :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_R_PACKED_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_R_PACKED_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_0_R_PACKED_LUMA_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *PICTURE1_LINE_ADDR_1 - Bottom Line Address1
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: PICTURE1_LINE_ADDR_1 :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_MASK  0xffffffff
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: PICTURE1_LINE_ADDR_1 :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_PACKED_reserved0_MASK      0xffffffff
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_PACKED_reserved0_SHIFT     0

/***************************************************************************
 *PICTURE1_LINE_ADDR_1_R - Bottom Line Address1 Right
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: PICTURE1_LINE_ADDR_1_R :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_R_AVC_MPEG_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_R_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_R_AVC_MPEG_CHROMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: PICTURE1_LINE_ADDR_1_R :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_R_PACKED_reserved0_MASK    0xffffffff
#define BCHP_MFD_1_PICTURE1_LINE_ADDR_1_R_PACKED_reserved0_SHIFT   0

/***************************************************************************
 *LUMA_NMBY - Luma NMBY Size
 ***************************************************************************/
/* MFD_1 :: LUMA_NMBY :: reserved0 [31:10] */
#define BCHP_MFD_1_LUMA_NMBY_reserved0_MASK                        0xfffffc00
#define BCHP_MFD_1_LUMA_NMBY_reserved0_SHIFT                       10

/* MFD_1 :: LUMA_NMBY :: VALUE [09:00] */
#define BCHP_MFD_1_LUMA_NMBY_VALUE_MASK                            0x000003ff
#define BCHP_MFD_1_LUMA_NMBY_VALUE_SHIFT                           0
#define BCHP_MFD_1_LUMA_NMBY_VALUE_DEFAULT                         0x00000044

/***************************************************************************
 *CHROMA_NMBY - Chroma NMBY Size
 ***************************************************************************/
/* MFD_1 :: CHROMA_NMBY :: reserved0 [31:10] */
#define BCHP_MFD_1_CHROMA_NMBY_reserved0_MASK                      0xfffffc00
#define BCHP_MFD_1_CHROMA_NMBY_reserved0_SHIFT                     10

/* MFD_1 :: CHROMA_NMBY :: VALUE [09:00] */
#define BCHP_MFD_1_CHROMA_NMBY_VALUE_MASK                          0x000003ff
#define BCHP_MFD_1_CHROMA_NMBY_VALUE_SHIFT                         0
#define BCHP_MFD_1_CHROMA_NMBY_VALUE_DEFAULT                       0x00000024

/***************************************************************************
 *PIC_OFFSET - Picture Offset
 ***************************************************************************/
/* MFD_1 :: PIC_OFFSET :: reserved0 [31:07] */
#define BCHP_MFD_1_PIC_OFFSET_reserved0_MASK                       0xffffff80
#define BCHP_MFD_1_PIC_OFFSET_reserved0_SHIFT                      7

/* MFD_1 :: PIC_OFFSET :: H_OFFSET_R [06:04] */
#define BCHP_MFD_1_PIC_OFFSET_H_OFFSET_R_MASK                      0x00000070
#define BCHP_MFD_1_PIC_OFFSET_H_OFFSET_R_SHIFT                     4
#define BCHP_MFD_1_PIC_OFFSET_H_OFFSET_R_DEFAULT                   0x00000000

/* MFD_1 :: PIC_OFFSET :: reserved1 [03:03] */
#define BCHP_MFD_1_PIC_OFFSET_reserved1_MASK                       0x00000008
#define BCHP_MFD_1_PIC_OFFSET_reserved1_SHIFT                      3

/* MFD_1 :: PIC_OFFSET :: H_OFFSET [02:00] */
#define BCHP_MFD_1_PIC_OFFSET_H_OFFSET_MASK                        0x00000007
#define BCHP_MFD_1_PIC_OFFSET_H_OFFSET_SHIFT                       0
#define BCHP_MFD_1_PIC_OFFSET_H_OFFSET_DEFAULT                     0x00000000

/***************************************************************************
 *RANGE_EXP_REMAP_CNTL - Range Expansion / Remapping Control
 ***************************************************************************/
/* MFD_1 :: RANGE_EXP_REMAP_CNTL :: reserved0 [31:10] */
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL_reserved0_MASK             0xfffffc00
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL_reserved0_SHIFT            10

/* MFD_1 :: RANGE_EXP_REMAP_CNTL :: SCALE_C [09:05] */
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL_SCALE_C_MASK               0x000003e0
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL_SCALE_C_SHIFT              5
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL_SCALE_C_DEFAULT            0x00000008

/* MFD_1 :: RANGE_EXP_REMAP_CNTL :: SCALE_Y [04:00] */
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL_SCALE_Y_MASK               0x0000001f
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL_SCALE_Y_SHIFT              0
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL_SCALE_Y_DEFAULT            0x00000008

/***************************************************************************
 *CHROMA_SAMPLING_CNTL - Chroma Sampling Control
 ***************************************************************************/
/* MFD_1 :: CHROMA_SAMPLING_CNTL :: reserved0 [31:02] */
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_reserved0_MASK             0xfffffffc
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_reserved0_SHIFT            2

/* MFD_1 :: CHROMA_SAMPLING_CNTL :: CHROMA_REPOSITION_ENABLE_R [01:01] */
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_MASK 0x00000002
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_SHIFT 1
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_DEFAULT 0x00000000
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_OFF 0
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_ON 1

/* MFD_1 :: CHROMA_SAMPLING_CNTL :: CHROMA_REPOSITION_ENABLE [00:00] */
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_MASK 0x00000001
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_SHIFT 0
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_DEFAULT 0x00000000
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_OFF 0
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_ON 1

/***************************************************************************
 *CHROMA_REPOSITION_DERING_ENABLE - Chroma Reposition Dering Enable
 ***************************************************************************/
/* MFD_1 :: CHROMA_REPOSITION_DERING_ENABLE :: reserved0 [31:01] */
#define BCHP_MFD_1_CHROMA_REPOSITION_DERING_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_MFD_1_CHROMA_REPOSITION_DERING_ENABLE_reserved0_SHIFT 1

/* MFD_1 :: CHROMA_REPOSITION_DERING_ENABLE :: DERING_EN [00:00] */
#define BCHP_MFD_1_CHROMA_REPOSITION_DERING_ENABLE_DERING_EN_MASK  0x00000001
#define BCHP_MFD_1_CHROMA_REPOSITION_DERING_ENABLE_DERING_EN_SHIFT 0
#define BCHP_MFD_1_CHROMA_REPOSITION_DERING_ENABLE_DERING_EN_DEFAULT 0x00000000

/***************************************************************************
 *PIC_FEED_CMD - Picture Feed Command
 ***************************************************************************/
/* MFD_1 :: PIC_FEED_CMD :: reserved0 [31:01] */
#define BCHP_MFD_1_PIC_FEED_CMD_reserved0_MASK                     0xfffffffe
#define BCHP_MFD_1_PIC_FEED_CMD_reserved0_SHIFT                    1

/* MFD_1 :: PIC_FEED_CMD :: START_FEED [00:00] */
#define BCHP_MFD_1_PIC_FEED_CMD_START_FEED_MASK                    0x00000001
#define BCHP_MFD_1_PIC_FEED_CMD_START_FEED_SHIFT                   0
#define BCHP_MFD_1_PIC_FEED_CMD_START_FEED_DEFAULT                 0x00000000

/***************************************************************************
 *FEED_STATUS - Feed Status
 ***************************************************************************/
/* MFD_1 :: FEED_STATUS :: reserved0 [31:30] */
#define BCHP_MFD_1_FEED_STATUS_reserved0_MASK                      0xc0000000
#define BCHP_MFD_1_FEED_STATUS_reserved0_SHIFT                     30

/* MFD_1 :: FEED_STATUS :: LAST_LINE [29:29] */
#define BCHP_MFD_1_FEED_STATUS_LAST_LINE_MASK                      0x20000000
#define BCHP_MFD_1_FEED_STATUS_LAST_LINE_SHIFT                     29
#define BCHP_MFD_1_FEED_STATUS_LAST_LINE_DEFAULT                   0x00000000

/* MFD_1 :: FEED_STATUS :: reserved1 [28:13] */
#define BCHP_MFD_1_FEED_STATUS_reserved1_MASK                      0x1fffe000
#define BCHP_MFD_1_FEED_STATUS_reserved1_SHIFT                     13

/* MFD_1 :: FEED_STATUS :: LINE_COUNT [12:00] */
#define BCHP_MFD_1_FEED_STATUS_LINE_COUNT_MASK                     0x00001fff
#define BCHP_MFD_1_FEED_STATUS_LINE_COUNT_SHIFT                    0
#define BCHP_MFD_1_FEED_STATUS_LINE_COUNT_DEFAULT                  0x00000000

/***************************************************************************
 *LAC_LINE_ADDR_0_STATUS - Line Address Computer Line Address0 Status
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: LAC_LINE_ADDR_0_STATUS :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_1_LAC_LINE_ADDR_0_STATUS_AVC_MPEG_LUMA_ADDR_MASK  0xffffffff
#define BCHP_MFD_1_LAC_LINE_ADDR_0_STATUS_AVC_MPEG_LUMA_ADDR_SHIFT 0
#define BCHP_MFD_1_LAC_LINE_ADDR_0_STATUS_AVC_MPEG_LUMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: LAC_LINE_ADDR_0_STATUS :: PACKED :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_LAC_LINE_ADDR_0_STATUS_PACKED_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_1_LAC_LINE_ADDR_0_STATUS_PACKED_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_LAC_LINE_ADDR_0_STATUS_PACKED_LUMA_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LAC_LINE_ADDR_1_STATUS - Line Address Computer Line Address1 Status
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_1 :: LAC_LINE_ADDR_1_STATUS :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_LAC_LINE_ADDR_1_STATUS_AVC_MPEG_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_1_LAC_LINE_ADDR_1_STATUS_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_1_LAC_LINE_ADDR_1_STATUS_AVC_MPEG_CHROMA_ADDR_DEFAULT 0x00000000

/* union - case PACKED [31:00] */
/* MFD_1 :: LAC_LINE_ADDR_1_STATUS :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_1_LAC_LINE_ADDR_1_STATUS_PACKED_reserved0_MASK    0xffffffff
#define BCHP_MFD_1_LAC_LINE_ADDR_1_STATUS_PACKED_reserved0_SHIFT   0

/***************************************************************************
 *PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS - Line Address Computer Chroma Vertical Filter Configuration Status
 ***************************************************************************/
/* MFD_1 :: PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS :: reserved0 [31:17] */
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_reserved0_MASK 0xfffe0000
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_reserved0_SHIFT 17

/* MFD_1 :: PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS :: REUSING_INPUT [16:16] */
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_REUSING_INPUT_MASK 0x00010000
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_REUSING_INPUT_SHIFT 16
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_REUSING_INPUT_DEFAULT 0x00000000

/* MFD_1 :: PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS :: reserved1 [15:15] */
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_reserved1_MASK 0x00008000
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_reserved1_SHIFT 15

/* MFD_1 :: PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS :: COEFF_TOP [14:08] */
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_COEFF_TOP_MASK 0x00007f00
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_COEFF_TOP_SHIFT 8
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_COEFF_TOP_DEFAULT 0x00000000

/* MFD_1 :: PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS :: reserved2 [07:07] */
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_reserved2_MASK 0x00000080
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_reserved2_SHIFT 7

/* MFD_1 :: PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS :: COEFF_BOT [06:00] */
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_COEFF_BOT_MASK 0x0000007f
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_COEFF_BOT_SHIFT 0
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS_COEFF_BOT_DEFAULT 0x00000000

/***************************************************************************
 *LINE_FEED_STATUS - Line Address Computer Line Feed Control Status
 ***************************************************************************/
/* MFD_1 :: LINE_FEED_STATUS :: reserved0 [31:02] */
#define BCHP_MFD_1_LINE_FEED_STATUS_reserved0_MASK                 0xfffffffc
#define BCHP_MFD_1_LINE_FEED_STATUS_reserved0_SHIFT                2

/* MFD_1 :: LINE_FEED_STATUS :: FIRST_LINE [01:01] */
#define BCHP_MFD_1_LINE_FEED_STATUS_FIRST_LINE_MASK                0x00000002
#define BCHP_MFD_1_LINE_FEED_STATUS_FIRST_LINE_SHIFT               1
#define BCHP_MFD_1_LINE_FEED_STATUS_FIRST_LINE_DEFAULT             0x00000000

/* MFD_1 :: LINE_FEED_STATUS :: START_LINE_FEED [00:00] */
#define BCHP_MFD_1_LINE_FEED_STATUS_START_LINE_FEED_MASK           0x00000001
#define BCHP_MFD_1_LINE_FEED_STATUS_START_LINE_FEED_SHIFT          0
#define BCHP_MFD_1_LINE_FEED_STATUS_START_LINE_FEED_DEFAULT        0x00000000

/***************************************************************************
 *FEEDER_TIMEOUT_REPEAT_PIC_CNTL - Feeder Timeout and Repeat Picture Control
 ***************************************************************************/
/* MFD_1 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: reserved0 [31:26] */
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_MASK   0xfc000000
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_SHIFT  26

/* MFD_1 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: FEEDER_TIMEOUT_ENABLE [25:25] */
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_MASK 0x02000000
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_SHIFT 25
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_DEFAULT 0x00000000
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_OFF 0
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_ON 1

/* MFD_1 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: REPEAT_PIC_ENABLE [24:24] */
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_MASK 0x01000000
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_SHIFT 24
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_DEFAULT 0x00000000
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_OFF 0
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_ON 1

/* MFD_1 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_MASK 0x00ffffff
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_SHIFT 0
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *BVB_RX_STALL_TIMEOUT_CNTL - BVB Receiver Stall Timeout Control
 ***************************************************************************/
/* MFD_1 :: BVB_RX_STALL_TIMEOUT_CNTL :: reserved0 [31:25] */
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_MASK        0xfe000000
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_SHIFT       25

/* MFD_1 :: BVB_RX_STALL_TIMEOUT_CNTL :: RX_STALL_TIMEOUT_ENABLE [24:24] */
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_MASK 0x01000000
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_SHIFT 24
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_DEFAULT 0x00000000
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_OFF 0
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_ON 1

/* MFD_1 :: BVB_RX_STALL_TIMEOUT_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_MASK    0x00ffffff
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_SHIFT   0
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *FEEDER_ERROR_INTERRUPT_STATUS - Feeder Error Interrupt Status
 ***************************************************************************/
/* MFD_1 :: FEEDER_ERROR_INTERRUPT_STATUS :: reserved0 [31:03] */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_MASK    0xfffffff8
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_SHIFT   3

/* MFD_1 :: FEEDER_ERROR_INTERRUPT_STATUS :: PIC_FEED_CMD_OVER_WR [02:02] */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_MASK 0x00000004
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_SHIFT 2
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_DEFAULT 0x00000000

/* MFD_1 :: FEEDER_ERROR_INTERRUPT_STATUS :: RX_STALL_TIMEOUT [01:01] */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_MASK 0x00000002
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_SHIFT 1
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_DEFAULT 0x00000000

/* MFD_1 :: FEEDER_ERROR_INTERRUPT_STATUS :: FEEDER_TIMEOUT [00:00] */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_MASK 0x00000001
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_SHIFT 0
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_DEFAULT 0x00000000

/***************************************************************************
 *FEEDER_ERROR_INTERRUPT_STATUS_CLR - Feeder Error Interrupt Status Clear
 ***************************************************************************/
/* MFD_1 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: reserved0 [31:03] */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_reserved0_MASK 0xfffffff8
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_reserved0_SHIFT 3

/* MFD_1 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: PIC_FEED_CMD_OVER_WR_CLR [02:02] */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_MASK 0x00000004
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_SHIFT 2
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_DEFAULT 0x00000000

/* MFD_1 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: RX_STALL_TIMEOUT_CLR [01:01] */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_MASK 0x00000002
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_SHIFT 1
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_DEFAULT 0x00000000

/* MFD_1 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: FEEDER_TIMEOUT_CLR [00:00] */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_MASK 0x00000001
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_SHIFT 0
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_DEFAULT 0x00000000

/***************************************************************************
 *FEEDER_BVB_STATUS - BVB Status
 ***************************************************************************/
/* MFD_1 :: FEEDER_BVB_STATUS :: reserved0 [31:02] */
#define BCHP_MFD_1_FEEDER_BVB_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_MFD_1_FEEDER_BVB_STATUS_reserved0_SHIFT               2

/* MFD_1 :: FEEDER_BVB_STATUS :: EOF [01:01] */
#define BCHP_MFD_1_FEEDER_BVB_STATUS_EOF_MASK                      0x00000002
#define BCHP_MFD_1_FEEDER_BVB_STATUS_EOF_SHIFT                     1
#define BCHP_MFD_1_FEEDER_BVB_STATUS_EOF_DEFAULT                   0x00000000

/* MFD_1 :: FEEDER_BVB_STATUS :: EOL [00:00] */
#define BCHP_MFD_1_FEEDER_BVB_STATUS_EOL_MASK                      0x00000001
#define BCHP_MFD_1_FEEDER_BVB_STATUS_EOL_SHIFT                     0
#define BCHP_MFD_1_FEEDER_BVB_STATUS_EOL_DEFAULT                   0x00000000

/***************************************************************************
 *FEEDER_BVB_STATUS_CLR - BVB Status Clear
 ***************************************************************************/
/* MFD_1 :: FEEDER_BVB_STATUS_CLR :: reserved0 [31:02] */
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR_reserved0_MASK            0xfffffffc
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR_reserved0_SHIFT           2

/* MFD_1 :: FEEDER_BVB_STATUS_CLR :: EOF_CLR [01:01] */
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR_EOF_CLR_MASK              0x00000002
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR_EOF_CLR_SHIFT             1
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR_EOF_CLR_DEFAULT           0x00000000

/* MFD_1 :: FEEDER_BVB_STATUS_CLR :: EOL_CLR [00:00] */
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR_EOL_CLR_MASK              0x00000001
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR_EOL_CLR_SHIFT             0
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR_EOL_CLR_DEFAULT           0x00000000

/***************************************************************************
 *TEST_MODE_CNTL - Test Mode Control
 ***************************************************************************/
/* MFD_1 :: TEST_MODE_CNTL :: reserved0 [31:03] */
#define BCHP_MFD_1_TEST_MODE_CNTL_reserved0_MASK                   0xfffffff8
#define BCHP_MFD_1_TEST_MODE_CNTL_reserved0_SHIFT                  3

/* MFD_1 :: TEST_MODE_CNTL :: BVB_TEST_MODE [02:02] */
#define BCHP_MFD_1_TEST_MODE_CNTL_BVB_TEST_MODE_MASK               0x00000004
#define BCHP_MFD_1_TEST_MODE_CNTL_BVB_TEST_MODE_SHIFT              2
#define BCHP_MFD_1_TEST_MODE_CNTL_BVB_TEST_MODE_DEFAULT            0x00000000

/* MFD_1 :: TEST_MODE_CNTL :: ACCEPT_STATE [01:01] */
#define BCHP_MFD_1_TEST_MODE_CNTL_ACCEPT_STATE_MASK                0x00000002
#define BCHP_MFD_1_TEST_MODE_CNTL_ACCEPT_STATE_SHIFT               1
#define BCHP_MFD_1_TEST_MODE_CNTL_ACCEPT_STATE_DEFAULT             0x00000000

/* MFD_1 :: TEST_MODE_CNTL :: ACCEPT_PULSE [00:00] */
#define BCHP_MFD_1_TEST_MODE_CNTL_ACCEPT_PULSE_MASK                0x00000001
#define BCHP_MFD_1_TEST_MODE_CNTL_ACCEPT_PULSE_SHIFT               0
#define BCHP_MFD_1_TEST_MODE_CNTL_ACCEPT_PULSE_DEFAULT             0x00000000

/***************************************************************************
 *BVB_SAMPLE_DATA - BVB Output Sample Data Value
 ***************************************************************************/
/* MFD_1 :: BVB_SAMPLE_DATA :: LINE_SYNC [31:30] */
#define BCHP_MFD_1_BVB_SAMPLE_DATA_LINE_SYNC_MASK                  0xc0000000
#define BCHP_MFD_1_BVB_SAMPLE_DATA_LINE_SYNC_SHIFT                 30
#define BCHP_MFD_1_BVB_SAMPLE_DATA_LINE_SYNC_DEFAULT               0x00000000
#define BCHP_MFD_1_BVB_SAMPLE_DATA_LINE_SYNC_NORMAL_PIXEL          0
#define BCHP_MFD_1_BVB_SAMPLE_DATA_LINE_SYNC_FIRST_PIXEL           1
#define BCHP_MFD_1_BVB_SAMPLE_DATA_LINE_SYNC_LAST_PIXEL            2

/* MFD_1 :: BVB_SAMPLE_DATA :: LUMA [29:20] */
#define BCHP_MFD_1_BVB_SAMPLE_DATA_LUMA_MASK                       0x3ff00000
#define BCHP_MFD_1_BVB_SAMPLE_DATA_LUMA_SHIFT                      20
#define BCHP_MFD_1_BVB_SAMPLE_DATA_LUMA_DEFAULT                    0x00000040

/* MFD_1 :: BVB_SAMPLE_DATA :: CB [19:10] */
#define BCHP_MFD_1_BVB_SAMPLE_DATA_CB_MASK                         0x000ffc00
#define BCHP_MFD_1_BVB_SAMPLE_DATA_CB_SHIFT                        10
#define BCHP_MFD_1_BVB_SAMPLE_DATA_CB_DEFAULT                      0x00000200

/* MFD_1 :: BVB_SAMPLE_DATA :: CR [09:00] */
#define BCHP_MFD_1_BVB_SAMPLE_DATA_CR_MASK                         0x000003ff
#define BCHP_MFD_1_BVB_SAMPLE_DATA_CR_SHIFT                        0
#define BCHP_MFD_1_BVB_SAMPLE_DATA_CR_DEFAULT                      0x00000200

/***************************************************************************
 *TEST_PORT_CNTL - Test Port Control
 ***************************************************************************/
/* MFD_1 :: TEST_PORT_CNTL :: reserved0 [31:03] */
#define BCHP_MFD_1_TEST_PORT_CNTL_reserved0_MASK                   0xfffffff8
#define BCHP_MFD_1_TEST_PORT_CNTL_reserved0_SHIFT                  3

/* MFD_1 :: TEST_PORT_CNTL :: TP_ADDR [02:00] */
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_MASK                     0x00000007
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_SHIFT                    0
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_DEFAULT                  0x00000000
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_HAC_0                    0
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_HAC_1                    1
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_LAC_HAC_2                2
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_PX_RD_SM                 3
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_PX_RD_BVB                4
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_CLB_0                    5
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_CLB_1                    6
#define BCHP_MFD_1_TEST_PORT_CNTL_TP_ADDR_BVB_OUT                  7

/***************************************************************************
 *TEST_PORT_DATA - Test Port Data Value
 ***************************************************************************/
/* union - case HAC_0 [31:00] */
/* MFD_1 :: TEST_PORT_DATA :: HAC_0 :: HAC_LUMA_ADDR [31:00] */
#define BCHP_MFD_1_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_MASK         0xffffffff
#define BCHP_MFD_1_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_SHIFT        0
#define BCHP_MFD_1_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_DEFAULT      0x00000000

/* union - case HAC_1 [31:00] */
/* MFD_1 :: TEST_PORT_DATA :: HAC_1 :: HAC_CHROMA_ADDR [31:00] */
#define BCHP_MFD_1_TEST_PORT_DATA_HAC_1_HAC_CHROMA_ADDR_MASK       0xffffffff
#define BCHP_MFD_1_TEST_PORT_DATA_HAC_1_HAC_CHROMA_ADDR_SHIFT      0
#define BCHP_MFD_1_TEST_PORT_DATA_HAC_1_HAC_CHROMA_ADDR_DEFAULT    0x00000000

/* union - case LAC_HAC_2 [31:00] */
/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: reserved0 [31:30] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_reserved0_MASK         0xc0000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_reserved0_SHIFT        30

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: FIRST_LINE_TRIG [29:29] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_FIRST_LINE_TRIG_MASK   0x20000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_FIRST_LINE_TRIG_SHIFT  29
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_FIRST_LINE_TRIG_DEFAULT 0x00000000

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_SOL [28:28] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_MASK           0x10000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_SHIFT          28
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_DEFAULT        0x00000000

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_BUSY [27:27] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_MASK          0x08000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_SHIFT         27
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_DEFAULT       0x00000000

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: reserved1 [26:26] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_reserved1_MASK         0x04000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_reserved1_SHIFT        26

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: LINE_ADDR_SEL [25:25] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_SEL_MASK     0x02000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_SEL_SHIFT    25
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_SEL_DEFAULT  0x00000000

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: LINE_ADDR_INCR [24:23] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_MASK    0x01800000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_SHIFT   23
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_DEFAULT 0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_NO_UPDATE 0
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_PACKED_LINE_STRIDE 1
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_AVC_MPEG_LUMA_LINE_STRIDE 2
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_AVC_MPEG_CHROMA_LINE_STRIDE 3

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: CSM_TRIG [22:22] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_MASK          0x00400000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_SHIFT         22
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_DEFAULT       0x00000000

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: LUMA_LINE_PHASE [21:21] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_MASK   0x00200000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_SHIFT  21
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_DEFAULT 0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_EVEN   0
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_ODD    1

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: BUF_AVIAL [20:20] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_MASK         0x00100000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_SHIFT        20
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_DEFAULT      0x00000000

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: CURRENT_BUF [19:19] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_MASK       0x00080000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_SHIFT      19
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_DEFAULT    0x00000000

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: DBUF_DEPTH [18:17] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_MASK        0x00060000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_SHIFT       17
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_DEFAULT     0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_EMPTY       0
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_HALF_FULL   1
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_FULL        2

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_TRIG [16:16] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_MASK          0x00010000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_SHIFT         16
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_DEFAULT       0x00000000

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_WR_DONE [15:15] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_MASK       0x00008000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_SHIFT      15
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_DEFAULT    0x00000000

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_CUR_STATE [14:13] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_MASK     0x00006000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_SHIFT    13
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_DEFAULT  0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_IDLE     0
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_DBUF_WRITE 1
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_BUF_AVAIL 2

/* MFD_1 :: TEST_PORT_DATA :: LAC_HAC_2 :: LUMA_HORZ_CURSOR [12:00] */
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_MASK  0x00001fff
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_SHIFT 0
#define BCHP_MFD_1_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_DEFAULT 0x00000000

/* union - case PX_RD_SM [31:00] */
/* MFD_1 :: TEST_PORT_DATA :: PX_RD_SM :: reserved0 [31:30] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_reserved0_MASK          0xc0000000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_reserved0_SHIFT         30

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_READY [29:29] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_BUF_READY_MASK          0x20000000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_BUF_READY_SHIFT         29
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_BUF_READY_DEFAULT       0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_SM :: NUM_ACTIVE_PIXEL [28:19] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_MASK   0x1ff80000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_SHIFT  19
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_DEFAULT 0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_SM :: INIT_PIX_OFFSET [18:15] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_MASK    0x00078000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_SHIFT   15
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_DEFAULT 0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_SM :: RSM_CUR_STATE [14:12] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_MASK      0x00007000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SHIFT     12
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_DEFAULT   0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_IDLE      0
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_FIXED_COLOUR 1
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_READ_BUF_CHECK 2
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_LUMA_BUF 3
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_CHROMA_BUF 4
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_PIXEL 5
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_BUFFER_READ_DONE 6

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_SM :: DBUF_RD_ON [11:11] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_DBUF_RD_ON_MASK         0x00000800
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_DBUF_RD_ON_SHIFT        11
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_DBUF_RD_ON_DEFAULT      0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_SM :: RD_PIXEL_CNT [10:01] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_MASK       0x000007fe
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_SHIFT      1
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_DEFAULT    0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_RD_DONE [00:00] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_MASK        0x00000001
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_SHIFT       0
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_DEFAULT     0x00000000

/* union - case PX_RD_BVB [31:00] */
/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: PICTURE_SYNC [31:30] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_MASK      0xc0000000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_SHIFT     30
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_DEFAULT   0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_NORMAL_PIXEL 0
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_FIRST_PIXEL 1
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_LAST_PIXEL 2

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: CSM_CUR_STATE [29:27] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_MASK     0x38000000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_SHIFT    27
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_DEFAULT  0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_IDLE     0
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_BUF_CHECK 1
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_ACK_LUMA 2
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_REQ_CHROMA 4
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_ACK_CHROMA 5
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_WSM_DONE_CHROMA 6

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_WR_ADDR [26:21] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_MASK      0x07e00000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_SHIFT     21
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_DEFAULT   0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_RD_ADDR [20:15] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_MASK      0x001f8000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_SHIFT     15
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_DEFAULT   0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_BUF [14:14] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_MASK         0x00004000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_SHIFT        14
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_DEFAULT      0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_BUF [13:13] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_MASK          0x00002000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_SHIFT         13
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_DEFAULT       0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STROBE [12:12] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_MASK      0x00001000
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_SHIFT     12
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_DEFAULT   0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: CHROMA_PHASE [11:11] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_MASK      0x00000800
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_SHIFT     11
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_DEFAULT   0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_PIXEL [10:10] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_MASK       0x00000400
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_SHIFT      10
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_DEFAULT    0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_PIXEL [09:09] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_MASK        0x00000200
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_SHIFT       9
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_DEFAULT     0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_LINE [08:08] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_MASK        0x00000100
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_SHIFT       8
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_DEFAULT     0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_LINE [07:07] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_MASK         0x00000080
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_SHIFT        7
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_DEFAULT      0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_FULL [06:06] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_MASK         0x00000040
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_SHIFT        6
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_DEFAULT      0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_EMPTY [05:05] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_MASK        0x00000020
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_SHIFT       5
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_DEFAULT     0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_DEPTH_CNT [04:03] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_MASK    0x00000018
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_SHIFT   3
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_DEFAULT 0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STOP [02:02] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_MASK        0x00000004
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_SHIFT       2
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_DEFAULT     0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOL [01:01] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_MASK           0x00000002
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_SHIFT          1
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_DEFAULT        0x00000000

/* MFD_1 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOF [00:00] */
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_MASK           0x00000001
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_SHIFT          0
#define BCHP_MFD_1_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_DEFAULT        0x00000000

/* union - case CLB_0 [31:00] */
/* MFD_1 :: TEST_PORT_DATA :: CLB_0 :: reserved0 [31:31] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_reserved0_MASK             0x80000000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_reserved0_SHIFT            31

/* MFD_1 :: TEST_PORT_DATA :: CLB_0 :: BURST_SIZE [30:26] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_BURST_SIZE_MASK            0x7c000000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_BURST_SIZE_SHIFT           26
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_BURST_SIZE_DEFAULT         0x00000000

/* MFD_1 :: TEST_PORT_DATA :: CLB_0 :: TOP_TAP_SEL [25:24] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_MASK           0x03000000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_SHIFT          24
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_DEFAULT        0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_LIVE_CHROMA    0
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_CLB0_CHROMA    1
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_CLB1_CHROMA    2

/* MFD_1 :: TEST_PORT_DATA :: CLB_0 :: BOT_TAP_SEL [23:22] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_MASK           0x00c00000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_SHIFT          22
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_DEFAULT        0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_LIVE_CHROMA    0
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_CLB0_CHROMA    1
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_CLB1_CHROMA    2

/* MFD_1 :: TEST_PORT_DATA :: CLB_0 :: ADDR_A [21:12] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_ADDR_A_MASK                0x003ff000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_ADDR_A_SHIFT               12
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_ADDR_A_DEFAULT             0x00000000

/* MFD_1 :: TEST_PORT_DATA :: CLB_0 :: ADDR_B [11:02] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_ADDR_B_MASK                0x00000ffc
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_ADDR_B_SHIFT               2
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_ADDR_B_DEFAULT             0x00000000

/* MFD_1 :: TEST_PORT_DATA :: CLB_0 :: WR_RDB_A [01:01] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_A_MASK              0x00000002
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_A_SHIFT             1
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_A_DEFAULT           0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_A_READ              0
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_A_WRITE             1

/* MFD_1 :: TEST_PORT_DATA :: CLB_0 :: WR_RDB_B [00:00] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_B_MASK              0x00000001
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_B_SHIFT             0
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_B_DEFAULT           0x00000000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_B_READ              0
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_0_WR_RDB_B_WRITE             1

/* union - case CLB_1 [31:00] */
/* MFD_1 :: TEST_PORT_DATA :: CLB_1 :: WR_DATA_A [31:16] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_1_WR_DATA_A_MASK             0xffff0000
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_1_WR_DATA_A_SHIFT            16
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_1_WR_DATA_A_DEFAULT          0x00000000

/* MFD_1 :: TEST_PORT_DATA :: CLB_1 :: RD_DATA_B [15:00] */
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_1_RD_DATA_B_MASK             0x0000ffff
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_1_RD_DATA_B_SHIFT            0
#define BCHP_MFD_1_TEST_PORT_DATA_CLB_1_RD_DATA_B_DEFAULT          0x00000000

/* union - case BVB_OUT [31:00] */
/* MFD_1 :: TEST_PORT_DATA :: BVB_OUT :: ACCEPT [31:31] */
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_ACCEPT_MASK              0x80000000
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_ACCEPT_SHIFT             31
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_ACCEPT_DEFAULT           0x00000000

/* MFD_1 :: TEST_PORT_DATA :: BVB_OUT :: READY [30:30] */
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_READY_MASK               0x40000000
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_READY_SHIFT              30
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_READY_DEFAULT            0x00000000

/* MFD_1 :: TEST_PORT_DATA :: BVB_OUT :: LUMA_DATA [29:20] */
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_MASK           0x3ff00000
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_SHIFT          20
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_DEFAULT        0x00000040

/* MFD_1 :: TEST_PORT_DATA :: BVB_OUT :: CHROMA_CB_DATA [19:10] */
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_MASK      0x000ffc00
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_SHIFT     10
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_DEFAULT   0x00000200

/* MFD_1 :: TEST_PORT_DATA :: BVB_OUT :: CHROMA_CR_DATA [09:00] */
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_MASK      0x000003ff
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_SHIFT     0
#define BCHP_MFD_1_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_DEFAULT   0x00000200

/***************************************************************************
 *SCB_STATUS - SCB Status
 ***************************************************************************/
/* MFD_1 :: SCB_STATUS :: reserved0 [31:06] */
#define BCHP_MFD_1_SCB_STATUS_reserved0_MASK                       0xffffffc0
#define BCHP_MFD_1_SCB_STATUS_reserved0_SHIFT                      6

/* MFD_1 :: SCB_STATUS :: SCB2_CLIENT1_INIT_STATUS [05:05] */
#define BCHP_MFD_1_SCB_STATUS_SCB2_CLIENT1_INIT_STATUS_MASK        0x00000020
#define BCHP_MFD_1_SCB_STATUS_SCB2_CLIENT1_INIT_STATUS_SHIFT       5

/* MFD_1 :: SCB_STATUS :: SCB2_CLIENT0_INIT_STATUS [04:04] */
#define BCHP_MFD_1_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_MASK        0x00000010
#define BCHP_MFD_1_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_SHIFT       4

/* MFD_1 :: SCB_STATUS :: SCB1_CLIENT1_INIT_STATUS [03:03] */
#define BCHP_MFD_1_SCB_STATUS_SCB1_CLIENT1_INIT_STATUS_MASK        0x00000008
#define BCHP_MFD_1_SCB_STATUS_SCB1_CLIENT1_INIT_STATUS_SHIFT       3

/* MFD_1 :: SCB_STATUS :: SCB1_CLIENT0_INIT_STATUS [02:02] */
#define BCHP_MFD_1_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_MASK        0x00000004
#define BCHP_MFD_1_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_SHIFT       2

/* MFD_1 :: SCB_STATUS :: SCB0_CLIENT1_INIT_STATUS [01:01] */
#define BCHP_MFD_1_SCB_STATUS_SCB0_CLIENT1_INIT_STATUS_MASK        0x00000002
#define BCHP_MFD_1_SCB_STATUS_SCB0_CLIENT1_INIT_STATUS_SHIFT       1

/* MFD_1 :: SCB_STATUS :: SCB0_CLIENT0_INIT_STATUS [00:00] */
#define BCHP_MFD_1_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_MASK        0x00000001
#define BCHP_MFD_1_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_SHIFT       0

/***************************************************************************
 *DEMO_SETTING - Demo Setting
 ***************************************************************************/
/* MFD_1 :: DEMO_SETTING :: reserved0 [31:17] */
#define BCHP_MFD_1_DEMO_SETTING_reserved0_MASK                     0xfffe0000
#define BCHP_MFD_1_DEMO_SETTING_reserved0_SHIFT                    17

/* MFD_1 :: DEMO_SETTING :: DEMO_L_R [16:16] */
#define BCHP_MFD_1_DEMO_SETTING_DEMO_L_R_MASK                      0x00010000
#define BCHP_MFD_1_DEMO_SETTING_DEMO_L_R_SHIFT                     16
#define BCHP_MFD_1_DEMO_SETTING_DEMO_L_R_DEFAULT                   0x00000000
#define BCHP_MFD_1_DEMO_SETTING_DEMO_L_R_LEFT                      1
#define BCHP_MFD_1_DEMO_SETTING_DEMO_L_R_RIGHT                     0

/* MFD_1 :: DEMO_SETTING :: reserved1 [15:13] */
#define BCHP_MFD_1_DEMO_SETTING_reserved1_MASK                     0x0000e000
#define BCHP_MFD_1_DEMO_SETTING_reserved1_SHIFT                    13

/* MFD_1 :: DEMO_SETTING :: DEMO_BOUNDARY [12:00] */
#define BCHP_MFD_1_DEMO_SETTING_DEMO_BOUNDARY_MASK                 0x00001fff
#define BCHP_MFD_1_DEMO_SETTING_DEMO_BOUNDARY_SHIFT                0
#define BCHP_MFD_1_DEMO_SETTING_DEMO_BOUNDARY_DEFAULT              0x00000168

/***************************************************************************
 *CCA_CONFIG - CCA Configuration
 ***************************************************************************/
/* MFD_1 :: CCA_CONFIG :: reserved0 [31:02] */
#define BCHP_MFD_1_CCA_CONFIG_reserved0_MASK                       0xfffffffc
#define BCHP_MFD_1_CCA_CONFIG_reserved0_SHIFT                      2

/* MFD_1 :: CCA_CONFIG :: CCA_CONFIG [01:00] */
#define BCHP_MFD_1_CCA_CONFIG_CCA_CONFIG_MASK                      0x00000003
#define BCHP_MFD_1_CCA_CONFIG_CCA_CONFIG_SHIFT                     0
#define BCHP_MFD_1_CCA_CONFIG_CCA_CONFIG_DEFAULT                   0x00000000
#define BCHP_MFD_1_CCA_CONFIG_CCA_CONFIG_CCA_DISABLE               0
#define BCHP_MFD_1_CCA_CONFIG_CCA_CONFIG_CCA_NCL                   1
#define BCHP_MFD_1_CCA_CONFIG_CCA_CONFIG_CCA_CL                    2
#define BCHP_MFD_1_CCA_CONFIG_CCA_CONFIG_NOT_DEFINE                3

/***************************************************************************
 *CRC_CTRL - CRC Control
 ***************************************************************************/
/* MFD_1 :: CRC_CTRL :: reserved0 [31:09] */
#define BCHP_MFD_1_CRC_CTRL_reserved0_MASK                         0xfffffe00
#define BCHP_MFD_1_CRC_CTRL_reserved0_SHIFT                        9

/* MFD_1 :: CRC_CTRL :: CHROMA_DATA_WIDTH [08:07] */
#define BCHP_MFD_1_CRC_CTRL_CHROMA_DATA_WIDTH_MASK                 0x00000180
#define BCHP_MFD_1_CRC_CTRL_CHROMA_DATA_WIDTH_SHIFT                7
#define BCHP_MFD_1_CRC_CTRL_CHROMA_DATA_WIDTH_DEFAULT              0x00000000
#define BCHP_MFD_1_CRC_CTRL_CHROMA_DATA_WIDTH_DATA_10_BIT          0
#define BCHP_MFD_1_CRC_CTRL_CHROMA_DATA_WIDTH_DATA_9_BIT           1
#define BCHP_MFD_1_CRC_CTRL_CHROMA_DATA_WIDTH_DATA_8_BIT           2

/* MFD_1 :: CRC_CTRL :: LUMA_DATA_WIDTH [06:05] */
#define BCHP_MFD_1_CRC_CTRL_LUMA_DATA_WIDTH_MASK                   0x00000060
#define BCHP_MFD_1_CRC_CTRL_LUMA_DATA_WIDTH_SHIFT                  5
#define BCHP_MFD_1_CRC_CTRL_LUMA_DATA_WIDTH_DEFAULT                0x00000000
#define BCHP_MFD_1_CRC_CTRL_LUMA_DATA_WIDTH_DATA_10_BIT            0
#define BCHP_MFD_1_CRC_CTRL_LUMA_DATA_WIDTH_DATA_9_BIT             1
#define BCHP_MFD_1_CRC_CTRL_LUMA_DATA_WIDTH_DATA_8_BIT             2

/* MFD_1 :: CRC_CTRL :: TYPE [04:03] */
#define BCHP_MFD_1_CRC_CTRL_TYPE_MASK                              0x00000018
#define BCHP_MFD_1_CRC_CTRL_TYPE_SHIFT                             3
#define BCHP_MFD_1_CRC_CTRL_TYPE_DEFAULT                           0x00000000
#define BCHP_MFD_1_CRC_CTRL_TYPE_CRC32                             0
#define BCHP_MFD_1_CRC_CTRL_TYPE_CHKSUM                            1
#define BCHP_MFD_1_CRC_CTRL_TYPE_CRC16                             2

/* MFD_1 :: CRC_CTRL :: ENABLE [02:02] */
#define BCHP_MFD_1_CRC_CTRL_ENABLE_MASK                            0x00000004
#define BCHP_MFD_1_CRC_CTRL_ENABLE_SHIFT                           2
#define BCHP_MFD_1_CRC_CTRL_ENABLE_DEFAULT                         0x00000000
#define BCHP_MFD_1_CRC_CTRL_ENABLE_OFF                             0
#define BCHP_MFD_1_CRC_CTRL_ENABLE_ON                              1

/* MFD_1 :: CRC_CTRL :: MODE [01:01] */
#define BCHP_MFD_1_CRC_CTRL_MODE_MASK                              0x00000002
#define BCHP_MFD_1_CRC_CTRL_MODE_SHIFT                             1
#define BCHP_MFD_1_CRC_CTRL_MODE_DEFAULT                           0x00000001
#define BCHP_MFD_1_CRC_CTRL_MODE_DISPLAY                           0
#define BCHP_MFD_1_CRC_CTRL_MODE_DEBUG                             1

/* MFD_1 :: CRC_CTRL :: LOAD_CRC_SEED [00:00] */
#define BCHP_MFD_1_CRC_CTRL_LOAD_CRC_SEED_MASK                     0x00000001
#define BCHP_MFD_1_CRC_CTRL_LOAD_CRC_SEED_SHIFT                    0
#define BCHP_MFD_1_CRC_CTRL_LOAD_CRC_SEED_DEFAULT                  0x00000001
#define BCHP_MFD_1_CRC_CTRL_LOAD_CRC_SEED_AT_SOF                   0
#define BCHP_MFD_1_CRC_CTRL_LOAD_CRC_SEED_ONCE                     1

/***************************************************************************
 *CRC_SEED - CRC Seed
 ***************************************************************************/
/* MFD_1 :: CRC_SEED :: VALUE [31:00] */
#define BCHP_MFD_1_CRC_SEED_VALUE_MASK                             0xffffffff
#define BCHP_MFD_1_CRC_SEED_VALUE_SHIFT                            0
#define BCHP_MFD_1_CRC_SEED_VALUE_DEFAULT                          0xffffffff

/***************************************************************************
 *LUMA_CRC - Luma CRC Status
 ***************************************************************************/
/* MFD_1 :: LUMA_CRC :: VALUE [31:00] */
#define BCHP_MFD_1_LUMA_CRC_VALUE_MASK                             0xffffffff
#define BCHP_MFD_1_LUMA_CRC_VALUE_SHIFT                            0
#define BCHP_MFD_1_LUMA_CRC_VALUE_DEFAULT                          0x00000000

/***************************************************************************
 *CHROMA_CRC - Chroma CRC Status
 ***************************************************************************/
/* MFD_1 :: CHROMA_CRC :: VALUE [31:00] */
#define BCHP_MFD_1_CHROMA_CRC_VALUE_MASK                           0xffffffff
#define BCHP_MFD_1_CHROMA_CRC_VALUE_SHIFT                          0
#define BCHP_MFD_1_CHROMA_CRC_VALUE_DEFAULT                        0x00000000

/***************************************************************************
 *CHROMA_1_CRC - Chroma CRC Status
 ***************************************************************************/
/* MFD_1 :: CHROMA_1_CRC :: VALUE [31:00] */
#define BCHP_MFD_1_CHROMA_1_CRC_VALUE_MASK                         0xffffffff
#define BCHP_MFD_1_CHROMA_1_CRC_VALUE_SHIFT                        0
#define BCHP_MFD_1_CHROMA_1_CRC_VALUE_DEFAULT                      0x00000000

/***************************************************************************
 *LUMA_CRC_R - Luma CRC Status
 ***************************************************************************/
/* MFD_1 :: LUMA_CRC_R :: VALUE [31:00] */
#define BCHP_MFD_1_LUMA_CRC_R_VALUE_MASK                           0xffffffff
#define BCHP_MFD_1_LUMA_CRC_R_VALUE_SHIFT                          0
#define BCHP_MFD_1_LUMA_CRC_R_VALUE_DEFAULT                        0x00000000

/***************************************************************************
 *CHROMA_CRC_R - Chroma CRC Status
 ***************************************************************************/
/* MFD_1 :: CHROMA_CRC_R :: VALUE [31:00] */
#define BCHP_MFD_1_CHROMA_CRC_R_VALUE_MASK                         0xffffffff
#define BCHP_MFD_1_CHROMA_CRC_R_VALUE_SHIFT                        0
#define BCHP_MFD_1_CHROMA_CRC_R_VALUE_DEFAULT                      0x00000000

/***************************************************************************
 *CHROMA_1_CRC_R - Chroma CRC Status
 ***************************************************************************/
/* MFD_1 :: CHROMA_1_CRC_R :: VALUE [31:00] */
#define BCHP_MFD_1_CHROMA_1_CRC_R_VALUE_MASK                       0xffffffff
#define BCHP_MFD_1_CHROMA_1_CRC_R_VALUE_SHIFT                      0
#define BCHP_MFD_1_CHROMA_1_CRC_R_VALUE_DEFAULT                    0x00000000

/***************************************************************************
 *MTG_FRAME_SIZE - MFD Trigger Generator Frame Size
 ***************************************************************************/
/* MFD_1 :: MTG_FRAME_SIZE :: reserved0 [31:24] */
#define BCHP_MFD_1_MTG_FRAME_SIZE_reserved0_MASK                   0xff000000
#define BCHP_MFD_1_MTG_FRAME_SIZE_reserved0_SHIFT                  24

/* MFD_1 :: MTG_FRAME_SIZE :: FRAME_SIZE [23:00] */
#define BCHP_MFD_1_MTG_FRAME_SIZE_FRAME_SIZE_MASK                  0x00ffffff
#define BCHP_MFD_1_MTG_FRAME_SIZE_FRAME_SIZE_SHIFT                 0
#define BCHP_MFD_1_MTG_FRAME_SIZE_FRAME_SIZE_DEFAULT               0x00ffffff

/***************************************************************************
 *MTG_FORCE - MFD Trigger Generator Force Control
 ***************************************************************************/
/* MFD_1 :: MTG_FORCE :: reserved0 [31:03] */
#define BCHP_MFD_1_MTG_FORCE_reserved0_MASK                        0xfffffff8
#define BCHP_MFD_1_MTG_FORCE_reserved0_SHIFT                       3

/* MFD_1 :: MTG_FORCE :: REPEAT_POLARITY [02:02] */
#define BCHP_MFD_1_MTG_FORCE_REPEAT_POLARITY_MASK                  0x00000004
#define BCHP_MFD_1_MTG_FORCE_REPEAT_POLARITY_SHIFT                 2
#define BCHP_MFD_1_MTG_FORCE_REPEAT_POLARITY_DEFAULT               0x00000000

/* MFD_1 :: MTG_FORCE :: TRIGGER1 [01:01] */
#define BCHP_MFD_1_MTG_FORCE_TRIGGER1_MASK                         0x00000002
#define BCHP_MFD_1_MTG_FORCE_TRIGGER1_SHIFT                        1
#define BCHP_MFD_1_MTG_FORCE_TRIGGER1_DEFAULT                      0x00000000

/* MFD_1 :: MTG_FORCE :: TRIGGER0 [00:00] */
#define BCHP_MFD_1_MTG_FORCE_TRIGGER0_MASK                         0x00000001
#define BCHP_MFD_1_MTG_FORCE_TRIGGER0_SHIFT                        0
#define BCHP_MFD_1_MTG_FORCE_TRIGGER0_DEFAULT                      0x00000000

/***************************************************************************
 *MTG_CONTROL - MFD Trigger Generator Control
 ***************************************************************************/
/* MFD_1 :: MTG_CONTROL :: REPEAT_POLARITY_STATUS [31:31] */
#define BCHP_MFD_1_MTG_CONTROL_REPEAT_POLARITY_STATUS_MASK         0x80000000
#define BCHP_MFD_1_MTG_CONTROL_REPEAT_POLARITY_STATUS_SHIFT        31
#define BCHP_MFD_1_MTG_CONTROL_REPEAT_POLARITY_STATUS_REPEAT       1
#define BCHP_MFD_1_MTG_CONTROL_REPEAT_POLARITY_STATUS_NO_REPEAT    0

/* MFD_1 :: MTG_CONTROL :: reserved0 [30:08] */
#define BCHP_MFD_1_MTG_CONTROL_reserved0_MASK                      0x7fffff00
#define BCHP_MFD_1_MTG_CONTROL_reserved0_SHIFT                     8

/* MFD_1 :: MTG_CONTROL :: TIMEBASE_SEL [07:04] */
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_MASK                   0x000000f0
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_SHIFT                  4
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_DEFAULT                0x00000000
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_0             0
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_1             1
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_2             2
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_3             3
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_4             4
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_5             5
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_6             6
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_7             7
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_8             8
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_9             9
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_10            10
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_11            11
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_12            12
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_13            13
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_14            14
#define BCHP_MFD_1_MTG_CONTROL_TIMEBASE_SEL_TIMEBASE_15            15

/* MFD_1 :: MTG_CONTROL :: reserved1 [03:02] */
#define BCHP_MFD_1_MTG_CONTROL_reserved1_MASK                      0x0000000c
#define BCHP_MFD_1_MTG_CONTROL_reserved1_SHIFT                     2

/* MFD_1 :: MTG_CONTROL :: SCAN_MODE [01:01] */
#define BCHP_MFD_1_MTG_CONTROL_SCAN_MODE_MASK                      0x00000002
#define BCHP_MFD_1_MTG_CONTROL_SCAN_MODE_SHIFT                     1
#define BCHP_MFD_1_MTG_CONTROL_SCAN_MODE_DEFAULT                   0x00000000
#define BCHP_MFD_1_MTG_CONTROL_SCAN_MODE_IS_INTERLACED             1
#define BCHP_MFD_1_MTG_CONTROL_SCAN_MODE_IS_PROGRESSIVE            0

/* MFD_1 :: MTG_CONTROL :: ENABLE [00:00] */
#define BCHP_MFD_1_MTG_CONTROL_ENABLE_MASK                         0x00000001
#define BCHP_MFD_1_MTG_CONTROL_ENABLE_SHIFT                        0
#define BCHP_MFD_1_MTG_CONTROL_ENABLE_DEFAULT                      0x00000000
#define BCHP_MFD_1_MTG_CONTROL_ENABLE_ON                           1
#define BCHP_MFD_1_MTG_CONTROL_ENABLE_OFF                          0

/***************************************************************************
 *SCRATCH_REGISTER_0 - Scratch Register 0
 ***************************************************************************/
/* MFD_1 :: SCRATCH_REGISTER_0 :: VALUE [31:00] */
#define BCHP_MFD_1_SCRATCH_REGISTER_0_VALUE_MASK                   0xffffffff
#define BCHP_MFD_1_SCRATCH_REGISTER_0_VALUE_SHIFT                  0
#define BCHP_MFD_1_SCRATCH_REGISTER_0_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *SCRATCH_REGISTER_1 - Scratch Register 1
 ***************************************************************************/
/* MFD_1 :: SCRATCH_REGISTER_1 :: VALUE [31:00] */
#define BCHP_MFD_1_SCRATCH_REGISTER_1_VALUE_MASK                   0xffffffff
#define BCHP_MFD_1_SCRATCH_REGISTER_1_VALUE_SHIFT                  0
#define BCHP_MFD_1_SCRATCH_REGISTER_1_VALUE_DEFAULT                0x00000000

#endif /* #ifndef BCHP_MFD_1_H__ */

/* End of File */
