;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 30/05/2014 01:33:18 a. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x1FFC2000  	536879100
0x0004	0x14050000  	5125
0x0008	0x13FD0000  	5117
0x000C	0x13FD0000  	5117
0x0010	0x13FD0000  	5117
0x0014	0x13FD0000  	5117
0x0018	0x13FD0000  	5117
0x001C	0x13FD0000  	5117
0x0020	0x13FD0000  	5117
0x0024	0x13FD0000  	5117
0x0028	0x13FD0000  	5117
0x002C	0x13FD0000  	5117
0x0030	0x13FD0000  	5117
0x0034	0x13FD0000  	5117
0x0038	0x13FD0000  	5117
0x003C	0x13FD0000  	5117
0x0040	0x13FD0000  	5117
0x0044	0x13FD0000  	5117
0x0048	0x13FD0000  	5117
0x004C	0x13FD0000  	5117
0x0050	0x13FD0000  	5117
0x0054	0x13FD0000  	5117
0x0058	0x13FD0000  	5117
0x005C	0x13FD0000  	5117
0x0060	0x13FD0000  	5117
0x0064	0x13FD0000  	5117
0x0068	0x13FD0000  	5117
0x006C	0x13FD0000  	5117
0x0070	0x13FD0000  	5117
0x0074	0x13FD0000  	5117
0x0078	0x13FD0000  	5117
0x007C	0x13FD0000  	5117
0x0080	0x13FD0000  	5117
0x0084	0x13FD0000  	5117
0x0088	0x13FD0000  	5117
0x008C	0x13FD0000  	5117
0x0090	0x13FD0000  	5117
0x0094	0x13FD0000  	5117
0x0098	0x13FD0000  	5117
0x009C	0x13FD0000  	5117
0x00A0	0x13FD0000  	5117
0x00A4	0x13FD0000  	5117
0x00A8	0x13FD0000  	5117
0x00AC	0x13FD0000  	5117
0x00B0	0x13FD0000  	5117
0x00B4	0x13FD0000  	5117
0x00B8	0x13FD0000  	5117
0x00BC	0x13FD0000  	5117
0x00C0	0x13FD0000  	5117
0x00C4	0x13FD0000  	5117
0x00C8	0x13FD0000  	5117
0x00CC	0x13FD0000  	5117
0x00D0	0x13FD0000  	5117
0x00D4	0x13FD0000  	5117
0x00D8	0x13FD0000  	5117
0x00DC	0x13FD0000  	5117
0x00E0	0x13FD0000  	5117
0x00E4	0x13FD0000  	5117
0x00E8	0x13FD0000  	5117
0x00EC	0x13FD0000  	5117
0x00F0	0x13FD0000  	5117
0x00F4	0x13FD0000  	5117
0x00F8	0x13FD0000  	5117
0x00FC	0x13FD0000  	5117
0x0100	0x13FD0000  	5117
0x0104	0x13FD0000  	5117
0x0108	0x13FD0000  	5117
0x010C	0x13FD0000  	5117
0x0110	0x13FD0000  	5117
0x0114	0x13FD0000  	5117
0x0118	0x13FD0000  	5117
0x011C	0x13FD0000  	5117
0x0120	0x13FD0000  	5117
0x0124	0x13FD0000  	5117
0x0128	0x13FD0000  	5117
0x012C	0x13FD0000  	5117
0x0130	0x13FD0000  	5117
; end of ____SysVT
_main:
;TestServo.c, 15 :: 		void main() {
0x1404	0xB085    SUB	SP, SP, #20
0x1406	0xF000F8C9  BL	5532
0x140A	0xF000F9DD  BL	6088
0x140E	0xF7FFFFEB  BL	5096
0x1412	0xF000F999  BL	5960
;TestServo.c, 17 :: 		float SRVA, SRVB, Ubr = 0.2, CFBV;
0x1416	0x485D    LDR	R0, [PC, #372]
0x1418	0x9002    STR	R0, [SP, #8]
;TestServo.c, 18 :: 		Conf_puertos();  //se configuran los puertos
0x141A	0xF7FFFEA7  BL	_Conf_puertos+0
;TestServo.c, 19 :: 		Foto_ADC_Init();
0x141E	0xF7FFFE91  BL	_Foto_ADC_Init+0
;TestServo.c, 20 :: 		UART_Inti();
0x1422	0xF7FFFF73  BL	_UART_Inti+0
;TestServo.c, 21 :: 		current_duty = Cero;                        // initial value for current_duty
0x1426	0xF640713C  MOVW	R1, #3900
0x142A	0x4859    LDR	R0, [PC, #356]
0x142C	0x9004    STR	R0, [SP, #16]
0x142E	0x8001    STRH	R1, [R0, #0]
;TestServo.c, 22 :: 		pwm_period1 = PWM_TIM2_Init(50);
0x1430	0x2032    MOVS	R0, #50
0x1432	0xF7FFFF77  BL	_PWM_TIM2_Init+0
0x1436	0x4957    LDR	R1, [PC, #348]
0x1438	0x8008    STRH	R0, [R1, #0]
;TestServo.c, 23 :: 		PWM_TIM2_Set_Duty(current_duty,  _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x143A	0x9804    LDR	R0, [SP, #16]
0x143C	0x8800    LDRH	R0, [R0, #0]
0x143E	0x2201    MOVS	R2, #1
0x1440	0x2100    MOVS	R1, #0
0x1442	0xF7FFFF97  BL	_PWM_TIM2_Set_Duty+0
;TestServo.c, 24 :: 		PWM_TIM2_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM2_CH2_PA1);
0x1446	0x4954    LDR	R1, [PC, #336]
0x1448	0x2001    MOVS	R0, #1
0x144A	0xF7FFFE6D  BL	_PWM_TIM2_Start+0
;TestServo.c, 26 :: 		while (1){
L_main0:
;TestServo.c, 27 :: 		SRVA = fotoA(); //PC0 lectura de ADC
0x144E	0xF7FFFFA1  BL	_FotoA+0
0x1452	0x9000    STR	R0, [SP, #0]
;TestServo.c, 28 :: 		SRVB = fotoB(); //PC1 lectura de ADC
0x1454	0xF7FFFF44  BL	_FotoB+0
0x1458	0x9001    STR	R0, [SP, #4]
;TestServo.c, 29 :: 		CFBV = CFBV();  //PC2 Lectura de ADC
0x145A	0xF7FFFF71  BL	_CFBV+0
;TestServo.c, 30 :: 		Transmitir(CFBV);
0x145E	0xF7FFFFAF  BL	_Transmitir+0
;TestServo.c, 32 :: 		if(SRVA > SRVB && (SRVA-SRVB) > Ubr){
0x1462	0x9A01    LDR	R2, [SP, #4]
0x1464	0x9800    LDR	R0, [SP, #0]
0x1466	0xF7FFFA7D  BL	__Compare_FP+0
0x146A	0xF2400000  MOVW	R0, #0
0x146E	0xDD00    BLE	L__main36
0x1470	0x2001    MOVS	R0, #1
L__main36:
0x1472	0xB2C0    UXTB	R0, R0
0x1474	0x2800    CMP	R0, #0
0x1476	0xD02E    BEQ	L__main25
0x1478	0x9A01    LDR	R2, [SP, #4]
0x147A	0x9800    LDR	R0, [SP, #0]
0x147C	0xF7FFFE84  BL	__Sub_FP+0
0x1480	0x9A02    LDR	R2, [SP, #8]
0x1482	0xF7FFFA6F  BL	__Compare_FP+0
0x1486	0xF2400000  MOVW	R0, #0
0x148A	0xDD00    BLE	L__main37
0x148C	0x2001    MOVS	R0, #1
L__main37:
0x148E	0xB2C0    UXTB	R0, R0
0x1490	0xB308    CBZ	R0, L__main24
L__main23:
;TestServo.c, 33 :: 		if(current_duty <= Min){
0x1492	0x483F    LDR	R0, [PC, #252]
0x1494	0x8801    LDRH	R1, [R0, #0]
0x1496	0xF24060A4  MOVW	R0, #1700
0x149A	0x4281    CMP	R1, R0
0x149C	0xD804    BHI	L_main5
;TestServo.c, 34 :: 		current_duty = Min;
0x149E	0xF24061A4  MOVW	R1, #1700
0x14A2	0x483B    LDR	R0, [PC, #236]
0x14A4	0x8001    STRH	R1, [R0, #0]
;TestServo.c, 35 :: 		goto Manten;
0x14A6	0xE050    B	___main_Manten
;TestServo.c, 36 :: 		}
L_main5:
;TestServo.c, 38 :: 		Delay_ms(1);
0x14A8	0xF6402769  MOVW	R7, #2665
0x14AC	0xF2C00700  MOVT	R7, #0
0x14B0	0xBF00    NOP
0x14B2	0xBF00    NOP
L_main7:
0x14B4	0x1E7F    SUBS	R7, R7, #1
0x14B6	0xD1FD    BNE	L_main7
0x14B8	0xBF00    NOP
0x14BA	0xBF00    NOP
;TestServo.c, 39 :: 		current_duty = current_duty - 15;       // increment current_duty
0x14BC	0x4934    LDR	R1, [PC, #208]
0x14BE	0x8808    LDRH	R0, [R1, #0]
0x14C0	0x380F    SUBS	R0, #15
0x14C2	0x8008    STRH	R0, [R1, #0]
;TestServo.c, 40 :: 		PWM_TIM2_Set_Duty(current_duty,  _PWM_NON_INVERTED, _PWM_CHANNEL2); /// set newly acquired duty ratio
0x14C4	0x2201    MOVS	R2, #1
0x14C6	0x2100    MOVS	R1, #0
0x14C8	0xF7FFFF54  BL	_PWM_TIM2_Set_Duty+0
;TestServo.c, 41 :: 		PWM_TIM2_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM2_CH2_PA1); //agregamos que haga el cambio cada vez presionado el boton
0x14CC	0x4932    LDR	R1, [PC, #200]
0x14CE	0x2001    MOVS	R0, #1
0x14D0	0xF7FFFE2A  BL	_PWM_TIM2_Start+0
;TestServo.c, 43 :: 		}
0x14D4	0xE04D    B	L_main9
;TestServo.c, 32 :: 		if(SRVA > SRVB && (SRVA-SRVB) > Ubr){
L__main25:
L__main24:
;TestServo.c, 45 :: 		else if(SRVA < SRVB && (SRVB-SRVA) > Ubr){
0x14D6	0x9A01    LDR	R2, [SP, #4]
0x14D8	0x9800    LDR	R0, [SP, #0]
0x14DA	0xF7FFFA43  BL	__Compare_FP+0
0x14DE	0xF2400000  MOVW	R0, #0
0x14E2	0xDA00    BGE	L__main38
0x14E4	0x2001    MOVS	R0, #1
L__main38:
0x14E6	0xB2C0    UXTB	R0, R0
0x14E8	0x2800    CMP	R0, #0
0x14EA	0xD02E    BEQ	L__main27
0x14EC	0x9A00    LDR	R2, [SP, #0]
0x14EE	0x9801    LDR	R0, [SP, #4]
0x14F0	0xF7FFFE4A  BL	__Sub_FP+0
0x14F4	0x9A02    LDR	R2, [SP, #8]
0x14F6	0xF7FFFA35  BL	__Compare_FP+0
0x14FA	0xF2400000  MOVW	R0, #0
0x14FE	0xDD00    BLE	L__main39
0x1500	0x2001    MOVS	R0, #1
L__main39:
0x1502	0xB2C0    UXTB	R0, R0
0x1504	0xB308    CBZ	R0, L__main26
L__main22:
;TestServo.c, 46 :: 		if(current_duty >= Max){
0x1506	0x4822    LDR	R0, [PC, #136]
0x1508	0x8801    LDRH	R1, [R0, #0]
0x150A	0xF64120C2  MOVW	R0, #6850
0x150E	0x4281    CMP	R1, R0
0x1510	0xD304    BCC	L_main13
;TestServo.c, 47 :: 		current_duty = Max;
0x1512	0xF64121C2  MOVW	R1, #6850
0x1516	0x481E    LDR	R0, [PC, #120]
0x1518	0x8001    STRH	R1, [R0, #0]
;TestServo.c, 48 :: 		goto Manten;
0x151A	0xE016    B	___main_Manten
;TestServo.c, 49 :: 		}
L_main13:
;TestServo.c, 51 :: 		Delay_ms(1);
0x151C	0xF6402769  MOVW	R7, #2665
0x1520	0xF2C00700  MOVT	R7, #0
0x1524	0xBF00    NOP
0x1526	0xBF00    NOP
L_main15:
0x1528	0x1E7F    SUBS	R7, R7, #1
0x152A	0xD1FD    BNE	L_main15
0x152C	0xBF00    NOP
0x152E	0xBF00    NOP
;TestServo.c, 52 :: 		current_duty = current_duty + 15;       // increment current_duty
0x1530	0x4917    LDR	R1, [PC, #92]
0x1532	0x8808    LDRH	R0, [R1, #0]
0x1534	0x300F    ADDS	R0, #15
0x1536	0x8008    STRH	R0, [R1, #0]
;TestServo.c, 53 :: 		PWM_TIM2_Set_Duty(current_duty,  _PWM_NON_INVERTED, _PWM_CHANNEL2); /// set newly acquired duty ratio
0x1538	0x2201    MOVS	R2, #1
0x153A	0x2100    MOVS	R1, #0
0x153C	0xF7FFFF1A  BL	_PWM_TIM2_Set_Duty+0
;TestServo.c, 54 :: 		PWM_TIM2_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM2_CH2_PA1); //agregamos que haga el cambio cada vez presionado el boton
0x1540	0x4915    LDR	R1, [PC, #84]
0x1542	0x2001    MOVS	R0, #1
0x1544	0xF7FFFDF0  BL	_PWM_TIM2_Start+0
;TestServo.c, 56 :: 		}
0x1548	0xE013    B	L_main17
;TestServo.c, 45 :: 		else if(SRVA < SRVB && (SRVB-SRVA) > Ubr){
L__main27:
L__main26:
;TestServo.c, 60 :: 		Manten:
___main_Manten:
;TestServo.c, 61 :: 		Delay_ms(1);
0x154A	0xF6402769  MOVW	R7, #2665
0x154E	0xF2C00700  MOVT	R7, #0
0x1552	0xBF00    NOP
0x1554	0xBF00    NOP
L_main18:
0x1556	0x1E7F    SUBS	R7, R7, #1
0x1558	0xD1FD    BNE	L_main18
0x155A	0xBF00    NOP
0x155C	0xBF00    NOP
;TestServo.c, 62 :: 		PWM_TIM2_Set_Duty(current_duty,  _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x155E	0x480C    LDR	R0, [PC, #48]
0x1560	0x8800    LDRH	R0, [R0, #0]
0x1562	0x2201    MOVS	R2, #1
0x1564	0x2100    MOVS	R1, #0
0x1566	0xF7FFFF05  BL	_PWM_TIM2_Set_Duty+0
;TestServo.c, 63 :: 		PWM_TIM2_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM2_CH2_PA1);
0x156A	0x490B    LDR	R1, [PC, #44]
0x156C	0x2001    MOVS	R0, #1
0x156E	0xF7FFFDDB  BL	_PWM_TIM2_Start+0
;TestServo.c, 64 :: 		}
L_main17:
L_main9:
;TestServo.c, 65 :: 		Delay_ms(1);                 // slow down change pace a little
0x1572	0xF6402769  MOVW	R7, #2665
0x1576	0xF2C00700  MOVT	R7, #0
0x157A	0xBF00    NOP
0x157C	0xBF00    NOP
L_main20:
0x157E	0x1E7F    SUBS	R7, R7, #1
0x1580	0xD1FD    BNE	L_main20
0x1582	0xBF00    NOP
0x1584	0xBF00    NOP
;TestServo.c, 66 :: 		}
0x1586	0xE762    B	L_main0
;TestServo.c, 67 :: 		}
L_end_main:
L__main_end_loop:
0x1588	0xE7FE    B	L__main_end_loop
0x158A	0xBF00    NOP
0x158C	0xCCCD3E4C  	#1045220557
0x1590	0x000E2000  	_current_duty+0
0x1594	0x00102000  	_pwm_period1+0
0x1598	0x16AC0000  	__GPIO_MODULE_TIM2_CH2_PA1+0
; end of _main
_Conf_puertos:
;TestServo.c, 10 :: 		void Conf_puertos(void)
0x116C	0xB081    SUB	SP, SP, #4
0x116E	0xF8CDE000  STR	LR, [SP, #0]
;TestServo.c, 12 :: 		GPIO_Digital_Input(&GPIOA_BASE,_GPIO_PINMASK_2 | _GPIO_PINMASK_3);
0x1172	0x210C    MOVS	R1, #12
0x1174	0x4803    LDR	R0, [PC, #12]
0x1176	0xF7FFFF1D  BL	_GPIO_Digital_Input+0
;TestServo.c, 13 :: 		}
L_end_Conf_puertos:
0x117A	0xF8DDE000  LDR	LR, [SP, #0]
0x117E	0xB001    ADD	SP, SP, #4
0x1180	0x4770    BX	LR
0x1182	0xBF00    NOP
0x1184	0x08004001  	GPIOA_BASE+0
; end of _Conf_puertos
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 1136 :: 		
; pin_mask start address is: 4 (R1)
0x0FB4	0xB081    SUB	SP, SP, #4
0x0FB6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1137 :: 		
0x0FBA	0xF04F0242  MOV	R2, #66
0x0FBE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x0FC0	0xF7FFFBBC  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1138 :: 		
L_end_GPIO_Digital_Input:
0x0FC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0FC8	0xB001    ADD	SP, SP, #4
0x0FCA	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 891 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
0x073C	0xB081    SUB	SP, SP, #4
0x073E	0xF8CDE000  STR	LR, [SP, #0]
0x0742	0xB28C    UXTH	R4, R1
0x0744	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 896 :: 		
0x0746	0x4B77    LDR	R3, [PC, #476]
0x0748	0xEA000303  AND	R3, R0, R3, LSL #0
; port start address is: 24 (R6)
0x074C	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 898 :: 		
0x074E	0x4618    MOV	R0, R3
0x0750	0xF7FFFD42  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 901 :: 		
0x0754	0xF1B40FFF  CMP	R4, #255
0x0758	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 902 :: 		
0x075A	0x4B73    LDR	R3, [PC, #460]
0x075C	0x429D    CMP	R5, R3
0x075E	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 903 :: 		
0x0760	0xF04F3333  MOV	R3, #858993459
0x0764	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 904 :: 		
0x0766	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 905 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 906 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0768	0x2D42    CMP	R5, #66
0x076A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 907 :: 		
0x076C	0xF04F3344  MOV	R3, #1145324612
0x0770	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 908 :: 		
0x0772	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 909 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 910 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 912 :: 		
0x0774	0xF64F73FF  MOVW	R3, #65535
0x0778	0x429C    CMP	R4, R3
0x077A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 913 :: 		
0x077C	0x4B6A    LDR	R3, [PC, #424]
0x077E	0x429D    CMP	R5, R3
0x0780	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 914 :: 		
0x0782	0xF04F3333  MOV	R3, #858993459
0x0786	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 915 :: 		
0x0788	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x078A	0xF04F3333  MOV	R3, #858993459
0x078E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 916 :: 		
0x0790	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 917 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 918 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0792	0x2D42    CMP	R5, #66
0x0794	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 919 :: 		
0x0796	0xF04F3344  MOV	R3, #1145324612
0x079A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 920 :: 		
0x079C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x079E	0xF04F3344  MOV	R3, #1145324612
0x07A2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 921 :: 		
0x07A4	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 922 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 923 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 925 :: 		
; currentmode start address is: 4 (R1)
0x07A6	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 926 :: 		
0x07A8	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 928 :: 		
0x07AA	0xF0050301  AND	R3, R5, #1
0x07AE	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 929 :: 		
0x07B0	0x2100    MOVS	R1, #0
0x07B2	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 930 :: 		
0x07B4	0xF0050302  AND	R3, R5, #2
0x07B8	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 931 :: 		
0x07BA	0xF40573C0  AND	R3, R5, #384
0x07BE	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 932 :: 		
; currentmode start address is: 4 (R1)
0x07C0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x07C2	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 934 :: 		
; currentmode start address is: 4 (R1)
0x07C4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 935 :: 		
; currentmode start address is: 4 (R1)
0x07C6	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 936 :: 		
0x07C8	0xF0050304  AND	R3, R5, #4
0x07CC	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 937 :: 		
0x07CE	0xF0050320  AND	R3, R5, #32
0x07D2	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 938 :: 		
; currentmode start address is: 4 (R1)
0x07D4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x07D6	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 940 :: 		
; currentmode start address is: 4 (R1)
0x07D8	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 941 :: 		
; currentmode start address is: 4 (R1)
0x07DA	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 942 :: 		
0x07DC	0xF0050308  AND	R3, R5, #8
0x07E0	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 943 :: 		
0x07E2	0xF0050320  AND	R3, R5, #32
0x07E6	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 944 :: 		
; currentmode start address is: 4 (R1)
0x07E8	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x07EA	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 946 :: 		
; currentmode start address is: 4 (R1)
0x07EC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 947 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x07EE	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 942 :: 		
;__Lib_GPIO_32F10x.c, 947 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 949 :: 		
; currentmode start address is: 4 (R1)
0x07F0	0x4B4E    LDR	R3, [PC, #312]
0x07F2	0xEA050303  AND	R3, R5, R3, LSL #0
0x07F6	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 950 :: 		
0x07F8	0x2003    MOVS	R0, #3
0x07FA	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 951 :: 		
0x07FC	0xF4057300  AND	R3, R5, #512
0x0800	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 952 :: 		
0x0802	0x2002    MOVS	R0, #2
0x0804	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 953 :: 		
0x0806	0xF4056380  AND	R3, R5, #1024
0x080A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 954 :: 		
0x080C	0x2001    MOVS	R0, #1
0x080E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 953 :: 		
;__Lib_GPIO_32F10x.c, 954 :: 		
L_GPIO_Config41:
L_GPIO_Config40:
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 956 :: 		
;__Lib_GPIO_32F10x.c, 962 :: 		
0x0810	0xF005030C  AND	R3, R5, #12
0x0814	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 965 :: 		
0x0816	0x4301    ORRS	R1, R0
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 966 :: 		
0x0818	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 962 :: 		
;__Lib_GPIO_32F10x.c, 966 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 968 :: 		
; currentmode start address is: 4 (R1)
0x081A	0xF00403FF  AND	R3, R4, #255
0x081E	0xB29B    UXTH	R3, R3
0x0820	0x2B00    CMP	R3, #0
0x0822	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 969 :: 		
0x0824	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 971 :: 		
0x0826	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; port end address is: 24 (R6)
0x0828	0xFA1FF884  UXTH	R8, R4
0x082C	0x4632    MOV	R2, R6
0x082E	0x462E    MOV	R6, R5
L_GPIO_Config44:
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0830	0x2808    CMP	R0, #8
0x0832	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 973 :: 		
0x0834	0xF04F0301  MOV	R3, #1
0x0838	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 975 :: 		
0x083C	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 977 :: 		
0x0840	0x42A3    CMP	R3, R4
0x0842	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 979 :: 		
0x0844	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 981 :: 		
0x0846	0xF04F030F  MOV	R3, #15
0x084A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 982 :: 		
0x084C	0x43DB    MVN	R3, R3
0x084E	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 985 :: 		
0x0852	0xFA01F305  LSL	R3, R1, R5
0x0856	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x085A	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 988 :: 		
0x085C	0xF4067381  AND	R3, R6, #258
0x0860	0xF5B37F81  CMP	R3, #258
0x0864	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 990 :: 		
0x0866	0xF2020414  ADDW	R4, R2, #20
0x086A	0xF04F0301  MOV	R3, #1
0x086E	0x4083    LSLS	R3, R0
0x0870	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 991 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 993 :: 		
0x0872	0xF0060382  AND	R3, R6, #130
0x0876	0x2B82    CMP	R3, #130
0x0878	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 995 :: 		
0x087A	0xF2020410  ADDW	R4, R2, #16
0x087E	0xF04F0301  MOV	R3, #1
0x0882	0x4083    LSLS	R3, R0
0x0884	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 996 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 997 :: 		
0x0886	0x462F    MOV	R7, R5
0x0888	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 977 :: 		
;__Lib_GPIO_32F10x.c, 997 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 971 :: 		
; tmpreg start address is: 28 (R7)
0x088A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 998 :: 		
0x088C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 999 :: 		
0x088E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0890	0xFA1FF088  UXTH	R0, R8
0x0894	0x460F    MOV	R7, R1
0x0896	0x4631    MOV	R1, R6
0x0898	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 1001 :: 		
0x089A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 968 :: 		
0x089C	0x460F    MOV	R7, R1
0x089E	0x4629    MOV	R1, R5
0x08A0	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 1001 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 1005 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
0x08A2	0xF1B00FFF  CMP	R0, #255
0x08A6	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 1007 :: 		
0x08A8	0x1D33    ADDS	R3, R6, #4
0x08AA	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1008 :: 		
; pinpos start address is: 8 (R2)
0x08AE	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x08B0	0x2A08    CMP	R2, #8
0x08B2	0xD230    BCS	L_GPIO_Config52
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 1010 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
0x08B4	0xF2020408  ADDW	R4, R2, #8
0x08B8	0xF04F0301  MOV	R3, #1
0x08BC	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 1012 :: 		
0x08C0	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 1013 :: 		
0x08C4	0x42A3    CMP	R3, R4
0x08C6	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 1015 :: 		
0x08C8	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 1017 :: 		
0x08CA	0xF04F030F  MOV	R3, #15
0x08CE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 1018 :: 		
0x08D0	0x43DB    MVN	R3, R3
0x08D2	0xEA080403  AND	R4, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1021 :: 		
0x08D6	0xFA07F305  LSL	R3, R7, R5
0x08DA	0xEA440803  ORR	R8, R4, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1024 :: 		
0x08DE	0xF4017381  AND	R3, R1, #258
0x08E2	0xF5B37F81  CMP	R3, #258
0x08E6	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 1026 :: 		
0x08E8	0xF2060514  ADDW	R5, R6, #20
0x08EC	0xF2020408  ADDW	R4, R2, #8
0x08F0	0xF04F0301  MOV	R3, #1
0x08F4	0x40A3    LSLS	R3, R4
0x08F6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1027 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 1029 :: 		
0x08F8	0xF0010382  AND	R3, R1, #130
0x08FC	0x2B82    CMP	R3, #130
0x08FE	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 1031 :: 		
0x0900	0xF2060510  ADDW	R5, R6, #16
0x0904	0xF2020408  ADDW	R4, R2, #8
0x0908	0xF04F0301  MOV	R3, #1
0x090C	0x40A3    LSLS	R3, R4
0x090E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1032 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 1033 :: 		
0x0910	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 1013 :: 		
;__Lib_GPIO_32F10x.c, 1033 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 1008 :: 		
; tmpreg start address is: 32 (R8)
0x0912	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 1034 :: 		
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0914	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 1035 :: 		
0x0916	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0918	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1036 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 1037 :: 		
L_end_GPIO_Config:
0x091C	0xF8DDE000  LDR	LR, [SP, #0]
0x0920	0xB001    ADD	SP, SP, #4
0x0922	0x4770    BX	LR
0x0924	0xFC00FFFF  	#-1024
0x0928	0x00140008  	#524308
0x092C	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 850 :: 		
0x01D8	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_32F10x.c, 852 :: 		
0x01DA	0x4919    LDR	R1, [PC, #100]
0x01DC	0xEA000101  AND	R1, R0, R1, LSL #0
0x01E0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 853 :: 		
; pos start address is: 8 (R2)
0x01E2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 854 :: 		
0x01E4	0xE00E    B	L_GPIO_Clk_Enable0
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 855 :: 		
L_GPIO_Clk_Enable2:
0x01E6	0x2004    MOVS	R0, #4
0x01E8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 856 :: 		
L_GPIO_Clk_Enable3:
0x01EA	0x2008    MOVS	R0, #8
0x01EC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 857 :: 		
L_GPIO_Clk_Enable4:
0x01EE	0x2010    MOVS	R0, #16
0x01F0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 858 :: 		
L_GPIO_Clk_Enable5:
0x01F2	0x2020    MOVS	R0, #32
0x01F4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 859 :: 		
L_GPIO_Clk_Enable6:
0x01F6	0x2040    MOVS	R0, #64
0x01F8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 860 :: 		
L_GPIO_Clk_Enable7:
0x01FA	0x2080    MOVS	R0, #128
0x01FC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 861 :: 		
L_GPIO_Clk_Enable8:
0x01FE	0xF2401000  MOVW	R0, #256
0x0202	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 862 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
0x0204	0x490F    LDR	R1, [PC, #60]
0x0206	0x4288    CMP	R0, R1
0x0208	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x020A	0x490F    LDR	R1, [PC, #60]
0x020C	0x4288    CMP	R0, R1
0x020E	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0210	0x490E    LDR	R1, [PC, #56]
0x0212	0x4288    CMP	R0, R1
0x0214	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0216	0x490E    LDR	R1, [PC, #56]
0x0218	0x4288    CMP	R0, R1
0x021A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x021C	0x490D    LDR	R1, [PC, #52]
0x021E	0x4288    CMP	R0, R1
0x0220	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0222	0x490D    LDR	R1, [PC, #52]
0x0224	0x4288    CMP	R0, R1
0x0226	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0228	0x490C    LDR	R1, [PC, #48]
0x022A	0x4288    CMP	R0, R1
0x022C	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; pos end address is: 8 (R2)
0x022E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 864 :: 		
0x0230	0x490B    LDR	R1, [PC, #44]
0x0232	0x6809    LDR	R1, [R1, #0]
0x0234	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0238	0x4909    LDR	R1, [PC, #36]
0x023A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 865 :: 		
L_end_GPIO_Clk_Enable:
0x023C	0xB001    ADD	SP, SP, #4
0x023E	0x4770    BX	LR
0x0240	0xFC00FFFF  	#-1024
0x0244	0x08004001  	#1073809408
0x0248	0x0C004001  	#1073810432
0x024C	0x10004001  	#1073811456
0x0250	0x14004001  	#1073812480
0x0254	0x18004001  	#1073813504
0x0258	0x1C004001  	#1073814528
0x025C	0x20004001  	#1073815552
0x0260	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Foto_ADC_Init:
;sensores.h, 10 :: 		void Foto_ADC_Init(void){
0x1144	0xB081    SUB	SP, SP, #4
0x1146	0xF8CDE000  STR	LR, [SP, #0]
;sensores.h, 11 :: 		GPIO_Analog_input(&GPIOC_BASE,_GPIO_PINMASK_0| _GPIO_PINMASK_1 | _GPIO_PINMASK_1); //PC0 = Canal 10 del ADC1
0x114A	0x2103    MOVS	R1, #3
0x114C	0x4806    LDR	R0, [PC, #24]
0x114E	0xF7FFFF3D  BL	_GPIO_Analog_Input+0
;sensores.h, 12 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_10| _ADC_CHANNEL_11 | _ADC_CHANNEL_12);
0x1152	0xF6414000  MOVW	R0, #7168
0x1156	0xF7FFFE9D  BL	_ADC_Set_Input_Channel+0
;sensores.h, 13 :: 		ADC1_Init();
0x115A	0xF7FFFE67  BL	_ADC1_Init+0
;sensores.h, 14 :: 		}
L_end_Foto_ADC_Init:
0x115E	0xF8DDE000  LDR	LR, [SP, #0]
0x1162	0xB001    ADD	SP, SP, #4
0x1164	0x4770    BX	LR
0x1166	0xBF00    NOP
0x1168	0x10004001  	GPIOC_BASE+0
; end of _Foto_ADC_Init
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 1140 :: 		
; pin_mask start address is: 4 (R1)
0x0FCC	0xB081    SUB	SP, SP, #4
0x0FCE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1141 :: 		
0x0FD2	0xF04F0201  MOV	R2, #1
0x0FD6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x0FD8	0xF7FFFBB0  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1142 :: 		
L_end_GPIO_Analog_Input:
0x0FDC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FE0	0xB001    ADD	SP, SP, #4
0x0FE2	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC_Set_Input_Channel:
;__Lib_ADC_32F10x_16ch.c, 41 :: 		
0x0E94	0xB081    SUB	SP, SP, #4
0x0E96	0xF8CDE000  STR	LR, [SP, #0]
0x0E9A	0xFA1FF980  UXTH	R9, R0
; input_mask start address is: 36 (R9)
;__Lib_ADC_32F10x_16ch.c, 42 :: 		
0x0E9E	0xF3C90100  UBFX	R1, R9, #0, #1
0x0EA2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_32F10x_16ch.c, 43 :: 		
0x0EA4	0xF2400101  MOVW	R1, #1
0x0EA8	0x483F    LDR	R0, [PC, #252]
0x0EAA	0xF000F88F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_32F10x_16ch.c, 44 :: 		
0x0EAE	0xF3C90140  UBFX	R1, R9, #1, #1
0x0EB2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_32F10x_16ch.c, 45 :: 		
0x0EB4	0xF2400102  MOVW	R1, #2
0x0EB8	0x483B    LDR	R0, [PC, #236]
0x0EBA	0xF000F887  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_32F10x_16ch.c, 46 :: 		
0x0EBE	0xF3C90180  UBFX	R1, R9, #2, #1
0x0EC2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_32F10x_16ch.c, 47 :: 		
0x0EC4	0xF2400104  MOVW	R1, #4
0x0EC8	0x4837    LDR	R0, [PC, #220]
0x0ECA	0xF000F87F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_32F10x_16ch.c, 48 :: 		
0x0ECE	0xF3C901C0  UBFX	R1, R9, #3, #1
0x0ED2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_32F10x_16ch.c, 49 :: 		
0x0ED4	0xF2400108  MOVW	R1, #8
0x0ED8	0x4833    LDR	R0, [PC, #204]
0x0EDA	0xF000F877  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_32F10x_16ch.c, 50 :: 		
0x0EDE	0xF3C91100  UBFX	R1, R9, #4, #1
0x0EE2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_32F10x_16ch.c, 51 :: 		
0x0EE4	0xF2400110  MOVW	R1, #16
0x0EE8	0x482F    LDR	R0, [PC, #188]
0x0EEA	0xF000F86F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_32F10x_16ch.c, 52 :: 		
0x0EEE	0xF3C91140  UBFX	R1, R9, #5, #1
0x0EF2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_32F10x_16ch.c, 53 :: 		
0x0EF4	0xF2400120  MOVW	R1, #32
0x0EF8	0x482B    LDR	R0, [PC, #172]
0x0EFA	0xF000F867  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_32F10x_16ch.c, 54 :: 		
0x0EFE	0xF3C91180  UBFX	R1, R9, #6, #1
0x0F02	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_32F10x_16ch.c, 55 :: 		
0x0F04	0xF2400140  MOVW	R1, #64
0x0F08	0x4827    LDR	R0, [PC, #156]
0x0F0A	0xF000F85F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_32F10x_16ch.c, 56 :: 		
0x0F0E	0xF3C911C0  UBFX	R1, R9, #7, #1
0x0F12	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_32F10x_16ch.c, 57 :: 		
0x0F14	0xF2400180  MOVW	R1, #128
0x0F18	0x4823    LDR	R0, [PC, #140]
0x0F1A	0xF000F857  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_32F10x_16ch.c, 58 :: 		
0x0F1E	0xF3C92100  UBFX	R1, R9, #8, #1
0x0F22	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_32F10x_16ch.c, 59 :: 		
0x0F24	0xF2400101  MOVW	R1, #1
0x0F28	0x4820    LDR	R0, [PC, #128]
0x0F2A	0xF000F84F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_32F10x_16ch.c, 60 :: 		
0x0F2E	0xF3C92140  UBFX	R1, R9, #9, #1
0x0F32	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_32F10x_16ch.c, 61 :: 		
0x0F34	0xF2400102  MOVW	R1, #2
0x0F38	0x481C    LDR	R0, [PC, #112]
0x0F3A	0xF000F847  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_32F10x_16ch.c, 62 :: 		
0x0F3E	0xF3C92180  UBFX	R1, R9, #10, #1
0x0F42	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_32F10x_16ch.c, 63 :: 		
0x0F44	0xF2400101  MOVW	R1, #1
0x0F48	0x4819    LDR	R0, [PC, #100]
0x0F4A	0xF000F83F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_32F10x_16ch.c, 64 :: 		
0x0F4E	0xF3C921C0  UBFX	R1, R9, #11, #1
0x0F52	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_32F10x_16ch.c, 65 :: 		
0x0F54	0xF2400102  MOVW	R1, #2
0x0F58	0x4815    LDR	R0, [PC, #84]
0x0F5A	0xF000F837  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_32F10x_16ch.c, 66 :: 		
0x0F5E	0xF3C93100  UBFX	R1, R9, #12, #1
0x0F62	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_32F10x_16ch.c, 67 :: 		
0x0F64	0xF2400104  MOVW	R1, #4
0x0F68	0x4811    LDR	R0, [PC, #68]
0x0F6A	0xF000F82F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_32F10x_16ch.c, 68 :: 		
0x0F6E	0xF3C93140  UBFX	R1, R9, #13, #1
0x0F72	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_32F10x_16ch.c, 69 :: 		
0x0F74	0xF2400108  MOVW	R1, #8
0x0F78	0x480D    LDR	R0, [PC, #52]
0x0F7A	0xF000F827  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_32F10x_16ch.c, 70 :: 		
0x0F7E	0xF3C93180  UBFX	R1, R9, #14, #1
0x0F82	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_32F10x_16ch.c, 71 :: 		
0x0F84	0xF2400110  MOVW	R1, #16
0x0F88	0x4809    LDR	R0, [PC, #36]
0x0F8A	0xF000F81F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_32F10x_16ch.c, 72 :: 		
0x0F8E	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x0F92	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_32F10x_16ch.c, 73 :: 		
0x0F94	0xF2400120  MOVW	R1, #32
0x0F98	0x4805    LDR	R0, [PC, #20]
0x0F9A	0xF000F817  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x0F9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0FA2	0xB001    ADD	SP, SP, #4
0x0FA4	0x4770    BX	LR
0x0FA6	0xBF00    NOP
0x0FA8	0x08004001  	GPIOA_BASE+0
0x0FAC	0x0C004001  	GPIOB_BASE+0
0x0FB0	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_ADC1_Init:
;__Lib_ADC_32F10x_16ch.c, 146 :: 		
0x0E2C	0xB081    SUB	SP, SP, #4
0x0E2E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_32F10x_16ch.c, 147 :: 		
0x0E32	0x4907    LDR	R1, [PC, #28]
0x0E34	0x4807    LDR	R0, [PC, #28]
0x0E36	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_32F10x_16ch.c, 149 :: 		
0x0E38	0x2101    MOVS	R1, #1
0x0E3A	0xB249    SXTB	R1, R1
0x0E3C	0x4806    LDR	R0, [PC, #24]
0x0E3E	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_32F10x_16ch.c, 151 :: 		
0x0E40	0x4806    LDR	R0, [PC, #24]
0x0E42	0xF7FFFB07  BL	__Lib_ADC_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x0E46	0xF8DDE000  LDR	LR, [SP, #0]
0x0E4A	0xB001    ADD	SP, SP, #4
0x0E4C	0x4770    BX	LR
0x0E4E	0xBF00    NOP
0x0E50	0x0B210000  	_ADC1_Get_Sample+0
0x0E54	0x00142000  	_ADC_Get_Sample_Ptr+0
0x0E58	0x03244242  	RCC_APB2ENRbits+0
0x0E5C	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_32F10x_16ch_ADCx_Init:
;__Lib_ADC_32F10x_16ch.c, 76 :: 		
0x0454	0xB081    SUB	SP, SP, #4
;__Lib_ADC_32F10x_16ch.c, 80 :: 		
0x0456	0x1D03    ADDS	R3, R0, #4
0x0458	0x681A    LDR	R2, [R3, #0]
0x045A	0x4946    LDR	R1, [PC, #280]
0x045C	0xEA020101  AND	R1, R2, R1, LSL #0
0x0460	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 82 :: 		
0x0462	0xF2000308  ADDW	R3, R0, #8
0x0466	0x681A    LDR	R2, [R3, #0]
0x0468	0x4943    LDR	R1, [PC, #268]
0x046A	0xEA020101  AND	R1, R2, R1, LSL #0
0x046E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 84 :: 		
0x0470	0x1D03    ADDS	R3, R0, #4
0x0472	0x2200    MOVS	R2, #0
0x0474	0x6819    LDR	R1, [R3, #0]
0x0476	0xF3624110  BFI	R1, R2, #16, #1
0x047A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 85 :: 		
0x047C	0x1D03    ADDS	R3, R0, #4
0x047E	0x2200    MOVS	R2, #0
0x0480	0x6819    LDR	R1, [R3, #0]
0x0482	0xF3624151  BFI	R1, R2, #17, #1
0x0486	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 86 :: 		
0x0488	0x1D03    ADDS	R3, R0, #4
0x048A	0x2200    MOVS	R2, #0
0x048C	0x6819    LDR	R1, [R3, #0]
0x048E	0xF3624192  BFI	R1, R2, #18, #1
0x0492	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 87 :: 		
0x0494	0x1D03    ADDS	R3, R0, #4
0x0496	0x2200    MOVS	R2, #0
0x0498	0x6819    LDR	R1, [R3, #0]
0x049A	0xF36241D3  BFI	R1, R2, #19, #1
0x049E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 89 :: 		
0x04A0	0x1D03    ADDS	R3, R0, #4
0x04A2	0x2200    MOVS	R2, #0
0x04A4	0x6819    LDR	R1, [R3, #0]
0x04A6	0xF3622108  BFI	R1, R2, #8, #1
0x04AA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 92 :: 		
0x04AC	0xF2000308  ADDW	R3, R0, #8
0x04B0	0x2200    MOVS	R2, #0
0x04B2	0x6819    LDR	R1, [R3, #0]
0x04B4	0xF3620141  BFI	R1, R2, #1, #1
0x04B8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 94 :: 		
0x04BA	0xF2000308  ADDW	R3, R0, #8
0x04BE	0x2200    MOVS	R2, #0
0x04C0	0x6819    LDR	R1, [R3, #0]
0x04C2	0xF36221CB  BFI	R1, R2, #11, #1
0x04C6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 96 :: 		
0x04C8	0xF2000308  ADDW	R3, R0, #8
0x04CC	0x2201    MOVS	R2, #1
0x04CE	0x6819    LDR	R1, [R3, #0]
0x04D0	0xF3624151  BFI	R1, R2, #17, #1
0x04D4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 97 :: 		
0x04D6	0xF2000308  ADDW	R3, R0, #8
0x04DA	0x2201    MOVS	R2, #1
0x04DC	0x6819    LDR	R1, [R3, #0]
0x04DE	0xF3624192  BFI	R1, R2, #18, #1
0x04E2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 98 :: 		
0x04E4	0xF2000308  ADDW	R3, R0, #8
0x04E8	0x2201    MOVS	R2, #1
0x04EA	0x6819    LDR	R1, [R3, #0]
0x04EC	0xF36241D3  BFI	R1, R2, #19, #1
0x04F0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 101 :: 		
0x04F2	0xF200032C  ADDW	R3, R0, #44
0x04F6	0x2200    MOVS	R2, #0
0x04F8	0x6819    LDR	R1, [R3, #0]
0x04FA	0xF3625114  BFI	R1, R2, #20, #1
0x04FE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 102 :: 		
0x0500	0xF200032C  ADDW	R3, R0, #44
0x0504	0x2200    MOVS	R2, #0
0x0506	0x6819    LDR	R1, [R3, #0]
0x0508	0xF3625155  BFI	R1, R2, #21, #1
0x050C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 103 :: 		
0x050E	0xF200032C  ADDW	R3, R0, #44
0x0512	0x2200    MOVS	R2, #0
0x0514	0x6819    LDR	R1, [R3, #0]
0x0516	0xF3625196  BFI	R1, R2, #22, #1
0x051A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 104 :: 		
0x051C	0xF200032C  ADDW	R3, R0, #44
0x0520	0x2200    MOVS	R2, #0
0x0522	0x6819    LDR	R1, [R3, #0]
0x0524	0xF36251D7  BFI	R1, R2, #23, #1
0x0528	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 110 :: 		
0x052A	0xF2000308  ADDW	R3, R0, #8
0x052E	0x2201    MOVS	R2, #1
0x0530	0x6819    LDR	R1, [R3, #0]
0x0532	0xF3620100  BFI	R1, R2, #0, #1
0x0536	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 113 :: 		
0x0538	0xF2000308  ADDW	R3, R0, #8
0x053C	0x2201    MOVS	R2, #1
0x053E	0x6819    LDR	R1, [R3, #0]
0x0540	0xF36201C3  BFI	R1, R2, #3, #1
0x0544	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_32F10x_16ch_ADCx_Init16:
0x0546	0xF2000108  ADDW	R1, R0, #8
0x054A	0x680A    LDR	R2, [R1, #0]
0x054C	0xF3C201C0  UBFX	R1, R2, #3, #1
0x0550	0xB101    CBZ	R1, L___Lib_ADC_32F10x_16ch_ADCx_Init17
0x0552	0xE7F8    B	L___Lib_ADC_32F10x_16ch_ADCx_Init16
L___Lib_ADC_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_32F10x_16ch.c, 117 :: 		
0x0554	0xF2000308  ADDW	R3, R0, #8
0x0558	0x2201    MOVS	R2, #1
0x055A	0x6819    LDR	R1, [R3, #0]
0x055C	0xF3620182  BFI	R1, R2, #2, #1
0x0560	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_32F10x_16ch_ADCx_Init18:
0x0562	0xF2000108  ADDW	R1, R0, #8
0x0566	0x680A    LDR	R2, [R1, #0]
0x0568	0xF3C20180  UBFX	R1, R2, #2, #1
0x056C	0xB101    CBZ	R1, L___Lib_ADC_32F10x_16ch_ADCx_Init19
0x056E	0xE7F8    B	L___Lib_ADC_32F10x_16ch_ADCx_Init18
L___Lib_ADC_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x0570	0xB001    ADD	SP, SP, #4
0x0572	0x4770    BX	LR
0x0574	0xFEFFFFF0  	#-983297
0x0578	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_32F10x_16ch_ADCx_Init
_UART_Inti:
;comunicacion.h, 1 :: 		void UART_Inti(void){
0x130C	0xB081    SUB	SP, SP, #4
0x130E	0xF8CDE000  STR	LR, [SP, #0]
;comunicacion.h, 2 :: 		UART1_Init(9600);
0x1312	0xF2425080  MOVW	R0, #9600
0x1316	0xF7FFFDA3  BL	_UART1_Init+0
;comunicacion.h, 3 :: 		}
L_end_UART_Inti:
0x131A	0xF8DDE000  LDR	LR, [SP, #0]
0x131E	0xB001    ADD	SP, SP, #4
0x1320	0x4770    BX	LR
; end of _UART_Inti
_UART1_Init:
;__Lib_UART_123.c, 304 :: 		
0x0E60	0xB081    SUB	SP, SP, #4
0x0E62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 305 :: 		
0x0E66	0x4A09    LDR	R2, [PC, #36]
0x0E68	0xF2400100  MOVW	R1, #0
0x0E6C	0xB404    PUSH	(R2)
0x0E6E	0xB402    PUSH	(R1)
0x0E70	0xF2400300  MOVW	R3, #0
0x0E74	0xF2400200  MOVW	R2, #0
0x0E78	0x4601    MOV	R1, R0
0x0E7A	0x4805    LDR	R0, [PC, #20]
0x0E7C	0xF7FFFB7E  BL	__Lib_UART_123_UARTx_Init_Advanced+0
0x0E80	0xB002    ADD	SP, SP, #8
;__Lib_UART_123.c, 306 :: 		
L_end_UART1_Init:
0x0E82	0xF8DDE000  LDR	LR, [SP, #0]
0x0E86	0xB001    ADD	SP, SP, #4
0x0E88	0x4770    BX	LR
0x0E8A	0xBF00    NOP
0x0E8C	0x16400000  	__GPIO_MODULE_USART1_PA9_10+0
0x0E90	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_UARTx_Init_Advanced:
;__Lib_UART_123.c, 226 :: 		
0x057C	0xB08B    SUB	SP, SP, #44
0x057E	0xF8CDE000  STR	LR, [SP, #0]
0x0582	0x9108    STR	R1, [SP, #32]
0x0584	0xF8AD3028  STRH	R3, [SP, #40]
0x0588	0xF8BD402C  LDRH	R4, [SP, #44]
0x058C	0xF8AD402C  STRH	R4, [SP, #44]
; module start address is: 24 (R6)
0x0590	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123.c, 230 :: 		
0x0592	0xAC03    ADD	R4, SP, #12
0x0594	0x9001    STR	R0, [SP, #4]
0x0596	0x4620    MOV	R0, R4
0x0598	0xF7FFFF08  BL	_RCC_GetClocksFrequency+0
0x059C	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 232 :: 		
0x059E	0x4C51    LDR	R4, [PC, #324]
0x05A0	0x42A0    CMP	R0, R4
0x05A2	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced15
;__Lib_UART_123.c, 233 :: 		
0x05A4	0x2501    MOVS	R5, #1
0x05A6	0xB26D    SXTB	R5, R5
0x05A8	0x4C4F    LDR	R4, [PC, #316]
0x05AA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 234 :: 		
0x05AC	0x4D4F    LDR	R5, [PC, #316]
0x05AE	0x4C50    LDR	R4, [PC, #320]
0x05B0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 235 :: 		
0x05B2	0x4D50    LDR	R5, [PC, #320]
0x05B4	0x4C50    LDR	R4, [PC, #320]
0x05B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 236 :: 		
0x05B8	0x4D50    LDR	R5, [PC, #320]
0x05BA	0x4C51    LDR	R4, [PC, #324]
0x05BC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 237 :: 		
0x05BE	0x4D51    LDR	R5, [PC, #324]
0x05C0	0x4C51    LDR	R4, [PC, #324]
0x05C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 238 :: 		
0x05C4	0x9C06    LDR	R4, [SP, #24]
0x05C6	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 239 :: 		
0x05C8	0xE02A    B	L___Lib_UART_123_UARTx_Init_Advanced16
L___Lib_UART_123_UARTx_Init_Advanced15:
;__Lib_UART_123.c, 240 :: 		
0x05CA	0x4C50    LDR	R4, [PC, #320]
0x05CC	0x42A0    CMP	R0, R4
0x05CE	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced17
;__Lib_UART_123.c, 241 :: 		
0x05D0	0x2501    MOVS	R5, #1
0x05D2	0xB26D    SXTB	R5, R5
0x05D4	0x4C4E    LDR	R4, [PC, #312]
0x05D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 242 :: 		
0x05D8	0x4D4E    LDR	R5, [PC, #312]
0x05DA	0x4C45    LDR	R4, [PC, #276]
0x05DC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 243 :: 		
0x05DE	0x4D4E    LDR	R5, [PC, #312]
0x05E0	0x4C45    LDR	R4, [PC, #276]
0x05E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 244 :: 		
0x05E4	0x4D4D    LDR	R5, [PC, #308]
0x05E6	0x4C46    LDR	R4, [PC, #280]
0x05E8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 245 :: 		
0x05EA	0x4D4D    LDR	R5, [PC, #308]
0x05EC	0x4C46    LDR	R4, [PC, #280]
0x05EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 246 :: 		
0x05F0	0x9C05    LDR	R4, [SP, #20]
0x05F2	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 247 :: 		
0x05F4	0xE014    B	L___Lib_UART_123_UARTx_Init_Advanced18
L___Lib_UART_123_UARTx_Init_Advanced17:
;__Lib_UART_123.c, 248 :: 		
0x05F6	0x4C4B    LDR	R4, [PC, #300]
0x05F8	0x42A0    CMP	R0, R4
0x05FA	0xD111    BNE	L___Lib_UART_123_UARTx_Init_Advanced19
;__Lib_UART_123.c, 249 :: 		
0x05FC	0x2501    MOVS	R5, #1
0x05FE	0xB26D    SXTB	R5, R5
0x0600	0x4C49    LDR	R4, [PC, #292]
0x0602	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 250 :: 		
0x0604	0x4D49    LDR	R5, [PC, #292]
0x0606	0x4C3A    LDR	R4, [PC, #232]
0x0608	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 251 :: 		
0x060A	0x4D49    LDR	R5, [PC, #292]
0x060C	0x4C3A    LDR	R4, [PC, #232]
0x060E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 252 :: 		
0x0610	0x4D48    LDR	R5, [PC, #288]
0x0612	0x4C3B    LDR	R4, [PC, #236]
0x0614	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 253 :: 		
0x0616	0x4D48    LDR	R5, [PC, #288]
0x0618	0x4C3B    LDR	R4, [PC, #236]
0x061A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 254 :: 		
0x061C	0x9C05    LDR	R4, [SP, #20]
0x061E	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 255 :: 		
L___Lib_UART_123_UARTx_Init_Advanced19:
L___Lib_UART_123_UARTx_Init_Advanced18:
L___Lib_UART_123_UARTx_Init_Advanced16:
;__Lib_UART_123.c, 257 :: 		
0x0620	0x9001    STR	R0, [SP, #4]
; module end address is: 24 (R6)
0x0622	0x4630    MOV	R0, R6
0x0624	0xF7FFFE3A  BL	_GPIO_Alternate_Function_Enable+0
0x0628	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 259 :: 		
0x062A	0xF2000510  ADDW	R5, R0, #16
0x062E	0x2400    MOVS	R4, #0
0x0630	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 260 :: 		
0x0632	0xF2000610  ADDW	R6, R0, #16
0x0636	0x6835    LDR	R5, [R6, #0]
0x0638	0xF8BD402C  LDRH	R4, [SP, #44]
0x063C	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0640	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 261 :: 		
0x0642	0xF200050C  ADDW	R5, R0, #12
0x0646	0x2400    MOVS	R4, #0
0x0648	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 263 :: 		
0x064A	0xF8BD4028  LDRH	R4, [SP, #40]
0x064E	0xB12C    CBZ	R4, L___Lib_UART_123_UARTx_Init_Advanced20
;__Lib_UART_123.c, 264 :: 		
0x0650	0xF8BD4028  LDRH	R4, [SP, #40]
0x0654	0xF4446480  ORR	R4, R4, #1024
0x0658	0xF8AD4028  STRH	R4, [SP, #40]
;__Lib_UART_123.c, 265 :: 		
L___Lib_UART_123_UARTx_Init_Advanced20:
;__Lib_UART_123.c, 267 :: 		
0x065C	0xF200060C  ADDW	R6, R0, #12
0x0660	0x6835    LDR	R5, [R6, #0]
0x0662	0xF8BD4028  LDRH	R4, [SP, #40]
0x0666	0xEA450404  ORR	R4, R5, R4, LSL #0
0x066A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 269 :: 		
0x066C	0xF200060C  ADDW	R6, R0, #12
0x0670	0x2501    MOVS	R5, #1
0x0672	0x6834    LDR	R4, [R6, #0]
0x0674	0xF365344D  BFI	R4, R5, #13, #1
0x0678	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 270 :: 		
0x067A	0xF200060C  ADDW	R6, R0, #12
0x067E	0x2501    MOVS	R5, #1
0x0680	0x6834    LDR	R4, [R6, #0]
0x0682	0xF36504C3  BFI	R4, R5, #3, #1
0x0686	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 271 :: 		
0x0688	0xF200060C  ADDW	R6, R0, #12
0x068C	0x2501    MOVS	R5, #1
0x068E	0x6834    LDR	R4, [R6, #0]
0x0690	0xF3650482  BFI	R4, R5, #2, #1
0x0694	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 272 :: 		
0x0696	0xF2000514  ADDW	R5, R0, #20
0x069A	0x2400    MOVS	R4, #0
0x069C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 277 :: 		
0x069E	0x9D02    LDR	R5, [SP, #8]
0x06A0	0x2419    MOVS	R4, #25
0x06A2	0x4365    MULS	R5, R4, R5
0x06A4	0x9C08    LDR	R4, [SP, #32]
0x06A6	0x00A4    LSLS	R4, R4, #2
0x06A8	0xFBB5F5F4  UDIV	R5, R5, R4
; integerdivider start address is: 4 (R1)
0x06AC	0x4629    MOV	R1, R5
;__Lib_UART_123.c, 278 :: 		
0x06AE	0x2464    MOVS	R4, #100
0x06B0	0xFBB5F4F4  UDIV	R4, R5, R4
0x06B4	0x0124    LSLS	R4, R4, #4
; tmpreg start address is: 8 (R2)
0x06B6	0x4622    MOV	R2, R4
;__Lib_UART_123.c, 280 :: 		
0x06B8	0x0925    LSRS	R5, R4, #4
0x06BA	0x2464    MOVS	R4, #100
0x06BC	0x436C    MULS	R4, R5, R4
0x06BE	0x1B0C    SUB	R4, R1, R4
; integerdivider end address is: 4 (R1)
;__Lib_UART_123.c, 281 :: 		
0x06C0	0x0124    LSLS	R4, R4, #4
0x06C2	0xF2040532  ADDW	R5, R4, #50
0x06C6	0x2464    MOVS	R4, #100
0x06C8	0xFBB5F4F4  UDIV	R4, R5, R4
0x06CC	0xF004040F  AND	R4, R4, #15
0x06D0	0xEA420404  ORR	R4, R2, R4, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_UART_123.c, 283 :: 		
0x06D4	0xF2000508  ADDW	R5, R0, #8
0x06D8	0xB2A4    UXTH	R4, R4
0x06DA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 284 :: 		
L_end_UARTx_Init_Advanced:
0x06DC	0xF8DDE000  LDR	LR, [SP, #0]
0x06E0	0xB00B    ADD	SP, SP, #44
0x06E2	0x4770    BX	LR
0x06E4	0x38004001  	USART1_SR+0
0x06E8	0x03384242  	RCC_APB2ENR+0
0x06EC	0x0B590000  	_UART1_Write+0
0x06F0	0x001C2000  	_UART_Wr_Ptr+0
0x06F4	0xFFFFFFFF  	_UART1_Read+0
0x06F8	0x00202000  	_UART_Rd_Ptr+0
0x06FC	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0700	0x00242000  	_UART_Rdy_Ptr+0
0x0704	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0708	0x00282000  	_UART_Tx_Idle_Ptr+0
0x070C	0x44004000  	USART2_SR+0
0x0710	0x03C44242  	RCC_APB1ENR+0
0x0714	0xFFFFFFFF  	_UART2_Write+0
0x0718	0xFFFFFFFF  	_UART2_Read+0
0x071C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0720	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0724	0x48004000  	USART3_SR+0
0x0728	0x03C84242  	RCC_APB1ENR+0
0x072C	0xFFFFFFFF  	_UART3_Write+0
0x0730	0xFFFFFFFF  	_UART3_Read+0
0x0734	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0738	0xFFFFFFFF  	_UART3_Tx_Idle+0
; end of __Lib_UART_123_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_100.c, 338 :: 		
0x03AC	0xB082    SUB	SP, SP, #8
0x03AE	0xF8CDE000  STR	LR, [SP, #0]
0x03B2	0x4603    MOV	R3, R0
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_100.c, 341 :: 		
0x03B4	0x4619    MOV	R1, R3
0x03B6	0x9101    STR	R1, [SP, #4]
0x03B8	0xF7FFFEBC  BL	_Get_Fosc_kHz+0
0x03BC	0xF24031E8  MOVW	R1, #1000
0x03C0	0xFB00F201  MUL	R2, R0, R1
0x03C4	0x9901    LDR	R1, [SP, #4]
0x03C6	0x600A    STR	R2, [R1, #0]
;__Lib_System_100.c, 344 :: 		
0x03C8	0x491F    LDR	R1, [PC, #124]
0x03CA	0x7809    LDRB	R1, [R1, #0]
0x03CC	0xF3C11103  UBFX	R1, R1, #4, #4
0x03D0	0xB2C8    UXTB	R0, R1
;__Lib_System_100.c, 345 :: 		
0x03D2	0x491E    LDR	R1, [PC, #120]
0x03D4	0x1809    ADDS	R1, R1, R0
0x03D6	0x7808    LDRB	R0, [R1, #0]
0x03D8	0xB2C0    UXTB	R0, R0
;__Lib_System_100.c, 347 :: 		
0x03DA	0x1D1A    ADDS	R2, R3, #4
0x03DC	0x6819    LDR	R1, [R3, #0]
0x03DE	0x40C1    LSRS	R1, R0
0x03E0	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 349 :: 		
0x03E2	0x4919    LDR	R1, [PC, #100]
0x03E4	0x8809    LDRH	R1, [R1, #0]
0x03E6	0xF3C12102  UBFX	R1, R1, #8, #3
0x03EA	0xB288    UXTH	R0, R1
;__Lib_System_100.c, 350 :: 		
0x03EC	0x4917    LDR	R1, [PC, #92]
0x03EE	0x1809    ADDS	R1, R1, R0
0x03F0	0x7808    LDRB	R0, [R1, #0]
0x03F2	0xB2C0    UXTB	R0, R0
;__Lib_System_100.c, 352 :: 		
0x03F4	0xF2030208  ADDW	R2, R3, #8
0x03F8	0x1D19    ADDS	R1, R3, #4
0x03FA	0x6809    LDR	R1, [R1, #0]
0x03FC	0x40C1    LSRS	R1, R0
0x03FE	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 354 :: 		
0x0400	0x4911    LDR	R1, [PC, #68]
0x0402	0x8809    LDRH	R1, [R1, #0]
0x0404	0xF3C121C2  UBFX	R1, R1, #11, #3
0x0408	0xB288    UXTH	R0, R1
;__Lib_System_100.c, 355 :: 		
0x040A	0x4910    LDR	R1, [PC, #64]
0x040C	0x1809    ADDS	R1, R1, R0
0x040E	0x7808    LDRB	R0, [R1, #0]
0x0410	0xB2C0    UXTB	R0, R0
;__Lib_System_100.c, 357 :: 		
0x0412	0xF203020C  ADDW	R2, R3, #12
0x0416	0x1D19    ADDS	R1, R3, #4
0x0418	0x6809    LDR	R1, [R1, #0]
0x041A	0x40C1    LSRS	R1, R0
0x041C	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 359 :: 		
0x041E	0x490A    LDR	R1, [PC, #40]
0x0420	0x8809    LDRH	R1, [R1, #0]
0x0422	0xF3C13181  UBFX	R1, R1, #14, #2
0x0426	0xB288    UXTH	R0, R1
;__Lib_System_100.c, 360 :: 		
0x0428	0x4909    LDR	R1, [PC, #36]
0x042A	0x1809    ADDS	R1, R1, R0
0x042C	0x7809    LDRB	R1, [R1, #0]
0x042E	0xB2C8    UXTB	R0, R1
;__Lib_System_100.c, 362 :: 		
0x0430	0xF2030210  ADDW	R2, R3, #16
0x0434	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0438	0x6809    LDR	R1, [R1, #0]
0x043A	0xFBB1F1F0  UDIV	R1, R1, R0
0x043E	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 363 :: 		
L_end_RCC_GetClocksFrequency:
0x0440	0xF8DDE000  LDR	LR, [SP, #0]
0x0444	0xB002    ADD	SP, SP, #8
0x0446	0x4770    BX	LR
0x0448	0x10044002  	RCC_CFGRbits+0
0x044C	0x17280000  	__Lib_System_100_APBAHBPrescTable+0
0x0450	0x17420000  	__Lib_System_100_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0134	0x4801    LDR	R0, [PC, #4]
0x0136	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0138	0x4770    BX	LR
0x013A	0xBF00    NOP
0x013C	0x00182000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 1070 :: 		
0x029C	0xB081    SUB	SP, SP, #4
0x029E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_GPIO_32F10x.c, 1071 :: 		
;__Lib_GPIO_32F10x.c, 1072 :: 		
;__Lib_GPIO_32F10x.c, 1074 :: 		
0x02A2	0x2201    MOVS	R2, #1
0x02A4	0xB252    SXTB	R2, R2
0x02A6	0x493E    LDR	R1, [PC, #248]
0x02A8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 1076 :: 		
0x02AA	0xF2000168  ADDW	R1, R0, #104
0x02AE	0x680B    LDR	R3, [R1, #0]
0x02B0	0xF06F6100  MVN	R1, #134217728
0x02B4	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x02B8	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 1077 :: 		
0x02BA	0xF0036100  AND	R1, R3, #134217728
0x02BE	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x02C0	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 1079 :: 		
0x02C2	0xF0024100  AND	R1, R2, #-2147483648
0x02C6	0xF1B14F00  CMP	R1, #-2147483648
0x02CA	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 1081 :: 		
0x02CC	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x02CE	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 1082 :: 		
; tmpreg end address is: 8 (R2)
0x02D0	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 1085 :: 		
0x02D2	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x02D4	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1086 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 1088 :: 		
; tmpreg start address is: 8 (R2)
0x02D6	0xF4042170  AND	R1, R4, #983040
0x02DA	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x02DC	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 1089 :: 		
0x02DE	0xF64F71FF  MOVW	R1, #65535
0x02E2	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x02E6	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 1091 :: 		
0x02E8	0xF4041140  AND	R1, R4, #3145728
0x02EC	0xF5B11F40  CMP	R1, #3145728
0x02F0	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 1093 :: 		
0x02F2	0xF06F6170  MVN	R1, #251658240
0x02F6	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x02FA	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 1094 :: 		
0x02FC	0x492A    LDR	R1, [PC, #168]
0x02FE	0x680A    LDR	R2, [R1, #0]
0x0300	0xF06F6170  MVN	R1, #251658240
0x0304	0x400A    ANDS	R2, R1
0x0306	0x4928    LDR	R1, [PC, #160]
0x0308	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 1095 :: 		
0x030A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x030C	0xE017    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 1096 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x030E	0xF4041180  AND	R1, R4, #1048576
0x0312	0xF5B11F80  CMP	R1, #1048576
0x0316	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 1098 :: 		
0x0318	0xF04F0103  MOV	R1, #3
0x031C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 1099 :: 		
0x031E	0x43C9    MVN	R1, R1
0x0320	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1100 :: 		
0x0324	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1101 :: 		
0x0328	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x032A	0xE008    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 1104 :: 		
; tmpreg start address is: 8 (R2)
0x032C	0x0D61    LSRS	R1, R4, #21
0x032E	0x0109    LSLS	R1, R1, #4
0x0330	0xFA05F101  LSL	R1, R5, R1
0x0334	0x43C9    MVN	R1, R1
0x0336	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1105 :: 		
0x033A	0xF0416270  ORR	R2, R1, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1106 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 1108 :: 		
; tmpreg start address is: 8 (R2)
0x033E	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 1110 :: 		
0x0340	0x0D61    LSRS	R1, R4, #21
0x0342	0x0109    LSLS	R1, R1, #4
0x0344	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0348	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1111 :: 		
0x034A	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 1108 :: 		
;__Lib_GPIO_32F10x.c, 1111 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 1113 :: 		
; tmpreg start address is: 8 (R2)
0x034C	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0350	0xF1B14F00  CMP	R1, #-2147483648
0x0354	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 1115 :: 		
0x0356	0x4913    LDR	R1, [PC, #76]
0x0358	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1116 :: 		
0x035A	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 1119 :: 		
; tmpreg start address is: 8 (R2)
0x035C	0x4912    LDR	R1, [PC, #72]
0x035E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1120 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 1123 :: 		
; i start address is: 40 (R10)
0x0360	0xF2400A00  MOVW	R10, #0
; i end address is: 40 (R10)
0x0364	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 1124 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0366	0xEA4F018A  LSL	R1, R10, #2
0x036A	0xEB090101  ADD	R1, R9, R1, LSL #0
0x036E	0x6809    LDR	R1, [R1, #0]
0x0370	0xF1B13FFF  CMP	R1, #-1
0x0374	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 1125 :: 		
0x0376	0xF1090134  ADD	R1, R9, #52
0x037A	0xEA4F038A  LSL	R3, R10, #2
0x037E	0x18C9    ADDS	R1, R1, R3
0x0380	0x6809    LDR	R1, [R1, #0]
0x0382	0x460A    MOV	R2, R1
0x0384	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0388	0x6809    LDR	R1, [R1, #0]
0x038A	0x4608    MOV	R0, R1
0x038C	0x4611    MOV	R1, R2
0x038E	0xF7FFFED7  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 1126 :: 		
0x0392	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 1127 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0396	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 1130 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0398	0xF8DDE000  LDR	LR, [SP, #0]
0x039C	0xB001    ADD	SP, SP, #4
0x039E	0x4770    BX	LR
0x03A0	0x03004242  	RCC_APB2ENRbits+0
0x03A4	0x001C4001  	AFIO_MAPR2+0
0x03A8	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 1049 :: 		
; config start address is: 4 (R1)
0x0140	0xB083    SUB	SP, SP, #12
0x0142	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1053 :: 		
0x0146	0xF00003FF  AND	R3, R0, #255
0x014A	0x091A    LSRS	R2, R3, #4
0x014C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 1054 :: 		
0x014E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0152	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 1057 :: 		
0x0154	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
;__Lib_GPIO_32F10x.c, 1058 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0156	0x4A19    LDR	R2, [PC, #100]
0x0158	0x9202    STR	R2, [SP, #8]
0x015A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1059 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x015C	0x4A18    LDR	R2, [PC, #96]
0x015E	0x9202    STR	R2, [SP, #8]
0x0160	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1060 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0162	0x4A18    LDR	R2, [PC, #96]
0x0164	0x9202    STR	R2, [SP, #8]
0x0166	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1061 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0168	0x4A17    LDR	R2, [PC, #92]
0x016A	0x9202    STR	R2, [SP, #8]
0x016C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1062 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x016E	0x4A17    LDR	R2, [PC, #92]
0x0170	0x9202    STR	R2, [SP, #8]
0x0172	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1063 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0174	0x4A16    LDR	R2, [PC, #88]
0x0176	0x9202    STR	R2, [SP, #8]
0x0178	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1064 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x017A	0x4A16    LDR	R2, [PC, #88]
0x017C	0x9202    STR	R2, [SP, #8]
0x017E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1065 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
0x0180	0x2800    CMP	R0, #0
0x0182	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0184	0x2801    CMP	R0, #1
0x0186	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0188	0x2802    CMP	R0, #2
0x018A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x018C	0x2803    CMP	R0, #3
0x018E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0190	0x2804    CMP	R0, #4
0x0192	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0194	0x2805    CMP	R0, #5
0x0196	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0198	0x2806    CMP	R0, #6
0x019A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 1067 :: 		
0x019C	0x2201    MOVS	R2, #1
0x019E	0xB212    SXTH	R2, R2
0x01A0	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01A2	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01A6	0x9802    LDR	R0, [SP, #8]
0x01A8	0x460A    MOV	R2, R1
0x01AA	0xF8BD1004  LDRH	R1, [SP, #4]
0x01AE	0xF000FAC5  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1068 :: 		
L_end_GPIO_Configure_Pin:
0x01B2	0xF8DDE000  LDR	LR, [SP, #0]
0x01B6	0xB003    ADD	SP, SP, #12
0x01B8	0x4770    BX	LR
0x01BA	0xBF00    NOP
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_PWM_TIM2_Init:
;__Lib_PWM_1234_15_16_17.c, 189 :: 		
0x1324	0xB081    SUB	SP, SP, #4
0x1326	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_PWM_1234_15_16_17.c, 190 :: 		
0x132A	0x4601    MOV	R1, R0
0x132C	0x4803    LDR	R0, [PC, #12]
0x132E	0xF7FFFE59  BL	__Lib_PWM_1234_15_16_17_PWM_TIMx_Init+0
;__Lib_PWM_1234_15_16_17.c, 191 :: 		
L_end_PWM_TIM2_Init:
0x1332	0xF8DDE000  LDR	LR, [SP, #0]
0x1336	0xB001    ADD	SP, SP, #4
0x1338	0x4770    BX	LR
0x133A	0xBF00    NOP
0x133C	0x00004000  	TIM2_CR1+0
; end of _PWM_TIM2_Init
__Lib_PWM_1234_15_16_17_PWM_TIMx_Init:
;__Lib_PWM_1234_15_16_17.c, 35 :: 		
; freq_hz start address is: 4 (R1)
0x0FE4	0xB081    SUB	SP, SP, #4
0x0FE6	0xF8CDE000  STR	LR, [SP, #0]
0x0FEA	0x460C    MOV	R4, R1
0x0FEC	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234_15_16_17.c, 39 :: 		
0x0FEE	0xF06F02FF  MVN	R2, #255
0x0FF2	0xEA010202  AND	R2, R1, R2, LSL #0
0x0FF6	0x4610    MOV	R0, R2
;__Lib_PWM_1234_15_16_17.c, 41 :: 		
0x0FF8	0xE022    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init0
;__Lib_PWM_1234_15_16_17.c, 43 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init2:
;__Lib_PWM_1234_15_16_17.c, 44 :: 		
0x0FFA	0x2301    MOVS	R3, #1
0x0FFC	0xB25B    SXTB	R3, R3
0x0FFE	0x4A2D    LDR	R2, [PC, #180]
0x1000	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 45 :: 		
0x1002	0xE032    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 48 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init3:
;__Lib_PWM_1234_15_16_17.c, 49 :: 		
0x1004	0x2301    MOVS	R3, #1
0x1006	0xB25B    SXTB	R3, R3
0x1008	0x4A2B    LDR	R2, [PC, #172]
0x100A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 50 :: 		
0x100C	0xE02D    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 53 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init4:
;__Lib_PWM_1234_15_16_17.c, 54 :: 		
0x100E	0x2301    MOVS	R3, #1
0x1010	0xB25B    SXTB	R3, R3
0x1012	0x4A2A    LDR	R2, [PC, #168]
0x1014	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 55 :: 		
0x1016	0xE028    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 58 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init5:
;__Lib_PWM_1234_15_16_17.c, 59 :: 		
0x1018	0x2301    MOVS	R3, #1
0x101A	0xB25B    SXTB	R3, R3
0x101C	0x4A28    LDR	R2, [PC, #160]
0x101E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 60 :: 		
0x1020	0xE023    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 63 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init6:
;__Lib_PWM_1234_15_16_17.c, 64 :: 		
0x1022	0x2301    MOVS	R3, #1
0x1024	0xB25B    SXTB	R3, R3
0x1026	0x4A27    LDR	R2, [PC, #156]
0x1028	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 65 :: 		
0x102A	0xE01E    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 68 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init7:
;__Lib_PWM_1234_15_16_17.c, 69 :: 		
0x102C	0x2301    MOVS	R3, #1
0x102E	0xB25B    SXTB	R3, R3
0x1030	0x4A24    LDR	R2, [PC, #144]
0x1032	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 70 :: 		
0x1034	0xE019    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 73 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init8:
;__Lib_PWM_1234_15_16_17.c, 74 :: 		
0x1036	0x2301    MOVS	R3, #1
0x1038	0xB25B    SXTB	R3, R3
0x103A	0x4A22    LDR	R2, [PC, #136]
0x103C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234_15_16_17.c, 75 :: 		
0x103E	0xE014    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1
;__Lib_PWM_1234_15_16_17.c, 77 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init0:
0x1040	0x4A21    LDR	R2, [PC, #132]
0x1042	0x4290    CMP	R0, R2
0x1044	0xD0D9    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init2
0x1046	0xF1B04F80  CMP	R0, #1073741824
0x104A	0xD0DB    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init3
0x104C	0x4A1F    LDR	R2, [PC, #124]
0x104E	0x4290    CMP	R0, R2
0x1050	0xD0DD    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init4
0x1052	0x4A1F    LDR	R2, [PC, #124]
0x1054	0x4290    CMP	R0, R2
0x1056	0xD0DF    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init5
0x1058	0x4A1E    LDR	R2, [PC, #120]
0x105A	0x4290    CMP	R0, R2
0x105C	0xD0E1    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init6
0x105E	0x4A1E    LDR	R2, [PC, #120]
0x1060	0x4290    CMP	R0, R2
0x1062	0xD0E3    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init7
0x1064	0x4A1D    LDR	R2, [PC, #116]
0x1066	0x4290    CMP	R0, R2
0x1068	0xD0E5    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init8
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Init1:
;__Lib_PWM_1234_15_16_17.c, 79 :: 		
0x106A	0xF7FFF863  BL	_Get_Fosc_kHz+0
;__Lib_PWM_1234_15_16_17.c, 81 :: 		
0x106E	0x680B    LDR	R3, [R1, #0]
0x1070	0xF06F0210  MVN	R2, #16
0x1074	0xEA030202  AND	R2, R3, R2, LSL #0
0x1078	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234_15_16_17.c, 83 :: 		
0x107A	0xF24032E8  MOVW	R2, #1000
0x107E	0x4342    MULS	R2, R0, R2
0x1080	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
0x1084	0x4618    MOV	R0, R3
;__Lib_PWM_1234_15_16_17.c, 84 :: 		
0x1086	0xF64F72FF  MOVW	R2, #65535
0x108A	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x108E	0x4614    MOV	R4, R2
;__Lib_PWM_1234_15_16_17.c, 85 :: 		
0x1090	0xF2010328  ADDW	R3, R1, #40
0x1094	0xB292    UXTH	R2, R2
0x1096	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234_15_16_17.c, 87 :: 		
0x1098	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x109A	0xFBB0F2F2  UDIV	R2, R0, R2
0x109E	0x4610    MOV	R0, R2
;__Lib_PWM_1234_15_16_17.c, 89 :: 		
0x10A0	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x10A4	0xB292    UXTH	R2, R2
0x10A6	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234_15_16_17.c, 91 :: 		
0x10A8	0xB280    UXTH	R0, R0
;__Lib_PWM_1234_15_16_17.c, 92 :: 		
L_end_PWM_TIMx_Init:
0x10AA	0xF8DDE000  LDR	LR, [SP, #0]
0x10AE	0xB001    ADD	SP, SP, #4
0x10B0	0x4770    BX	LR
0x10B2	0xBF00    NOP
0x10B4	0x03004242  	RCC_APB2ENR+0
0x10B8	0x03804242  	RCC_APB1ENR+0
0x10BC	0x03844242  	RCC_APB1ENR+0
0x10C0	0x03884242  	RCC_APB1ENR+0
0x10C4	0x03A04242  	RCC_APB1ENR+0
0x10C8	0x00004001  	#1073807360
0x10CC	0x04004000  	#1073742848
0x10D0	0x08004000  	#1073743872
0x10D4	0x40004001  	#1073823744
0x10D8	0x44004001  	#1073824768
0x10DC	0x48004001  	#1073825792
; end of __Lib_PWM_1234_15_16_17_PWM_TIMx_Init
_PWM_TIM2_Set_Duty:
;__Lib_PWM_1234_15_16_17.c, 193 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
0x1374	0xB081    SUB	SP, SP, #4
0x1376	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234_15_16_17.c, 194 :: 		
0x137A	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x137C	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x137E	0xB281    UXTH	R1, R0
0x1380	0x4803    LDR	R0, [PC, #12]
0x1382	0xF7FFFEAD  BL	__Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234_15_16_17.c, 195 :: 		
L_end_PWM_TIM2_Set_Duty:
0x1386	0xF8DDE000  LDR	LR, [SP, #0]
0x138A	0xB001    ADD	SP, SP, #4
0x138C	0x4770    BX	LR
0x138E	0xBF00    NOP
0x1390	0x00004000  	TIM2_CR1+0
; end of _PWM_TIM2_Set_Duty
__Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234_15_16_17.c, 96 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
0x10E0	0xB081    SUB	SP, SP, #4
0x10E2	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234_15_16_17.c, 101 :: 		
0x10E4	0xF2000420  ADDW	R4, R0, #32
0x10E8	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234_15_16_17.c, 102 :: 		
0x10EA	0x2D01    CMP	R5, #1
0x10EC	0xD108    BNE	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty9
; inverted end address is: 20 (R5)
;__Lib_PWM_1234_15_16_17.c, 103 :: 		
0x10EE	0x009C    LSLS	R4, R3, #2
0x10F0	0xB224    SXTH	R4, R4
0x10F2	0x1C65    ADDS	R5, R4, #1
0x10F4	0xB22D    SXTH	R5, R5
0x10F6	0xF04F0401  MOV	R4, #1
0x10FA	0x40AC    LSLS	R4, R5
0x10FC	0x4322    ORRS	R2, R4
0x10FE	0xE008    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty10
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty9:
;__Lib_PWM_1234_15_16_17.c, 105 :: 		
0x1100	0x009C    LSLS	R4, R3, #2
0x1102	0xB224    SXTH	R4, R4
0x1104	0x1C65    ADDS	R5, R4, #1
0x1106	0xB22D    SXTH	R5, R5
0x1108	0xF04F0401  MOV	R4, #1
0x110C	0x40AC    LSLS	R4, R5
0x110E	0x43E4    MVN	R4, R4
0x1110	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty10:
;__Lib_PWM_1234_15_16_17.c, 106 :: 		
; tmpLong start address is: 8 (R2)
0x1112	0xF2000420  ADDW	R4, R0, #32
0x1116	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234_15_16_17.c, 109 :: 		
0x1118	0xF2000534  ADDW	R5, R0, #52
0x111C	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x111E	0x192C    ADDS	R4, R5, R4
0x1120	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234_15_16_17.c, 110 :: 		
L_end_PWM_TIMx_Set_Duty:
0x1122	0xB001    ADD	SP, SP, #4
0x1124	0x4770    BX	LR
; end of __Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty
_PWM_TIM2_Start:
;__Lib_PWM_1234_15_16_17.c, 197 :: 		
; module start address is: 4 (R1)
0x1128	0xB081    SUB	SP, SP, #4
0x112A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; module start address is: 4 (R1)
;__Lib_PWM_1234_15_16_17.c, 198 :: 		
0x112E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1130	0xB2C1    UXTB	R1, R0
0x1132	0x4803    LDR	R0, [PC, #12]
0x1134	0xF7FFFCAA  BL	__Lib_PWM_1234_15_16_17_PWM_TIMx_Start+0
;__Lib_PWM_1234_15_16_17.c, 199 :: 		
L_end_PWM_TIM2_Start:
0x1138	0xF8DDE000  LDR	LR, [SP, #0]
0x113C	0xB001    ADD	SP, SP, #4
0x113E	0x4770    BX	LR
0x1140	0x00004000  	TIM2_CR1+0
; end of _PWM_TIM2_Start
__Lib_PWM_1234_15_16_17_PWM_TIMx_Start:
;__Lib_PWM_1234_15_16_17.c, 114 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
0x0A8C	0xB081    SUB	SP, SP, #4
0x0A8E	0xF8CDE000  STR	LR, [SP, #0]
0x0A92	0x4683    MOV	R11, R0
0x0A94	0xFA5FFC81  UXTB	R12, R1
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base start address is: 44 (R11)
; channel start address is: 48 (R12)
; module start address is: 8 (R2)
;__Lib_PWM_1234_15_16_17.c, 117 :: 		
0x0A98	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0A9A	0xF7FFFBFF  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_PWM_1234_15_16_17.c, 120 :: 		
0x0A9E	0xF10B0320  ADD	R3, R11, #32
0x0AA2	0x6818    LDR	R0, [R3, #0]
;__Lib_PWM_1234_15_16_17.c, 121 :: 		
0x0AA4	0xEA4F048C  LSL	R4, R12, #2
0x0AA8	0xB224    SXTH	R4, R4
0x0AAA	0xF04F0301  MOV	R3, #1
0x0AAE	0x40A3    LSLS	R3, R4
0x0AB0	0x4318    ORRS	R0, R3
;__Lib_PWM_1234_15_16_17.c, 122 :: 		
0x0AB2	0xF10B0320  ADD	R3, R11, #32
0x0AB6	0x6018    STR	R0, [R3, #0]
;__Lib_PWM_1234_15_16_17.c, 125 :: 		
0x0AB8	0xF10B0444  ADD	R4, R11, #68
0x0ABC	0x6823    LDR	R3, [R4, #0]
0x0ABE	0xF4434300  ORR	R3, R3, #32768
0x0AC2	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234_15_16_17.c, 127 :: 		
0x0AC4	0xF10B0018  ADD	R0, R11, #24
;__Lib_PWM_1234_15_16_17.c, 129 :: 		
0x0AC8	0xF1BC0F01  CMP	R12, #1
0x0ACC	0xD901    BLS	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start14
;__Lib_PWM_1234_15_16_17.c, 130 :: 		
0x0ACE	0x1D00    ADDS	R0, R0, #4
0x0AD0	0xE7FF    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start11
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start14:
;__Lib_PWM_1234_15_16_17.c, 129 :: 		
;__Lib_PWM_1234_15_16_17.c, 130 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start11:
;__Lib_PWM_1234_15_16_17.c, 132 :: 		
0x0AD2	0xEA4F035C  LSR	R3, R12, #1
0x0AD6	0xB2DB    UXTB	R3, R3
0x0AD8	0x005B    LSLS	R3, R3, #1
0x0ADA	0xB21B    SXTH	R3, R3
0x0ADC	0x4563    CMP	R3, R12
0x0ADE	0xD00A    BEQ	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start12
; channel end address is: 48 (R12)
;__Lib_PWM_1234_15_16_17.c, 134 :: 		
0x0AE0	0x6804    LDR	R4, [R0, #0]
0x0AE2	0xF46F53D8  MVN	R3, #6912
0x0AE6	0xEA040303  AND	R3, R4, R3, LSL #0
0x0AEA	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234_15_16_17.c, 136 :: 		
0x0AEC	0x6803    LDR	R3, [R0, #0]
0x0AEE	0xF44343C0  ORR	R3, R3, #24576
0x0AF2	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234_15_16_17.c, 137 :: 		
0x0AF4	0xE009    B	L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start13
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start12:
;__Lib_PWM_1234_15_16_17.c, 140 :: 		
0x0AF6	0x6804    LDR	R4, [R0, #0]
0x0AF8	0xF06F031B  MVN	R3, #27
0x0AFC	0xEA040303  AND	R3, R4, R3, LSL #0
0x0B00	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234_15_16_17.c, 142 :: 		
0x0B02	0x6803    LDR	R3, [R0, #0]
0x0B04	0xF0430360  ORR	R3, R3, #96
0x0B08	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234_15_16_17.c, 143 :: 		
L___Lib_PWM_1234_15_16_17_PWM_TIMx_Start13:
;__Lib_PWM_1234_15_16_17.c, 146 :: 		
0x0B0A	0xF8DB3000  LDR	R3, [R11, #0]
0x0B0E	0xF0430301  ORR	R3, R3, #1
0x0B12	0xF8CB3000  STR	R3, [R11, #0]
; PWM_Base end address is: 44 (R11)
;__Lib_PWM_1234_15_16_17.c, 147 :: 		
L_end_PWM_TIMx_Start:
0x0B16	0xF8DDE000  LDR	LR, [SP, #0]
0x0B1A	0xB001    ADD	SP, SP, #4
0x0B1C	0x4770    BX	LR
; end of __Lib_PWM_1234_15_16_17_PWM_TIMx_Start
_FotoA:
;sensores.h, 16 :: 		float FotoA(void){
0x1394	0xB081    SUB	SP, SP, #4
0x1396	0xF8CDE000  STR	LR, [SP, #0]
;sensores.h, 19 :: 		adc1_valueFR = ADC1_Get_Sample(10);
0x139A	0x200A    MOVS	R0, #10
0x139C	0xF7FFFBC0  BL	_ADC1_Get_Sample+0
0x13A0	0x4905    LDR	R1, [PC, #20]
0x13A2	0x8008    STRH	R0, [R1, #0]
;sensores.h, 20 :: 		voltsFR1 = R*adc1_valueFR;
0x13A4	0xF7FFFCE2  BL	__UnsignedIntegralToFloat+0
0x13A8	0x4A04    LDR	R2, [PC, #16]
0x13AA	0xF7FFFCF7  BL	__Mul_FP+0
;sensores.h, 21 :: 		return voltsFR1;
;sensores.h, 22 :: 		}
L_end_FotoA:
0x13AE	0xF8DDE000  LDR	LR, [SP, #0]
0x13B2	0xB001    ADD	SP, SP, #4
0x13B4	0x4770    BX	LR
0x13B6	0xBF00    NOP
0x13B8	0x00122000  	_adc1_valueFR+0
0x13BC	0x7C7C3A3D  	#977108092
; end of _FotoA
_ADC1_Get_Sample:
;__Lib_ADC_32F10x_16ch.c, 136 :: 		
0x0B20	0xB081    SUB	SP, SP, #4
0x0B22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_32F10x_16ch.c, 137 :: 		
0x0B26	0xB281    UXTH	R1, R0
0x0B28	0x4803    LDR	R0, [PC, #12]
0x0B2A	0xF7FFFF4F  BL	__Lib_ADC_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_32F10x_16ch.c, 144 :: 		
L_end_ADC1_Get_Sample:
0x0B2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B32	0xB001    ADD	SP, SP, #4
0x0B34	0x4770    BX	LR
0x0B36	0xBF00    NOP
0x0B38	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_32F10x_16ch_ADCx_Get_Sample:
;__Lib_ADC_32F10x_16ch.c, 122 :: 		
; channel start address is: 4 (R1)
0x09CC	0xB081    SUB	SP, SP, #4
0x09CE	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; channel start address is: 4 (R1)
;__Lib_ADC_32F10x_16ch.c, 123 :: 		
0x09D2	0xF2000434  ADDW	R4, R0, #52
0x09D6	0x090A    LSRS	R2, R1, #4
0x09D8	0xB292    UXTH	R2, R2
0x09DA	0xB293    UXTH	R3, R2
0x09DC	0x6822    LDR	R2, [R4, #0]
0x09DE	0xF3631204  BFI	R2, R3, #4, #1
0x09E2	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 124 :: 		
0x09E4	0xF2000434  ADDW	R4, R0, #52
0x09E8	0x08CA    LSRS	R2, R1, #3
0x09EA	0xB292    UXTH	R2, R2
0x09EC	0xB293    UXTH	R3, R2
0x09EE	0x6822    LDR	R2, [R4, #0]
0x09F0	0xF36302C3  BFI	R2, R3, #3, #1
0x09F4	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 125 :: 		
0x09F6	0xF2000434  ADDW	R4, R0, #52
0x09FA	0x088A    LSRS	R2, R1, #2
0x09FC	0xB292    UXTH	R2, R2
0x09FE	0xB293    UXTH	R3, R2
0x0A00	0x6822    LDR	R2, [R4, #0]
0x0A02	0xF3630282  BFI	R2, R3, #2, #1
0x0A06	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 126 :: 		
0x0A08	0xF2000434  ADDW	R4, R0, #52
0x0A0C	0x084A    LSRS	R2, R1, #1
0x0A0E	0xB292    UXTH	R2, R2
0x0A10	0xB293    UXTH	R3, R2
0x0A12	0x6822    LDR	R2, [R4, #0]
0x0A14	0xF3630241  BFI	R2, R3, #1, #1
0x0A18	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 127 :: 		
0x0A1A	0xF2000434  ADDW	R4, R0, #52
0x0A1E	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0A20	0x6822    LDR	R2, [R4, #0]
0x0A22	0xF3630200  BFI	R2, R3, #0, #1
0x0A26	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 128 :: 		
0x0A28	0xF2000408  ADDW	R4, R0, #8
0x0A2C	0x2301    MOVS	R3, #1
0x0A2E	0x6822    LDR	R2, [R4, #0]
0x0A30	0xF3630200  BFI	R2, R3, #0, #1
0x0A34	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 129 :: 		
0x0A36	0xF2000408  ADDW	R4, R0, #8
0x0A3A	0x2301    MOVS	R3, #1
0x0A3C	0x6822    LDR	R2, [R4, #0]
0x0A3E	0xF3635296  BFI	R2, R3, #22, #1
0x0A42	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 130 :: 		
0x0A44	0xF7FFFC0E  BL	_Delay_1us+0
;__Lib_ADC_32F10x_16ch.c, 131 :: 		
L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample20:
0x0A48	0x6803    LDR	R3, [R0, #0]
0x0A4A	0xF3C30240  UBFX	R2, R3, #1, #1
0x0A4E	0xB902    CBNZ	R2, L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample21
0x0A50	0xE7FA    B	L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample20
L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample21:
;__Lib_ADC_32F10x_16ch.c, 132 :: 		
0x0A52	0xF200024C  ADDW	R2, R0, #76
0x0A56	0x6812    LDR	R2, [R2, #0]
0x0A58	0xB290    UXTH	R0, R2
;__Lib_ADC_32F10x_16ch.c, 133 :: 		
L_end_ADCx_Get_Sample:
0x0A5A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A5E	0xB001    ADD	SP, SP, #4
0x0A60	0x4770    BX	LR
; end of __Lib_ADC_32F10x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0264	0xF2400701  MOVW	R7, #1
0x0268	0xF2C00700  MOVT	R7, #0
0x026C	0xBF00    NOP
0x026E	0xBF00    NOP
L_Delay_1us0:
0x0270	0x1E7F    SUBS	R7, R7, #1
0x0272	0xD1FD    BNE	L_Delay_1us0
0x0274	0xBF00    NOP
0x0276	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0278	0x4770    BX	LR
; end of _Delay_1us
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x0D6C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x0D6E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0D70	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0D72	0xE010    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0D74	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0D76	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x0D7A	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0D7C	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0D7E	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0D80	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x0D82	0xF1100080  ADDS	R0, R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x0D86	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x0D88	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x0D8A	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x0D8C	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0D8E	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x0D92	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x0D96	0xB001    ADD	SP, SP, #4
0x0D98	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Mul_FP:
;__Lib_MathDouble.c, 665 :: 		
0x0D9C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 667 :: 		
0x0D9E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 669 :: 		
0x0DA0	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 670 :: 		
0x0DA4	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 671 :: 		
0x0DA6	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 672 :: 		
0x0DAA	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 674 :: 		
0x0DAE	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 675 :: 		
0x0DB2	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 676 :: 		
0x0DB6	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 677 :: 		
0x0DB8	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 678 :: 		
0x0DBA	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 680 :: 		
0x0DBE	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 682 :: 		
0x0DC2	0xE02F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 684 :: 		
0x0DC4	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 685 :: 		
0x0DC6	0xD029    BEQ	__me_ovfl
;__Lib_MathDouble.c, 687 :: 		
0x0DC8	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 688 :: 		
0x0DCC	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 689 :: 		
0x0DD0	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 690 :: 		
0x0DD2	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 691 :: 		
0x0DD4	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 693 :: 		
0x0DD8	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 695 :: 		
0x0DDC	0xE022    BEQ	__me_lab_end
;__Lib_MathDouble.c, 697 :: 		
0x0DDE	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 698 :: 		
0x0DE0	0xD01C    BEQ	__me_ovfl
;__Lib_MathDouble.c, 700 :: 		
0x0DE2	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 702 :: 		
0x0DE4	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 704 :: 		
0x0DE8	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 705 :: 		
0x0DEA	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 706 :: 		
0x0DEC	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 707 :: 		
0x0DEE	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 709 :: 		
0x0DF0	0xF1140480  ADDS	R4, R4, #128
;__Lib_MathDouble.c, 710 :: 		
0x0DF4	0xBF24    ITT	CS
;__Lib_MathDouble.c, 711 :: 		
0x0DF6	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 712 :: 		
0x0DF8	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 714 :: 		
0x0DFA	0xF1B3037E  SUBS	R3, R3, #126
;__Lib_MathDouble.c, 715 :: 		
0x0DFE	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 716 :: 		
0x0E00	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 718 :: 		
0x0E04	0xE00E    BLE	__me_lab_end
;__Lib_MathDouble.c, 720 :: 		
0x0E06	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 721 :: 		
0x0E08	0xD208    BCS	__me_ovfl
;__Lib_MathDouble.c, 723 :: 		
0x0E0A	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 724 :: 		
0x0E0E	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 725 :: 		
0x0E12	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 726 :: 		
0x0E16	0xEA500006  ORRS	R0, R0, R6, LSL #0
;__Lib_MathDouble.c, 729 :: 		
0x0E1A	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 731 :: 		
__me_ovfl:
0x0E1C	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 732 :: 		
0x0E1E	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 733 :: 		
0x0E20	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 734 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 735 :: 		
0x0E24	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 737 :: 		
L_end__Mul_FP:
0x0E28	0xB001    ADD	SP, SP, #4
0x0E2A	0x4770    BX	LR
; end of __Mul_FP
_FotoB:
;sensores.h, 24 :: 		float FotoB(void){
0x12E0	0xB081    SUB	SP, SP, #4
0x12E2	0xF8CDE000  STR	LR, [SP, #0]
;sensores.h, 27 :: 		adc2_valueFR = ADC1_Get_Sample(11);
0x12E6	0x200B    MOVS	R0, #11
0x12E8	0xF7FFFC1A  BL	_ADC1_Get_Sample+0
0x12EC	0x4905    LDR	R1, [PC, #20]
0x12EE	0x8008    STRH	R0, [R1, #0]
;sensores.h, 28 :: 		voltsFR2 = R*adc2_valueFR;
0x12F0	0xF7FFFD3C  BL	__UnsignedIntegralToFloat+0
0x12F4	0x4A04    LDR	R2, [PC, #16]
0x12F6	0xF7FFFD51  BL	__Mul_FP+0
;sensores.h, 29 :: 		return voltsFR2;
;sensores.h, 30 :: 		}
L_end_FotoB:
0x12FA	0xF8DDE000  LDR	LR, [SP, #0]
0x12FE	0xB001    ADD	SP, SP, #4
0x1300	0x4770    BX	LR
0x1302	0xBF00    NOP
0x1304	0x000A2000  	_adc2_valueFR+0
0x1308	0x7C7C3A3D  	#977108092
; end of _FotoB
_CFBV:
;sensores.h, 32 :: 		float CFBV(void){
0x1340	0xB081    SUB	SP, SP, #4
0x1342	0xF8CDE000  STR	LR, [SP, #0]
;sensores.h, 35 :: 		adc3_valueCFBV = ADC1_Get_Sample(12);
0x1346	0x200C    MOVS	R0, #12
0x1348	0xF7FFFBEA  BL	_ADC1_Get_Sample+0
0x134C	0x4906    LDR	R1, [PC, #24]
0x134E	0x8008    STRH	R0, [R1, #0]
;sensores.h, 36 :: 		voltsCFBV = RCFBV*adc2_valueFR;
0x1350	0x4806    LDR	R0, [PC, #24]
0x1352	0x8800    LDRH	R0, [R0, #0]
0x1354	0xF7FFFD0A  BL	__UnsignedIntegralToFloat+0
0x1358	0x4A05    LDR	R2, [PC, #20]
0x135A	0xF7FFFD1F  BL	__Mul_FP+0
;sensores.h, 37 :: 		return voltsCFBV;
;sensores.h, 38 :: 		}
L_end_CFBV:
0x135E	0xF8DDE000  LDR	LR, [SP, #0]
0x1362	0xB001    ADD	SP, SP, #4
0x1364	0x4770    BX	LR
0x1366	0xBF00    NOP
0x1368	0x000C2000  	_adc3_valueCFBV+0
0x136C	0x000A2000  	_adc2_valueFR+0
0x1370	0xA6343A49  	#977905204
; end of _CFBV
_Transmitir:
;comunicacion.h, 5 :: 		void Transmitir( float A){
0x13C0	0xB085    SUB	SP, SP, #20
0x13C2	0xF8CDE000  STR	LR, [SP, #0]
;comunicacion.h, 7 :: 		FloatToStr(A,CFBV);
0x13C6	0xA901    ADD	R1, SP, #4
0x13C8	0xF7FFFBD4  BL	_FloatToStr+0
;comunicacion.h, 8 :: 		UART1_Write_Text(CFBV);
0x13CC	0xA901    ADD	R1, SP, #4
0x13CE	0x4608    MOV	R0, R1
0x13D0	0xF7FFFBB4  BL	_UART1_Write_Text+0
;comunicacion.h, 9 :: 		UART1_Write(13);
0x13D4	0x200D    MOVS	R0, #13
0x13D6	0xF7FFFBBF  BL	_UART1_Write+0
;comunicacion.h, 10 :: 		UART1_Write(10);
0x13DA	0x200A    MOVS	R0, #10
0x13DC	0xF7FFFBBC  BL	_UART1_Write+0
;comunicacion.h, 11 :: 		}
L_end_Transmitir:
0x13E0	0xF8DDE000  LDR	LR, [SP, #0]
0x13E4	0xB005    ADD	SP, SP, #20
0x13E6	0x4770    BX	LR
; end of _Transmitir
_FloatToStr:
;__Lib_Conversions.c, 582 :: 		
; str start address is: 4 (R1)
0x0B74	0xB082    SUB	SP, SP, #8
0x0B76	0xF8CDE000  STR	LR, [SP, #0]
0x0B7A	0x4602    MOV	R2, R0
0x0B7C	0x460C    MOV	R4, R1
; str end address is: 4 (R1)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 584 :: 		
0x0B7E	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 586 :: 		
; dexpon start address is: 4 (R1)
0x0B80	0x2100    MOVS	R1, #0
0x0B82	0xB249    SXTB	R1, R1
;__Lib_Conversions.c, 589 :: 		
0x0B84	0x9201    STR	R2, [SP, #4]
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 590 :: 		
0x0B86	0x9A01    LDR	R2, [SP, #4]
0x0B88	0xF1B23FFF  CMP	R2, #-1
0x0B8C	0xD106    BNE	L_FloatToStr103
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 591 :: 		
0x0B8E	0x4A72    LDR	R2, [PC, #456]
0x0B90	0x4611    MOV	R1, R2
0x0B92	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x0B94	0xF7FFFF66  BL	_strcpy+0
;__Lib_Conversions.c, 592 :: 		
0x0B98	0x2003    MOVS	R0, #3
0x0B9A	0xE0D9    B	L_end_FloatToStr
;__Lib_Conversions.c, 593 :: 		
L_FloatToStr103:
;__Lib_Conversions.c, 594 :: 		
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; dexpon start address is: 4 (R1)
0x0B9C	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 595 :: 		
0x0B9E	0xAA01    ADD	R2, SP, #4
0x0BA0	0x1CD2    ADDS	R2, R2, #3
0x0BA2	0x7812    LDRB	R2, [R2, #0]
0x0BA4	0xF0020280  AND	R2, R2, #128
0x0BA8	0xB2D2    UXTB	R2, R2
0x0BAA	0xB172    CBZ	R2, L__FloatToStr165
;__Lib_Conversions.c, 596 :: 		
0x0BAC	0xAA01    ADD	R2, SP, #4
0x0BAE	0x1CD3    ADDS	R3, R2, #3
0x0BB0	0x781A    LDRB	R2, [R3, #0]
0x0BB2	0xF0820280  EOR	R2, R2, #128
0x0BB6	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 597 :: 		
0x0BB8	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x0BBA	0xB2D3    UXTB	R3, R2
;__Lib_Conversions.c, 598 :: 		
0x0BBC	0x222D    MOVS	R2, #45
0x0BBE	0x7022    STRB	R2, [R4, #0]
0x0BC0	0x1C62    ADDS	R2, R4, #1
0x0BC2	0x4614    MOV	R4, R2
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x0BC4	0xB2DE    UXTB	R6, R3
0x0BC6	0x46A2    MOV	R10, R4
;__Lib_Conversions.c, 599 :: 		
0x0BC8	0xE001    B	L_FloatToStr104
L__FloatToStr165:
;__Lib_Conversions.c, 595 :: 		
0x0BCA	0x46A2    MOV	R10, R4
0x0BCC	0xB2EE    UXTB	R6, R5
;__Lib_Conversions.c, 599 :: 		
L_FloatToStr104:
;__Lib_Conversions.c, 600 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
0x0BCE	0x9A01    LDR	R2, [SP, #4]
0x0BD0	0xB932    CBNZ	R2, L_FloatToStr105
; dexpon end address is: 4 (R1)
; i end address is: 24 (R6)
;__Lib_Conversions.c, 601 :: 		
0x0BD2	0x4A62    LDR	R2, [PC, #392]
0x0BD4	0x4611    MOV	R1, R2
0x0BD6	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x0BD8	0xF7FFFF44  BL	_strcpy+0
;__Lib_Conversions.c, 602 :: 		
0x0BDC	0x2000    MOVS	R0, #0
0x0BDE	0xE0B7    B	L_end_FloatToStr
;__Lib_Conversions.c, 603 :: 		
L_FloatToStr105:
;__Lib_Conversions.c, 604 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
; dexpon start address is: 4 (R1)
0x0BE0	0x9A01    LDR	R2, [SP, #4]
0x0BE2	0xF1B24FFF  CMP	R2, #2139095040
0x0BE6	0xD106    BNE	L_FloatToStr106
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 605 :: 		
0x0BE8	0x4A5D    LDR	R2, [PC, #372]
0x0BEA	0x4611    MOV	R1, R2
0x0BEC	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x0BEE	0xF7FFFF39  BL	_strcpy+0
;__Lib_Conversions.c, 606 :: 		
0x0BF2	0xB2F0    UXTB	R0, R6
; i end address is: 24 (R6)
0x0BF4	0xE0AC    B	L_end_FloatToStr
;__Lib_Conversions.c, 607 :: 		
L_FloatToStr106:
;__Lib_Conversions.c, 615 :: 		
; str start address is: 40 (R10)
; dexpon start address is: 4 (R1)
0x0BF6	0xFA5FF980  UXTB	R9, R0
; dexpon end address is: 4 (R1)
; str end address is: 40 (R10)
0x0BFA	0xFA4FF881  SXTB	R8, R1
L_FloatToStr107:
; str start address is: 40 (R10)
; dexpon start address is: 32 (R8)
; bpoint start address is: 36 (R9)
0x0BFE	0x9A01    LDR	R2, [SP, #4]
0x0C00	0xF04F507E  MOV	R0, #1065353216
0x0C04	0xF7FFFEAE  BL	__Compare_FP+0
0x0C08	0xF2400000  MOVW	R0, #0
0x0C0C	0xDD00    BLE	L__FloatToStr223
0x0C0E	0x2001    MOVS	R0, #1
L__FloatToStr223:
0x0C10	0xB2C0    UXTB	R0, R0
0x0C12	0xB148    CBZ	R0, L_FloatToStr108
;__Lib_Conversions.c, 616 :: 		
0x0C14	0x9A01    LDR	R2, [SP, #4]
0x0C16	0x4853    LDR	R0, [PC, #332]
0x0C18	0xF000F8C0  BL	__Mul_FP+0
0x0C1C	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 617 :: 		
0x0C1E	0xF1A80801  SUB	R8, R8, #1
0x0C22	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 618 :: 		
0x0C26	0xE7EA    B	L_FloatToStr107
L_FloatToStr108:
;__Lib_Conversions.c, 623 :: 		
; str end address is: 40 (R10)
; dexpon end address is: 32 (R8)
L_FloatToStr109:
; bpoint end address is: 36 (R9)
; bpoint start address is: 36 (R9)
; dexpon start address is: 32 (R8)
; str start address is: 40 (R10)
0x0C28	0x9A01    LDR	R2, [SP, #4]
0x0C2A	0x484E    LDR	R0, [PC, #312]
0x0C2C	0xF7FFFE9A  BL	__Compare_FP+0
0x0C30	0xF2400000  MOVW	R0, #0
0x0C34	0xDC00    BGT	L__FloatToStr224
0x0C36	0x2001    MOVS	R0, #1
L__FloatToStr224:
0x0C38	0xB2C0    UXTB	R0, R0
0x0C3A	0xB148    CBZ	R0, L_FloatToStr110
;__Lib_Conversions.c, 624 :: 		
0x0C3C	0x9A01    LDR	R2, [SP, #4]
0x0C3E	0x484A    LDR	R0, [PC, #296]
0x0C40	0xF000F8AC  BL	__Mul_FP+0
0x0C44	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 625 :: 		
0x0C46	0xF1080801  ADD	R8, R8, #1
0x0C4A	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 626 :: 		
0x0C4E	0xE7EB    B	L_FloatToStr109
L_FloatToStr110:
;__Lib_Conversions.c, 631 :: 		
0x0C50	0x9A01    LDR	R2, [SP, #4]
0x0C52	0x0052    LSLS	R2, R2, #1
0x0C54	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 640 :: 		
0x0C56	0xAA01    ADD	R2, SP, #4
0x0C58	0x1CD2    ADDS	R2, R2, #3
0x0C5A	0x7812    LDRB	R2, [R2, #0]
0x0C5C	0x3A7F    SUBS	R2, #127
0x0C5E	0xB2D0    UXTB	R0, R2
;__Lib_Conversions.c, 643 :: 		
0x0C60	0xAA01    ADD	R2, SP, #4
0x0C62	0x1CD3    ADDS	R3, R2, #3
0x0C64	0x2201    MOVS	R2, #1
0x0C66	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 644 :: 		
0x0C68	0x9A01    LDR	R2, [SP, #4]
0x0C6A	0x4082    LSLS	R2, R0
0x0C6C	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 645 :: 		
0x0C6E	0xAA01    ADD	R2, SP, #4
0x0C70	0x1CD2    ADDS	R2, R2, #3
0x0C72	0x7812    LDRB	R2, [R2, #0]
0x0C74	0x3230    ADDS	R2, #48
0x0C76	0xF88A2000  STRB	R2, [R10, #0]
0x0C7A	0xF10A0001  ADD	R0, R10, #1
; str end address is: 40 (R10)
;__Lib_Conversions.c, 646 :: 		
0x0C7E	0xF1B80F01  CMP	R8, #1
0x0C82	0xDB06    BLT	L__FloatToStr164
0x0C84	0xF1B80F06  CMP	R8, #6
0x0C88	0xDC03    BGT	L__FloatToStr163
0x0C8A	0x4605    MOV	R5, R0
; bpoint end address is: 36 (R9)
0x0C8C	0xFA5FF189  UXTB	R1, R9
0x0C90	0xE003    B	L_FloatToStr113
L__FloatToStr164:
L__FloatToStr163:
;__Lib_Conversions.c, 647 :: 		
0x0C92	0x222E    MOVS	R2, #46
0x0C94	0x7002    STRB	R2, [R0, #0]
0x0C96	0x1C45    ADDS	R5, R0, #1
; str start address is: 20 (R5)
;__Lib_Conversions.c, 648 :: 		
; bpoint start address is: 4 (R1)
0x0C98	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 649 :: 		
L_FloatToStr113:
;__Lib_Conversions.c, 650 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x0C9A	0x2006    MOVS	R0, #6
; dexpon end address is: 32 (R8)
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
0x0C9C	0xFA4FF488  SXTB	R4, R8
L_FloatToStr114:
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x0CA0	0xB300    CBZ	R0, L_FloatToStr115
;__Lib_Conversions.c, 651 :: 		
0x0CA2	0xAA01    ADD	R2, SP, #4
0x0CA4	0x1CD3    ADDS	R3, R2, #3
0x0CA6	0x2200    MOVS	R2, #0
0x0CA8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 652 :: 		
0x0CAA	0x9A01    LDR	R2, [SP, #4]
0x0CAC	0x0093    LSLS	R3, R2, #2
0x0CAE	0x9A01    LDR	R2, [SP, #4]
0x0CB0	0x18D2    ADDS	R2, R2, R3
0x0CB2	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 653 :: 		
0x0CB4	0x9A01    LDR	R2, [SP, #4]
0x0CB6	0x0052    LSLS	R2, R2, #1
0x0CB8	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 654 :: 		
0x0CBA	0xAA01    ADD	R2, SP, #4
0x0CBC	0x1CD2    ADDS	R2, R2, #3
0x0CBE	0x7812    LDRB	R2, [R2, #0]
0x0CC0	0x3230    ADDS	R2, #48
0x0CC2	0x702A    STRB	R2, [R5, #0]
0x0CC4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 655 :: 		
0x0CC6	0xB951    CBNZ	R1, L__FloatToStr167
;__Lib_Conversions.c, 656 :: 		
0x0CC8	0x1E62    SUBS	R2, R4, #1
0x0CCA	0xB252    SXTB	R2, R2
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x0CCC	0xB253    SXTB	R3, R2
0x0CCE	0xB922    CBNZ	R2, L__FloatToStr166
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 657 :: 		
0x0CD0	0x222E    MOVS	R2, #46
0x0CD2	0x702A    STRB	R2, [R5, #0]
0x0CD4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 658 :: 		
; bpoint start address is: 4 (R1)
0x0CD6	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 659 :: 		
0x0CD8	0xE7FF    B	L_FloatToStr118
L__FloatToStr166:
;__Lib_Conversions.c, 656 :: 		
;__Lib_Conversions.c, 659 :: 		
L_FloatToStr118:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x0CDA	0xB25C    SXTB	R4, R3
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x0CDC	0xE7FF    B	L_FloatToStr117
L__FloatToStr167:
;__Lib_Conversions.c, 655 :: 		
;__Lib_Conversions.c, 659 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 650 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x0CDE	0x1E40    SUBS	R0, R0, #1
0x0CE0	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 660 :: 		
; bpoint end address is: 4 (R1)
0x0CE2	0xE7DD    B	L_FloatToStr114
L_FloatToStr115:
;__Lib_Conversions.c, 661 :: 		
0x0CE4	0x4629    MOV	R1, R5
; dexpon end address is: 16 (R4)
0x0CE6	0xB260    SXTB	R0, R4
L_FloatToStr119:
; str end address is: 20 (R5)
; str start address is: 4 (R1)
0x0CE8	0x1E4A    SUBS	R2, R1, #1
0x0CEA	0x7812    LDRB	R2, [R2, #0]
0x0CEC	0x2A30    CMP	R2, #48
0x0CEE	0xD101    BNE	L_FloatToStr120
;__Lib_Conversions.c, 662 :: 		
0x0CF0	0x1E49    SUBS	R1, R1, #1
0x0CF2	0xE7F9    B	L_FloatToStr119
L_FloatToStr120:
;__Lib_Conversions.c, 663 :: 		
0x0CF4	0x1E4A    SUBS	R2, R1, #1
0x0CF6	0x7812    LDRB	R2, [R2, #0]
0x0CF8	0x2A2E    CMP	R2, #46
0x0CFA	0xD101    BNE	L__FloatToStr168
;__Lib_Conversions.c, 664 :: 		
0x0CFC	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x0CFE	0xE7FF    B	L_FloatToStr121
L__FloatToStr168:
;__Lib_Conversions.c, 663 :: 		
;__Lib_Conversions.c, 664 :: 		
L_FloatToStr121:
;__Lib_Conversions.c, 665 :: 		
; str start address is: 4 (R1)
0x0D00	0xB310    CBZ	R0, L__FloatToStr171
;__Lib_Conversions.c, 666 :: 		
0x0D02	0x2265    MOVS	R2, #101
0x0D04	0x700A    STRB	R2, [R1, #0]
0x0D06	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 667 :: 		
0x0D08	0x2800    CMP	R0, #0
0x0D0A	0xDA06    BGE	L__FloatToStr169
;__Lib_Conversions.c, 668 :: 		
0x0D0C	0x222D    MOVS	R2, #45
0x0D0E	0x700A    STRB	R2, [R1, #0]
0x0D10	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 669 :: 		
0x0D12	0x4242    RSBS	R2, R0, #0
0x0D14	0xB250    SXTB	R0, R2
; str end address is: 4 (R1)
0x0D16	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 670 :: 		
0x0D18	0xE000    B	L_FloatToStr123
L__FloatToStr169:
;__Lib_Conversions.c, 667 :: 		
0x0D1A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 670 :: 		
L_FloatToStr123:
;__Lib_Conversions.c, 671 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
0x0D1C	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 672 :: 		
0x0D1E	0xB2DA    UXTB	R2, R3
; dexpon end address is: 12 (R3)
0x0D20	0x2A09    CMP	R2, #9
0x0D22	0xD907    BLS	L__FloatToStr170
;__Lib_Conversions.c, 673 :: 		
0x0D24	0x220A    MOVS	R2, #10
0x0D26	0xFBB0F2F2  UDIV	R2, R0, R2
0x0D2A	0xB2D2    UXTB	R2, R2
0x0D2C	0x3230    ADDS	R2, #48
0x0D2E	0x700A    STRB	R2, [R1, #0]
0x0D30	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
0x0D32	0xE7FF    B	L_FloatToStr124
L__FloatToStr170:
;__Lib_Conversions.c, 672 :: 		
;__Lib_Conversions.c, 673 :: 		
L_FloatToStr124:
;__Lib_Conversions.c, 674 :: 		
; str start address is: 4 (R1)
0x0D34	0x230A    MOVS	R3, #10
0x0D36	0xFBB0F2F3  UDIV	R2, R0, R3
0x0D3A	0xFB030212  MLS	R2, R3, R2, R0
0x0D3E	0xB2D2    UXTB	R2, R2
0x0D40	0x3230    ADDS	R2, #48
0x0D42	0x700A    STRB	R2, [R1, #0]
0x0D44	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 675 :: 		
0x0D46	0xE000    B	L_FloatToStr122
L__FloatToStr171:
;__Lib_Conversions.c, 665 :: 		
0x0D48	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 675 :: 		
L_FloatToStr122:
;__Lib_Conversions.c, 676 :: 		
0x0D4A	0x2200    MOVS	R2, #0
0x0D4C	0x7002    STRB	R2, [R0, #0]
;__Lib_Conversions.c, 677 :: 		
0x0D4E	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 678 :: 		
L_end_FloatToStr:
0x0D50	0xF8DDE000  LDR	LR, [SP, #0]
0x0D54	0xB002    ADD	SP, SP, #8
0x0D56	0x4770    BX	LR
0x0D58	0x00002000  	?lstr1___Lib_Conversions+0
0x0D5C	0x00042000  	?lstr2___Lib_Conversions+0
0x0D60	0x00062000  	?lstr3___Lib_Conversions+0
0x0D64	0x00004120  	#1092616192
0x0D68	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
0x0A64	0xB081    SUB	SP, SP, #4
0x0A66	0x9100    STR	R1, [SP, #0]
0x0A68	0x4601    MOV	R1, R0
0x0A6A	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to start address is: 4 (R1)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x0A6C	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; to start address is: 4 (R1)
0x0A6E	0x461C    MOV	R4, R3
0x0A70	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x0A72	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0A74	0x4603    MOV	R3, R0
0x0A76	0x1C42    ADDS	R2, R0, #1
0x0A78	0x4610    MOV	R0, R2
0x0A7A	0x781A    LDRB	R2, [R3, #0]
0x0A7C	0x7022    STRB	R2, [R4, #0]
0x0A7E	0x7822    LDRB	R2, [R4, #0]
0x0A80	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
;__Lib_CString.c, 138 :: 		
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
0x0A82	0x462B    MOV	R3, R5
0x0A84	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0A86	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0A88	0xB001    ADD	SP, SP, #4
0x0A8A	0x4770    BX	LR
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 838 :: 		
0x0964	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 840 :: 		
0x0966	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 842 :: 		
0x0968	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 843 :: 		
0x096A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 845 :: 		
0x096C	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 847 :: 		
0x096E	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 848 :: 		
0x0972	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 849 :: 		
0x0976	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 850 :: 		
0x0978	0xBF08    IT	EQ
;__Lib_MathDouble.c, 852 :: 		
0x097A	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 854 :: 		
0x097C	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 855 :: 		
0x097E	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 857 :: 		
0x0980	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 858 :: 		
0x0982	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 859 :: 		
0x0984	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 860 :: 		
0x0986	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 861 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 863 :: 		
0x0988	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 865 :: 		
__me_ct2_:
0x098A	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 866 :: 		
0x098E	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 867 :: 		
0x0992	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 868 :: 		
0x0994	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 869 :: 		
0x0996	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 870 :: 		
0x099A	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 871 :: 		
0x099E	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 872 :: 		
0x09A0	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 874 :: 		
0x09A2	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 875 :: 		
0x09A6	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 877 :: 		
0x09AA	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 879 :: 		
__me_ct1_:
0x09AC	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 880 :: 		
0x09AE	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 882 :: 		
0x09B0	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 883 :: 		
0x09B2	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 884 :: 		
0x09B4	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 885 :: 		
0x09B6	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 887 :: 		
0x09B8	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 888 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 889 :: 		
0x09BA	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 891 :: 		
0x09BC	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 892 :: 		
__me_op2_m:
0x09BE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 893 :: 		
0x09C0	0xBF48    IT	MI
;__Lib_MathDouble.c, 894 :: 		
0x09C2	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 895 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 896 :: 		
0x09C4	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 898 :: 		
L_end__Compare_FP:
0x09C8	0xB001    ADD	SP, SP, #4
0x09CA	0x4770    BX	LR
; end of __Compare_FP
_UART1_Write_Text:
;__Lib_UART_123.c, 67 :: 		
0x0B3C	0xB081    SUB	SP, SP, #4
0x0B3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 68 :: 		
0x0B42	0x4601    MOV	R1, R0
0x0B44	0x4803    LDR	R0, [PC, #12]
0x0B46	0xF7FFFEF3  BL	__Lib_UART_123_UARTx_Write_Text+0
;__Lib_UART_123.c, 69 :: 		
L_end_UART1_Write_Text:
0x0B4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B4E	0xB001    ADD	SP, SP, #4
0x0B50	0x4770    BX	LR
0x0B52	0xBF00    NOP
0x0B54	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_UARTx_Write_Text:
;__Lib_UART_123.c, 56 :: 		
; uart_text start address is: 4 (R1)
0x0930	0xB081    SUB	SP, SP, #4
0x0932	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; uart_text start address is: 4 (R1)
;__Lib_UART_123.c, 57 :: 		
; counter start address is: 24 (R6)
0x0936	0x2600    MOVS	R6, #0
;__Lib_UART_123.c, 59 :: 		
0x0938	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x093A	0xB2D3    UXTB	R3, R2
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x093C	0x4605    MOV	R5, R0
0x093E	0xB2D8    UXTB	R0, R3
0x0940	0x460C    MOV	R4, R1
;__Lib_UART_123.c, 60 :: 		
L___Lib_UART_123_UARTx_Write_Text2:
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0942	0xB150    CBZ	R0, L___Lib_UART_123_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123.c, 61 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0944	0xB2C1    UXTB	R1, R0
0x0946	0x4628    MOV	R0, R5
0x0948	0xF7FFFC98  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 62 :: 		
0x094C	0x1C72    ADDS	R2, R6, #1
0x094E	0xB2D2    UXTB	R2, R2
0x0950	0xB2D6    UXTB	R6, R2
;__Lib_UART_123.c, 63 :: 		
0x0952	0x18A2    ADDS	R2, R4, R2
0x0954	0x7812    LDRB	R2, [R2, #0]
0x0956	0xB2D0    UXTB	R0, R2
;__Lib_UART_123.c, 64 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
0x0958	0xE7F3    B	L___Lib_UART_123_UARTx_Write_Text2
L___Lib_UART_123_UARTx_Write_Text3:
;__Lib_UART_123.c, 65 :: 		
L_end_UARTx_Write_Text:
0x095A	0xF8DDE000  LDR	LR, [SP, #0]
0x095E	0xB001    ADD	SP, SP, #4
0x0960	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Write_Text
__Lib_UART_123_UARTx_Write:
;__Lib_UART_123.c, 35 :: 		
; _data start address is: 4 (R1)
0x027C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; _data start address is: 4 (R1)
0x027E	0xF8AD1000  STRH	R1, [SP, #0]
; _data end address is: 4 (R1)
0x0282	0x4601    MOV	R1, R0
0x0284	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123.c, 36 :: 		
L___Lib_UART_123_UARTx_Write0:
; UART_Base start address is: 4 (R1)
0x0288	0x680B    LDR	R3, [R1, #0]
0x028A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x028E	0xB902    CBNZ	R2, L___Lib_UART_123_UARTx_Write1
;__Lib_UART_123.c, 37 :: 		
0x0290	0xE7FA    B	L___Lib_UART_123_UARTx_Write0
L___Lib_UART_123_UARTx_Write1:
;__Lib_UART_123.c, 38 :: 		
0x0292	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0294	0x6010    STR	R0, [R2, #0]
;__Lib_UART_123.c, 39 :: 		
L_end_UARTx_Write:
0x0296	0xB001    ADD	SP, SP, #4
0x0298	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Write
_UART1_Write:
;__Lib_UART_123.c, 41 :: 		
0x0B58	0xB081    SUB	SP, SP, #4
0x0B5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 42 :: 		
0x0B5E	0xB281    UXTH	R1, R0
0x0B60	0x4803    LDR	R0, [PC, #12]
0x0B62	0xF7FFFB8B  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 43 :: 		
L_end_UART1_Write:
0x0B66	0xF8DDE000  LDR	LR, [SP, #0]
0x0B6A	0xB001    ADD	SP, SP, #4
0x0B6C	0x4770    BX	LR
0x0B6E	0xBF00    NOP
0x0B70	0x38004001  	USART1_SR+0
; end of _UART1_Write
___CC2DW:
;__Lib_System_100.c, 21 :: 		
0x12CC	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 23 :: 		
L_loopDW:
;__Lib_System_100.c, 24 :: 		
0x12CE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_100.c, 25 :: 		
0x12D2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_100.c, 26 :: 		
0x12D6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 27 :: 		
0x12DA	0xD1F8    BNE	L_loopDW
;__Lib_System_100.c, 29 :: 		
L_end___CC2DW:
0x12DC	0xB001    ADD	SP, SP, #4
0x12DE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_100.c, 63 :: 		
0x1290	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 65 :: 		
0x1292	0xF04F0900  MOV	R9, #0
;__Lib_System_100.c, 66 :: 		
0x1296	0xF04F0C00  MOV	R12, #0
;__Lib_System_100.c, 67 :: 		
0x129A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_100.c, 68 :: 		
0x129E	0xDC04    BGT	L_loopFZs
;__Lib_System_100.c, 69 :: 		
0x12A0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_100.c, 70 :: 		
0x12A4	0xDB01    BLT	L_loopFZs
;__Lib_System_100.c, 71 :: 		
0x12A6	0x46D4    MOV	R12, R10
;__Lib_System_100.c, 72 :: 		
0x12A8	0x46EA    MOV	R10, SP
;__Lib_System_100.c, 73 :: 		
L_loopFZs:
;__Lib_System_100.c, 74 :: 		
0x12AA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_100.c, 75 :: 		
0x12AE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 76 :: 		
0x12B2	0xD1FA    BNE	L_loopFZs
;__Lib_System_100.c, 77 :: 		
0x12B4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_100.c, 78 :: 		
0x12B8	0xDD05    BLE	L_norep
;__Lib_System_100.c, 79 :: 		
0x12BA	0x46E2    MOV	R10, R12
;__Lib_System_100.c, 80 :: 		
0x12BC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_100.c, 81 :: 		
0x12C0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_100.c, 82 :: 		
0x12C4	0xE7F1    B	L_loopFZs
;__Lib_System_100.c, 83 :: 		
L_norep:
;__Lib_System_100.c, 85 :: 		
L_end___FillZeros:
0x12C6	0xB001    ADD	SP, SP, #4
0x12C8	0x4770    BX	LR
; end of ___FillZeros
__Sub_FP:
;__Lib_MathDouble.c, 538 :: 		
0x1188	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 540 :: 		
0x118A	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 541 :: 		
0x118E	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 543 :: 		
0x1192	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 544 :: 		
0x1196	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 545 :: 		
0x119A	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 546 :: 		
0x119C	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 548 :: 		
0x119E	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 549 :: 		
0x11A0	0xBF18    IT	NE
;__Lib_MathDouble.c, 550 :: 		
0x11A2	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 552 :: 		
0x11A6	0xE06E    B	__me_lab_end
;__Lib_MathDouble.c, 554 :: 		
__me_lab1:
0x11A8	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 556 :: 		
0x11AC	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 558 :: 		
0x11AE	0xD060    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 560 :: 		
0x11B0	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 561 :: 		
0x11B4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 562 :: 		
0x11B6	0xBF48    IT	MI
;__Lib_MathDouble.c, 563 :: 		
0x11B8	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 565 :: 		
0x11BA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 566 :: 		
0x11BE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 567 :: 		
0x11C2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 568 :: 		
0x11C4	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 570 :: 		
0x11C6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 571 :: 		
0x11C8	0xBF14    ITE	NE
;__Lib_MathDouble.c, 572 :: 		
0x11CA	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 573 :: 		
0x11CE	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 575 :: 		
0x11D0	0xE059    B	__me_lab_end
;__Lib_MathDouble.c, 577 :: 		
__me_lab2:
0x11D2	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 579 :: 		
0x11D6	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 580 :: 		
0x11D8	0xD04C    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 582 :: 		
0x11DA	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 583 :: 		
0x11DE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 584 :: 		
0x11E0	0xBF48    IT	MI
;__Lib_MathDouble.c, 585 :: 		
0x11E2	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 587 :: 		
0x11E4	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 588 :: 		
0x11E6	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 589 :: 		
0x11E8	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 590 :: 		
0x11EA	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 591 :: 		
0x11EC	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 592 :: 		
0x11EE	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 593 :: 		
0x11F0	0xBF48    IT	MI
;__Lib_MathDouble.c, 594 :: 		
0x11F2	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 596 :: 		
0x11F4	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 597 :: 		
0x11F6	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 598 :: 		
0x11F8	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 599 :: 		
0x11FC	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 600 :: 		
0x11FE	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 601 :: 		
0x1202	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 602 :: 		
0x1204	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 603 :: 		
0x1208	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 605 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 606 :: 		
0x120C	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 607 :: 		
0x120E	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 608 :: 		
0x1210	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 610 :: 		
0x1214	0xE037    BEQ	__me_lab_end
;__Lib_MathDouble.c, 611 :: 		
0x1216	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 612 :: 		
0x1218	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 613 :: 		
0x121A	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 614 :: 		
0x121E	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 616 :: 		
__me_loop:
0x1222	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 617 :: 		
0x1226	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 618 :: 		
0x1228	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 620 :: 		
0x122A	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 621 :: 		
0x122E	0xD00E    BEQ	__me_no_round
;__Lib_MathDouble.c, 622 :: 		
0x1230	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 623 :: 		
0x1234	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 624 :: 		
0x1238	0xF1110180  ADDS	R1, R1, #128
;__Lib_MathDouble.c, 625 :: 		
0x123C	0xBF28    IT	CS
;__Lib_MathDouble.c, 626 :: 		
0x123E	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 627 :: 		
0x1240	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 628 :: 		
0x1244	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 629 :: 		
0x1248	0xBF08    IT	EQ
;__Lib_MathDouble.c, 630 :: 		
0x124A	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 632 :: 		
__me_no_round:
;__Lib_MathDouble.c, 633 :: 		
0x124E	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 634 :: 		
0x1250	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 635 :: 		
0x1252	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 637 :: 		
0x1256	0xE016    BLE	__me_lab_end
;__Lib_MathDouble.c, 638 :: 		
0x1258	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 639 :: 		
0x125A	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 641 :: 		
0x125C	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 642 :: 		
0x1260	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 644 :: 		
0x1264	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 645 :: 		
0x1268	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 646 :: 		
0x126C	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 649 :: 		
0x1270	0xE009    B	__me_lab_end
;__Lib_MathDouble.c, 651 :: 		
__me_ovfl1:
0x1272	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl0:
0x1274	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl:
0x1278	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 654 :: 		
0x127C	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 655 :: 		
0x127E	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 656 :: 		
0x1282	0xEA500007  ORRS	R0, R0, R7, LSL #0
;__Lib_MathDouble.c, 657 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 658 :: 		
0x1286	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 660 :: 		
L_end__Sub_FP:
0x128A	0xB001    ADD	SP, SP, #4
0x128C	0x4770    BX	LR
; end of __Sub_FP
__Lib_System_100_InitialSetUpRCCRCC2:
;__Lib_System_100.c, 298 :: 		
0x159C	0xB082    SUB	SP, SP, #8
;__Lib_System_100.c, 300 :: 		
; ulRCC_CR start address is: 8 (R2)
0x159E	0x4A21    LDR	R2, [PC, #132]
;__Lib_System_100.c, 301 :: 		
0x15A0	0x4821    LDR	R0, [PC, #132]
0x15A2	0x9001    STR	R0, [SP, #4]
;__Lib_System_100.c, 302 :: 		
; ulRCC_CFGR2 start address is: 12 (R3)
0x15A4	0x4B21    LDR	R3, [PC, #132]
;__Lib_System_100.c, 304 :: 		
0x15A6	0x9901    LDR	R1, [SP, #4]
0x15A8	0x4821    LDR	R0, [PC, #132]
0x15AA	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 305 :: 		
0x15AC	0x4821    LDR	R0, [PC, #132]
0x15AE	0x6003    STR	R3, [R0, #0]
; ulRCC_CFGR2 end address is: 12 (R3)
;__Lib_System_100.c, 306 :: 		
0x15B0	0x4821    LDR	R0, [PC, #132]
0x15B2	0xEA020100  AND	R1, R2, R0, LSL #0
0x15B6	0x4821    LDR	R0, [PC, #132]
0x15B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 308 :: 		
0x15BA	0xF0020001  AND	R0, R2, #1
0x15BE	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
0x15C0	0x4611    MOV	R1, R2
;__Lib_System_100.c, 309 :: 		
L___Lib_System_100_InitialSetUpRCCRCC229:
; ulRCC_CR start address is: 4 (R1)
0x15C2	0x481E    LDR	R0, [PC, #120]
0x15C4	0x6800    LDR	R0, [R0, #0]
0x15C6	0xF0000002  AND	R0, R0, #2
0x15CA	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC230
;__Lib_System_100.c, 310 :: 		
0x15CC	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC229
L___Lib_System_100_InitialSetUpRCCRCC230:
;__Lib_System_100.c, 311 :: 		
0x15CE	0x460A    MOV	R2, R1
0x15D0	0xE7FF    B	L___Lib_System_100_InitialSetUpRCCRCC228
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC239:
;__Lib_System_100.c, 308 :: 		
;__Lib_System_100.c, 311 :: 		
L___Lib_System_100_InitialSetUpRCCRCC228:
;__Lib_System_100.c, 313 :: 		
; ulRCC_CR start address is: 8 (R2)
0x15D2	0xF4023080  AND	R0, R2, #65536
0x15D6	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC240
; ulRCC_CR end address is: 8 (R2)
0x15D8	0x4611    MOV	R1, R2
;__Lib_System_100.c, 314 :: 		
L___Lib_System_100_InitialSetUpRCCRCC232:
; ulRCC_CR start address is: 4 (R1)
0x15DA	0x4818    LDR	R0, [PC, #96]
0x15DC	0x6800    LDR	R0, [R0, #0]
0x15DE	0xF4003000  AND	R0, R0, #131072
0x15E2	0x2800    CMP	R0, #0
0x15E4	0xD100    BNE	L___Lib_System_100_InitialSetUpRCCRCC233
;__Lib_System_100.c, 315 :: 		
0x15E6	0xE7F8    B	L___Lib_System_100_InitialSetUpRCCRCC232
L___Lib_System_100_InitialSetUpRCCRCC233:
;__Lib_System_100.c, 316 :: 		
0x15E8	0xE000    B	L___Lib_System_100_InitialSetUpRCCRCC231
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC240:
;__Lib_System_100.c, 313 :: 		
0x15EA	0x4611    MOV	R1, R2
;__Lib_System_100.c, 316 :: 		
L___Lib_System_100_InitialSetUpRCCRCC231:
;__Lib_System_100.c, 318 :: 		
; ulRCC_CR start address is: 4 (R1)
0x15EC	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x15F0	0xB158    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC234
;__Lib_System_100.c, 319 :: 		
0x15F2	0x4812    LDR	R0, [PC, #72]
0x15F4	0x6800    LDR	R0, [R0, #0]
0x15F6	0xF0407180  ORR	R1, R0, #16777216
0x15FA	0x4810    LDR	R0, [PC, #64]
0x15FC	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 320 :: 		
L___Lib_System_100_InitialSetUpRCCRCC235:
0x15FE	0x480F    LDR	R0, [PC, #60]
0x1600	0x6800    LDR	R0, [R0, #0]
0x1602	0xF0007000  AND	R0, R0, #33554432
0x1606	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC236
;__Lib_System_100.c, 321 :: 		
0x1608	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC235
L___Lib_System_100_InitialSetUpRCCRCC236:
;__Lib_System_100.c, 322 :: 		
L___Lib_System_100_InitialSetUpRCCRCC234:
;__Lib_System_100.c, 325 :: 		
L___Lib_System_100_InitialSetUpRCCRCC237:
0x160A	0x4809    LDR	R0, [PC, #36]
0x160C	0x6800    LDR	R0, [R0, #0]
0x160E	0xF000010C  AND	R1, R0, #12
0x1612	0x9801    LDR	R0, [SP, #4]
0x1614	0x0080    LSLS	R0, R0, #2
0x1616	0xF000000C  AND	R0, R0, #12
0x161A	0x4281    CMP	R1, R0
0x161C	0xD000    BEQ	L___Lib_System_100_InitialSetUpRCCRCC238
;__Lib_System_100.c, 326 :: 		
0x161E	0xE7F4    B	L___Lib_System_100_InitialSetUpRCCRCC237
L___Lib_System_100_InitialSetUpRCCRCC238:
;__Lib_System_100.c, 328 :: 		
L_end_InitialSetUpRCCRCC2:
0x1620	0xB002    ADD	SP, SP, #8
0x1622	0x4770    BX	LR
0x1624	0x00810000  	#129
0x1628	0x00000000  	#0
0x162C	0x00000000  	#0
0x1630	0x10044002  	RCC_CFGR+0
0x1634	0x102C4002  	RCC_CFGR2+0
0x1638	0xFFFF000F  	#1048575
0x163C	0x10004002  	RCC_CR+0
; end of __Lib_System_100_InitialSetUpRCCRCC2
__Lib_System_100_InitialSetUpFosc:
;__Lib_System_100.c, 330 :: 		
0x13E8	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 331 :: 		
0x13EA	0x4902    LDR	R1, [PC, #8]
0x13EC	0x4802    LDR	R0, [PC, #8]
0x13EE	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 332 :: 		
L_end_InitialSetUpFosc:
0x13F0	0xB001    ADD	SP, SP, #4
0x13F2	0x4770    BX	LR
0x13F4	0x1F400000  	#8000
0x13F8	0x00182000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_100_InitialSetUpFosc
___GenExcept:
;__Lib_System_100.c, 262 :: 		
0x13FC	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 263 :: 		
L___GenExcept24:
0x13FE	0xE7FE    B	L___GenExcept24
;__Lib_System_100.c, 264 :: 		
L_end___GenExcept:
0x1400	0xB001    ADD	SP, SP, #4
0x1402	0x4770    BX	LR
; end of ___GenExcept
0x1748	0xB500    PUSH	(R14)
0x174A	0xF2400B00  MOVW	R11, #0
0x174E	0xF2C20B00  MOVT	R11, #8192
0x1752	0xF2400A0A  MOVW	R10, #10
0x1756	0xF2C20A00  MOVT	R10, #8192
0x175A	0xF2417C38  MOVW	R12, #5944
0x175E	0xF2C00C00  MOVT	R12, #0
0x1762	0xF7FFFDB3  BL	4812
0x1766	0xBD00    POP	(R15)
0x1768	0x4770    BX	LR
0x17C8	0xB500    PUSH	(R14)
0x17CA	0xF2400B00  MOVW	R11, #0
0x17CE	0xF2C20B00  MOVT	R11, #8192
0x17D2	0xF2400A2C  MOVW	R10, #44
0x17D6	0xF2C20A00  MOVT	R10, #8192
0x17DA	0xF7FFFD59  BL	4752
0x17DE	0xBD00    POP	(R15)
0x17E0	0x4770    BX	LR
;__Lib_GPIO_32F10x.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x1640	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x1644	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x1648	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x164C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x1650	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1654	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1658	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x165C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x1660	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x1664	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1668	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x166C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1670	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1674	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x1678	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x167C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1680	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1684	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1688	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x168C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1690	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1694	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1698	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x169C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x16A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x16A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x16A8	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x.c,352 :: __GPIO_MODULE_TIM2_CH2_PA1 [108]
0x16AC	0x00000001 ;__GPIO_MODULE_TIM2_CH2_PA1+0
0x16B0	0xFFFFFFFF ;__GPIO_MODULE_TIM2_CH2_PA1+4
0x16B4	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+8
0x16B8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+12
0x16BC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+16
0x16C0	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+20
0x16C4	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+24
0x16C8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+28
0x16CC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+32
0x16D0	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+36
0x16D4	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+40
0x16D8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+44
0x16DC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+48
0x16E0	0x00000818 ;__GPIO_MODULE_TIM2_CH2_PA1+52
0x16E4	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+56
0x16E8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+60
0x16EC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+64
0x16F0	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+68
0x16F4	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+72
0x16F8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+76
0x16FC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+80
0x1700	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+84
0x1704	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+88
0x1708	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+92
0x170C	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+96
0x1710	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+100
0x1714	0x00180300 ;__GPIO_MODULE_TIM2_CH2_PA1+104
; end of __GPIO_MODULE_TIM2_CH2_PA1
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_tmp_L0 [4]
0x1718	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_tmp_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_tmp_L0
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_tmpreg_L0 [4]
0x171C	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_tmpreg_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_tmpreg_L0
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_tmpmask_L0 [4]
0x1720	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_tmpmask_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_tmpmask_L0
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_newstate_L0 [4]
0x1724	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_newstate_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_newstate_L0
;__Lib_System_100.c,334 :: __Lib_System_100_APBAHBPrescTable [16]
0x1728	0x00000000 ;__Lib_System_100_APBAHBPrescTable+0
0x172C	0x04030201 ;__Lib_System_100_APBAHBPrescTable+4
0x1730	0x04030201 ;__Lib_System_100_APBAHBPrescTable+8
0x1734	0x09080706 ;__Lib_System_100_APBAHBPrescTable+12
; end of __Lib_System_100_APBAHBPrescTable
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x1738	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x173C	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x173E	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_System_100.c,335 :: __Lib_System_100_ADCPrescTable [4]
0x1742	0x08060402 ;__Lib_System_100_ADCPrescTable+0
; end of __Lib_System_100_ADCPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0134      [12]    _Get_Fosc_kHz
0x0140     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01D8     [140]    _GPIO_Clk_Enable
0x0264      [22]    _Delay_1us
0x027C      [30]    __Lib_UART_123_UARTx_Write
0x029C     [272]    _GPIO_Alternate_Function_Enable
0x03AC     [168]    _RCC_GetClocksFrequency
0x0454     [296]    __Lib_ADC_32F10x_16ch_ADCx_Init
0x057C     [448]    __Lib_UART_123_UARTx_Init_Advanced
0x073C     [500]    _GPIO_Config
0x0930      [50]    __Lib_UART_123_UARTx_Write_Text
0x0964     [104]    __Compare_FP
0x09CC     [150]    __Lib_ADC_32F10x_16ch_ADCx_Get_Sample
0x0A64      [40]    _strcpy
0x0A8C     [146]    __Lib_PWM_1234_15_16_17_PWM_TIMx_Start
0x0B20      [28]    _ADC1_Get_Sample
0x0B3C      [28]    _UART1_Write_Text
0x0B58      [28]    _UART1_Write
0x0B74     [504]    _FloatToStr
0x0D6C      [46]    __UnsignedIntegralToFloat
0x0D9C     [144]    __Mul_FP
0x0E2C      [52]    _ADC1_Init
0x0E60      [52]    _UART1_Init
0x0E94     [288]    _ADC_Set_Input_Channel
0x0FB4      [24]    _GPIO_Digital_Input
0x0FCC      [24]    _GPIO_Analog_Input
0x0FE4     [252]    __Lib_PWM_1234_15_16_17_PWM_TIMx_Init
0x10E0      [70]    __Lib_PWM_1234_15_16_17_PWM_TIMx_Set_Duty
0x1128      [28]    _PWM_TIM2_Start
0x1144      [40]    _Foto_ADC_Init
0x116C      [28]    _Conf_puertos
0x1188     [262]    __Sub_FP
0x1290      [58]    ___FillZeros
0x12CC      [20]    ___CC2DW
0x12E0      [44]    _FotoB
0x130C      [22]    _UART_Inti
0x1324      [28]    _PWM_TIM2_Init
0x1340      [52]    _CFBV
0x1374      [32]    _PWM_TIM2_Set_Duty
0x1394      [44]    _FotoA
0x13C0      [40]    _Transmitir
0x13E8      [20]    __Lib_System_100_InitialSetUpFosc
0x13FC       [8]    ___GenExcept
0x1404     [408]    _main
0x159C     [164]    __Lib_System_100_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ?lstr1___Lib_Conversions
0x20000004       [2]    ?lstr2___Lib_Conversions
0x20000006       [4]    ?lstr3___Lib_Conversions
0x2000000A       [2]    _adc2_valueFR
0x2000000C       [2]    _adc3_valueCFBV
0x2000000E       [2]    _current_duty
0x20000010       [2]    _pwm_period1
0x20000012       [2]    _adc1_valueFR
0x20000014       [4]    _ADC_Get_Sample_Ptr
0x20000018       [4]    ___System_CLOCK_IN_KHZ
0x2000001C       [4]    _UART_Wr_Ptr
0x20000020       [4]    _UART_Rd_Ptr
0x20000024       [4]    _UART_Rdy_Ptr
0x20000028       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1640     [108]    __GPIO_MODULE_USART1_PA9_10
0x16AC     [108]    __GPIO_MODULE_TIM2_CH2_PA1
0x1718       [4]    ?ICSGPIO_Alternate_Function_Enable_tmp_L0
0x171C       [4]    ?ICSGPIO_Alternate_Function_Enable_tmpreg_L0
0x1720       [4]    ?ICSGPIO_Alternate_Function_Enable_tmpmask_L0
0x1724       [4]    ?ICSGPIO_Alternate_Function_Enable_newstate_L0
0x1728      [16]    __Lib_System_100_APBAHBPrescTable
0x1738       [4]    ?ICS?lstr1___Lib_Conversions
0x173C       [2]    ?ICS?lstr2___Lib_Conversions
0x173E       [4]    ?ICS?lstr3___Lib_Conversions
0x1742       [4]    __Lib_System_100_ADCPrescTable
