
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 275.008 ; gain = 68.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-638] synthesizing module 'DB_PED' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/new/DB_PED.v:15]
	Parameter POSEDGEDETECT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DB_PED' (1#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/new/DB_PED.v:15]
INFO: [Synth 8-638] synthesizing module 'DB_PED__parameterized0' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/new/DB_PED.v:15]
	Parameter POSEDGEDETECT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DB_PED__parameterized0' (1#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/new/DB_PED.v:15]
INFO: [Synth 8-638] synthesizing module 'DB_PED__parameterized1' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/new/DB_PED.v:15]
	Parameter POSEDGEDETECT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DB_PED__parameterized1' (1#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/new/DB_PED.v:15]
INFO: [Synth 8-638] synthesizing module 'toggle' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/Downloads/toggle.v:8]
INFO: [Synth 8-256] done synthesizing module 'toggle' (2#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/Downloads/toggle.v:8]
INFO: [Synth 8-638] synthesizing module 'Clock' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Clock.v:22]
INFO: [Synth 8-256] done synthesizing module 'Clock' (3#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Clock.v:22]
INFO: [Synth 8-638] synthesizing module 'AlarmClock' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/Downloads/AlarmClock.v:9]
INFO: [Synth 8-256] done synthesizing module 'AlarmClock' (4#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/Downloads/AlarmClock.v:9]
INFO: [Synth 8-638] synthesizing module 'Music' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Music.v:22]
INFO: [Synth 8-638] synthesizing module 'Music_ROM' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Music_ROM.v:23]
INFO: [Synth 8-256] done synthesizing module 'Music_ROM' (5#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Music_ROM.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'address' does not match port width (8) of module 'Music_ROM' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Music.v:40]
INFO: [Synth 8-638] synthesizing module 'Divide_by12' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Divide_by12.v:23]
INFO: [Synth 8-256] done synthesizing module 'Divide_by12' (6#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Divide_by12.v:23]
INFO: [Synth 8-256] done synthesizing module 'Music' (7#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Music.v:22]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDisplay' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/SevenSegmentDisplay.v:22]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDisplay' (8#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/SevenSegmentDisplay.v:22]
INFO: [Synth 8-256] done synthesizing module 'top' (9#1) [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-3331] design AlarmClock has unconnected port status[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 312.266 ; gain = 105.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 312.266 ; gain = 105.406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/constrs_1/new/clock_NexysA7-100T.xdc]
Finished Parsing XDC File [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/constrs_1/new/clock_NexysA7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/constrs_1/new/clock_NexysA7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 618.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 618.824 ; gain = 411.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 618.824 ; gain = 411.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 618.824 ; gain = 411.965
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "note" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_octave" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'alarmFlag_n_reg' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/Downloads/AlarmClock.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'target_s_n_reg' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/Downloads/AlarmClock.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'target_m_n_reg' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/Downloads/AlarmClock.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'target_h_n_reg' [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/imports/Downloads/AlarmClock.v:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 618.824 ; gain = 411.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	  13 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 27    
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 4     
	  16 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DB_PED 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module DB_PED__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module DB_PED__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module toggle 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
Module Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 14    
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module AlarmClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module Music_ROM 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
Module Divide_by12 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module Music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SevenSegmentDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 618.824 ; gain = 411.965
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "counter_octave" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design AlarmClock has unconnected port status[0]
WARNING: [Synth 8-3331] design top has unconnected port RGB[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 618.824 ; gain = 411.965
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 618.824 ; gain = 411.965

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+-------------------+---------------+----------------+
|Module Name         | RTL Object        | Depth x Width | Implemented As | 
+--------------------+-------------------+---------------+----------------+
|Music_ROM           | note              | 256x6         | LUT            | 
|SevenSegmentDisplay | cathode           | 32x8          | LUT            | 
|Music               | get_fullnote/note | 256x6         | Block RAM      | 
|SevenSegmentDisplay | cathode           | 32x8          | LUT            | 
+--------------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_pulse_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnr_db/q2_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (musicbox/tone_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (musicbox/tone_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_m_n_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_m_n_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_m_n_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_m_n_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_m_n_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_m_n_reg[0]) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clock/hours_reg[5] )
WARNING: [Synth 8-3332] Sequential element (clock/hours_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_h_n_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_h_n_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_h_n_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_h_n_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_h_n_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_h_n_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_h_reg[5]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 618.824 ; gain = 411.965
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 618.824 ; gain = 411.965

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 618.824 ; gain = 411.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 643.566 ; gain = 436.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (alarm/target_s_n_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alarm/target_s_reg[0]) is unused and will be removed from module top.
INFO: [Synth 8-4480] The timing for the instance i_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 651.410 ; gain = 444.551
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 651.410 ; gain = 444.551

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 651.410 ; gain = 444.551
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 651.410 ; gain = 444.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 651.410 ; gain = 444.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 651.410 ; gain = 444.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 651.410 ; gain = 444.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 651.410 ; gain = 444.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 651.410 ; gain = 444.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    42|
|3     |LUT1       |   129|
|4     |LUT2       |    64|
|5     |LUT3       |    26|
|6     |LUT4       |    61|
|7     |LUT5       |    58|
|8     |LUT6       |   135|
|9     |MUXF7      |     1|
|10    |RAMB18E1_1 |     1|
|11    |FDCE       |   121|
|12    |FDPE       |     7|
|13    |FDRE       |   126|
|14    |LDP        |     1|
|15    |IBUF       |    21|
|16    |OBUF       |    20|
|17    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |   815|
|2     |  alarm          |AlarmClock             |    79|
|3     |  btnc_db        |DB_PED                 |    65|
|4     |  btnl_db        |DB_PED__parameterized1 |    61|
|5     |  btnu_db        |DB_PED_0               |    59|
|6     |  clock          |Clock                  |   245|
|7     |  milstftoggle   |toggle                 |     5|
|8     |  musicbox       |Music                  |   176|
|9     |    get_fullnote |Music_ROM              |    36|
|10    |  ssg            |SevenSegmentDisplay    |    81|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 651.410 ; gain = 444.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 651.410 ; gain = 137.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 651.410 ; gain = 444.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 651.410 ; gain = 444.551
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 651.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 08 08:21:45 2020...
