<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RPG.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_controller.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_controller.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_controller.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_controller.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_controller.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga_controller.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_controller.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga_controller.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga_controller.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga_controller.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_controller.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga_controller.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_controller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga_controller.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga_controller.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga_controller.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_controller.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga_controller.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_controller.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_controller_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_controller_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_controller_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_controller_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_controller_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_controller_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_controller_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_controller_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_controller_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_controller_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_controller_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_controller_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_controller_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_controller_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_controller_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524343386" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1524343386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524343386" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-813233957411210346" xil_pn:start_ts="1524343386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524343388" xil_pn:in_ck="4584997500162613200" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2790927139039024069" xil_pn:start_ts="1524343386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Ash.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Ash.v"/>
      <outfile xil_pn:name="ipcore_dir/Ash_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/Enemy.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Enemy.v"/>
      <outfile xil_pn:name="ipcore_dir/Enemy_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/Grass.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Grass.v"/>
      <outfile xil_pn:name="ipcore_dir/Grass_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/flower.ngc"/>
      <outfile xil_pn:name="ipcore_dir/flower.v"/>
      <outfile xil_pn:name="ipcore_dir/flower_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/house.ngc"/>
      <outfile xil_pn:name="ipcore_dir/house.v"/>
      <outfile xil_pn:name="ipcore_dir/house_synth.v"/>
    </transform>
    <transform xil_pn:end_ts="1524343388" xil_pn:in_ck="544437673217092923" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1524343388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524343388" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5472451909460224232" xil_pn:start_ts="1524343388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524343388" xil_pn:in_ck="544437673217092923" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1524343388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524343388" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="275487226150080591" xil_pn:start_ts="1524343388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524351734" xil_pn:in_ck="-7266826443454572327" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="720266638876381684" xil_pn:start_ts="1524351721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_controller.lso"/>
      <outfile xil_pn:name="vga_controller.ngc"/>
      <outfile xil_pn:name="vga_controller.ngr"/>
      <outfile xil_pn:name="vga_controller.prj"/>
      <outfile xil_pn:name="vga_controller.stx"/>
      <outfile xil_pn:name="vga_controller.syr"/>
      <outfile xil_pn:name="vga_controller.xst"/>
      <outfile xil_pn:name="vga_controller_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1524345157" xil_pn:in_ck="-5631260856313011827" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5414738733452926013" xil_pn:start_ts="1524345157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524351740" xil_pn:in_ck="-2211017741449033398" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6864208031721025946" xil_pn:start_ts="1524351734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_controller.bld"/>
      <outfile xil_pn:name="vga_controller.ngd"/>
      <outfile xil_pn:name="vga_controller_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1524351750" xil_pn:in_ck="2265433499961059285" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1524351740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga_controller.pcf"/>
      <outfile xil_pn:name="vga_controller_map.map"/>
      <outfile xil_pn:name="vga_controller_map.mrp"/>
      <outfile xil_pn:name="vga_controller_map.ncd"/>
      <outfile xil_pn:name="vga_controller_map.ngm"/>
      <outfile xil_pn:name="vga_controller_map.xrpt"/>
      <outfile xil_pn:name="vga_controller_summary.xml"/>
      <outfile xil_pn:name="vga_controller_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1524351779" xil_pn:in_ck="2002897081189664942" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1524351750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga_controller.ncd"/>
      <outfile xil_pn:name="vga_controller.pad"/>
      <outfile xil_pn:name="vga_controller.par"/>
      <outfile xil_pn:name="vga_controller.ptwx"/>
      <outfile xil_pn:name="vga_controller.unroutes"/>
      <outfile xil_pn:name="vga_controller.xpi"/>
      <outfile xil_pn:name="vga_controller_pad.csv"/>
      <outfile xil_pn:name="vga_controller_pad.txt"/>
      <outfile xil_pn:name="vga_controller_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1524351790" xil_pn:in_ck="-5631260856313019452" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1524351779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_controller.bgn"/>
      <outfile xil_pn:name="vga_controller.bit"/>
      <outfile xil_pn:name="vga_controller.drc"/>
      <outfile xil_pn:name="vga_controller.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1524341718" xil_pn:in_ck="-5631260856313032306" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1524341718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1524351779" xil_pn:in_ck="6678118998256004689" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1524351774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga_controller.twr"/>
      <outfile xil_pn:name="vga_controller.twx"/>
    </transform>
  </transforms>

</generated_project>
