# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_logique_seq.srcs/sources_1/new/Carre_24bits.vhd" \
"../../../../pb_logique_seq.srcs/sim_1/new/Carre_24bits_tb.vhd" \

# Do not sort compile order
nosort
