Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct  8 21:26:59 2023
| Host         : LAPTOP-4M9TT6CT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_cerrojo_timing_summary_routed.rpt -pb sintesis_cerrojo_timing_summary_routed.pb -rpx sintesis_cerrojo_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_cerrojo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   18          
TIMING-20  Warning   Non-clocked latch               12          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_onehot_ESTADO_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_onehot_ESTADO_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cerrojoInstance/FSM_onehot_ESTADO_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: debouncerInstance/FSM_sequential_controller.state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: debouncerInstance/FSM_sequential_controller.state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: debouncerInstance/xSync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.819        0.000                      0                   43        0.265        0.000                      0                   43        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.819        0.000                      0                   43        0.265        0.000                      0                   43        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.137%)  route 2.213ns (75.863%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.569     8.072    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.516    14.857    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.891    debouncerInstance/timer.count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.137%)  route 2.213ns (75.863%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.569     8.072    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.516    14.857    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.891    debouncerInstance/timer.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.137%)  route 2.213ns (75.863%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.569     8.072    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.516    14.857    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[14]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.891    debouncerInstance/timer.count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[15]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.137%)  route 2.213ns (75.863%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.569     8.072    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.516    14.857    debouncerInstance/CLK
    SLICE_X1Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDPE (Setup_fdpe_C_CE)      -0.205    14.891    debouncerInstance/timer.count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.135%)  route 2.213ns (75.865%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.569     8.072    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  debouncerInstance/timer.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518    14.859    debouncerInstance/CLK
    SLICE_X1Y8           FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y8           FDCE (Setup_fdce_C_CE)      -0.205    14.893    debouncerInstance/timer.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.135%)  route 2.213ns (75.865%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.569     8.072    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  debouncerInstance/timer.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518    14.859    debouncerInstance/CLK
    SLICE_X1Y8           FDCE                                         r  debouncerInstance/timer.count_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y8           FDCE (Setup_fdce_C_CE)      -0.205    14.893    debouncerInstance/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.135%)  route 2.213ns (75.865%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.569     8.072    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  debouncerInstance/timer.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518    14.859    debouncerInstance/CLK
    SLICE_X1Y8           FDCE                                         r  debouncerInstance/timer.count_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y8           FDCE (Setup_fdce_C_CE)      -0.205    14.893    debouncerInstance/timer.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.135%)  route 2.213ns (75.865%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.569     8.072    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518    14.859    debouncerInstance/CLK
    SLICE_X1Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y8           FDPE (Setup_fdpe_C_CE)      -0.205    14.893    debouncerInstance/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.704ns (24.551%)  route 2.164ns (75.449%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.520     8.023    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  debouncerInstance/timer.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X1Y9           FDCE                                         r  debouncerInstance/timer.count_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDCE (Setup_fdce_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.704ns (24.551%)  route 2.164ns (75.449%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.815     6.427    debouncerInstance/timer.count_reg[18]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.551 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.828     7.379    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     7.503 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.520     8.023    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X1Y9           FDPE                                         r  debouncerInstance/timer.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517    14.858    debouncerInstance/CLK
    SLICE_X1Y9           FDPE                                         r  debouncerInstance/timer.count_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDPE (Setup_fdpe_C_CE)      -0.205    14.892    debouncerInstance/timer.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  6.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.252ns (65.845%)  route 0.131ns (34.155%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.131     1.748    debouncerInstance/state[0]
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.045     1.793 r  debouncerInstance/timer.count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.793    debouncerInstance/timer.count[12]_i_3_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.859 r  debouncerInstance/timer.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    debouncerInstance/timer.count_reg[12]_i_1_n_5
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[14]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.105     1.594    debouncerInstance/timer.count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.061%)  route 0.134ns (34.939%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.134     1.751    debouncerInstance/state[0]
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.045     1.796 r  debouncerInstance/timer.count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.796    debouncerInstance/timer.count[12]_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.859 r  debouncerInstance/timer.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    debouncerInstance/timer.count_reg[12]_i_1_n_4
    SLICE_X1Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDPE (Hold_fdpe_C_D)         0.105     1.594    debouncerInstance/timer.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.122     1.738    debouncerInstance/timer.count_reg[18]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.783 r  debouncerInstance/timer.count[16]_i_3/O
                         net (fo=1, routed)           0.000     1.783    debouncerInstance/timer.count[16]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.849 r  debouncerInstance/timer.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    debouncerInstance/timer.count_reg[16]_i_1_n_5
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    debouncerInstance/timer.count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/FSM_sequential_controller.state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.231ns (60.332%)  route 0.152ns (39.668%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/timer.count_reg[13]/Q
                         net (fo=2, routed)           0.069     1.687    debouncerInstance/timer.count_reg[13]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.045     1.732 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=3, routed)           0.082     1.814    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  debouncerInstance/FSM_sequential_controller.state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    debouncerInstance/state__0[0]
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.092     1.581    debouncerInstance/FSM_sequential_controller.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.251ns (59.967%)  route 0.168ns (40.033%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=26, routed)          0.168     1.785    debouncerInstance/state[1]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.045     1.830 r  debouncerInstance/timer.count[12]_i_4/O
                         net (fo=1, routed)           0.000     1.830    debouncerInstance/timer.count[12]_i_4_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.895 r  debouncerInstance/timer.count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    debouncerInstance/timer.count_reg[12]_i_1_n_6
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.105     1.594    debouncerInstance/timer.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.285ns (70.108%)  route 0.122ns (29.892%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  debouncerInstance/timer.count_reg[18]/Q
                         net (fo=2, routed)           0.122     1.738    debouncerInstance/timer.count_reg[18]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.783 r  debouncerInstance/timer.count[16]_i_3/O
                         net (fo=1, routed)           0.000     1.783    debouncerInstance/timer.count[16]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.882 r  debouncerInstance/timer.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    debouncerInstance/timer.count_reg[16]_i_1_n_4
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/timer.count_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDPE (Hold_fdpe_C_D)         0.105     1.580    debouncerInstance/timer.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.583%)  route 0.167ns (39.417%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debouncerInstance/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=26, routed)          0.167     1.784    debouncerInstance/state[1]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.045     1.829 r  debouncerInstance/timer.count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.829    debouncerInstance/timer.count[12]_i_5_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  debouncerInstance/timer.count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    debouncerInstance/timer.count_reg[12]_i_1_n_7
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.105     1.594    debouncerInstance/timer.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    debouncerInstance/CLK
    SLICE_X1Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.169     1.787    debouncerInstance/timer.count_reg[7]
    SLICE_X1Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  debouncerInstance/timer.count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.832    debouncerInstance/timer.count[4]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  debouncerInstance/timer.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    debouncerInstance/timer.count_reg[4]_i_1_n_4
    SLICE_X1Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    debouncerInstance/CLK
    SLICE_X1Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDCE (Hold_fdce_C_D)         0.105     1.582    debouncerInstance/timer.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    debouncerInstance/CLK
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  debouncerInstance/timer.count_reg[11]/Q
                         net (fo=2, routed)           0.170     1.787    debouncerInstance/timer.count_reg[11]
    SLICE_X1Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  debouncerInstance/timer.count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    debouncerInstance/timer.count[8]_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  debouncerInstance/timer.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    debouncerInstance/timer.count_reg[8]_i_1_n_4
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y10          FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDPE (Hold_fdpe_C_D)         0.105     1.581    debouncerInstance/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    debouncerInstance/CLK
    SLICE_X1Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  debouncerInstance/timer.count_reg[3]/Q
                         net (fo=2, routed)           0.170     1.788    debouncerInstance/timer.count_reg[3]
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  debouncerInstance/timer.count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.833    debouncerInstance/timer.count[0]_i_5_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  debouncerInstance/timer.count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.896    debouncerInstance/timer.count_reg[0]_i_2_n_4
    SLICE_X1Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    debouncerInstance/CLK
    SLICE_X1Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDPE (Hold_fdpe_C_D)         0.105     1.582    debouncerInstance/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    debouncerInstance/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    debouncerInstance/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     debouncerInstance/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    debouncerInstance/timer.count_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    debouncerInstance/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    debouncerInstance/FSM_sequential_controller.state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.927ns  (logic 1.735ns (35.210%)  route 3.192ns (64.790%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           1.418     2.877    cerrojoInstance/D[7]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.124     3.001 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5/O
                         net (fo=3, routed)           1.147     4.148    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.152     4.300 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]_i_1/O
                         net (fo=1, routed)           0.628     4.927    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]_i_1_n_0
    SLICE_X3Y10          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.792ns  (logic 1.707ns (35.619%)  route 3.085ns (64.381%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           1.418     2.877    cerrojoInstance/D[7]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.124     3.001 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5/O
                         net (fo=3, routed)           1.147     4.148    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I3_O)        0.124     4.272 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1/O
                         net (fo=1, routed)           0.520     4.792    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1_n_0
    SLICE_X3Y10          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.650ns  (logic 1.707ns (36.710%)  route 2.943ns (63.290%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           1.418     2.877    cerrojoInstance/D[7]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.124     3.001 f  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5/O
                         net (fo=3, routed)           1.146     4.147    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_5_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     4.271 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     4.650    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1_n_0
    SLICE_X3Y10          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.598ns  (logic 1.459ns (56.155%)  route 1.139ns (43.845%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           1.139     2.598    cerrojoInstance/D[7]
    SLICE_X0Y10          LDCE                                         r  cerrojoInstance/senal_buena_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[1]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.558ns  (logic 1.461ns (57.139%)  route 1.096ns (42.861%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  clave[1] (IN)
                         net (fo=0)                   0.000     0.000    clave[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  clave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.096     2.558    cerrojoInstance/D[1]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[3]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.542ns  (logic 1.448ns (56.976%)  route 1.094ns (43.024%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  clave[3] (IN)
                         net (fo=0)                   0.000     0.000    clave[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clave_IBUF[3]_inst/O
                         net (fo=2, routed)           1.094     2.542    cerrojoInstance/D[3]
    SLICE_X0Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.492ns  (logic 1.451ns (58.218%)  route 1.041ns (41.782%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.041     2.492    cerrojoInstance/D[4]
    SLICE_X0Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[6]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.397ns  (logic 1.450ns (60.472%)  route 0.948ns (39.528%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  clave[6] (IN)
                         net (fo=0)                   0.000     0.000    clave[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clave_IBUF[6]_inst/O
                         net (fo=2, routed)           0.948     2.397    cerrojoInstance/D[6]
    SLICE_X0Y10          LDCE                                         r  cerrojoInstance/senal_buena_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 1.464ns (61.326%)  route 0.923ns (38.674%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clave_IBUF[2]_inst/O
                         net (fo=2, routed)           0.923     2.387    cerrojoInstance/D[2]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[0]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.380ns  (logic 1.453ns (61.041%)  route 0.927ns (38.959%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clave[0] (IN)
                         net (fo=0)                   0.000     0.000    clave[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clave_IBUF[0]_inst/O
                         net (fo=2, routed)           0.927     2.380    cerrojoInstance/D[0]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[0]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.221ns (38.953%)  route 0.346ns (61.047%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clave[0] (IN)
                         net (fo=0)                   0.000     0.000    clave[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clave_IBUF[0]_inst/O
                         net (fo=2, routed)           0.346     0.567    cerrojoInstance/D[0]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[5]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.234ns (40.574%)  route 0.343ns (59.426%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  clave[5] (IN)
                         net (fo=0)                   0.000     0.000    clave[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clave_IBUF[5]_inst/O
                         net (fo=2, routed)           0.343     0.577    cerrojoInstance/D[5]
    SLICE_X0Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[6]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.218ns (36.650%)  route 0.377ns (63.350%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  clave[6] (IN)
                         net (fo=0)                   0.000     0.000    clave[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clave_IBUF[6]_inst/O
                         net (fo=2, routed)           0.377     0.595    cerrojoInstance/D[6]
    SLICE_X0Y10          LDCE                                         r  cerrojoInstance/senal_buena_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.232ns (38.320%)  route 0.373ns (61.680%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clave_IBUF[2]_inst/O
                         net (fo=2, routed)           0.373     0.605    cerrojoInstance/D[2]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.219ns (35.879%)  route 0.391ns (64.121%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clave_IBUF[4]_inst/O
                         net (fo=2, routed)           0.391     0.610    cerrojoInstance/D[4]
    SLICE_X0Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[3]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.217ns (34.149%)  route 0.418ns (65.851%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  clave[3] (IN)
                         net (fo=0)                   0.000     0.000    clave[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clave_IBUF[3]_inst/O
                         net (fo=2, routed)           0.418     0.634    cerrojoInstance/D[3]
    SLICE_X0Y8           LDCE                                         r  cerrojoInstance/senal_buena_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[1]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.229ns (35.257%)  route 0.421ns (64.743%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  clave[1] (IN)
                         net (fo=0)                   0.000     0.000    clave[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clave_IBUF[1]_inst/O
                         net (fo=2, routed)           0.421     0.651    cerrojoInstance/D[1]
    SLICE_X0Y9           LDCE                                         r  cerrojoInstance/senal_buena_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojoInstance/senal_buena_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.227ns (34.124%)  route 0.438ns (65.876%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           0.438     0.665    cerrojoInstance/D[7]
    SLICE_X0Y10          LDCE                                         r  cerrojoInstance/senal_buena_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/senal_buena_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.315ns (38.688%)  route 0.499ns (61.312%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           LDCE                         0.000     0.000 r  cerrojoInstance/senal_buena_reg[0]/G
    SLICE_X0Y9           LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  cerrojoInstance/senal_buena_reg[0]/Q
                         net (fo=1, routed)           0.173     0.398    cerrojoInstance/senal_buena[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.443 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_3/O
                         net (fo=3, routed)           0.211     0.653    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.698 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     0.814    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1_n_0
    SLICE_X3Y10          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/senal_buena_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.315ns (35.089%)  route 0.583ns (64.911%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           LDCE                         0.000     0.000 r  cerrojoInstance/senal_buena_reg[5]/G
    SLICE_X0Y8           LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  cerrojoInstance/senal_buena_reg[5]/Q
                         net (fo=1, routed)           0.157     0.382    cerrojoInstance/senal_buena[5]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.427 f  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_4/O
                         net (fo=3, routed)           0.255     0.681    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_4_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.726 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1/O
                         net (fo=1, routed)           0.171     0.898    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1_n_0
    SLICE_X3Y10          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.104ns  (logic 4.039ns (36.379%)  route 7.064ns (63.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          7.064    12.739    bloqueado_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.261 r  bloqueado_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.261    bloqueado[15]
    L1                                                                r  bloqueado[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.710ns  (logic 4.036ns (37.684%)  route 6.674ns (62.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          6.674    12.350    bloqueado_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.868 r  bloqueado_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.868    bloqueado[12]
    P3                                                                r  bloqueado[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.700ns  (logic 4.025ns (37.620%)  route 6.675ns (62.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          6.675    12.350    bloqueado_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.857 r  bloqueado_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.857    bloqueado[13]
    N3                                                                r  bloqueado[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.266ns  (logic 4.033ns (39.291%)  route 6.232ns (60.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          6.232    11.907    bloqueado_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    15.423 r  bloqueado_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.423    bloqueado[14]
    P1                                                                r  bloqueado[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.393ns  (logic 4.022ns (42.817%)  route 5.371ns (57.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          5.371    11.046    bloqueado_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.504    14.550 r  bloqueado_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.550    bloqueado[11]
    U3                                                                r  bloqueado[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 4.026ns (42.896%)  route 5.360ns (57.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          5.360    11.035    bloqueado_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.508    14.543 r  bloqueado_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.543    bloqueado[9]
    V3                                                                r  bloqueado[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.243ns  (logic 4.043ns (43.746%)  route 5.199ns (56.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          5.199    10.875    bloqueado_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         3.525    14.400 r  bloqueado_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.400    bloqueado[10]
    W3                                                                r  bloqueado[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.048ns (56.372%)  route 3.133ns (43.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          3.133     8.808    bloqueado_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.338 r  bloqueado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.338    bloqueado[1]
    E19                                                               r  bloqueado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.695ns  (logic 4.024ns (60.104%)  route 2.671ns (39.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          2.671     8.346    bloqueado_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.853 r  bloqueado_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.853    bloqueado[6]
    U14                                                               r  bloqueado[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 4.019ns (61.355%)  route 2.531ns (38.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          2.531     8.206    bloqueado_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.707 r  bloqueado_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.707    bloqueado[7]
    V14                                                               r  bloqueado[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.209ns (52.469%)  route 0.189ns (47.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDRE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=3, routed)           0.073     1.713    cerrojoInstance/FSM_onehot_ESTADO_reg_n_0_[2]
    SLICE_X3Y10          LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     1.874    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]_i_1_n_0
    SLICE_X3Y10          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.164ns (40.015%)  route 0.246ns (59.985%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          0.246     1.886    cerrojoInstance/Q[0]
    SLICE_X3Y10          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.210ns (35.119%)  route 0.388ns (64.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDRE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/Q
                         net (fo=3, routed)           0.157     1.797    cerrojoInstance/FSM_onehot_ESTADO_reg_n_0_[1]
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.046     1.843 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]_i_1/O
                         net (fo=1, routed)           0.231     2.074    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]_i_1_n_0
    SLICE_X3Y10          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.209ns (33.940%)  route 0.407ns (66.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDRE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=3, routed)           0.235     1.876    cerrojoInstance/FSM_onehot_ESTADO_reg_n_0_[2]
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.921 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1/O
                         net (fo=1, routed)           0.171     2.092    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]_i_1_n_0
    SLICE_X3Y10          LDCE                                         r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.370ns (74.943%)  route 0.458ns (25.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          0.458     2.098    bloqueado_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.304 r  bloqueado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.304    bloqueado[0]
    U16                                                               r  bloqueado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.380ns (72.761%)  route 0.516ns (27.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          0.516     2.157    bloqueado_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.372 r  bloqueado_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.372    bloqueado[5]
    U15                                                               r  bloqueado[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.366ns (71.516%)  route 0.544ns (28.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          0.544     2.184    bloqueado_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.386 r  bloqueado_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.386    bloqueado[2]
    U19                                                               r  bloqueado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.374ns (69.444%)  route 0.604ns (30.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          0.604     2.245    bloqueado_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.454 r  bloqueado_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.454    bloqueado[4]
    W18                                                               r  bloqueado[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.374ns (69.137%)  route 0.613ns (30.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          0.613     2.254    bloqueado_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.464 r  bloqueado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.464    bloqueado[3]
    V19                                                               r  bloqueado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.369ns (68.376%)  route 0.633ns (31.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDSE (Prop_fdse_C_Q)         0.164     1.640 r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=19, routed)          0.633     2.273    bloqueado_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.479 r  bloqueado_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.479    bloqueado[8]
    V13                                                               r  bloqueado[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 1.451ns (45.975%)  route 1.705ns (54.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.705     3.157    debouncerInstance/SS[0]
    SLICE_X1Y8           FDCE                                         f  debouncerInstance/timer.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X1Y8           FDCE                                         r  debouncerInstance/timer.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 1.451ns (45.975%)  route 1.705ns (54.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.705     3.157    debouncerInstance/SS[0]
    SLICE_X1Y8           FDCE                                         f  debouncerInstance/timer.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X1Y8           FDCE                                         r  debouncerInstance/timer.count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 1.451ns (45.975%)  route 1.705ns (54.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.705     3.157    debouncerInstance/SS[0]
    SLICE_X1Y8           FDCE                                         f  debouncerInstance/timer.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X1Y8           FDCE                                         r  debouncerInstance/timer.count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 1.451ns (45.975%)  route 1.705ns (54.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.705     3.157    debouncerInstance/SS[0]
    SLICE_X1Y8           FDPE                                         f  debouncerInstance/timer.count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.518     4.859    debouncerInstance/CLK
    SLICE_X1Y8           FDPE                                         r  debouncerInstance/timer.count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.877ns  (logic 1.451ns (50.441%)  route 1.426ns (49.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.426     2.877    debouncerInstance/SS[0]
    SLICE_X1Y9           FDCE                                         f  debouncerInstance/timer.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X1Y9           FDCE                                         r  debouncerInstance/timer.count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.877ns  (logic 1.451ns (50.441%)  route 1.426ns (49.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.426     2.877    debouncerInstance/SS[0]
    SLICE_X1Y9           FDPE                                         f  debouncerInstance/timer.count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X1Y9           FDPE                                         r  debouncerInstance/timer.count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.877ns  (logic 1.451ns (50.441%)  route 1.426ns (49.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.426     2.877    debouncerInstance/SS[0]
    SLICE_X1Y9           FDPE                                         f  debouncerInstance/timer.count_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X1Y9           FDPE                                         r  debouncerInstance/timer.count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.877ns  (logic 1.451ns (50.441%)  route 1.426ns (49.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.426     2.877    debouncerInstance/SS[0]
    SLICE_X1Y9           FDCE                                         f  debouncerInstance/timer.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.517     4.858    debouncerInstance/CLK
    SLICE_X1Y9           FDCE                                         r  debouncerInstance/timer.count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[16]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.734ns  (logic 1.451ns (53.073%)  route 1.283ns (46.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.283     2.734    debouncerInstance/SS[0]
    SLICE_X1Y12          FDPE                                         f  debouncerInstance/timer.count_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.515     4.856    debouncerInstance/CLK
    SLICE_X1Y12          FDPE                                         r  debouncerInstance/timer.count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.734ns  (logic 1.451ns (53.073%)  route 1.283ns (46.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.283     2.734    debouncerInstance/SS[0]
    SLICE_X1Y12          FDCE                                         f  debouncerInstance/timer.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.515     4.856    debouncerInstance/CLK
    SLICE_X1Y12          FDCE                                         r  debouncerInstance/timer.count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_ESTADO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.158ns (41.144%)  route 0.226ns (58.856%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[1]/Q
                         net (fo=1, routed)           0.226     0.384    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg_n_0_[1]
    SLICE_X2Y10          FDRE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    cerrojoInstance/CLK
    SLICE_X2Y10          FDRE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[1]/C

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_ESTADO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.037%)  route 0.227ns (58.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[2]/Q
                         net (fo=1, routed)           0.227     0.385    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg_n_0_[2]
    SLICE_X2Y10          FDRE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    cerrojoInstance/CLK
    SLICE_X2Y10          FDRE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[2]/C

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_ESTADO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.037%)  route 0.227ns (58.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[3]/Q
                         net (fo=1, routed)           0.227     0.385    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg_n_0_[3]
    SLICE_X2Y10          FDRE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    cerrojoInstance/CLK
    SLICE_X2Y10          FDRE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[3]/C

Slack:                    inf
  Source:                 cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cerrojoInstance/FSM_onehot_ESTADO_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.158ns (40.805%)  route 0.229ns (59.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          LDCE                         0.000     0.000 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/G
    SLICE_X3Y10          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cerrojoInstance/FSM_onehot_SIG_ESTADO_reg[0]/Q
                         net (fo=1, routed)           0.229     0.387    cerrojoInstance/FSM_onehot_SIG_ESTADO_reg_n_0_[0]
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    cerrojoInstance/CLK
    SLICE_X2Y10          FDSE                                         r  cerrojoInstance/FSM_onehot_ESTADO_reg[0]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            debouncerInstance/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.219ns (36.858%)  route 0.376ns (63.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  boton_IBUF_inst/O
                         net (fo=1, routed)           0.376     0.595    debouncerInstance/boton_IBUF
    SLICE_X0Y11          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X0Y11          FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.219ns (31.558%)  route 0.476ns (68.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.476     0.695    debouncerInstance/SS[0]
    SLICE_X1Y11          FDCE                                         f  debouncerInstance/timer.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.219ns (31.558%)  route 0.476ns (68.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.476     0.695    debouncerInstance/SS[0]
    SLICE_X1Y11          FDCE                                         f  debouncerInstance/timer.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.219ns (31.558%)  route 0.476ns (68.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.476     0.695    debouncerInstance/SS[0]
    SLICE_X1Y11          FDCE                                         f  debouncerInstance/timer.count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y11          FDCE                                         r  debouncerInstance/timer.count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/timer.count_reg[15]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.219ns (31.558%)  route 0.476ns (68.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.476     0.695    debouncerInstance/SS[0]
    SLICE_X1Y11          FDPE                                         f  debouncerInstance/timer.count_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X1Y11          FDPE                                         r  debouncerInstance/timer.count_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInstance/FSM_sequential_controller.state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.219ns (31.362%)  route 0.480ns (68.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=28, routed)          0.480     0.699    debouncerInstance/SS[0]
    SLICE_X0Y11          FDCE                                         f  debouncerInstance/FSM_sequential_controller.state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    debouncerInstance/CLK
    SLICE_X0Y11          FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C





