#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x650d19394860 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x650d193949f0 .scope module, "tb" "tb" 3 19;
 .timescale -12 -12;
L_0x650d19383b90 .functor NOT 1, L_0x650d193aeff0, C4<0>, C4<0>, C4<0>;
L_0x7b29ff3550f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7b29ff355138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x650d1938ccb0 .functor XOR 1, L_0x7b29ff3550f0, L_0x7b29ff355138, C4<0>, C4<0>;
L_0x7b29ff355180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x650d193aef00 .functor XOR 1, L_0x650d1938ccb0, L_0x7b29ff355180, C4<0>, C4<0>;
v0x650d193ae3e0_0 .net *"_ivl_10", 0 0, L_0x7b29ff355180;  1 drivers
v0x650d193ae4e0_0 .net *"_ivl_12", 0 0, L_0x650d193aef00;  1 drivers
L_0x7b29ff3550a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x650d193ae5c0_0 .net *"_ivl_2", 0 0, L_0x7b29ff3550a8;  1 drivers
v0x650d193ae680_0 .net *"_ivl_4", 0 0, L_0x7b29ff3550f0;  1 drivers
v0x650d193ae760_0 .net *"_ivl_6", 0 0, L_0x7b29ff355138;  1 drivers
v0x650d193ae890_0 .net *"_ivl_8", 0 0, L_0x650d1938ccb0;  1 drivers
v0x650d193ae970_0 .var "clk", 0 0;
L_0x7b29ff355060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x650d193aea10_0 .net "out_dut", 0 0, L_0x7b29ff355060;  1 drivers
L_0x7b29ff355018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x650d193aeab0_0 .net "out_ref", 0 0, L_0x7b29ff355018;  1 drivers
v0x650d193aeb50_0 .var/2u "stats1", 159 0;
v0x650d193aebf0_0 .var/2u "strobe", 0 0;
v0x650d193aec90_0 .net "tb_match", 0 0, L_0x650d193aeff0;  1 drivers
v0x650d193aed50_0 .net "tb_mismatch", 0 0, L_0x650d19383b90;  1 drivers
L_0x650d193aeff0 .cmp/eeq 1, L_0x7b29ff3550a8, L_0x650d193aef00;
S_0x650d19352cf0 .scope module, "good1" "RefModule" 3 56, 4 2 0, S_0x650d193949f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "out";
v0x650d1937e5b0_0 .net "out", 0 0, L_0x7b29ff355018;  alias, 1 drivers
S_0x650d193add10 .scope module, "stim1" "stimulus_gen" 3 53, 3 5 0, S_0x650d193949f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
v0x650d1937e650_0 .net "clk", 0 0, v0x650d193ae970_0;  1 drivers
E_0x650d19394eb0/0 .event negedge, v0x650d1937e650_0;
E_0x650d19394eb0/1 .event posedge, v0x650d1937e650_0;
E_0x650d19394eb0 .event/or E_0x650d19394eb0/0, E_0x650d19394eb0/1;
S_0x650d193adf80 .scope module, "top_module1" "topModule" 3 59, 5 1 0, S_0x650d193949f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "out";
v0x650d193ae110_0 .net "out", 0 0, L_0x7b29ff355060;  alias, 1 drivers
S_0x650d193ae230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 64, 3 64 0, S_0x650d193949f0;
 .timescale -12 -12;
E_0x650d19394ef0 .event anyedge, v0x650d193aebf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x650d193aebf0_0;
    %nor/r;
    %assign/vec4 v0x650d193aebf0_0, 0;
    %wait E_0x650d19394ef0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x650d193add10;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x650d19394eb0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 14 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x650d193949f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x650d193ae970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x650d193aebf0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x650d193949f0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x650d193ae970_0;
    %inv;
    %store/vec4 v0x650d193ae970_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x650d193949f0;
T_4 ;
    %vpi_call/w 3 45 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000001, v0x650d1937e650_0, v0x650d193aed50_0, v0x650d193aeab0_0, v0x650d193aea10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x650d193949f0;
T_5 ;
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 73 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 74 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 76 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 77 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 78 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x650d193949f0;
T_6 ;
    %wait E_0x650d19394eb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x650d193aeb50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x650d193aeb50_0, 4, 32;
    %load/vec4 v0x650d193aec90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 89 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x650d193aeb50_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x650d193aeb50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x650d193aeb50_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x650d193aeab0_0;
    %load/vec4 v0x650d193aeab0_0;
    %load/vec4 v0x650d193aea10_0;
    %xor;
    %load/vec4 v0x650d193aeab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 93 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x650d193aeb50_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x650d193aeb50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x650d193aeb50_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x650d193949f0;
T_7 ;
    %delay 1000000, 0;
    %vpi_call/w 3 101 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../verilog-eval/dataset_code-complete-iccad2023/Prob002_m2014_q4i_test.sv";
    "../verilog-eval/dataset_code-complete-iccad2023/Prob002_m2014_q4i_ref.sv";
    "./output_claude3.5sonnet_20241114_v1_2/VERILOG_EVAL_V1_Prob002_m2014_q4i/rtl.sv";
