// Seed: 4091561113
module module_0 (
    input  tri   id_0
    , id_12,
    input  wand  id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  tri1  id_5,
    input  wor   id_6,
    input  tri0  id_7,
    output uwire id_8,
    output uwire id_9,
    input  wand  id_10
);
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output logic id_2,
    output wire id_3,
    input supply1 id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    output tri id_8,
    output tri id_9
);
  always @(id_4 or posedge id_4) begin : LABEL_0
    id_2 <= -1;
  end
  module_0 modCall_1 (
      id_7,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_7,
      id_1,
      id_8,
      id_9,
      id_1
  );
endmodule
