# zriscv
A sandbox for some riscv experiments using zig.

A port (in progress) of my RV32 simulator from
https://github.com/swetland/riscv

