<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08624518-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08624518</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13313004</doc-number>
<date>20111207</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>CN</country>
<doc-number>2011 1 0172830</doc-number>
<date>20110624</date>
</priority-claim>
</priority-claims>
<us-term-of-grant>
<us-term-extension>123</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>05</class>
<subclass>B</subclass>
<main-group>37</main-group>
<subgroup>00</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>315245</main-classification>
<further-classification>315204</further-classification>
<further-classification>315214</further-classification>
<further-classification>315350</further-classification>
</classification-national>
<invention-title id="d2e71">Power management circuit and liquid crystal display using same</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>5982105</doc-number>
<kind>A</kind>
<name>Masters</name>
<date>19991100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>3151693</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>2009/0237385</doc-number>
<kind>A1</kind>
<name>Lee et al.</name>
<date>20090900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>345211</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>2010/0156883</doc-number>
<kind>A1</kind>
<name>Yamato et al.</name>
<date>20100600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>345213</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>2011/0012539</doc-number>
<kind>A1</kind>
<name>Skwarlo</name>
<date>20110100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>315313</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>2011/0056399</doc-number>
<kind>A1</kind>
<name>Yan et al.</name>
<date>20110300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>102215</main-classification></classification-national>
</us-citation>
</us-references-cited>
<number-of-claims>17</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>315245</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315362</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315313</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315324</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315325</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315341</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315349</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315350</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315204</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315214</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315215</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315211</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>315212</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>5</number-of-drawing-sheets>
<number-of-figures>5</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20120326619</doc-number>
<kind>A1</kind>
<date>20121227</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Meng</last-name>
<first-name>Lu-Qing</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
<residence>
<country>CN</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Cheng</last-name>
<first-name>Hai-Long</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
<residence>
<country>CN</country>
</residence>
</us-applicant>
<us-applicant sequence="003" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Lin</last-name>
<first-name>Kuo-Pin</first-name>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
<us-applicant sequence="004" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Hung</last-name>
<first-name>Chun-Lung</first-name>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Meng</last-name>
<first-name>Lu-Qing</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Cheng</last-name>
<first-name>Hai-Long</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</inventor>
<inventor sequence="003" designation="us-only">
<addressbook>
<last-name>Lin</last-name>
<first-name>Kuo-Pin</first-name>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
<inventor sequence="004" designation="us-only">
<addressbook>
<last-name>Hung</last-name>
<first-name>Chun-Lung</first-name>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Altis Law Group, Inc.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd</orgname>
<role>03</role>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</assignee>
<assignee>
<addressbook>
<orgname>Hon Hai Precision Industry Co., Ltd.</orgname>
<role>03</role>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Cho</last-name>
<first-name>James H</first-name>
<department>2844</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A power management circuit comprising a power-on signal input, an output terminal a control unit, a switching unit, and a discharge unit. The control unit configured to selectively turn on the switching unit to output a power-on signal to a display module and selectively turn off the switching unit to cut off an electrical connection between the power-on signal input and the output terminal. The discharge unit configured to discharge residual electrical charges in the display module when the switching unit is turned off.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="129.37mm" wi="183.39mm" file="US08624518-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="166.03mm" wi="140.72mm" file="US08624518-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="137.50mm" wi="184.91mm" file="US08624518-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="162.05mm" wi="189.40mm" file="US08624518-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="167.81mm" wi="195.66mm" file="US08624518-20140107-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="161.37mm" wi="172.80mm" file="US08624518-20140107-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">BACKGROUND</heading>
<p id="p-0002" num="0001">1. Technical Field</p>
<p id="p-0003" num="0002">The present disclosure relates to a power management circuit and a liquid crystal display using the same.</p>
<p id="p-0004" num="0003">2. Description of Related Art</p>
<p id="p-0005" num="0004">LCDs have the advantages of portability, low power consumption and low radiation, and are used in products such as notebooks, personal digital assistants (PDAs), video cameras, for example. However, when an LCD is powered off, the LCD may still display and not shut down cleanly, experiencing what is called the &#x201c;shutdown ghost phenomenon.&#x201d; In addition, the LCD may also display what is called &#x201c;the boot splash screen phenomenon&#x201d; during a power-on process of the LCD.</p>
<p id="p-0006" num="0005">Therefore, an LCD to overcome the above described shortcomings is desired.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0002" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0007" num="0006">The components in the drawings are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the present disclosure. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views, and all the views are schematic.</p>
<p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of a liquid crystal display according to one embodiment of the present disclosure, the liquid crystal display including a power management circuit.</p>
<p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. 2</figref> is a block diagram of a power management circuit of <figref idref="DRAWINGS">FIG. 1</figref> according to a first embodiment of the present disclosure.</p>
<p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. 3</figref> is a circuit diagram of a power management circuit of <figref idref="DRAWINGS">FIG. 2</figref> according to one embodiment.</p>
<p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. 4</figref> is a block diagram of a power management circuit according to a second embodiment of the present disclosure.</p>
<p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. 5</figref> is a circuit diagram of <figref idref="DRAWINGS">FIG. 4</figref> according to one embodiment.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0003" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0013" num="0012">Reference will be made to the drawings to describe various embodiments in detail.</p>
<p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of a liquid crystal display <b>10</b> according to one embodiment of the present disclosure, the liquid crystal display <b>10</b> including a power management circuit <b>130</b>. The liquid crystal display <b>10</b> further includes a power source <b>110</b>, a driver circuit <b>120</b>, and a display module <b>150</b>. The power source <b>110</b> includes a power output <b>112</b> used to provide a power-on signal. In one embodiment, the power source <b>110</b> can be a battery. In alternative embodiments, the power source <b>110</b> can be an external power supply. The driver circuit <b>120</b> is used to detect a current state of the liquid crystal display <b>10</b>. The state of the liquid crystal display may be a powering-on state, a normal operation state or a power-off state. The driver circuit <b>120</b> includes a control signal output terminal <b>122</b> configured to output a signal according to the current state of the liquid crystal display <b>10</b>. The power management circuit <b>130</b> includes a power-on signal input <b>139</b>, a control signal input <b>141</b>, and an output terminal <b>143</b>. The power-on signal input <b>139</b> is electrically connected to the power-on signal output <b>112</b> and configured to receive the power-on signal. The control signal input <b>141</b> is electrically connected to the control signal output <b>122</b> and used to receive the control signal. The output terminal <b>143</b> configured to output the power-on signal to the display module <b>150</b>. The display module <b>150</b> displays data.</p>
<p id="p-0015" num="0014">In one embodiment, when the liquid crystal display <b>10</b> is turned on and working normally, the control signal outputted from the control signal output terminal <b>122</b> of the driver circuit <b>120</b> is at logic high (1). The power management circuit <b>130</b> transmits the power-on signal to the display module <b>150</b> according to the received logic high signal. When the liquid crystal display <b>10</b> is turned off, the control signal outputted from the control signal output terminal <b>122</b> of the driver circuit <b>120</b> is at logic low (0). The power management circuit <b>130</b> stops transmitting the power-on signal to the display module <b>150</b> and discharges any residual electrical charges in the display module <b>150</b> quickly when the logic low signal is received.</p>
<p id="p-0016" num="0015">In <figref idref="DRAWINGS">FIG. 1</figref> and <figref idref="DRAWINGS">FIG. 2</figref>, the power management circuit <b>130</b> includes a control unit <b>131</b>, a switching unit <b>133</b> and a discharge unit <b>137</b>. The control unit <b>131</b> is connected to the switching unit <b>133</b> and the discharge unit <b>137</b>. The switching unit <b>133</b> is connected between the power-on signal input <b>139</b> and the output terminal <b>143</b>. The discharge unit <b>137</b> is connected to the output terminal <b>143</b>. The control unit <b>131</b> turns on or turns off the switching unit <b>133</b>. The switching unit <b>133</b> may electrically connect or electrically disconnect the power source <b>110</b> and the display module <b>150</b>. The discharge unit <b>137</b> configured to discharge any residual electrical charges in the display module <b>150</b> quickly. When the liquid crystal display <b>10</b> is turned on and is working normally, the control signal is input to the control unit <b>131</b> through the control signal input <b>141</b>. The control unit <b>131</b> turns on the switching unit <b>133</b> to enable the switching unit <b>133</b> to transmit the power-on signal to the display module <b>150</b> via the output terminal <b>143</b>. When the liquid crystal display <b>10</b> is turned off, the control unit <b>131</b> turns off the switching unit <b>133</b> to enable the switching unit <b>133</b> to disconnect the power source <b>110</b> and the display module <b>150</b>, and enables the discharge unit <b>137</b> to simultaneously drain residual electrical charges from the display module <b>150</b>.</p>
<p id="p-0017" num="0016">In this embodiment, the power management circuit <b>130</b> further comprising a filter unit <b>135</b>. The filter unit <b>135</b> is connected to the switching unit <b>133</b> and output terminal <b>143</b> for filtering noise of the power-on signal.</p>
<p id="p-0018" num="0017">In <figref idref="DRAWINGS">FIG. 3</figref>, the control unit <b>131</b> includes a first resistor <b>1315</b>, a first transistor <b>1317</b> and a second resistor <b>1319</b>. The first transistor <b>1317</b> includes a control terminal <b>1316</b>, a first conducting terminal <b>1318</b> and a second conducting terminal <b>1320</b>. The control terminal <b>1316</b> is connected to the control signal input <b>141</b>. The first conducting terminal <b>1318</b> is electrically coupled to the second resistor <b>1319</b>. The second conducting terminal <b>1320</b> is grounded. In this embodiment, the first transistor <b>1317</b> is an npn-type bipolar junction transistor (npn-BJT). The control terminal <b>1316</b> is a base electrode of the npn-BJT, the first conducting terminal <b>1318</b> is a collector electrode of the npn-BJT, and the second conducting terminal <b>1320</b> is an emitter electrode of the npn-BJT.</p>
<p id="p-0019" num="0018">The switching unit <b>133</b> includes a third resistor <b>1331</b> and a second transistor <b>1333</b>. The second transistor <b>1333</b> includes a control terminal <b>1330</b>, a first conducting terminal <b>1332</b> and a second conducting terminal <b>1334</b>. The control terminal <b>1330</b> of the second transistor <b>1333</b> is electrically coupled to the power-on signal input <b>139</b> via the third resistor <b>1331</b> and to the second resistor <b>1319</b> of the control unit <b>131</b>. The first conducting terminal <b>1332</b> is also electrically coupled to the power-on signal input <b>139</b>. The second conducting terminal <b>1334</b> is electrically coupled to the filter unit <b>135</b>. In this embodiment, the second transistor <b>1333</b> is a p-type metal oxide semiconductor field-effect transistor (P-MOSFET). The control terminal <b>1330</b>, the first conducting terminal <b>1332</b> and the second conducting terminal <b>1334</b> are respectively a source electrode, a gate electrode, and a drain electrode of the P-MOSFET.</p>
<p id="p-0020" num="0019">The discharge unit <b>137</b> includes a fourth resistor <b>1371</b>, a fifth resistor <b>1373</b> and a third transistor <b>1375</b>. The third transistor <b>1375</b> includes a control terminal <b>1370</b>, a first conducting terminal <b>1372</b>, and a second conducting terminal <b>1374</b>. The control terminal <b>1370</b> of the third transistor <b>1375</b> is electrically coupled to the second resistor <b>1319</b> of the control unit <b>131</b> via the fifth resistor <b>1373</b>. The first conducting terminal <b>1372</b> of the third transistor <b>1375</b> is electrically coupled to the output terminal <b>143</b>. The second conducting terminal <b>1374</b> of the third transistor <b>1375</b> is grounded.</p>
<p id="p-0021" num="0020">The filter unit <b>135</b> includes a first capacitor <b>1351</b>, a second capacitor <b>1353</b>, a third capacitor <b>1355</b>, an inductor <b>1357</b>, a sixth resistor <b>1359</b> and a diode <b>1361</b>. The inductor <b>1357</b> and the sixth resistor <b>1359</b> are electrically coupled between the second conducting terminal <b>1334</b> of the second transistor <b>1334</b> and the output terminal <b>143</b> in series. One end of the inductor <b>1357</b> is electrically connected to the second conducting terminal <b>1334</b> and grounded via the first capacitor <b>1351</b>, and the other end of the inductor <b>1357</b> is electrically connected to the output terminal <b>143</b> via the sixth resistor <b>1359</b> and grounded via the second capacitor <b>1353</b>. The diode <b>1361</b> connects in parallel with the sixth resistor <b>1359</b>. The output terminal <b>143</b> is grounded via the third capacitor <b>1355</b>.</p>
<p id="p-0022" num="0021">In operation, when the liquid crystal display <b>10</b> is turned on, a logic high (1) is defined as the control signal and is transmitted to the control unit <b>131</b> via the control signal input <b>141</b>. The first transistor <b>1317</b> is then turned on. As the second conducting terminal <b>1320</b> of the first transistor <b>137</b> is grounded, a divided voltage between the second resistor <b>1319</b> and the third resistor <b>1331</b> is transmitted to the control terminal <b>1330</b> of the second transistor <b>1333</b> via the second resistor <b>1319</b>. In this embodiment, a resistance of the third resistor <b>1331</b> is much greater than that of the second resistor <b>1319</b>, such that the divided voltage can be defined as a logic low signal, to turn on the second transistor <b>1333</b>. The power-on signal is filtered by the filter unit <b>135</b> and then output to the display module via the output terminal <b>143</b>.</p>
<p id="p-0023" num="0022">Furthermore, when the liquid crystal display <b>10</b> is turned off, a logic low (0) is defined as the control signal and transmitted to the control unit <b>131</b> via the control signal input <b>141</b>. Thus the first transistor <b>1317</b> is turned off and the power-on signal from the power-on signal input <b>139</b> is defined as a logic high signal and transmitted to the control terminal <b>1330</b> of the second transistor <b>1333</b>. Thus the second transistor <b>1333</b> is turned off and no power-on signal is outputted from the output terminal <b>143</b>. Thus the display module <b>150</b> is turned off. Simultaneously the power-on signal from the power-on signal input <b>139</b> is also transmitted to turn on the third transistor <b>1375</b>. Thus, any residual electrical charges in the display module <b>150</b> may be immediately discharged via the current path formed by the fourth resistor <b>1371</b> and the third transistor <b>1375</b>, to ground.</p>
<p id="p-0024" num="0023">Referring to <figref idref="DRAWINGS">FIG. 4</figref>, the power management circuit <b>230</b> is similar to the power management circuit <b>130</b> of the <figref idref="DRAWINGS">FIG. 2</figref>, except that the power management circuit <b>230</b> further includes a delay unit <b>232</b> between a control signal input <b>241</b> and a control unit <b>232</b>. The delay unit <b>232</b> provides a delay time. The control signal is only transmitted to the control unit <b>234</b> after being delayed by the delay unit <b>232</b>. As a result, the boot splash screen phenomenon is eliminated during the powering-on process.</p>
<p id="p-0025" num="0024">Referring to <figref idref="DRAWINGS">FIG. 5</figref>, the delay unit <b>232</b> includes a seventh resistor <b>2311</b> and a fourth capacitor <b>2313</b>. The seventh resistor <b>2311</b> and the fourth capacitor <b>2313</b> form an RC delay circuit. The RC delay circuit may control the forwarding time of the switching unit by adjusting a resistance value of the seventh resistor <b>2311</b> and a capacitance value of the fourth capacitor <b>2313</b>.</p>
<p id="p-0026" num="0025">In alternative embodiments, when the control signal is a logic low signal (0), the first transistor <b>1317</b> is a pnp-BJT.</p>
<p id="p-0027" num="0026">It is believed that the present embodiments and their advantages will be understood from the foregoing description, and it will be apparent that various changes may be made thereto without departing from the spirit and scope of the embodiments or sacrificing all of their material advantages.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A power management circuit, comprising:
<claim-text>a power-on signal input configured to receive a power-on signal;</claim-text>
<claim-text>an output terminal configured to provide the power-on signal to a load, the output terminal grounded via a discharge unit;</claim-text>
<claim-text>a switching unit electrically connected between the power-on signal input and the output terminal, the switching unit comprising a first transistor and a first resistor, the first transistor comprising a control terminal, a first conducting terminal and a second conducting terminal; the power-on signal input connected to the first conducting terminal of the first transistor, and the power-on signal input connected to the control terminal of the first transistor via the first resistor;</claim-text>
<claim-text>a control signal input configured to receive a control signal; and</claim-text>
<claim-text>a control unit electrically connected to the control signal input, the control unit configured to selectively turn on the switching unit to output the power-on signal to a display module via the output terminal and selectively turn off the switching unit to cut off an electrical connection between the power-on signal input and the output terminal, the discharge unit configured to discharge residual electrical charges in the display module when the switching unit is turned off.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The power management circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the control unit comprises a second resistor, a third resistor and a second transistor; the second transistor comprising a control terminal, a first conducting terminal and a second conducting terminal; the control terminal of the second transistor is electrically coupled to the control signal input, the first conducting terminal of the second transistor is connected to the first resistor, the second conducting terminal of the second transistor is grounded.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The power management circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the discharge unit comprises a third transistor, a fourth resistor and a fifth resistor; the third transistor comprising a control terminal, a first conducting terminal and a second conducting terminal; the first conducting terminal of the third transistor is electrically coupled to the output terminal via the fourth resistor, the second conducting terminal of the third transistor is grounded; the control terminal of the third transistor is electrically coupled to the switching unit via the fifth resistor.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The power management circuit of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein when the control signal is a logic low signal, the third transistor is conductive, and the discharge unit releases residual charges in the display module.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The power management circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a filter unit configured to filter noise of the power-on signal and transmit a direct current to the display module.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The power management circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a delay unit, the delay unit providing a delay time for the control unit.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The power management circuit of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the delay unit includes an RC delay circuit configured to provide the delay time for the control unit.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. A liquid crystal display, comprising:
<claim-text>a driver circuit configured to output a control signal;</claim-text>
<claim-text>a display module; and</claim-text>
<claim-text>a power management circuit comprising:</claim-text>
<claim-text>a power-on signal input configured to receive a power-on signal;</claim-text>
<claim-text>an output terminal configured to selectively provide the power-on signal to the display module;</claim-text>
<claim-text>a discharge unit electrically connected between the output terminal and ground;</claim-text>
<claim-text>a switching unit electrically connected between the power-on signal input and the output terminal, the switching unit comprising a first transistor and a first resistor, the first transistor comprising a control terminal, a first conducting terminal and a second conducting terminal; the power-on signal input connected to the first conducting terminal of the first transistor, and the power-on signal input connected to the control terminal of the first transistor via the first resistor;</claim-text>
<claim-text>a control signal input configured to receive the control signal; and</claim-text>
<claim-text>a control unit electrically connected to the control signal input, the control unit configured to turn on the switching unit to output the power-on signal to the display module via the output terminal and turn off the switching unit to cut off an electrical connection between the power-on signal input and the output terminal,</claim-text>
<claim-text>wherein the discharge unit discharges residual electrical charges in the display module when the switching unit is turned off.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The liquid crystal display of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the control unit comprises a second resistor, a third resistor and a second transistor; the second transistor comprising a control terminal, a first conducting terminal and a second conducting terminal; the control terminal of the second transistor is electrically coupled to the control signal input, the first conducting terminal of the second transistor is connected to the first resistor, the second conducting terminal of the second transistor is grounded.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The liquid crystal display of <claim-ref idref="CLM-00009">claim 9</claim-ref>, the power management circuit further comprising a delay unit, the delay unit provides a delay time for the control unit.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. The liquid crystal display of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the delay unit includes an RC delay circuit configured to provide the delay time for the control unit.</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The liquid crystal display of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the discharge unit comprises a third transistor, a fourth resistor and a fifth resistor; the third transistor comprising a control terminal, a first conducting terminal and a second conducting terminal; the first conducting terminal of the third transistor is electrically coupled to the output terminal via the fourth resistor, the second conducting terminal of the third transistor is grounded; the control terminal of the third transistor is electrically coupled to the switching unit via the fifth resistor.</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. The liquid crystal display of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein when the control signal is a logic low signal, the third transistor is conductive.</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The liquid crystal display of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the power management circuit further comprising a filter unit, the filter unit configured to filter noise of the power-on signal and transmit direct current to the display module.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. A power management circuit, comprising:
<claim-text>a power-on signal input configured to receive a power-on signal;</claim-text>
<claim-text>an output terminal configured to provide the power-on signal to a load, the output terminal grounded via a discharge unit;</claim-text>
<claim-text>a switching unit electrically connected between the power-on signal input and the output terminal, the switching unit comprising a first transistor and a first resistor, the first transistor comprising a control terminal, a first conducting terminal and a second conducting terminal; the power-on signal input connected to the first conducting terminal of the first transistor, and the power-on signal input connected to the control terminal of the first transistor via the first resistor,</claim-text>
<claim-text>a control signal input configured to receive a first control signal and a second control signal;</claim-text>
<claim-text>a control unit electrically connected to the control signal input, and</claim-text>
<claim-text>wherein when the control unit receiving the first control signal, the power-on signal is transmitted to the load via the first transistor; when the control unit receiving the second control signal, the first transistor turns off and the discharge unit discharges residual electrical charges in the load when the switching unit is turned off.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The power management circuit of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising a delay unit, the delay unit providing a delay time for the control unit.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The power management circuit of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the delay unit comprises an RC delay circuit configured to provide the delay time for the control unit. </claim-text>
</claim>
</claims>
</us-patent-grant>
