# RTL-Design-of-SPI-Master-in-verilog