
STM32_Othello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077cc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  080078d8  080078d8  000088d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d00  08007d00  00009088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d00  08007d00  00008d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d08  08007d08  00009088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d08  08007d08  00008d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d0c  08007d0c  00008d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08007d10  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000154c  20000088  08007d98  00009088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015d4  08007d98  000095d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012104  00000000  00000000  000090b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f87  00000000  00000000  0001b1b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  0001e140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000def  00000000  00000000  0001f2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019358  00000000  00000000  000200bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015294  00000000  00000000  00039417  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e297  00000000  00000000  0004e6ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc942  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004de4  00000000  00000000  000dc988  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000e176c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	080078c0 	.word	0x080078c0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	080078c0 	.word	0x080078c0

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <Challenge_Init>:

/**
 * @brief Initialize challenge mode module
 */
Challenge_Status_t Challenge_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    memset(&g_challenge_ctx, 0, sizeof(Challenge_Context_t));
 8000160:	2214      	movs	r2, #20
 8000162:	2100      	movs	r1, #0
 8000164:	4805      	ldr	r0, [pc, #20]	@ (800017c <Challenge_Init+0x20>)
 8000166:	f006 ff1d 	bl	8006fa4 <memset>
    g_challenge_ctx.state = CHALLENGE_STATE_INACTIVE;
 800016a:	4b04      	ldr	r3, [pc, #16]	@ (800017c <Challenge_Init+0x20>)
 800016c:	2200      	movs	r2, #0
 800016e:	701a      	strb	r2, [r3, #0]
    g_challenge_ctx.initialized = true;
 8000170:	4b02      	ldr	r3, [pc, #8]	@ (800017c <Challenge_Init+0x20>)
 8000172:	2201      	movs	r2, #1
 8000174:	741a      	strb	r2, [r3, #16]

    return CHALLENGE_OK;
 8000176:	2300      	movs	r3, #0
}
 8000178:	4618      	mov	r0, r3
 800017a:	bd80      	pop	{r7, pc}
 800017c:	200000a4 	.word	0x200000a4

08000180 <Challenge_Start>:

/**
 * @brief Start new challenge session
 */
Challenge_Status_t Challenge_Start(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	af00      	add	r7, sp, #0
    if (!g_challenge_ctx.initialized) {
 8000184:	4b13      	ldr	r3, [pc, #76]	@ (80001d4 <Challenge_Start+0x54>)
 8000186:	7c1b      	ldrb	r3, [r3, #16]
 8000188:	f083 0301 	eor.w	r3, r3, #1
 800018c:	b2db      	uxtb	r3, r3
 800018e:	2b00      	cmp	r3, #0
 8000190:	d001      	beq.n	8000196 <Challenge_Start+0x16>
        return CHALLENGE_ERROR;
 8000192:	2301      	movs	r3, #1
 8000194:	e01c      	b.n	80001d0 <Challenge_Start+0x50>
    }

    // Reset all statistics
    g_challenge_ctx.state = CHALLENGE_STATE_ACTIVE;
 8000196:	4b0f      	ldr	r3, [pc, #60]	@ (80001d4 <Challenge_Start+0x54>)
 8000198:	2201      	movs	r2, #1
 800019a:	701a      	strb	r2, [r3, #0]
    g_challenge_ctx.total_score = 0;
 800019c:	4b0d      	ldr	r3, [pc, #52]	@ (80001d4 <Challenge_Start+0x54>)
 800019e:	2200      	movs	r2, #0
 80001a0:	805a      	strh	r2, [r3, #2]
    g_challenge_ctx.consecutive_losses = 0;
 80001a2:	4b0c      	ldr	r3, [pc, #48]	@ (80001d4 <Challenge_Start+0x54>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	711a      	strb	r2, [r3, #4]
    g_challenge_ctx.games_played = 0;
 80001a8:	4b0a      	ldr	r3, [pc, #40]	@ (80001d4 <Challenge_Start+0x54>)
 80001aa:	2200      	movs	r2, #0
 80001ac:	715a      	strb	r2, [r3, #5]
    g_challenge_ctx.games_won = 0;
 80001ae:	4b09      	ldr	r3, [pc, #36]	@ (80001d4 <Challenge_Start+0x54>)
 80001b0:	2200      	movs	r2, #0
 80001b2:	719a      	strb	r2, [r3, #6]
    g_challenge_ctx.games_lost = 0;
 80001b4:	4b07      	ldr	r3, [pc, #28]	@ (80001d4 <Challenge_Start+0x54>)
 80001b6:	2200      	movs	r2, #0
 80001b8:	71da      	strb	r2, [r3, #7]
    g_challenge_ctx.games_drawn = 0;
 80001ba:	4b06      	ldr	r3, [pc, #24]	@ (80001d4 <Challenge_Start+0x54>)
 80001bc:	2200      	movs	r2, #0
 80001be:	721a      	strb	r2, [r3, #8]
    g_challenge_ctx.start_time = HAL_GetTick();
 80001c0:	f003 fcfe 	bl	8003bc0 <HAL_GetTick>
 80001c4:	4603      	mov	r3, r0
 80001c6:	4a03      	ldr	r2, [pc, #12]	@ (80001d4 <Challenge_Start+0x54>)
 80001c8:	60d3      	str	r3, [r2, #12]

    // Send initial status to PC
    Challenge_SendStatusUpdate();
 80001ca:	f000 f8bd 	bl	8000348 <Challenge_SendStatusUpdate>

    return CHALLENGE_OK;
 80001ce:	2300      	movs	r3, #0
}
 80001d0:	4618      	mov	r0, r3
 80001d2:	bd80      	pop	{r7, pc}
 80001d4:	200000a4 	.word	0x200000a4

080001d8 <Challenge_End>:

/**
 * @brief End current challenge session
 */
Challenge_Status_t Challenge_End(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
    if (!g_challenge_ctx.initialized) {
 80001dc:	4b08      	ldr	r3, [pc, #32]	@ (8000200 <Challenge_End+0x28>)
 80001de:	7c1b      	ldrb	r3, [r3, #16]
 80001e0:	f083 0301 	eor.w	r3, r3, #1
 80001e4:	b2db      	uxtb	r3, r3
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d001      	beq.n	80001ee <Challenge_End+0x16>
        return CHALLENGE_ERROR;
 80001ea:	2301      	movs	r3, #1
 80001ec:	e005      	b.n	80001fa <Challenge_End+0x22>
    }

    g_challenge_ctx.state = CHALLENGE_STATE_INACTIVE;
 80001ee:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <Challenge_End+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]

    // Send final status to PC
    Challenge_SendStatusUpdate();
 80001f4:	f000 f8a8 	bl	8000348 <Challenge_SendStatusUpdate>

    return CHALLENGE_OK;
 80001f8:	2300      	movs	r3, #0
}
 80001fa:	4618      	mov	r0, r3
 80001fc:	bd80      	pop	{r7, pc}
 80001fe:	bf00      	nop
 8000200:	200000a4 	.word	0x200000a4

08000204 <Challenge_ProcessGameResult>:

/**
 * @brief Process game result and update challenge state
 */
Challenge_Status_t Challenge_ProcessGameResult(const GameState_t* game_state)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
    if (!g_challenge_ctx.initialized || !game_state) {
 800020c:	4b38      	ldr	r3, [pc, #224]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800020e:	7c1b      	ldrb	r3, [r3, #16]
 8000210:	f083 0301 	eor.w	r3, r3, #1
 8000214:	b2db      	uxtb	r3, r3
 8000216:	2b00      	cmp	r3, #0
 8000218:	d102      	bne.n	8000220 <Challenge_ProcessGameResult+0x1c>
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d101      	bne.n	8000224 <Challenge_ProcessGameResult+0x20>
        return CHALLENGE_ERROR;
 8000220:	2301      	movs	r3, #1
 8000222:	e061      	b.n	80002e8 <Challenge_ProcessGameResult+0xe4>
    }

    if (g_challenge_ctx.state != CHALLENGE_STATE_ACTIVE) {
 8000224:	4b32      	ldr	r3, [pc, #200]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	2b01      	cmp	r3, #1
 800022a:	d001      	beq.n	8000230 <Challenge_ProcessGameResult+0x2c>
        return CHALLENGE_ERROR;
 800022c:	2301      	movs	r3, #1
 800022e:	e05b      	b.n	80002e8 <Challenge_ProcessGameResult+0xe4>
    }

    // Increment games played
    g_challenge_ctx.games_played++;
 8000230:	4b2f      	ldr	r3, [pc, #188]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000232:	795b      	ldrb	r3, [r3, #5]
 8000234:	3301      	adds	r3, #1
 8000236:	b2da      	uxtb	r2, r3
 8000238:	4b2d      	ldr	r3, [pc, #180]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800023a:	715a      	strb	r2, [r3, #5]

    // Determine game result (assuming player is BLACK)
    PieceType_t winner = Othello_GetWinner(game_state);
 800023c:	6878      	ldr	r0, [r7, #4]
 800023e:	f002 fa71 	bl	8002724 <Othello_GetWinner>
 8000242:	4603      	mov	r3, r0
 8000244:	73fb      	strb	r3, [r7, #15]
    uint8_t player_score = game_state->black_count;
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800024c:	73bb      	strb	r3, [r7, #14]

    if (winner == PIECE_BLACK) {
 800024e:	7bfb      	ldrb	r3, [r7, #15]
 8000250:	2b01      	cmp	r3, #1
 8000252:	d111      	bne.n	8000278 <Challenge_ProcessGameResult+0x74>
        // Player won
        g_challenge_ctx.games_won++;
 8000254:	4b26      	ldr	r3, [pc, #152]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000256:	799b      	ldrb	r3, [r3, #6]
 8000258:	3301      	adds	r3, #1
 800025a:	b2da      	uxtb	r2, r3
 800025c:	4b24      	ldr	r3, [pc, #144]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800025e:	719a      	strb	r2, [r3, #6]
        g_challenge_ctx.consecutive_losses = 0;  // Reset consecutive losses
 8000260:	4b23      	ldr	r3, [pc, #140]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000262:	2200      	movs	r2, #0
 8000264:	711a      	strb	r2, [r3, #4]
        g_challenge_ctx.total_score += player_score;
 8000266:	4b22      	ldr	r3, [pc, #136]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000268:	885a      	ldrh	r2, [r3, #2]
 800026a:	7bbb      	ldrb	r3, [r7, #14]
 800026c:	b29b      	uxth	r3, r3
 800026e:	4413      	add	r3, r2
 8000270:	b29a      	uxth	r2, r3
 8000272:	4b1f      	ldr	r3, [pc, #124]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000274:	805a      	strh	r2, [r3, #2]
 8000276:	e020      	b.n	80002ba <Challenge_ProcessGameResult+0xb6>
    } else if (winner == PIECE_WHITE) {
 8000278:	7bfb      	ldrb	r3, [r7, #15]
 800027a:	2b02      	cmp	r3, #2
 800027c:	d10c      	bne.n	8000298 <Challenge_ProcessGameResult+0x94>
        // Player lost
        g_challenge_ctx.games_lost++;
 800027e:	4b1c      	ldr	r3, [pc, #112]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000280:	79db      	ldrb	r3, [r3, #7]
 8000282:	3301      	adds	r3, #1
 8000284:	b2da      	uxtb	r2, r3
 8000286:	4b1a      	ldr	r3, [pc, #104]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000288:	71da      	strb	r2, [r3, #7]
        g_challenge_ctx.consecutive_losses++;
 800028a:	4b19      	ldr	r3, [pc, #100]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800028c:	791b      	ldrb	r3, [r3, #4]
 800028e:	3301      	adds	r3, #1
 8000290:	b2da      	uxtb	r2, r3
 8000292:	4b17      	ldr	r3, [pc, #92]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000294:	711a      	strb	r2, [r3, #4]
 8000296:	e010      	b.n	80002ba <Challenge_ProcessGameResult+0xb6>
        // No score added for losses
    } else {
        // Draw
        g_challenge_ctx.games_drawn++;
 8000298:	4b15      	ldr	r3, [pc, #84]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800029a:	7a1b      	ldrb	r3, [r3, #8]
 800029c:	3301      	adds	r3, #1
 800029e:	b2da      	uxtb	r2, r3
 80002a0:	4b13      	ldr	r3, [pc, #76]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002a2:	721a      	strb	r2, [r3, #8]
        g_challenge_ctx.consecutive_losses = 0;  // Reset consecutive losses
 80002a4:	4b12      	ldr	r3, [pc, #72]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	711a      	strb	r2, [r3, #4]
        g_challenge_ctx.total_score += player_score;  // Add score for draw
 80002aa:	4b11      	ldr	r3, [pc, #68]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002ac:	885a      	ldrh	r2, [r3, #2]
 80002ae:	7bbb      	ldrb	r3, [r7, #14]
 80002b0:	b29b      	uxth	r3, r3
 80002b2:	4413      	add	r3, r2
 80002b4:	b29a      	uxth	r2, r3
 80002b6:	4b0e      	ldr	r3, [pc, #56]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002b8:	805a      	strh	r2, [r3, #2]
    }

    // Update state based on conditions
    Challenge_UpdateState();
 80002ba:	f000 f867 	bl	800038c <Challenge_UpdateState>

    // Send status update to PC
    Challenge_SendStatusUpdate();
 80002be:	f000 f843 	bl	8000348 <Challenge_SendStatusUpdate>

    // Check for special conditions
    if (g_challenge_ctx.state == CHALLENGE_STATE_WIN) {
 80002c2:	4b0b      	ldr	r3, [pc, #44]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	2b02      	cmp	r3, #2
 80002c8:	d104      	bne.n	80002d4 <Challenge_ProcessGameResult+0xd0>
        Challenge_DisplayResult(CHALLENGE_WIN);
 80002ca:	2002      	movs	r0, #2
 80002cc:	f000 f878 	bl	80003c0 <Challenge_DisplayResult>
        return CHALLENGE_WIN;
 80002d0:	2302      	movs	r3, #2
 80002d2:	e009      	b.n	80002e8 <Challenge_ProcessGameResult+0xe4>
    } else if (g_challenge_ctx.state == CHALLENGE_STATE_GAME_OVER) {
 80002d4:	4b06      	ldr	r3, [pc, #24]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	2b03      	cmp	r3, #3
 80002da:	d104      	bne.n	80002e6 <Challenge_ProcessGameResult+0xe2>
        Challenge_DisplayResult(CHALLENGE_GAME_OVER);
 80002dc:	2003      	movs	r0, #3
 80002de:	f000 f86f 	bl	80003c0 <Challenge_DisplayResult>
        return CHALLENGE_GAME_OVER;
 80002e2:	2303      	movs	r3, #3
 80002e4:	e000      	b.n	80002e8 <Challenge_ProcessGameResult+0xe4>
    }

    return CHALLENGE_OK;
 80002e6:	2300      	movs	r3, #0
}
 80002e8:	4618      	mov	r0, r3
 80002ea:	3710      	adds	r7, #16
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	200000a4 	.word	0x200000a4

080002f4 <Challenge_GetState>:

/**
 * @brief Get current challenge state
 */
Challenge_State_t Challenge_GetState(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
    return g_challenge_ctx.state;
 80002f8:	4b02      	ldr	r3, [pc, #8]	@ (8000304 <Challenge_GetState+0x10>)
 80002fa:	781b      	ldrb	r3, [r3, #0]
}
 80002fc:	4618      	mov	r0, r3
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	200000a4 	.word	0x200000a4

08000308 <Challenge_IsWinConditionMet>:

/**
 * @brief Check if win condition is met
 */
bool Challenge_IsWinConditionMet(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
    return (g_challenge_ctx.total_score >= CHALLENGE_WIN_SCORE);
 800030c:	4b05      	ldr	r3, [pc, #20]	@ (8000324 <Challenge_IsWinConditionMet+0x1c>)
 800030e:	885b      	ldrh	r3, [r3, #2]
 8000310:	2b31      	cmp	r3, #49	@ 0x31
 8000312:	bf8c      	ite	hi
 8000314:	2301      	movhi	r3, #1
 8000316:	2300      	movls	r3, #0
 8000318:	b2db      	uxtb	r3, r3
}
 800031a:	4618      	mov	r0, r3
 800031c:	46bd      	mov	sp, r7
 800031e:	bc80      	pop	{r7}
 8000320:	4770      	bx	lr
 8000322:	bf00      	nop
 8000324:	200000a4 	.word	0x200000a4

08000328 <Challenge_IsGameOverConditionMet>:

/**
 * @brief Check if game over condition is met
 */
bool Challenge_IsGameOverConditionMet(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
    return (g_challenge_ctx.consecutive_losses >= CHALLENGE_MAX_LOSSES);
 800032c:	4b05      	ldr	r3, [pc, #20]	@ (8000344 <Challenge_IsGameOverConditionMet+0x1c>)
 800032e:	791b      	ldrb	r3, [r3, #4]
 8000330:	2b01      	cmp	r3, #1
 8000332:	bf8c      	ite	hi
 8000334:	2301      	movhi	r3, #1
 8000336:	2300      	movls	r3, #0
 8000338:	b2db      	uxtb	r3, r3
}
 800033a:	4618      	mov	r0, r3
 800033c:	46bd      	mov	sp, r7
 800033e:	bc80      	pop	{r7}
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	200000a4 	.word	0x200000a4

08000348 <Challenge_SendStatusUpdate>:

/**
 * @brief Send challenge status update to PC
 */
Challenge_Status_t Challenge_SendStatusUpdate(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
    // Use CMD_SCORE_UPDATE to send challenge status
    // game_result: 0=ongoing, 1=win, 2=game_over
    uint8_t game_result = 0;
 800034e:	2300      	movs	r3, #0
 8000350:	71fb      	strb	r3, [r7, #7]
    if (g_challenge_ctx.state == CHALLENGE_STATE_WIN) {
 8000352:	4b0d      	ldr	r3, [pc, #52]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b02      	cmp	r3, #2
 8000358:	d102      	bne.n	8000360 <Challenge_SendStatusUpdate+0x18>
        game_result = 1;
 800035a:	2301      	movs	r3, #1
 800035c:	71fb      	strb	r3, [r7, #7]
 800035e:	e005      	b.n	800036c <Challenge_SendStatusUpdate+0x24>
    } else if (g_challenge_ctx.state == CHALLENGE_STATE_GAME_OVER) {
 8000360:	4b09      	ldr	r3, [pc, #36]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b03      	cmp	r3, #3
 8000366:	d101      	bne.n	800036c <Challenge_SendStatusUpdate+0x24>
        game_result = 2;
 8000368:	2302      	movs	r3, #2
 800036a:	71fb      	strb	r3, [r7, #7]
    }

    Protocol_SendScoreUpdate(
 800036c:	4b06      	ldr	r3, [pc, #24]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 800036e:	7998      	ldrb	r0, [r3, #6]
 8000370:	4b05      	ldr	r3, [pc, #20]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 8000372:	79d9      	ldrb	r1, [r3, #7]
 8000374:	4b04      	ldr	r3, [pc, #16]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 8000376:	885a      	ldrh	r2, [r3, #2]
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	f003 f962 	bl	8003642 <Protocol_SendScoreUpdate>
        g_challenge_ctx.games_lost,
        g_challenge_ctx.total_score,
        game_result
    );

    return CHALLENGE_OK;
 800037e:	2300      	movs	r3, #0
}
 8000380:	4618      	mov	r0, r3
 8000382:	3708      	adds	r7, #8
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	200000a4 	.word	0x200000a4

0800038c <Challenge_UpdateState>:

/**
 * @brief Update challenge state based on conditions
 */
static void Challenge_UpdateState(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
    // Check win condition first
    if (Challenge_IsWinConditionMet()) {
 8000390:	f7ff ffba 	bl	8000308 <Challenge_IsWinConditionMet>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d003      	beq.n	80003a2 <Challenge_UpdateState+0x16>
        g_challenge_ctx.state = CHALLENGE_STATE_WIN;
 800039a:	4b08      	ldr	r3, [pc, #32]	@ (80003bc <Challenge_UpdateState+0x30>)
 800039c:	2202      	movs	r2, #2
 800039e:	701a      	strb	r2, [r3, #0]
        return;
 80003a0:	e00b      	b.n	80003ba <Challenge_UpdateState+0x2e>
    }

    // Check game over condition
    if (Challenge_IsGameOverConditionMet()) {
 80003a2:	f7ff ffc1 	bl	8000328 <Challenge_IsGameOverConditionMet>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d003      	beq.n	80003b4 <Challenge_UpdateState+0x28>
        g_challenge_ctx.state = CHALLENGE_STATE_GAME_OVER;
 80003ac:	4b03      	ldr	r3, [pc, #12]	@ (80003bc <Challenge_UpdateState+0x30>)
 80003ae:	2203      	movs	r2, #3
 80003b0:	701a      	strb	r2, [r3, #0]
        return;
 80003b2:	e002      	b.n	80003ba <Challenge_UpdateState+0x2e>
    }

    // Otherwise remain active
    g_challenge_ctx.state = CHALLENGE_STATE_ACTIVE;
 80003b4:	4b01      	ldr	r3, [pc, #4]	@ (80003bc <Challenge_UpdateState+0x30>)
 80003b6:	2201      	movs	r2, #1
 80003b8:	701a      	strb	r2, [r3, #0]
}
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	200000a4 	.word	0x200000a4

080003c0 <Challenge_DisplayResult>:

/**
 * @brief Display result on LED matrix
 */
static void Challenge_DisplayResult(Challenge_Status_t result)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	71fb      	strb	r3, [r7, #7]
    if (result == CHALLENGE_WIN) {
 80003ca:	79fb      	ldrb	r3, [r7, #7]
 80003cc:	2b02      	cmp	r3, #2
 80003ce:	d10c      	bne.n	80003ea <Challenge_DisplayResult+0x2a>
        // Display "WIN" on LED matrix (Plan A: sequential character display)
        LED_Text_Display_Sequential("WIN", WS2812B_COLOR_GREEN, 1000);
 80003d0:	2300      	movs	r3, #0
 80003d2:	733b      	strb	r3, [r7, #12]
 80003d4:	23ff      	movs	r3, #255	@ 0xff
 80003d6:	737b      	strb	r3, [r7, #13]
 80003d8:	2300      	movs	r3, #0
 80003da:	73bb      	strb	r3, [r7, #14]
 80003dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80003e0:	68f9      	ldr	r1, [r7, #12]
 80003e2:	480b      	ldr	r0, [pc, #44]	@ (8000410 <Challenge_DisplayResult+0x50>)
 80003e4:	f000 fd94 	bl	8000f10 <LED_Text_Display_Sequential>
    } else if (result == CHALLENGE_GAME_OVER) {
        // Display "OVER" on LED matrix (Plan A: sequential character display)
        LED_Text_Display_Sequential("OVER", WS2812B_COLOR_RED, 1000);
    }
}
 80003e8:	e00e      	b.n	8000408 <Challenge_DisplayResult+0x48>
    } else if (result == CHALLENGE_GAME_OVER) {
 80003ea:	79fb      	ldrb	r3, [r7, #7]
 80003ec:	2b03      	cmp	r3, #3
 80003ee:	d10b      	bne.n	8000408 <Challenge_DisplayResult+0x48>
        LED_Text_Display_Sequential("OVER", WS2812B_COLOR_RED, 1000);
 80003f0:	23ff      	movs	r3, #255	@ 0xff
 80003f2:	723b      	strb	r3, [r7, #8]
 80003f4:	2300      	movs	r3, #0
 80003f6:	727b      	strb	r3, [r7, #9]
 80003f8:	2300      	movs	r3, #0
 80003fa:	72bb      	strb	r3, [r7, #10]
 80003fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000400:	68b9      	ldr	r1, [r7, #8]
 8000402:	4804      	ldr	r0, [pc, #16]	@ (8000414 <Challenge_DisplayResult+0x54>)
 8000404:	f000 fd84 	bl	8000f10 <LED_Text_Display_Sequential>
}
 8000408:	bf00      	nop
 800040a:	3710      	adds	r7, #16
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	080078d8 	.word	0x080078d8
 8000414:	080078dc 	.word	0x080078dc

08000418 <Game_Control_Init>:

/**
 * @brief Initialize game control module
 */
Game_Control_Status_t Game_Control_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
    if (game_ctrl_ctx.initialized) {
 800041c:	4b0d      	ldr	r3, [pc, #52]	@ (8000454 <Game_Control_Init+0x3c>)
 800041e:	7c1b      	ldrb	r3, [r3, #16]
 8000420:	2b00      	cmp	r3, #0
 8000422:	d001      	beq.n	8000428 <Game_Control_Init+0x10>
        return GAME_CTRL_OK;
 8000424:	2300      	movs	r3, #0
 8000426:	e013      	b.n	8000450 <Game_Control_Init+0x38>
    }

    // Initialize context
    memset(&game_ctrl_ctx, 0, sizeof(Game_Control_Context_t));
 8000428:	2214      	movs	r2, #20
 800042a:	2100      	movs	r1, #0
 800042c:	4809      	ldr	r0, [pc, #36]	@ (8000454 <Game_Control_Init+0x3c>)
 800042e:	f006 fdb9 	bl	8006fa4 <memset>
    game_ctrl_ctx.state = GAME_CTRL_STATE_IDLE;
 8000432:	4b08      	ldr	r3, [pc, #32]	@ (8000454 <Game_Control_Init+0x3c>)
 8000434:	2200      	movs	r2, #0
 8000436:	701a      	strb	r2, [r3, #0]
    game_ctrl_ctx.prev_state = GAME_CTRL_STATE_IDLE;
 8000438:	4b06      	ldr	r3, [pc, #24]	@ (8000454 <Game_Control_Init+0x3c>)
 800043a:	2200      	movs	r2, #0
 800043c:	705a      	strb	r2, [r3, #1]
    game_ctrl_ctx.state_enter_time = HAL_GetTick();
 800043e:	f003 fbbf 	bl	8003bc0 <HAL_GetTick>
 8000442:	4603      	mov	r3, r0
 8000444:	4a03      	ldr	r2, [pc, #12]	@ (8000454 <Game_Control_Init+0x3c>)
 8000446:	6053      	str	r3, [r2, #4]
    game_ctrl_ctx.initialized = true;
 8000448:	4b02      	ldr	r3, [pc, #8]	@ (8000454 <Game_Control_Init+0x3c>)
 800044a:	2201      	movs	r2, #1
 800044c:	741a      	strb	r2, [r3, #16]

    return GAME_CTRL_OK;
 800044e:	2300      	movs	r3, #0
}
 8000450:	4618      	mov	r0, r3
 8000452:	bd80      	pop	{r7, pc}
 8000454:	200000b8 	.word	0x200000b8

08000458 <Game_Control_Start>:

/**
 * @brief Start new game
 */
Game_Control_Status_t Game_Control_Start(GameState_t* game_state)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
    if (!game_ctrl_ctx.initialized || !game_state) {
 8000460:	4b14      	ldr	r3, [pc, #80]	@ (80004b4 <Game_Control_Start+0x5c>)
 8000462:	7c1b      	ldrb	r3, [r3, #16]
 8000464:	f083 0301 	eor.w	r3, r3, #1
 8000468:	b2db      	uxtb	r3, r3
 800046a:	2b00      	cmp	r3, #0
 800046c:	d102      	bne.n	8000474 <Game_Control_Start+0x1c>
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d101      	bne.n	8000478 <Game_Control_Start+0x20>
        return GAME_CTRL_ERROR;
 8000474:	2301      	movs	r3, #1
 8000476:	e018      	b.n	80004aa <Game_Control_Start+0x52>
    }

    // Can only start from IDLE or ENDED state
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_IDLE &&
 8000478:	4b0e      	ldr	r3, [pc, #56]	@ (80004b4 <Game_Control_Start+0x5c>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b00      	cmp	r3, #0
 800047e:	d005      	beq.n	800048c <Game_Control_Start+0x34>
        game_ctrl_ctx.state != GAME_CTRL_STATE_ENDED) {
 8000480:	4b0c      	ldr	r3, [pc, #48]	@ (80004b4 <Game_Control_Start+0x5c>)
 8000482:	781b      	ldrb	r3, [r3, #0]
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_IDLE &&
 8000484:	2b03      	cmp	r3, #3
 8000486:	d001      	beq.n	800048c <Game_Control_Start+0x34>
        return GAME_CTRL_INVALID_STATE;
 8000488:	2302      	movs	r3, #2
 800048a:	e00e      	b.n	80004aa <Game_Control_Start+0x52>
    }

    // Initialize new game
    Othello_NewGame(game_state);
 800048c:	6878      	ldr	r0, [r7, #4]
 800048e:	f001 ff55 	bl	800233c <Othello_NewGame>

    // Reset pause time tracking
    game_ctrl_ctx.total_pause_time = 0;
 8000492:	4b08      	ldr	r3, [pc, #32]	@ (80004b4 <Game_Control_Start+0x5c>)
 8000494:	2200      	movs	r2, #0
 8000496:	60da      	str	r2, [r3, #12]
    game_ctrl_ctx.pause_start_time = 0;
 8000498:	4b06      	ldr	r3, [pc, #24]	@ (80004b4 <Game_Control_Start+0x5c>)
 800049a:	2200      	movs	r2, #0
 800049c:	609a      	str	r2, [r3, #8]

    // Enter PLAYING state
    Game_Control_EnterState(GAME_CTRL_STATE_PLAYING);
 800049e:	2001      	movs	r0, #1
 80004a0:	f000 f9ac 	bl	80007fc <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 80004a4:	f000 f9c2 	bl	800082c <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 80004a8:	2300      	movs	r3, #0
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	3708      	adds	r7, #8
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	200000b8 	.word	0x200000b8

080004b8 <Game_Control_Pause>:

/**
 * @brief Pause game
 */
Game_Control_Status_t Game_Control_Pause(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
    if (!game_ctrl_ctx.initialized) {
 80004bc:	4b0d      	ldr	r3, [pc, #52]	@ (80004f4 <Game_Control_Pause+0x3c>)
 80004be:	7c1b      	ldrb	r3, [r3, #16]
 80004c0:	f083 0301 	eor.w	r3, r3, #1
 80004c4:	b2db      	uxtb	r3, r3
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <Game_Control_Pause+0x16>
        return GAME_CTRL_ERROR;
 80004ca:	2301      	movs	r3, #1
 80004cc:	e010      	b.n	80004f0 <Game_Control_Pause+0x38>
    }

    // Can only pause from PLAYING state
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_PLAYING) {
 80004ce:	4b09      	ldr	r3, [pc, #36]	@ (80004f4 <Game_Control_Pause+0x3c>)
 80004d0:	781b      	ldrb	r3, [r3, #0]
 80004d2:	2b01      	cmp	r3, #1
 80004d4:	d001      	beq.n	80004da <Game_Control_Pause+0x22>
        return GAME_CTRL_INVALID_STATE;
 80004d6:	2302      	movs	r3, #2
 80004d8:	e00a      	b.n	80004f0 <Game_Control_Pause+0x38>
    }

    // Record pause start time
    game_ctrl_ctx.pause_start_time = HAL_GetTick();
 80004da:	f003 fb71 	bl	8003bc0 <HAL_GetTick>
 80004de:	4603      	mov	r3, r0
 80004e0:	4a04      	ldr	r2, [pc, #16]	@ (80004f4 <Game_Control_Pause+0x3c>)
 80004e2:	6093      	str	r3, [r2, #8]

    // Enter PAUSED state
    Game_Control_EnterState(GAME_CTRL_STATE_PAUSED);
 80004e4:	2002      	movs	r0, #2
 80004e6:	f000 f989 	bl	80007fc <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 80004ea:	f000 f99f 	bl	800082c <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 80004ee:	2300      	movs	r3, #0
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	200000b8 	.word	0x200000b8

080004f8 <Game_Control_Resume>:

/**
 * @brief Resume game
 */
Game_Control_Status_t Game_Control_Resume(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
    if (!game_ctrl_ctx.initialized) {
 80004fe:	4b14      	ldr	r3, [pc, #80]	@ (8000550 <Game_Control_Resume+0x58>)
 8000500:	7c1b      	ldrb	r3, [r3, #16]
 8000502:	f083 0301 	eor.w	r3, r3, #1
 8000506:	b2db      	uxtb	r3, r3
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <Game_Control_Resume+0x18>
        return GAME_CTRL_ERROR;
 800050c:	2301      	movs	r3, #1
 800050e:	e01b      	b.n	8000548 <Game_Control_Resume+0x50>
    }

    // Can only resume from PAUSED state
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_PAUSED) {
 8000510:	4b0f      	ldr	r3, [pc, #60]	@ (8000550 <Game_Control_Resume+0x58>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	2b02      	cmp	r3, #2
 8000516:	d001      	beq.n	800051c <Game_Control_Resume+0x24>
        return GAME_CTRL_INVALID_STATE;
 8000518:	2302      	movs	r3, #2
 800051a:	e015      	b.n	8000548 <Game_Control_Resume+0x50>
    }

    // Calculate pause duration and add to total
    uint32_t pause_duration = HAL_GetTick() - game_ctrl_ctx.pause_start_time;
 800051c:	f003 fb50 	bl	8003bc0 <HAL_GetTick>
 8000520:	4602      	mov	r2, r0
 8000522:	4b0b      	ldr	r3, [pc, #44]	@ (8000550 <Game_Control_Resume+0x58>)
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	1ad3      	subs	r3, r2, r3
 8000528:	607b      	str	r3, [r7, #4]
    game_ctrl_ctx.total_pause_time += pause_duration;
 800052a:	4b09      	ldr	r3, [pc, #36]	@ (8000550 <Game_Control_Resume+0x58>)
 800052c:	68da      	ldr	r2, [r3, #12]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4413      	add	r3, r2
 8000532:	4a07      	ldr	r2, [pc, #28]	@ (8000550 <Game_Control_Resume+0x58>)
 8000534:	60d3      	str	r3, [r2, #12]
    game_ctrl_ctx.pause_start_time = 0;
 8000536:	4b06      	ldr	r3, [pc, #24]	@ (8000550 <Game_Control_Resume+0x58>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]

    // Enter PLAYING state
    Game_Control_EnterState(GAME_CTRL_STATE_PLAYING);
 800053c:	2001      	movs	r0, #1
 800053e:	f000 f95d 	bl	80007fc <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 8000542:	f000 f973 	bl	800082c <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 8000546:	2300      	movs	r3, #0
}
 8000548:	4618      	mov	r0, r3
 800054a:	3708      	adds	r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	200000b8 	.word	0x200000b8

08000554 <Game_Control_End>:

/**
 * @brief End game
 */
Game_Control_Status_t Game_Control_End(GameState_t* game_state)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
    if (!game_ctrl_ctx.initialized || !game_state) {
 800055c:	4b1e      	ldr	r3, [pc, #120]	@ (80005d8 <Game_Control_End+0x84>)
 800055e:	7c1b      	ldrb	r3, [r3, #16]
 8000560:	f083 0301 	eor.w	r3, r3, #1
 8000564:	b2db      	uxtb	r3, r3
 8000566:	2b00      	cmp	r3, #0
 8000568:	d102      	bne.n	8000570 <Game_Control_End+0x1c>
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d101      	bne.n	8000574 <Game_Control_End+0x20>
        return GAME_CTRL_ERROR;
 8000570:	2301      	movs	r3, #1
 8000572:	e02c      	b.n	80005ce <Game_Control_End+0x7a>
    }

    // Can end from PLAYING or PAUSED state
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_PLAYING &&
 8000574:	4b18      	ldr	r3, [pc, #96]	@ (80005d8 <Game_Control_End+0x84>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	2b01      	cmp	r3, #1
 800057a:	d005      	beq.n	8000588 <Game_Control_End+0x34>
        game_ctrl_ctx.state != GAME_CTRL_STATE_PAUSED) {
 800057c:	4b16      	ldr	r3, [pc, #88]	@ (80005d8 <Game_Control_End+0x84>)
 800057e:	781b      	ldrb	r3, [r3, #0]
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_PLAYING &&
 8000580:	2b02      	cmp	r3, #2
 8000582:	d001      	beq.n	8000588 <Game_Control_End+0x34>
        return GAME_CTRL_INVALID_STATE;
 8000584:	2302      	movs	r3, #2
 8000586:	e022      	b.n	80005ce <Game_Control_End+0x7a>
    }

    // If paused, finalize pause time
    if (game_ctrl_ctx.state == GAME_CTRL_STATE_PAUSED) {
 8000588:	4b13      	ldr	r3, [pc, #76]	@ (80005d8 <Game_Control_End+0x84>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b02      	cmp	r3, #2
 800058e:	d10f      	bne.n	80005b0 <Game_Control_End+0x5c>
        uint32_t pause_duration = HAL_GetTick() - game_ctrl_ctx.pause_start_time;
 8000590:	f003 fb16 	bl	8003bc0 <HAL_GetTick>
 8000594:	4602      	mov	r2, r0
 8000596:	4b10      	ldr	r3, [pc, #64]	@ (80005d8 <Game_Control_End+0x84>)
 8000598:	689b      	ldr	r3, [r3, #8]
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	60fb      	str	r3, [r7, #12]
        game_ctrl_ctx.total_pause_time += pause_duration;
 800059e:	4b0e      	ldr	r3, [pc, #56]	@ (80005d8 <Game_Control_End+0x84>)
 80005a0:	68da      	ldr	r2, [r3, #12]
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	4413      	add	r3, r2
 80005a6:	4a0c      	ldr	r2, [pc, #48]	@ (80005d8 <Game_Control_End+0x84>)
 80005a8:	60d3      	str	r3, [r2, #12]
        game_ctrl_ctx.pause_start_time = 0;
 80005aa:	4b0b      	ldr	r3, [pc, #44]	@ (80005d8 <Game_Control_End+0x84>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	609a      	str	r2, [r3, #8]
    }

    // Mark game as ended
    if (game_state->status == GAME_STATUS_PLAYING) {
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d103      	bne.n	80005c2 <Game_Control_End+0x6e>
        // Force game over if still playing
        game_state->status = GAME_STATUS_DRAW;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	2203      	movs	r2, #3
 80005be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }

    // Enter ENDED state
    Game_Control_EnterState(GAME_CTRL_STATE_ENDED);
 80005c2:	2003      	movs	r0, #3
 80005c4:	f000 f91a 	bl	80007fc <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 80005c8:	f000 f930 	bl	800082c <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 80005cc:	2300      	movs	r3, #0
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	200000b8 	.word	0x200000b8

080005dc <Game_Control_Reset>:

/**
 * @brief Reset game (return to idle state)
 */
Game_Control_Status_t Game_Control_Reset(GameState_t* game_state)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
    if (!game_ctrl_ctx.initialized || !game_state) {
 80005e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000624 <Game_Control_Reset+0x48>)
 80005e6:	7c1b      	ldrb	r3, [r3, #16]
 80005e8:	f083 0301 	eor.w	r3, r3, #1
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d102      	bne.n	80005f8 <Game_Control_Reset+0x1c>
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d101      	bne.n	80005fc <Game_Control_Reset+0x20>
        return GAME_CTRL_ERROR;
 80005f8:	2301      	movs	r3, #1
 80005fa:	e00e      	b.n	800061a <Game_Control_Reset+0x3e>
    }

    // Can reset from any state
    // Reset game state
    Othello_ResetState(game_state);
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f002 f986 	bl	800290e <Othello_ResetState>

    // Reset pause time tracking
    game_ctrl_ctx.total_pause_time = 0;
 8000602:	4b08      	ldr	r3, [pc, #32]	@ (8000624 <Game_Control_Reset+0x48>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
    game_ctrl_ctx.pause_start_time = 0;
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <Game_Control_Reset+0x48>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]

    // Enter IDLE state
    Game_Control_EnterState(GAME_CTRL_STATE_IDLE);
 800060e:	2000      	movs	r0, #0
 8000610:	f000 f8f4 	bl	80007fc <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 8000614:	f000 f90a 	bl	800082c <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 8000618:	2300      	movs	r3, #0
}
 800061a:	4618      	mov	r0, r3
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	200000b8 	.word	0x200000b8

08000628 <Game_Control_HandleAction>:

/**
 * @brief Handle game control action
 */
Game_Control_Status_t Game_Control_HandleAction(Game_Control_Action_t action, GameState_t* game_state)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	6039      	str	r1, [r7, #0]
 8000632:	71fb      	strb	r3, [r7, #7]
    if (!game_ctrl_ctx.initialized || !game_state) {
 8000634:	4b21      	ldr	r3, [pc, #132]	@ (80006bc <Game_Control_HandleAction+0x94>)
 8000636:	7c1b      	ldrb	r3, [r3, #16]
 8000638:	f083 0301 	eor.w	r3, r3, #1
 800063c:	b2db      	uxtb	r3, r3
 800063e:	2b00      	cmp	r3, #0
 8000640:	d102      	bne.n	8000648 <Game_Control_HandleAction+0x20>
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d101      	bne.n	800064c <Game_Control_HandleAction+0x24>
        return GAME_CTRL_ERROR;
 8000648:	2301      	movs	r3, #1
 800064a:	e033      	b.n	80006b4 <Game_Control_HandleAction+0x8c>
    }

    Game_Control_Status_t status = GAME_CTRL_OK;
 800064c:	2300      	movs	r3, #0
 800064e:	73fb      	strb	r3, [r7, #15]

    switch (action) {
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	3b01      	subs	r3, #1
 8000654:	2b04      	cmp	r3, #4
 8000656:	d829      	bhi.n	80006ac <Game_Control_HandleAction+0x84>
 8000658:	a201      	add	r2, pc, #4	@ (adr r2, 8000660 <Game_Control_HandleAction+0x38>)
 800065a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065e:	bf00      	nop
 8000660:	08000675 	.word	0x08000675
 8000664:	08000681 	.word	0x08000681
 8000668:	0800068b 	.word	0x0800068b
 800066c:	08000695 	.word	0x08000695
 8000670:	080006a1 	.word	0x080006a1
        case GAME_ACTION_START:
            status = Game_Control_Start(game_state);
 8000674:	6838      	ldr	r0, [r7, #0]
 8000676:	f7ff feef 	bl	8000458 <Game_Control_Start>
 800067a:	4603      	mov	r3, r0
 800067c:	73fb      	strb	r3, [r7, #15]
            break;
 800067e:	e018      	b.n	80006b2 <Game_Control_HandleAction+0x8a>

        case GAME_ACTION_PAUSE:
            status = Game_Control_Pause();
 8000680:	f7ff ff1a 	bl	80004b8 <Game_Control_Pause>
 8000684:	4603      	mov	r3, r0
 8000686:	73fb      	strb	r3, [r7, #15]
            break;
 8000688:	e013      	b.n	80006b2 <Game_Control_HandleAction+0x8a>

        case GAME_ACTION_RESUME:
            status = Game_Control_Resume();
 800068a:	f7ff ff35 	bl	80004f8 <Game_Control_Resume>
 800068e:	4603      	mov	r3, r0
 8000690:	73fb      	strb	r3, [r7, #15]
            break;
 8000692:	e00e      	b.n	80006b2 <Game_Control_HandleAction+0x8a>

        case GAME_ACTION_END:
            status = Game_Control_End(game_state);
 8000694:	6838      	ldr	r0, [r7, #0]
 8000696:	f7ff ff5d 	bl	8000554 <Game_Control_End>
 800069a:	4603      	mov	r3, r0
 800069c:	73fb      	strb	r3, [r7, #15]
            break;
 800069e:	e008      	b.n	80006b2 <Game_Control_HandleAction+0x8a>

        case GAME_ACTION_RESET:
            status = Game_Control_Reset(game_state);
 80006a0:	6838      	ldr	r0, [r7, #0]
 80006a2:	f7ff ff9b 	bl	80005dc <Game_Control_Reset>
 80006a6:	4603      	mov	r3, r0
 80006a8:	73fb      	strb	r3, [r7, #15]
            break;
 80006aa:	e002      	b.n	80006b2 <Game_Control_HandleAction+0x8a>

        default:
            status = GAME_CTRL_INVALID_ACTION;
 80006ac:	2303      	movs	r3, #3
 80006ae:	73fb      	strb	r3, [r7, #15]
            break;
 80006b0:	bf00      	nop
    }

    return status;
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3710      	adds	r7, #16
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200000b8 	.word	0x200000b8

080006c0 <Game_Control_HandleKey>:

/**
 * @brief Handle keypad input for game control
 */
bool Game_Control_HandleKey(Keypad_LogicalKey_t key, GameState_t* game_state)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	4603      	mov	r3, r0
 80006c8:	6039      	str	r1, [r7, #0]
 80006ca:	71fb      	strb	r3, [r7, #7]
    if (!game_ctrl_ctx.initialized || !game_state) {
 80006cc:	4b2f      	ldr	r3, [pc, #188]	@ (800078c <Game_Control_HandleKey+0xcc>)
 80006ce:	7c1b      	ldrb	r3, [r3, #16]
 80006d0:	f083 0301 	eor.w	r3, r3, #1
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d102      	bne.n	80006e0 <Game_Control_HandleKey+0x20>
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d101      	bne.n	80006e4 <Game_Control_HandleKey+0x24>
        return false;
 80006e0:	2300      	movs	r3, #0
 80006e2:	e04e      	b.n	8000782 <Game_Control_HandleKey+0xc2>
    }

    Game_Control_Status_t status = GAME_CTRL_OK;
 80006e4:	2300      	movs	r3, #0
 80006e6:	73fb      	strb	r3, [r7, #15]
    bool handled = true;
 80006e8:	2301      	movs	r3, #1
 80006ea:	73bb      	strb	r3, [r7, #14]

    switch (key) {
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	2b0f      	cmp	r3, #15
 80006f0:	d83e      	bhi.n	8000770 <Game_Control_HandleKey+0xb0>
 80006f2:	a201      	add	r2, pc, #4	@ (adr r2, 80006f8 <Game_Control_HandleKey+0x38>)
 80006f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006f8:	08000739 	.word	0x08000739
 80006fc:	08000771 	.word	0x08000771
 8000700:	08000771 	.word	0x08000771
 8000704:	08000771 	.word	0x08000771
 8000708:	08000771 	.word	0x08000771
 800070c:	08000771 	.word	0x08000771
 8000710:	08000771 	.word	0x08000771
 8000714:	08000771 	.word	0x08000771
 8000718:	08000771 	.word	0x08000771
 800071c:	08000771 	.word	0x08000771
 8000720:	08000771 	.word	0x08000771
 8000724:	08000771 	.word	0x08000771
 8000728:	08000745 	.word	0x08000745
 800072c:	08000765 	.word	0x08000765
 8000730:	0800074f 	.word	0x0800074f
 8000734:	08000759 	.word	0x08000759
        case GAME_CTRL_KEY_START:  // Key '1'
            status = Game_Control_Start(game_state);
 8000738:	6838      	ldr	r0, [r7, #0]
 800073a:	f7ff fe8d 	bl	8000458 <Game_Control_Start>
 800073e:	4603      	mov	r3, r0
 8000740:	73fb      	strb	r3, [r7, #15]
            break;
 8000742:	e018      	b.n	8000776 <Game_Control_HandleKey+0xb6>

        case GAME_CTRL_KEY_PAUSE:  // Key '*'
            status = Game_Control_Pause();
 8000744:	f7ff feb8 	bl	80004b8 <Game_Control_Pause>
 8000748:	4603      	mov	r3, r0
 800074a:	73fb      	strb	r3, [r7, #15]
            break;
 800074c:	e013      	b.n	8000776 <Game_Control_HandleKey+0xb6>

        case GAME_CTRL_KEY_RESUME: // Key '#'
            status = Game_Control_Resume();
 800074e:	f7ff fed3 	bl	80004f8 <Game_Control_Resume>
 8000752:	4603      	mov	r3, r0
 8000754:	73fb      	strb	r3, [r7, #15]
            break;
 8000756:	e00e      	b.n	8000776 <Game_Control_HandleKey+0xb6>

        case GAME_CTRL_KEY_END:    // Key 'D'
            status = Game_Control_End(game_state);
 8000758:	6838      	ldr	r0, [r7, #0]
 800075a:	f7ff fefb 	bl	8000554 <Game_Control_End>
 800075e:	4603      	mov	r3, r0
 8000760:	73fb      	strb	r3, [r7, #15]
            break;
 8000762:	e008      	b.n	8000776 <Game_Control_HandleKey+0xb6>

        case GAME_CTRL_KEY_RESET:  // Key '0'
            status = Game_Control_Reset(game_state);
 8000764:	6838      	ldr	r0, [r7, #0]
 8000766:	f7ff ff39 	bl	80005dc <Game_Control_Reset>
 800076a:	4603      	mov	r3, r0
 800076c:	73fb      	strb	r3, [r7, #15]
            break;
 800076e:	e002      	b.n	8000776 <Game_Control_HandleKey+0xb6>

        default:
            handled = false;
 8000770:	2300      	movs	r3, #0
 8000772:	73bb      	strb	r3, [r7, #14]
            break;
 8000774:	bf00      	nop
    }

    // If action failed due to invalid state, still consider key as handled
    // to prevent it from being processed by other handlers
    if (status == GAME_CTRL_INVALID_STATE) {
 8000776:	7bfb      	ldrb	r3, [r7, #15]
 8000778:	2b02      	cmp	r3, #2
 800077a:	d101      	bne.n	8000780 <Game_Control_HandleKey+0xc0>
        handled = true;
 800077c:	2301      	movs	r3, #1
 800077e:	73bb      	strb	r3, [r7, #14]
    }

    return handled;
 8000780:	7bbb      	ldrb	r3, [r7, #14]
}
 8000782:	4618      	mov	r0, r3
 8000784:	3710      	adds	r7, #16
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	200000b8 	.word	0x200000b8

08000790 <Game_Control_GetContext>:

/**
 * @brief Get game control context
 */
const Game_Control_Context_t* Game_Control_GetContext(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
    return &game_ctrl_ctx;
 8000794:	4b02      	ldr	r3, [pc, #8]	@ (80007a0 <Game_Control_GetContext+0x10>)
}
 8000796:	4618      	mov	r0, r3
 8000798:	46bd      	mov	sp, r7
 800079a:	bc80      	pop	{r7}
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	200000b8 	.word	0x200000b8

080007a4 <Game_Control_GetStateName>:

/**
 * @brief Get state name string (for debugging)
 */
const char* Game_Control_GetStateName(Game_Control_State_t state)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	2b03      	cmp	r3, #3
 80007b2:	d813      	bhi.n	80007dc <Game_Control_GetStateName+0x38>
 80007b4:	a201      	add	r2, pc, #4	@ (adr r2, 80007bc <Game_Control_GetStateName+0x18>)
 80007b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ba:	bf00      	nop
 80007bc:	080007cd 	.word	0x080007cd
 80007c0:	080007d1 	.word	0x080007d1
 80007c4:	080007d5 	.word	0x080007d5
 80007c8:	080007d9 	.word	0x080007d9
        case GAME_CTRL_STATE_IDLE:    return "IDLE";
 80007cc:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <Game_Control_GetStateName+0x44>)
 80007ce:	e006      	b.n	80007de <Game_Control_GetStateName+0x3a>
        case GAME_CTRL_STATE_PLAYING: return "PLAYING";
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <Game_Control_GetStateName+0x48>)
 80007d2:	e004      	b.n	80007de <Game_Control_GetStateName+0x3a>
        case GAME_CTRL_STATE_PAUSED:  return "PAUSED";
 80007d4:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <Game_Control_GetStateName+0x4c>)
 80007d6:	e002      	b.n	80007de <Game_Control_GetStateName+0x3a>
        case GAME_CTRL_STATE_ENDED:   return "ENDED";
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <Game_Control_GetStateName+0x50>)
 80007da:	e000      	b.n	80007de <Game_Control_GetStateName+0x3a>
        default:                      return "UNKNOWN";
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <Game_Control_GetStateName+0x54>)
    }
}
 80007de:	4618      	mov	r0, r3
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bc80      	pop	{r7}
 80007e6:	4770      	bx	lr
 80007e8:	08007964 	.word	0x08007964
 80007ec:	0800796c 	.word	0x0800796c
 80007f0:	08007974 	.word	0x08007974
 80007f4:	0800797c 	.word	0x0800797c
 80007f8:	08007984 	.word	0x08007984

080007fc <Game_Control_EnterState>:

/**
 * @brief Enter new state (internal state transition)
 */
static void Game_Control_EnterState(Game_Control_State_t new_state)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	71fb      	strb	r3, [r7, #7]
    game_ctrl_ctx.prev_state = game_ctrl_ctx.state;
 8000806:	4b08      	ldr	r3, [pc, #32]	@ (8000828 <Game_Control_EnterState+0x2c>)
 8000808:	781a      	ldrb	r2, [r3, #0]
 800080a:	4b07      	ldr	r3, [pc, #28]	@ (8000828 <Game_Control_EnterState+0x2c>)
 800080c:	705a      	strb	r2, [r3, #1]
    game_ctrl_ctx.state = new_state;
 800080e:	4a06      	ldr	r2, [pc, #24]	@ (8000828 <Game_Control_EnterState+0x2c>)
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	7013      	strb	r3, [r2, #0]
    game_ctrl_ctx.state_enter_time = HAL_GetTick();
 8000814:	f003 f9d4 	bl	8003bc0 <HAL_GetTick>
 8000818:	4603      	mov	r3, r0
 800081a:	4a03      	ldr	r2, [pc, #12]	@ (8000828 <Game_Control_EnterState+0x2c>)
 800081c:	6053      	str	r3, [r2, #4]
}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200000b8 	.word	0x200000b8

0800082c <Game_Control_SendStateUpdate>:

/**
 * @brief Send state update via protocol
 */
static void Game_Control_SendStateUpdate(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b090      	sub	sp, #64	@ 0x40
 8000830:	af00      	add	r7, sp, #0
    // Send game control state as debug message
    // In future, can define a dedicated protocol command for state updates
    char msg[64];
    snprintf(msg, sizeof(msg), "Game State: %s", Game_Control_GetStateName(game_ctrl_ctx.state));
 8000832:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <Game_Control_SendStateUpdate+0x2c>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff ffb4 	bl	80007a4 <Game_Control_GetStateName>
 800083c:	4603      	mov	r3, r0
 800083e:	4638      	mov	r0, r7
 8000840:	4a06      	ldr	r2, [pc, #24]	@ (800085c <Game_Control_SendStateUpdate+0x30>)
 8000842:	2140      	movs	r1, #64	@ 0x40
 8000844:	f006 fb78 	bl	8006f38 <sniprintf>
    Protocol_SendDebugMessage(msg);
 8000848:	463b      	mov	r3, r7
 800084a:	4618      	mov	r0, r3
 800084c:	f002 fee0 	bl	8003610 <Protocol_SendDebugMessage>
}
 8000850:	bf00      	nop
 8000852:	3740      	adds	r7, #64	@ 0x40
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	200000b8 	.word	0x200000b8
 800085c:	0800798c 	.word	0x0800798c

08000860 <Keypad_Init>:

/**
 * @brief Initialize keypad driver
 */
Keypad_Status_t Keypad_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
    // Check if already initialized
    if (keypad_driver.initialized) {
 8000866:	4b2c      	ldr	r3, [pc, #176]	@ (8000918 <Keypad_Init+0xb8>)
 8000868:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <Keypad_Init+0x14>
        return KEYPAD_OK;
 8000870:	2300      	movs	r3, #0
 8000872:	e04c      	b.n	800090e <Keypad_Init+0xae>
    }

    // Initialize driver state
    memset(&keypad_driver, 0, sizeof(Keypad_Driver_t));
 8000874:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000878:	2100      	movs	r1, #0
 800087a:	4827      	ldr	r0, [pc, #156]	@ (8000918 <Keypad_Init+0xb8>)
 800087c:	f006 fb92 	bl	8006fa4 <memset>

    // Set default configuration
    keypad_driver.debounce_time_ms = KEYPAD_DEBOUNCE_TIME_MS;
 8000880:	4b25      	ldr	r3, [pc, #148]	@ (8000918 <Keypad_Init+0xb8>)
 8000882:	220a      	movs	r2, #10
 8000884:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
    keypad_driver.longpress_time_ms = KEYPAD_LONG_PRESS_TIME_MS;
 8000888:	4b23      	ldr	r3, [pc, #140]	@ (8000918 <Keypad_Init+0xb8>)
 800088a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800088e:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c

    // Initialize all keys
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000892:	2300      	movs	r3, #0
 8000894:	71fb      	strb	r3, [r7, #7]
 8000896:	e01e      	b.n	80008d6 <Keypad_Init+0x76>
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000898:	2300      	movs	r3, #0
 800089a:	71bb      	strb	r3, [r7, #6]
 800089c:	e015      	b.n	80008ca <Keypad_Init+0x6a>
            Keypad_ResetKey(&keypad_driver.keys[row][col], row, col);
 800089e:	79f9      	ldrb	r1, [r7, #7]
 80008a0:	79bb      	ldrb	r3, [r7, #6]
 80008a2:	461a      	mov	r2, r3
 80008a4:	0052      	lsls	r2, r2, #1
 80008a6:	441a      	add	r2, r3
 80008a8:	0093      	lsls	r3, r2, #2
 80008aa:	461a      	mov	r2, r3
 80008ac:	460b      	mov	r3, r1
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	440b      	add	r3, r1
 80008b2:	011b      	lsls	r3, r3, #4
 80008b4:	4413      	add	r3, r2
 80008b6:	4a18      	ldr	r2, [pc, #96]	@ (8000918 <Keypad_Init+0xb8>)
 80008b8:	4413      	add	r3, r2
 80008ba:	79ba      	ldrb	r2, [r7, #6]
 80008bc:	79f9      	ldrb	r1, [r7, #7]
 80008be:	4618      	mov	r0, r3
 80008c0:	f000 fa9c 	bl	8000dfc <Keypad_ResetKey>
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 80008c4:	79bb      	ldrb	r3, [r7, #6]
 80008c6:	3301      	adds	r3, #1
 80008c8:	71bb      	strb	r3, [r7, #6]
 80008ca:	79bb      	ldrb	r3, [r7, #6]
 80008cc:	2b03      	cmp	r3, #3
 80008ce:	d9e6      	bls.n	800089e <Keypad_Init+0x3e>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	3301      	adds	r3, #1
 80008d4:	71fb      	strb	r3, [r7, #7]
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	2b03      	cmp	r3, #3
 80008da:	d9dd      	bls.n	8000898 <Keypad_Init+0x38>
        }
    }

    // Set all rows to high (inactive state)
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80008dc:	2300      	movs	r3, #0
 80008de:	717b      	strb	r3, [r7, #5]
 80008e0:	e007      	b.n	80008f2 <Keypad_Init+0x92>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 80008e2:	797b      	ldrb	r3, [r7, #5]
 80008e4:	2101      	movs	r1, #1
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 f9b4 	bl	8000c54 <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80008ec:	797b      	ldrb	r3, [r7, #5]
 80008ee:	3301      	adds	r3, #1
 80008f0:	717b      	strb	r3, [r7, #5]
 80008f2:	797b      	ldrb	r3, [r7, #5]
 80008f4:	2b03      	cmp	r3, #3
 80008f6:	d9f4      	bls.n	80008e2 <Keypad_Init+0x82>
    }

    keypad_driver.last_scan_time = HAL_GetTick();
 80008f8:	f003 f962 	bl	8003bc0 <HAL_GetTick>
 80008fc:	4603      	mov	r3, r0
 80008fe:	4a06      	ldr	r2, [pc, #24]	@ (8000918 <Keypad_Init+0xb8>)
 8000900:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
    keypad_driver.initialized = true;
 8000904:	4b04      	ldr	r3, [pc, #16]	@ (8000918 <Keypad_Init+0xb8>)
 8000906:	2201      	movs	r2, #1
 8000908:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c

    return KEYPAD_OK;
 800090c:	2300      	movs	r3, #0
}
 800090e:	4618      	mov	r0, r3
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	200000cc 	.word	0x200000cc

0800091c <Keypad_Scan>:

/**
 * @brief Perform one keypad scan cycle
 */
void Keypad_Scan(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b086      	sub	sp, #24
 8000920:	af00      	add	r7, sp, #0
    if (!keypad_driver.initialized) {
 8000922:	4b62      	ldr	r3, [pc, #392]	@ (8000aac <Keypad_Scan+0x190>)
 8000924:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000928:	f083 0301 	eor.w	r3, r3, #1
 800092c:	b2db      	uxtb	r3, r3
 800092e:	2b00      	cmp	r3, #0
 8000930:	f040 80b7 	bne.w	8000aa2 <Keypad_Scan+0x186>
        return;
    }

    uint32_t current_time = HAL_GetTick();
 8000934:	f003 f944 	bl	8003bc0 <HAL_GetTick>
 8000938:	6138      	str	r0, [r7, #16]
    keypad_driver.total_scans++;
 800093a:	4b5c      	ldr	r3, [pc, #368]	@ (8000aac <Keypad_Scan+0x190>)
 800093c:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8000940:	3301      	adds	r3, #1
 8000942:	4a5a      	ldr	r2, [pc, #360]	@ (8000aac <Keypad_Scan+0x190>)
 8000944:	f8c2 3194 	str.w	r3, [r2, #404]	@ 0x194

    // Scan each row
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000948:	2300      	movs	r3, #0
 800094a:	75fb      	strb	r3, [r7, #23]
 800094c:	e092      	b.n	8000a74 <Keypad_Scan+0x158>
        // Set current row low, others high
        for (uint8_t r = 0; r < KEYPAD_ROWS; r++) {
 800094e:	2300      	movs	r3, #0
 8000950:	75bb      	strb	r3, [r7, #22]
 8000952:	e00f      	b.n	8000974 <Keypad_Scan+0x58>
            Keypad_SetRowState(r, (r == row) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000954:	7dba      	ldrb	r2, [r7, #22]
 8000956:	7dfb      	ldrb	r3, [r7, #23]
 8000958:	429a      	cmp	r2, r3
 800095a:	bf14      	ite	ne
 800095c:	2301      	movne	r3, #1
 800095e:	2300      	moveq	r3, #0
 8000960:	b2db      	uxtb	r3, r3
 8000962:	461a      	mov	r2, r3
 8000964:	7dbb      	ldrb	r3, [r7, #22]
 8000966:	4611      	mov	r1, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f000 f973 	bl	8000c54 <Keypad_SetRowState>
        for (uint8_t r = 0; r < KEYPAD_ROWS; r++) {
 800096e:	7dbb      	ldrb	r3, [r7, #22]
 8000970:	3301      	adds	r3, #1
 8000972:	75bb      	strb	r3, [r7, #22]
 8000974:	7dbb      	ldrb	r3, [r7, #22]
 8000976:	2b03      	cmp	r3, #3
 8000978:	d9ec      	bls.n	8000954 <Keypad_Scan+0x38>
        }

        // Allow settling time
        Keypad_DelayUs(KEYPAD_ROW_SETUP_DELAY_US);
 800097a:	2002      	movs	r0, #2
 800097c:	f000 fa5e 	bl	8000e3c <Keypad_DelayUs>

        // Read all columns for this row
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000980:	2300      	movs	r3, #0
 8000982:	757b      	strb	r3, [r7, #21]
 8000984:	e070      	b.n	8000a68 <Keypad_Scan+0x14c>
            GPIO_PinState col_state = Keypad_ReadColumn(col);
 8000986:	7d7b      	ldrb	r3, [r7, #21]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 f983 	bl	8000c94 <Keypad_ReadColumn>
 800098e:	4603      	mov	r3, r0
 8000990:	73fb      	strb	r3, [r7, #15]
            bool current_pressed = (col_state == GPIO_PIN_RESET); // Active low
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	2b00      	cmp	r3, #0
 8000996:	bf0c      	ite	eq
 8000998:	2301      	moveq	r3, #1
 800099a:	2300      	movne	r3, #0
 800099c:	73bb      	strb	r3, [r7, #14]

            Key_t* key = &keypad_driver.keys[row][col];
 800099e:	7df9      	ldrb	r1, [r7, #23]
 80009a0:	7d7b      	ldrb	r3, [r7, #21]
 80009a2:	461a      	mov	r2, r3
 80009a4:	0052      	lsls	r2, r2, #1
 80009a6:	441a      	add	r2, r3
 80009a8:	0093      	lsls	r3, r2, #2
 80009aa:	461a      	mov	r2, r3
 80009ac:	460b      	mov	r3, r1
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	440b      	add	r3, r1
 80009b2:	011b      	lsls	r3, r3, #4
 80009b4:	4413      	add	r3, r2
 80009b6:	4a3d      	ldr	r2, [pc, #244]	@ (8000aac <Keypad_Scan+0x190>)
 80009b8:	4413      	add	r3, r2
 80009ba:	60bb      	str	r3, [r7, #8]

            // Process debouncing and state changes
            if (Keypad_ProcessDebounce(key, current_pressed)) {
 80009bc:	7bbb      	ldrb	r3, [r7, #14]
 80009be:	4619      	mov	r1, r3
 80009c0:	68b8      	ldr	r0, [r7, #8]
 80009c2:	f000 f987 	bl	8000cd4 <Keypad_ProcessDebounce>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d016      	beq.n	80009fa <Keypad_Scan+0xde>
                // State change detected, add to event queue
                Keypad_AddEvent(key);
 80009cc:	68b8      	ldr	r0, [r7, #8]
 80009ce:	f000 f9c7 	bl	8000d60 <Keypad_AddEvent>
                keypad_driver.total_events++;
 80009d2:	4b36      	ldr	r3, [pc, #216]	@ (8000aac <Keypad_Scan+0x190>)
 80009d4:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80009d8:	3301      	adds	r3, #1
 80009da:	4a34      	ldr	r2, [pc, #208]	@ (8000aac <Keypad_Scan+0x190>)
 80009dc:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

                // Call user callback if registered
                if (keypad_driver.callback) {
 80009e0:	4b32      	ldr	r3, [pc, #200]	@ (8000aac <Keypad_Scan+0x190>)
 80009e2:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d007      	beq.n	80009fa <Keypad_Scan+0xde>
                    keypad_driver.callback(row, col, key->state);
 80009ea:	4b30      	ldr	r3, [pc, #192]	@ (8000aac <Keypad_Scan+0x190>)
 80009ec:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 80009f0:	68ba      	ldr	r2, [r7, #8]
 80009f2:	7892      	ldrb	r2, [r2, #2]
 80009f4:	7d79      	ldrb	r1, [r7, #21]
 80009f6:	7df8      	ldrb	r0, [r7, #23]
 80009f8:	4798      	blx	r3
                }
            }

            // Update long press detection
            if (key->state == KEY_PRESSED && current_pressed) {
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	789b      	ldrb	r3, [r3, #2]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d12f      	bne.n	8000a62 <Keypad_Scan+0x146>
 8000a02:	7bbb      	ldrb	r3, [r7, #14]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d02c      	beq.n	8000a62 <Keypad_Scan+0x146>
                uint32_t press_duration = current_time - key->press_timestamp;
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	1ad3      	subs	r3, r2, r3
 8000a10:	607b      	str	r3, [r7, #4]
                if (press_duration >= keypad_driver.longpress_time_ms &&
 8000a12:	4b26      	ldr	r3, [pc, #152]	@ (8000aac <Keypad_Scan+0x190>)
 8000a14:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	d321      	bcc.n	8000a62 <Keypad_Scan+0x146>
                    key->state != KEY_LONG_PRESSED) {
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	789b      	ldrb	r3, [r3, #2]
                if (press_duration >= keypad_driver.longpress_time_ms &&
 8000a22:	2b02      	cmp	r3, #2
 8000a24:	d01d      	beq.n	8000a62 <Keypad_Scan+0x146>

                    key->prev_state = key->state;
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	789a      	ldrb	r2, [r3, #2]
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	70da      	strb	r2, [r3, #3]
                    key->state = KEY_LONG_PRESSED;
 8000a2e:	68bb      	ldr	r3, [r7, #8]
 8000a30:	2202      	movs	r2, #2
 8000a32:	709a      	strb	r2, [r3, #2]

                    Keypad_AddEvent(key);
 8000a34:	68b8      	ldr	r0, [r7, #8]
 8000a36:	f000 f993 	bl	8000d60 <Keypad_AddEvent>
                    keypad_driver.total_events++;
 8000a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aac <Keypad_Scan+0x190>)
 8000a3c:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8000a40:	3301      	adds	r3, #1
 8000a42:	4a1a      	ldr	r2, [pc, #104]	@ (8000aac <Keypad_Scan+0x190>)
 8000a44:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

                    if (keypad_driver.callback) {
 8000a48:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <Keypad_Scan+0x190>)
 8000a4a:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d007      	beq.n	8000a62 <Keypad_Scan+0x146>
                        keypad_driver.callback(row, col, key->state);
 8000a52:	4b16      	ldr	r3, [pc, #88]	@ (8000aac <Keypad_Scan+0x190>)
 8000a54:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8000a58:	68ba      	ldr	r2, [r7, #8]
 8000a5a:	7892      	ldrb	r2, [r2, #2]
 8000a5c:	7d79      	ldrb	r1, [r7, #21]
 8000a5e:	7df8      	ldrb	r0, [r7, #23]
 8000a60:	4798      	blx	r3
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000a62:	7d7b      	ldrb	r3, [r7, #21]
 8000a64:	3301      	adds	r3, #1
 8000a66:	757b      	strb	r3, [r7, #21]
 8000a68:	7d7b      	ldrb	r3, [r7, #21]
 8000a6a:	2b03      	cmp	r3, #3
 8000a6c:	d98b      	bls.n	8000986 <Keypad_Scan+0x6a>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000a6e:	7dfb      	ldrb	r3, [r7, #23]
 8000a70:	3301      	adds	r3, #1
 8000a72:	75fb      	strb	r3, [r7, #23]
 8000a74:	7dfb      	ldrb	r3, [r7, #23]
 8000a76:	2b03      	cmp	r3, #3
 8000a78:	f67f af69 	bls.w	800094e <Keypad_Scan+0x32>
            }
        }
    }

    // Restore all rows to high
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	753b      	strb	r3, [r7, #20]
 8000a80:	e007      	b.n	8000a92 <Keypad_Scan+0x176>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 8000a82:	7d3b      	ldrb	r3, [r7, #20]
 8000a84:	2101      	movs	r1, #1
 8000a86:	4618      	mov	r0, r3
 8000a88:	f000 f8e4 	bl	8000c54 <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000a8c:	7d3b      	ldrb	r3, [r7, #20]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	753b      	strb	r3, [r7, #20]
 8000a92:	7d3b      	ldrb	r3, [r7, #20]
 8000a94:	2b03      	cmp	r3, #3
 8000a96:	d9f4      	bls.n	8000a82 <Keypad_Scan+0x166>
    }

    keypad_driver.last_scan_time = current_time;
 8000a98:	4a04      	ldr	r2, [pc, #16]	@ (8000aac <Keypad_Scan+0x190>)
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8000aa0:	e000      	b.n	8000aa4 <Keypad_Scan+0x188>
        return;
 8000aa2:	bf00      	nop
}
 8000aa4:	3718      	adds	r7, #24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	200000cc 	.word	0x200000cc

08000ab0 <Keypad_GetKey>:

/**
 * @brief Get next key event from queue
 */
Key_t Keypad_GetKey(void)
{
 8000ab0:	b490      	push	{r4, r7}
 8000ab2:	b088      	sub	sp, #32
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
    Key_t empty_key = {0, 0, KEY_RELEASED, KEY_RELEASED, 0, 0};  /* 6 fields: row, col, state, prev_state, press_timestamp, debounce_timer */
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]

    if (!keypad_driver.initialized || keypad_driver.queue_count == 0) {
 8000ac4:	4b25      	ldr	r3, [pc, #148]	@ (8000b5c <Keypad_GetKey+0xac>)
 8000ac6:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000aca:	f083 0301 	eor.w	r3, r3, #1
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d104      	bne.n	8000ade <Keypad_GetKey+0x2e>
 8000ad4:	4b21      	ldr	r3, [pc, #132]	@ (8000b5c <Keypad_GetKey+0xac>)
 8000ad6:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d108      	bne.n	8000af0 <Keypad_GetKey+0x40>
        return empty_key;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	461c      	mov	r4, r3
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000aea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000aee:	e02f      	b.n	8000b50 <Keypad_GetKey+0xa0>
    }

    // Get event from queue
    Key_t event = keypad_driver.event_queue[keypad_driver.queue_tail];
 8000af0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b5c <Keypad_GetKey+0xac>)
 8000af2:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 8000af6:	4619      	mov	r1, r3
 8000af8:	4a18      	ldr	r2, [pc, #96]	@ (8000b5c <Keypad_GetKey+0xac>)
 8000afa:	460b      	mov	r3, r1
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	440b      	add	r3, r1
 8000b00:	009b      	lsls	r3, r3, #2
 8000b02:	4413      	add	r3, r2
 8000b04:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8000b08:	f107 0308 	add.w	r3, r7, #8
 8000b0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Update queue pointers
    keypad_driver.queue_tail = (keypad_driver.queue_tail + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 8000b12:	4b12      	ldr	r3, [pc, #72]	@ (8000b5c <Keypad_GetKey+0xac>)
 8000b14:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 8000b18:	3301      	adds	r3, #1
 8000b1a:	425a      	negs	r2, r3
 8000b1c:	f003 030f 	and.w	r3, r3, #15
 8000b20:	f002 020f 	and.w	r2, r2, #15
 8000b24:	bf58      	it	pl
 8000b26:	4253      	negpl	r3, r2
 8000b28:	b2da      	uxtb	r2, r3
 8000b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <Keypad_GetKey+0xac>)
 8000b2c:	f883 2181 	strb.w	r2, [r3, #385]	@ 0x181
    keypad_driver.queue_count--;
 8000b30:	4b0a      	ldr	r3, [pc, #40]	@ (8000b5c <Keypad_GetKey+0xac>)
 8000b32:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000b36:	3b01      	subs	r3, #1
 8000b38:	b2da      	uxtb	r2, r3
 8000b3a:	4b08      	ldr	r3, [pc, #32]	@ (8000b5c <Keypad_GetKey+0xac>)
 8000b3c:	f883 2182 	strb.w	r2, [r3, #386]	@ 0x182

    return event;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	461c      	mov	r4, r3
 8000b44:	f107 0308 	add.w	r3, r7, #8
 8000b48:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000b4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bc90      	pop	{r4, r7}
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	200000cc 	.word	0x200000cc

08000b60 <Keypad_Register_Callback>:

/**
 * @brief Register callback function for key events
 */
Keypad_Status_t Keypad_Register_Callback(Keypad_Callback_t callback)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
    if (!keypad_driver.initialized) {
 8000b68:	4b09      	ldr	r3, [pc, #36]	@ (8000b90 <Keypad_Register_Callback+0x30>)
 8000b6a:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000b6e:	f083 0301 	eor.w	r3, r3, #1
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <Keypad_Register_Callback+0x1c>
        return KEYPAD_ERROR;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	e004      	b.n	8000b86 <Keypad_Register_Callback+0x26>
    }

    keypad_driver.callback = callback;
 8000b7c:	4a04      	ldr	r2, [pc, #16]	@ (8000b90 <Keypad_Register_Callback+0x30>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f8c2 3184 	str.w	r3, [r2, #388]	@ 0x184
    return KEYPAD_OK;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr
 8000b90:	200000cc 	.word	0x200000cc

08000b94 <Keypad_Quick_Check>:

/**
 * @brief Quick check if any key is pressed
 */
bool Keypad_Quick_Check(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
    if (!keypad_driver.initialized) {
 8000b9a:	4b21      	ldr	r3, [pc, #132]	@ (8000c20 <Keypad_Quick_Check+0x8c>)
 8000b9c:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000ba0:	f083 0301 	eor.w	r3, r3, #1
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <Keypad_Quick_Check+0x1a>
        return false;
 8000baa:	2300      	movs	r3, #0
 8000bac:	e034      	b.n	8000c18 <Keypad_Quick_Check+0x84>
    }

    // Set all rows low
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000bae:	2300      	movs	r3, #0
 8000bb0:	71fb      	strb	r3, [r7, #7]
 8000bb2:	e007      	b.n	8000bc4 <Keypad_Quick_Check+0x30>
        Keypad_SetRowState(row, GPIO_PIN_RESET);
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f000 f84b 	bl	8000c54 <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	71fb      	strb	r3, [r7, #7]
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	2b03      	cmp	r3, #3
 8000bc8:	d9f4      	bls.n	8000bb4 <Keypad_Quick_Check+0x20>
    }

    // Small delay for settling
    Keypad_DelayUs(5);
 8000bca:	2005      	movs	r0, #5
 8000bcc:	f000 f936 	bl	8000e3c <Keypad_DelayUs>

    // Check if any column is low
    bool any_pressed = false;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	71bb      	strb	r3, [r7, #6]
    for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	717b      	strb	r3, [r7, #5]
 8000bd8:	e00c      	b.n	8000bf4 <Keypad_Quick_Check+0x60>
        if (Keypad_ReadColumn(col) == GPIO_PIN_RESET) {
 8000bda:	797b      	ldrb	r3, [r7, #5]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f000 f859 	bl	8000c94 <Keypad_ReadColumn>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d102      	bne.n	8000bee <Keypad_Quick_Check+0x5a>
            any_pressed = true;
 8000be8:	2301      	movs	r3, #1
 8000bea:	71bb      	strb	r3, [r7, #6]
            break;
 8000bec:	e005      	b.n	8000bfa <Keypad_Quick_Check+0x66>
    for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000bee:	797b      	ldrb	r3, [r7, #5]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	717b      	strb	r3, [r7, #5]
 8000bf4:	797b      	ldrb	r3, [r7, #5]
 8000bf6:	2b03      	cmp	r3, #3
 8000bf8:	d9ef      	bls.n	8000bda <Keypad_Quick_Check+0x46>
        }
    }

    // Restore all rows to high
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	713b      	strb	r3, [r7, #4]
 8000bfe:	e007      	b.n	8000c10 <Keypad_Quick_Check+0x7c>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 8000c00:	793b      	ldrb	r3, [r7, #4]
 8000c02:	2101      	movs	r1, #1
 8000c04:	4618      	mov	r0, r3
 8000c06:	f000 f825 	bl	8000c54 <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000c0a:	793b      	ldrb	r3, [r7, #4]
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	713b      	strb	r3, [r7, #4]
 8000c10:	793b      	ldrb	r3, [r7, #4]
 8000c12:	2b03      	cmp	r3, #3
 8000c14:	d9f4      	bls.n	8000c00 <Keypad_Quick_Check+0x6c>
    }

    return any_pressed;
 8000c16:	79bb      	ldrb	r3, [r7, #6]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	200000cc 	.word	0x200000cc

08000c24 <Keypad_Scan_Task>:

/**
 * @brief Keypad scan task for interrupt-driven operation
 */
void Keypad_Scan_Task(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
    static uint32_t last_scan = 0;
    uint32_t current_time = HAL_GetTick();
 8000c2a:	f002 ffc9 	bl	8003bc0 <HAL_GetTick>
 8000c2e:	6078      	str	r0, [r7, #4]

    // Check if enough time has passed since last scan
    if (current_time - last_scan >= KEYPAD_SCAN_INTERVAL_MS) {
 8000c30:	4b07      	ldr	r3, [pc, #28]	@ (8000c50 <Keypad_Scan_Task+0x2c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	2b04      	cmp	r3, #4
 8000c3a:	d904      	bls.n	8000c46 <Keypad_Scan_Task+0x22>
        Keypad_Scan();
 8000c3c:	f7ff fe6e 	bl	800091c <Keypad_Scan>
        last_scan = current_time;
 8000c40:	4a03      	ldr	r2, [pc, #12]	@ (8000c50 <Keypad_Scan_Task+0x2c>)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6013      	str	r3, [r2, #0]
    }
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	2000026c 	.word	0x2000026c

08000c54 <Keypad_SetRowState>:

/**
 * @brief Set row pin state
 */
static void Keypad_SetRowState(uint8_t row, GPIO_PinState state)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	460a      	mov	r2, r1
 8000c5e:	71fb      	strb	r3, [r7, #7]
 8000c60:	4613      	mov	r3, r2
 8000c62:	71bb      	strb	r3, [r7, #6]
    if (row < KEYPAD_ROWS) {
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	2b03      	cmp	r3, #3
 8000c68:	d80b      	bhi.n	8000c82 <Keypad_SetRowState+0x2e>
        HAL_GPIO_WritePin(row_ports[row], row_pins[row], state);
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	4a07      	ldr	r2, [pc, #28]	@ (8000c8c <Keypad_SetRowState+0x38>)
 8000c6e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	4a06      	ldr	r2, [pc, #24]	@ (8000c90 <Keypad_SetRowState+0x3c>)
 8000c76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c7a:	79ba      	ldrb	r2, [r7, #6]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	f003 fd18 	bl	80046b2 <HAL_GPIO_WritePin>
    }
}
 8000c82:	bf00      	nop
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000000 	.word	0x20000000
 8000c90:	08007a58 	.word	0x08007a58

08000c94 <Keypad_ReadColumn>:

/**
 * @brief Read column pin state
 */
static GPIO_PinState Keypad_ReadColumn(uint8_t col)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	71fb      	strb	r3, [r7, #7]
    if (col < KEYPAD_COLS) {
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	2b03      	cmp	r3, #3
 8000ca2:	d80d      	bhi.n	8000cc0 <Keypad_ReadColumn+0x2c>
        return HAL_GPIO_ReadPin(col_ports[col], col_pins[col]);
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	4a09      	ldr	r2, [pc, #36]	@ (8000ccc <Keypad_ReadColumn+0x38>)
 8000ca8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	4908      	ldr	r1, [pc, #32]	@ (8000cd0 <Keypad_ReadColumn+0x3c>)
 8000cb0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4610      	mov	r0, r2
 8000cb8:	f003 fce4 	bl	8004684 <HAL_GPIO_ReadPin>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	e000      	b.n	8000cc2 <Keypad_ReadColumn+0x2e>
    }
    return GPIO_PIN_SET;
 8000cc0:	2301      	movs	r3, #1
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000010 	.word	0x20000010
 8000cd0:	08007a60 	.word	0x08007a60

08000cd4 <Keypad_ProcessDebounce>:
/**
 * @brief Process debouncing for a key
 * @note Press: wait 10ms for stability, Release: immediate response
 */
static bool Keypad_ProcessDebounce(Key_t* key, bool current_pressed)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	460b      	mov	r3, r1
 8000cde:	70fb      	strb	r3, [r7, #3]
    uint32_t current_time = HAL_GetTick();
 8000ce0:	f002 ff6e 	bl	8003bc0 <HAL_GetTick>
 8000ce4:	60b8      	str	r0, [r7, #8]
    bool state_changed = false;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	73fb      	strb	r3, [r7, #15]

    if (current_pressed) {
 8000cea:	78fb      	ldrb	r3, [r7, #3]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d01d      	beq.n	8000d2c <Keypad_ProcessDebounce+0x58>
        // Key is currently pressed
        if (key->state == KEY_RELEASED) {
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	789b      	ldrb	r3, [r3, #2]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d12d      	bne.n	8000d54 <Keypad_ProcessDebounce+0x80>
            // Transition from released to pressed
            if (key->debounce_timer == 0) {
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d103      	bne.n	8000d08 <Keypad_ProcessDebounce+0x34>
                // First detection of press, start timer
                key->debounce_timer = current_time;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	68ba      	ldr	r2, [r7, #8]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	e025      	b.n	8000d54 <Keypad_ProcessDebounce+0x80>
            } else if (current_time - key->debounce_timer >= 10) {
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	689b      	ldr	r3, [r3, #8]
 8000d0c:	68ba      	ldr	r2, [r7, #8]
 8000d0e:	1ad3      	subs	r3, r2, r3
 8000d10:	2b09      	cmp	r3, #9
 8000d12:	d91f      	bls.n	8000d54 <Keypad_ProcessDebounce+0x80>
                // Stable press for 10ms, confirm as valid key press
                key->prev_state = KEY_RELEASED;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2200      	movs	r2, #0
 8000d18:	70da      	strb	r2, [r3, #3]
                key->state = KEY_PRESSED;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	709a      	strb	r2, [r3, #2]
                key->press_timestamp = current_time;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	605a      	str	r2, [r3, #4]
                state_changed = true;
 8000d26:	2301      	movs	r3, #1
 8000d28:	73fb      	strb	r3, [r7, #15]
 8000d2a:	e013      	b.n	8000d54 <Keypad_ProcessDebounce+0x80>
            // else: still within 10ms, continue waiting
        }
        // else: key->state is already PRESSED, no processing needed
    } else {
        // Key is currently released
        if (key->state != KEY_RELEASED) {
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	789b      	ldrb	r3, [r3, #2]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d00c      	beq.n	8000d4e <Keypad_ProcessDebounce+0x7a>
            // Transition from pressed to released, immediate confirm
            key->prev_state = key->state;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	789a      	ldrb	r2, [r3, #2]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	70da      	strb	r2, [r3, #3]
            key->state = KEY_RELEASED;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2200      	movs	r2, #0
 8000d40:	709a      	strb	r2, [r3, #2]
            key->debounce_timer = 0;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2200      	movs	r2, #0
 8000d46:	609a      	str	r2, [r3, #8]
            state_changed = true;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	73fb      	strb	r3, [r7, #15]
 8000d4c:	e002      	b.n	8000d54 <Keypad_ProcessDebounce+0x80>
        } else {
            // Continuously not pressed, reset timer
            key->debounce_timer = 0;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
        }
    }

    return state_changed;
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <Keypad_AddEvent>:

/**
 * @brief Add event to queue
 */
static void Keypad_AddEvent(Key_t* key)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
    if (keypad_driver.queue_count >= KEYPAD_EVENT_QUEUE_SIZE) {
 8000d68:	4b23      	ldr	r3, [pc, #140]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000d6a:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000d6e:	2b0f      	cmp	r3, #15
 8000d70:	d916      	bls.n	8000da0 <Keypad_AddEvent+0x40>
        // Queue full, overwrite oldest event
        keypad_driver.queue_tail = (keypad_driver.queue_tail + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 8000d72:	4b21      	ldr	r3, [pc, #132]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000d74:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 8000d78:	3301      	adds	r3, #1
 8000d7a:	425a      	negs	r2, r3
 8000d7c:	f003 030f 	and.w	r3, r3, #15
 8000d80:	f002 020f 	and.w	r2, r2, #15
 8000d84:	bf58      	it	pl
 8000d86:	4253      	negpl	r3, r2
 8000d88:	b2da      	uxtb	r2, r3
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000d8c:	f883 2181 	strb.w	r2, [r3, #385]	@ 0x181
        keypad_driver.queue_count--;
 8000d90:	4b19      	ldr	r3, [pc, #100]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000d92:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000d96:	3b01      	subs	r3, #1
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4b17      	ldr	r3, [pc, #92]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000d9c:	f883 2182 	strb.w	r2, [r3, #386]	@ 0x182
    }

    // Add new event
    keypad_driver.event_queue[keypad_driver.queue_head] = *key;
 8000da0:	4b15      	ldr	r3, [pc, #84]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000da2:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8000da6:	4619      	mov	r1, r3
 8000da8:	4a13      	ldr	r2, [pc, #76]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000daa:	460b      	mov	r3, r1
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	440b      	add	r3, r1
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	4413      	add	r3, r2
 8000db4:	33c0      	adds	r3, #192	@ 0xc0
 8000db6:	687a      	ldr	r2, [r7, #4]
 8000db8:	ca07      	ldmia	r2, {r0, r1, r2}
 8000dba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    keypad_driver.queue_head = (keypad_driver.queue_head + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 8000dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000dc0:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	425a      	negs	r2, r3
 8000dc8:	f003 030f 	and.w	r3, r3, #15
 8000dcc:	f002 020f 	and.w	r2, r2, #15
 8000dd0:	bf58      	it	pl
 8000dd2:	4253      	negpl	r3, r2
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4b08      	ldr	r3, [pc, #32]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000dd8:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
    keypad_driver.queue_count++;
 8000ddc:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000dde:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000de2:	3301      	adds	r3, #1
 8000de4:	b2da      	uxtb	r2, r3
 8000de6:	4b04      	ldr	r3, [pc, #16]	@ (8000df8 <Keypad_AddEvent+0x98>)
 8000de8:	f883 2182 	strb.w	r2, [r3, #386]	@ 0x182
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bc80      	pop	{r7}
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	200000cc 	.word	0x200000cc

08000dfc <Keypad_ResetKey>:

/**
 * @brief Reset key to initial state
 */
static void Keypad_ResetKey(Key_t* key, uint8_t row, uint8_t col)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	460b      	mov	r3, r1
 8000e06:	70fb      	strb	r3, [r7, #3]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	70bb      	strb	r3, [r7, #2]
    key->row = row;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	78fa      	ldrb	r2, [r7, #3]
 8000e10:	701a      	strb	r2, [r3, #0]
    key->col = col;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	78ba      	ldrb	r2, [r7, #2]
 8000e16:	705a      	strb	r2, [r3, #1]
    key->state = KEY_RELEASED;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	709a      	strb	r2, [r3, #2]
    key->prev_state = KEY_RELEASED;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	70da      	strb	r2, [r3, #3]
    key->press_timestamp = 0;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	605a      	str	r2, [r3, #4]
    key->debounce_timer = 0;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	609a      	str	r2, [r3, #8]
}
 8000e30:	bf00      	nop
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bc80      	pop	{r7}
 8000e38:	4770      	bx	lr
	...

08000e3c <Keypad_DelayUs>:

/**
 * @brief Microsecond delay function
 */
static void Keypad_DelayUs(uint32_t microseconds)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000e44:	4b0d      	ldr	r3, [pc, #52]	@ (8000e7c <Keypad_DelayUs+0x40>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	60fb      	str	r3, [r7, #12]
    uint32_t cycles = microseconds * (SystemCoreClock / 1000000);
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e80 <Keypad_DelayUs+0x44>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8000e84 <Keypad_DelayUs+0x48>)
 8000e50:	fba2 2303 	umull	r2, r3, r2, r3
 8000e54:	0c9a      	lsrs	r2, r3, #18
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	fb02 f303 	mul.w	r3, r2, r3
 8000e5c:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles);
 8000e5e:	bf00      	nop
 8000e60:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <Keypad_DelayUs+0x40>)
 8000e62:	685a      	ldr	r2, [r3, #4]
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	68ba      	ldr	r2, [r7, #8]
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d8f8      	bhi.n	8000e60 <Keypad_DelayUs+0x24>
}
 8000e6e:	bf00      	nop
 8000e70:	bf00      	nop
 8000e72:	3714      	adds	r7, #20
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bc80      	pop	{r7}
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	e0001000 	.word	0xe0001000
 8000e80:	20000028 	.word	0x20000028
 8000e84:	431bde83 	.word	0x431bde83

08000e88 <Keypad_PhysicalToLogical>:

/**
 * @brief Convert physical row,col to logical key
 */
Keypad_LogicalKey_t Keypad_PhysicalToLogical(uint8_t row, uint8_t col)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	460a      	mov	r2, r1
 8000e92:	71fb      	strb	r3, [r7, #7]
 8000e94:	4613      	mov	r3, r2
 8000e96:	71bb      	strb	r3, [r7, #6]
    if (!KEYPAD_IS_VALID_COORD(row, col)) {
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d802      	bhi.n	8000ea4 <Keypad_PhysicalToLogical+0x1c>
 8000e9e:	79bb      	ldrb	r3, [r7, #6]
 8000ea0:	2b03      	cmp	r3, #3
 8000ea2:	d901      	bls.n	8000ea8 <Keypad_PhysicalToLogical+0x20>
        return KEYPAD_KEY_INVALID;
 8000ea4:	23ff      	movs	r3, #255	@ 0xff
 8000ea6:	e006      	b.n	8000eb6 <Keypad_PhysicalToLogical+0x2e>
    }
    return KEYPAD_COORD_TO_KEY(row, col);
 8000ea8:	79fa      	ldrb	r2, [r7, #7]
 8000eaa:	79bb      	ldrb	r3, [r7, #6]
 8000eac:	4904      	ldr	r1, [pc, #16]	@ (8000ec0 <Keypad_PhysicalToLogical+0x38>)
 8000eae:	0092      	lsls	r2, r2, #2
 8000eb0:	440a      	add	r2, r1
 8000eb2:	4413      	add	r3, r2
 8000eb4:	781b      	ldrb	r3, [r3, #0]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	08007a48 	.word	0x08007a48

08000ec4 <LED_Text_Init>:

/**
 * @brief Initialize LED text display module
 */
LED_Text_Status_t LED_Text_Init(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
    // LED driver should already be initialized
    return LED_TEXT_OK;
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr

08000ed2 <LED_Text_DisplayChar>:

/**
 * @brief Display single character on LED matrix
 */
LED_Text_Status_t LED_Text_DisplayChar(char c, uint8_t x, uint8_t y, RGB_Color_t color)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b084      	sub	sp, #16
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	603b      	str	r3, [r7, #0]
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
 8000ede:	460b      	mov	r3, r1
 8000ee0:	71bb      	strb	r3, [r7, #6]
 8000ee2:	4613      	mov	r3, r2
 8000ee4:	717b      	strb	r3, [r7, #5]
    const uint8_t* bitmap = LED_Text_GetCharBitmap(c);
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 f879 	bl	8000fe0 <LED_Text_GetCharBitmap>
 8000eee:	60f8      	str	r0, [r7, #12]
    if (!bitmap) {
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d101      	bne.n	8000efa <LED_Text_DisplayChar+0x28>
        return LED_TEXT_INVALID_PARAM;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	e006      	b.n	8000f08 <LED_Text_DisplayChar+0x36>
    }

    LED_Text_DrawBitmap(bitmap, x, y, color);
 8000efa:	797a      	ldrb	r2, [r7, #5]
 8000efc:	79b9      	ldrb	r1, [r7, #6]
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	68f8      	ldr	r0, [r7, #12]
 8000f02:	f000 f89b 	bl	800103c <LED_Text_DrawBitmap>

    return LED_TEXT_OK;
 8000f06:	2300      	movs	r3, #0
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <LED_Text_Display_Sequential>:
 * @note Each character is centered and displayed for the specified duration
 *       Example: "WIN" -> shows 'W' (1s), 'I' (1s), 'N' (1s)
 */
LED_Text_Status_t LED_Text_Display_Sequential(const char* text, RGB_Color_t color,
                                               uint16_t letter_duration_ms)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	80fb      	strh	r3, [r7, #6]
    if (!text) {
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d101      	bne.n	8000f28 <LED_Text_Display_Sequential+0x18>
        return LED_TEXT_INVALID_PARAM;
 8000f24:	2302      	movs	r3, #2
 8000f26:	e056      	b.n	8000fd6 <LED_Text_Display_Sequential+0xc6>
    }

    uint8_t text_len = strlen(text);
 8000f28:	68f8      	ldr	r0, [r7, #12]
 8000f2a:	f7ff f90f 	bl	800014c <strlen>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	76bb      	strb	r3, [r7, #26]
    if (text_len == 0) {
 8000f32:	7ebb      	ldrb	r3, [r7, #26]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d101      	bne.n	8000f3c <LED_Text_Display_Sequential+0x2c>
        return LED_TEXT_INVALID_PARAM;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	e04c      	b.n	8000fd6 <LED_Text_Display_Sequential+0xc6>
    }

    // Calculate center position for single character (5x7)
    int8_t center_x = (WS2812B_LED_COLS - LED_TEXT_CHAR_WIDTH) / 2;   // (8 - 5) / 2 = 1
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	767b      	strb	r3, [r7, #25]
    int8_t center_y = (WS2812B_LED_ROWS - LED_TEXT_CHAR_HEIGHT) / 2;  // (8 - 7) / 2 = 0
 8000f40:	2300      	movs	r3, #0
 8000f42:	763b      	strb	r3, [r7, #24]

    // Display each character sequentially
    for (uint8_t i = 0; i < text_len; i++) {
 8000f44:	2300      	movs	r3, #0
 8000f46:	77fb      	strb	r3, [r7, #31]
 8000f48:	e040      	b.n	8000fcc <LED_Text_Display_Sequential+0xbc>
        // === FIX: Wait for DMA to be idle before starting new character ===
        uint16_t wait_count = 0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	83bb      	strh	r3, [r7, #28]
        while (WS2812B_IsBusy()) {
 8000f4e:	e00a      	b.n	8000f66 <LED_Text_Display_Sequential+0x56>
            HAL_Delay(1);
 8000f50:	2001      	movs	r0, #1
 8000f52:	f002 fe3f 	bl	8003bd4 <HAL_Delay>
            wait_count++;
 8000f56:	8bbb      	ldrh	r3, [r7, #28]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	83bb      	strh	r3, [r7, #28]
            if (wait_count > 100) {  // Timeout after 100ms
 8000f5c:	8bbb      	ldrh	r3, [r7, #28]
 8000f5e:	2b64      	cmp	r3, #100	@ 0x64
 8000f60:	d901      	bls.n	8000f66 <LED_Text_Display_Sequential+0x56>
                DEBUG_INFO("[LED_TEXT] DMA busy timeout before char '%c'\r\n", text[i]);
                return LED_TEXT_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e037      	b.n	8000fd6 <LED_Text_Display_Sequential+0xc6>
        while (WS2812B_IsBusy()) {
 8000f66:	f002 fce1 	bl	800392c <WS2812B_IsBusy>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d1ef      	bne.n	8000f50 <LED_Text_Display_Sequential+0x40>
            }
        }

        // Clear display
        WS2812B_Clear();
 8000f70:	f002 fc9c 	bl	80038ac <WS2812B_Clear>

        // Display single character centered
        LED_Text_DisplayChar(text[i], center_x, center_y, color);
 8000f74:	7ffb      	ldrb	r3, [r7, #31]
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	4413      	add	r3, r2
 8000f7a:	7818      	ldrb	r0, [r3, #0]
 8000f7c:	7e79      	ldrb	r1, [r7, #25]
 8000f7e:	7e3a      	ldrb	r2, [r7, #24]
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	f7ff ffa6 	bl	8000ed2 <LED_Text_DisplayChar>

        // === FIX: Retry WS2812B_Update() if DMA is busy ===
        WS2812B_Status_t status;
        uint8_t retry_count = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	76fb      	strb	r3, [r7, #27]
        do {
            status = WS2812B_Update();
 8000f8a:	f002 fca3 	bl	80038d4 <WS2812B_Update>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	75fb      	strb	r3, [r7, #23]

            if (status == WS2812B_BUSY) {
 8000f92:	7dfb      	ldrb	r3, [r7, #23]
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	d10a      	bne.n	8000fae <LED_Text_Display_Sequential+0x9e>
                HAL_Delay(1);  // Wait 1ms before retry
 8000f98:	2001      	movs	r0, #1
 8000f9a:	f002 fe1b 	bl	8003bd4 <HAL_Delay>
                retry_count++;
 8000f9e:	7efb      	ldrb	r3, [r7, #27]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	76fb      	strb	r3, [r7, #27]

                if (retry_count > 10) {
 8000fa4:	7efb      	ldrb	r3, [r7, #27]
 8000fa6:	2b0a      	cmp	r3, #10
 8000fa8:	d906      	bls.n	8000fb8 <LED_Text_Display_Sequential+0xa8>
                    DEBUG_INFO("[LED_TEXT] Update retry limit exceeded for char '%c'\r\n", text[i]);
                    return LED_TEXT_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e013      	b.n	8000fd6 <LED_Text_Display_Sequential+0xc6>
                }
            } else if (status != WS2812B_OK) {
 8000fae:	7dfb      	ldrb	r3, [r7, #23]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <LED_Text_Display_Sequential+0xa8>
                DEBUG_INFO("[LED_TEXT] Update error for char '%c', status=%d\r\n", text[i], status);
                return LED_TEXT_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e00e      	b.n	8000fd6 <LED_Text_Display_Sequential+0xc6>
            }
        } while (status == WS2812B_BUSY);
 8000fb8:	7dfb      	ldrb	r3, [r7, #23]
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d0e5      	beq.n	8000f8a <LED_Text_Display_Sequential+0x7a>

        // Wait for specified duration
        HAL_Delay(letter_duration_ms);
 8000fbe:	88fb      	ldrh	r3, [r7, #6]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f002 fe07 	bl	8003bd4 <HAL_Delay>
    for (uint8_t i = 0; i < text_len; i++) {
 8000fc6:	7ffb      	ldrb	r3, [r7, #31]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	77fb      	strb	r3, [r7, #31]
 8000fcc:	7ffa      	ldrb	r2, [r7, #31]
 8000fce:	7ebb      	ldrb	r3, [r7, #26]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d3ba      	bcc.n	8000f4a <LED_Text_Display_Sequential+0x3a>
    }

    return LED_TEXT_OK;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3720      	adds	r7, #32
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <LED_Text_GetCharBitmap>:

/**
 * @brief Get character bitmap from font table
 */
static const uint8_t* LED_Text_GetCharBitmap(char c)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
    // Convert to uppercase
    c = toupper(c);
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	73fb      	strb	r3, [r7, #15]
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	4a10      	ldr	r2, [pc, #64]	@ (8001034 <LED_Text_GetCharBitmap+0x54>)
 8000ff4:	4413      	add	r3, r2
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	f003 0303 	and.w	r3, r3, #3
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d102      	bne.n	8001006 <LED_Text_GetCharBitmap+0x26>
 8001000:	7bfb      	ldrb	r3, [r7, #15]
 8001002:	3b20      	subs	r3, #32
 8001004:	e000      	b.n	8001008 <LED_Text_GetCharBitmap+0x28>
 8001006:	7bfb      	ldrb	r3, [r7, #15]
 8001008:	71fb      	strb	r3, [r7, #7]

    // Check if character is in font table
    if (c >= 0x20 && c <= 0x5A) {
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	2b1f      	cmp	r3, #31
 800100e:	d90b      	bls.n	8001028 <LED_Text_GetCharBitmap+0x48>
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	2b5a      	cmp	r3, #90	@ 0x5a
 8001014:	d808      	bhi.n	8001028 <LED_Text_GetCharBitmap+0x48>
        return font_5x7[c - 0x20];
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f1a3 0220 	sub.w	r2, r3, #32
 800101c:	4613      	mov	r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	4413      	add	r3, r2
 8001022:	4a05      	ldr	r2, [pc, #20]	@ (8001038 <LED_Text_GetCharBitmap+0x58>)
 8001024:	4413      	add	r3, r2
 8001026:	e000      	b.n	800102a <LED_Text_GetCharBitmap+0x4a>
    }

    // Return space for unknown characters
    return font_5x7[0];
 8001028:	4b03      	ldr	r3, [pc, #12]	@ (8001038 <LED_Text_GetCharBitmap+0x58>)
}
 800102a:	4618      	mov	r0, r3
 800102c:	3714      	adds	r7, #20
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	08007bca 	.word	0x08007bca
 8001038:	08007a68 	.word	0x08007a68

0800103c <LED_Text_DrawBitmap>:

/**
 * @brief Draw character bitmap on LED matrix
 */
static void LED_Text_DrawBitmap(const uint8_t* bitmap, uint8_t x, uint8_t y, RGB_Color_t color)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	460b      	mov	r3, r1
 8001048:	72fb      	strb	r3, [r7, #11]
 800104a:	4613      	mov	r3, r2
 800104c:	72bb      	strb	r3, [r7, #10]
    for (uint8_t col = 0; col < LED_TEXT_CHAR_WIDTH; col++) {
 800104e:	2300      	movs	r3, #0
 8001050:	75fb      	strb	r3, [r7, #23]
 8001052:	e02c      	b.n	80010ae <LED_Text_DrawBitmap+0x72>
        uint8_t column_data = bitmap[col];
 8001054:	7dfb      	ldrb	r3, [r7, #23]
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	4413      	add	r3, r2
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	757b      	strb	r3, [r7, #21]

        for (uint8_t row = 0; row < LED_TEXT_CHAR_HEIGHT; row++) {
 800105e:	2300      	movs	r3, #0
 8001060:	75bb      	strb	r3, [r7, #22]
 8001062:	e01e      	b.n	80010a2 <LED_Text_DrawBitmap+0x66>
            if (column_data & (1 << row)) {
 8001064:	7d7a      	ldrb	r2, [r7, #21]
 8001066:	7dbb      	ldrb	r3, [r7, #22]
 8001068:	fa42 f303 	asr.w	r3, r2, r3
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	2b00      	cmp	r3, #0
 8001072:	d013      	beq.n	800109c <LED_Text_DrawBitmap+0x60>
                uint8_t pixel_x = x + col;
 8001074:	7afa      	ldrb	r2, [r7, #11]
 8001076:	7dfb      	ldrb	r3, [r7, #23]
 8001078:	4413      	add	r3, r2
 800107a:	753b      	strb	r3, [r7, #20]
                uint8_t pixel_y = y + row;
 800107c:	7aba      	ldrb	r2, [r7, #10]
 800107e:	7dbb      	ldrb	r3, [r7, #22]
 8001080:	4413      	add	r3, r2
 8001082:	74fb      	strb	r3, [r7, #19]

                if (pixel_x < WS2812B_LED_COLS && pixel_y < WS2812B_LED_ROWS) {
 8001084:	7d3b      	ldrb	r3, [r7, #20]
 8001086:	2b07      	cmp	r3, #7
 8001088:	d808      	bhi.n	800109c <LED_Text_DrawBitmap+0x60>
 800108a:	7cfb      	ldrb	r3, [r7, #19]
 800108c:	2b07      	cmp	r3, #7
 800108e:	d805      	bhi.n	800109c <LED_Text_DrawBitmap+0x60>
                    WS2812B_SetPixel(pixel_y, pixel_x, color);
 8001090:	7d39      	ldrb	r1, [r7, #20]
 8001092:	7cfb      	ldrb	r3, [r7, #19]
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	4618      	mov	r0, r3
 8001098:	f002 fbd6 	bl	8003848 <WS2812B_SetPixel>
        for (uint8_t row = 0; row < LED_TEXT_CHAR_HEIGHT; row++) {
 800109c:	7dbb      	ldrb	r3, [r7, #22]
 800109e:	3301      	adds	r3, #1
 80010a0:	75bb      	strb	r3, [r7, #22]
 80010a2:	7dbb      	ldrb	r3, [r7, #22]
 80010a4:	2b06      	cmp	r3, #6
 80010a6:	d9dd      	bls.n	8001064 <LED_Text_DrawBitmap+0x28>
    for (uint8_t col = 0; col < LED_TEXT_CHAR_WIDTH; col++) {
 80010a8:	7dfb      	ldrb	r3, [r7, #23]
 80010aa:	3301      	adds	r3, #1
 80010ac:	75fb      	strb	r3, [r7, #23]
 80010ae:	7dfb      	ldrb	r3, [r7, #23]
 80010b0:	2b04      	cmp	r3, #4
 80010b2:	d9cf      	bls.n	8001054 <LED_Text_DrawBitmap+0x18>
                }
            }
        }
    }
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	3718      	adds	r7, #24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <Convert_GameState_to_Protocol>:
 * @brief Convert GameState_t to Game_State_Data_t for protocol transmission
 * @param game_state Source game state
 * @param protocol_state Destination protocol state
 */
static void Convert_GameState_to_Protocol(const GameState_t* game_state, Game_State_Data_t* protocol_state)
{
 80010be:	b480      	push	{r7}
 80010c0:	b085      	sub	sp, #20
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
 80010c6:	6039      	str	r1, [r7, #0]
  if (!game_state || !protocol_state) {
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d046      	beq.n	800115c <Convert_GameState_to_Protocol+0x9e>
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d043      	beq.n	800115c <Convert_GameState_to_Protocol+0x9e>
    return;
  }

  // Copy board state (convert from PieceType_t to uint8_t)
  for (int row = 0; row < 8; row++) {
 80010d4:	2300      	movs	r3, #0
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	e01a      	b.n	8001110 <Convert_GameState_to_Protocol+0x52>
    for (int col = 0; col < 8; col++) {
 80010da:	2300      	movs	r3, #0
 80010dc:	60bb      	str	r3, [r7, #8]
 80010de:	e011      	b.n	8001104 <Convert_GameState_to_Protocol+0x46>
      protocol_state->board[row][col] = (uint8_t)game_state->board[row][col];
 80010e0:	687a      	ldr	r2, [r7, #4]
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	441a      	add	r2, r3
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	4413      	add	r3, r2
 80010ec:	7819      	ldrb	r1, [r3, #0]
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	441a      	add	r2, r3
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	4413      	add	r3, r2
 80010fa:	460a      	mov	r2, r1
 80010fc:	701a      	strb	r2, [r3, #0]
    for (int col = 0; col < 8; col++) {
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	3301      	adds	r3, #1
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	2b07      	cmp	r3, #7
 8001108:	ddea      	ble.n	80010e0 <Convert_GameState_to_Protocol+0x22>
  for (int row = 0; row < 8; row++) {
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	3301      	adds	r3, #1
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2b07      	cmp	r3, #7
 8001114:	dde1      	ble.n	80010da <Convert_GameState_to_Protocol+0x1c>
    }
  }

  protocol_state->current_player = (uint8_t)game_state->current_player;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  protocol_state->black_count = game_state->black_count;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  protocol_state->white_count = game_state->white_count;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  protocol_state->game_over = (game_state->status != GAME_STATUS_PLAYING) ? 1 : 0;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001140:	2b00      	cmp	r3, #0
 8001142:	bf14      	ite	ne
 8001144:	2301      	movne	r3, #1
 8001146:	2300      	moveq	r3, #0
 8001148:	b2db      	uxtb	r3, r3
 800114a:	461a      	mov	r2, r3
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  protocol_state->move_count = game_state->move_count;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	645a      	str	r2, [r3, #68]	@ 0x44
 800115a:	e000      	b.n	800115e <Convert_GameState_to_Protocol+0xa0>
    return;
 800115c:	bf00      	nop
}
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr

08001166 <Send_GameState_Via_Protocol>:
 * @brief Send game state via protocol (wrapper function)
 * @param game_state Source game state
 * @return Protocol_Status_t Protocol status
 */
static Protocol_Status_t Send_GameState_Via_Protocol(const GameState_t* game_state)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b094      	sub	sp, #80	@ 0x50
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  Game_State_Data_t protocol_state;
  Convert_GameState_to_Protocol(game_state, &protocol_state);
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	4619      	mov	r1, r3
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ffa2 	bl	80010be <Convert_GameState_to_Protocol>
  return Protocol_SendGameState(&protocol_state);
 800117a:	f107 0308 	add.w	r3, r7, #8
 800117e:	4618      	mov	r0, r3
 8001180:	f002 f9e4 	bl	800354c <Protocol_SendGameState>
 8001184:	4603      	mov	r3, r0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3750      	adds	r7, #80	@ 0x50
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001196:	f002 fcbb 	bl	8003b10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800119a:	f000 f879 	bl	8001290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800119e:	f000 f979 	bl	8001494 <MX_GPIO_Init>
  MX_DMA_Init();
 80011a2:	f000 f959 	bl	8001458 <MX_DMA_Init>
  MX_TIM2_Init();
 80011a6:	f000 f8b9 	bl	800131c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80011aa:	f000 f92b 	bl	8001404 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  /* IMPORTANT: Debug output must be AFTER USART1 initialization */
  HAL_Delay(100);  // Small delay to allow UART to stabilize
 80011ae:	2064      	movs	r0, #100	@ 0x64
 80011b0:	f002 fd10 	bl	8003bd4 <HAL_Delay>
  DEBUG_INFO("[INIT] DMA Initialized\r\n");
  DEBUG_INFO("[INIT] TIM2 Initialized\r\n");
  DEBUG_INFO("[INIT] USART1 Initialized\r\n");

  /* Enable DWT counter for microsecond delays */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80011b4:	4b32      	ldr	r3, [pc, #200]	@ (8001280 <main+0xf0>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	4a31      	ldr	r2, [pc, #196]	@ (8001280 <main+0xf0>)
 80011ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011be:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80011c0:	4b30      	ldr	r3, [pc, #192]	@ (8001284 <main+0xf4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a2f      	ldr	r2, [pc, #188]	@ (8001284 <main+0xf4>)
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	6013      	str	r3, [r2, #0]

  /* Initialize WS2812B driver */
  if (WS2812B_Init() != WS2812B_OK) {
 80011cc:	f002 fb00 	bl	80037d0 <WS2812B_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <main+0x4a>
    DEBUG_ERROR("[INIT] WS2812B Driver...FAILED\r\n");
    Error_Handler(); /* WS2812B initialization failed */
 80011d6:	f001 f894 	bl	8002302 <Error_Handler>
  }
  DEBUG_INFO("[INIT] WS2812B Driver...OK\r\n");

  /* Initialize Keypad driver */
  Keypad_Status_t keypad_status = Keypad_Init();
 80011da:	f7ff fb41 	bl	8000860 <Keypad_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	717b      	strb	r3, [r7, #5]
  if (keypad_status != KEYPAD_OK) {
 80011e2:	797b      	ldrb	r3, [r7, #5]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <main+0x5c>
    DEBUG_ERROR("[INIT] Keypad Driver...FAILED (status=%d)\r\n", keypad_status);
    Error_Handler(); /* Keypad initialization failed */
 80011e8:	f001 f88b 	bl	8002302 <Error_Handler>
  /* Test keypad quick check (disabled when DEBUG is off) */
  #if ENABLE_DEBUG
  bool any_key = Keypad_Quick_Check();
  DEBUG_INFO("[INIT] Keypad Quick Check: %s\r\n", any_key ? "Keys detected" : "No keys");
  #else
  (void)Keypad_Quick_Check();  /* Run check but ignore result when debug disabled */
 80011ec:	f7ff fcd2 	bl	8000b94 <Keypad_Quick_Check>
  #endif

  /* Initialize UART Protocol (USART1 for PC communication) */
  if (Protocol_Init() != PROTOCOL_OK) {
 80011f0:	f001 feb0 	bl	8002f54 <Protocol_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d021      	beq.n	800123e <main+0xae>
    /* Protocol initialization failed - indicate with LED */
    /* Flash all LEDs red as error indicator */
    for (uint8_t i = 0; i < 8; i++) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	71fb      	strb	r3, [r7, #7]
 80011fe:	e017      	b.n	8001230 <main+0xa0>
      for (uint8_t j = 0; j < 8; j++) {
 8001200:	2300      	movs	r3, #0
 8001202:	71bb      	strb	r3, [r7, #6]
 8001204:	e00e      	b.n	8001224 <main+0x94>
        WS2812B_SetPixel(i, j, WS2812B_COLOR_RED);
 8001206:	23ff      	movs	r3, #255	@ 0xff
 8001208:	703b      	strb	r3, [r7, #0]
 800120a:	2300      	movs	r3, #0
 800120c:	707b      	strb	r3, [r7, #1]
 800120e:	2300      	movs	r3, #0
 8001210:	70bb      	strb	r3, [r7, #2]
 8001212:	79b9      	ldrb	r1, [r7, #6]
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	683a      	ldr	r2, [r7, #0]
 8001218:	4618      	mov	r0, r3
 800121a:	f002 fb15 	bl	8003848 <WS2812B_SetPixel>
      for (uint8_t j = 0; j < 8; j++) {
 800121e:	79bb      	ldrb	r3, [r7, #6]
 8001220:	3301      	adds	r3, #1
 8001222:	71bb      	strb	r3, [r7, #6]
 8001224:	79bb      	ldrb	r3, [r7, #6]
 8001226:	2b07      	cmp	r3, #7
 8001228:	d9ed      	bls.n	8001206 <main+0x76>
    for (uint8_t i = 0; i < 8; i++) {
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	3301      	adds	r3, #1
 800122e:	71fb      	strb	r3, [r7, #7]
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	2b07      	cmp	r3, #7
 8001234:	d9e4      	bls.n	8001200 <main+0x70>
      }
    }
    WS2812B_Update();
 8001236:	f002 fb4d 	bl	80038d4 <WS2812B_Update>
    Error_Handler();
 800123a:	f001 f862 	bl	8002302 <Error_Handler>
  }

  /* Protocol initialized successfully - send initial heartbeat */
  HAL_Delay(100);  /* Wait for UART to stabilize */
 800123e:	2064      	movs	r0, #100	@ 0x64
 8001240:	f002 fcc8 	bl	8003bd4 <HAL_Delay>
  Protocol_SendHeartbeat();
 8001244:	f002 f92e 	bl	80034a4 <Protocol_SendHeartbeat>

  /* Register keypad event callback */
  Keypad_Register_Callback(Keypad_Key_Event_Handler);
 8001248:	480f      	ldr	r0, [pc, #60]	@ (8001288 <main+0xf8>)
 800124a:	f7ff fc89 	bl	8000b60 <Keypad_Register_Callback>

  /* Register protocol command callback */
  Protocol_RegisterCallback(Protocol_Command_Handler);
 800124e:	480f      	ldr	r0, [pc, #60]	@ (800128c <main+0xfc>)
 8001250:	f002 f88e 	bl	8003370 <Protocol_RegisterCallback>

  /* Initialize game engine */
  if (Othello_Init() != OTHELLO_OK) {
 8001254:	f001 f85c 	bl	8002310 <Othello_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <main+0xd2>
    DEBUG_ERROR("[INIT] Othello Engine...FAILED\r\n");
    Error_Handler(); /* Game engine initialization failed */
 800125e:	f001 f850 	bl	8002302 <Error_Handler>
  }
  DEBUG_INFO("[INIT] Othello Engine...OK\r\n");

  /* Application-specific initialization */
  App_Init();
 8001262:	f000 f981 	bl	8001568 <App_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* Main application loop */
    App_Main_Loop();
 8001266:	f000 f9b7 	bl	80015d8 <App_Main_Loop>

    /* Keypad scanning (if not using interrupt-driven mode) */
    Keypad_Scan_Task();
 800126a:	f7ff fcdb 	bl	8000c24 <Keypad_Scan_Task>

    /* Update cursor blinking */
    App_UpdateCursor();
 800126e:	f000 f9e3 	bl	8001638 <App_UpdateCursor>

    /* Protocol maintenance tasks (heartbeat & timeout handling) */
    Protocol_Task();
 8001272:	f002 f92f 	bl	80034d4 <Protocol_Task>

    /* Small delay to prevent excessive CPU usage */
    HAL_Delay(1);
 8001276:	2001      	movs	r0, #1
 8001278:	f002 fcac 	bl	8003bd4 <HAL_Delay>
    App_Main_Loop();
 800127c:	bf00      	nop
 800127e:	e7f2      	b.n	8001266 <main+0xd6>
 8001280:	e000edf0 	.word	0xe000edf0
 8001284:	e0001000 	.word	0xe0001000
 8001288:	08001df1 	.word	0x08001df1
 800128c:	08001e55 	.word	0x08001e55

08001290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b090      	sub	sp, #64	@ 0x40
 8001294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001296:	f107 0318 	add.w	r3, r7, #24
 800129a:	2228      	movs	r2, #40	@ 0x28
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f005 fe80 	bl	8006fa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
 80012b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012b2:	2301      	movs	r3, #1
 80012b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012bc:	2300      	movs	r3, #0
 80012be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c0:	2301      	movs	r3, #1
 80012c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c4:	2302      	movs	r3, #2
 80012c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012ce:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80012d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d4:	f107 0318 	add.w	r3, r7, #24
 80012d8:	4618      	mov	r0, r3
 80012da:	f003 fa03 	bl	80046e4 <HAL_RCC_OscConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80012e4:	f001 f80d 	bl	8002302 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e8:	230f      	movs	r3, #15
 80012ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ec:	2302      	movs	r3, #2
 80012ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	2102      	movs	r1, #2
 8001302:	4618      	mov	r0, r3
 8001304:	f003 fc70 	bl	8004be8 <HAL_RCC_ClockConfig>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800130e:	f000 fff8 	bl	8002302 <Error_Handler>
  }
}
 8001312:	bf00      	nop
 8001314:	3740      	adds	r7, #64	@ 0x40
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b08e      	sub	sp, #56	@ 0x38
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001322:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
 800132e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001330:	f107 0320 	add.w	r3, r7, #32
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]
 8001348:	615a      	str	r2, [r3, #20]
 800134a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800134c:	4b2c      	ldr	r3, [pc, #176]	@ (8001400 <MX_TIM2_Init+0xe4>)
 800134e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001352:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001354:	4b2a      	ldr	r3, [pc, #168]	@ (8001400 <MX_TIM2_Init+0xe4>)
 8001356:	2200      	movs	r2, #0
 8001358:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800135a:	4b29      	ldr	r3, [pc, #164]	@ (8001400 <MX_TIM2_Init+0xe4>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90-1;
 8001360:	4b27      	ldr	r3, [pc, #156]	@ (8001400 <MX_TIM2_Init+0xe4>)
 8001362:	2259      	movs	r2, #89	@ 0x59
 8001364:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001366:	4b26      	ldr	r3, [pc, #152]	@ (8001400 <MX_TIM2_Init+0xe4>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136c:	4b24      	ldr	r3, [pc, #144]	@ (8001400 <MX_TIM2_Init+0xe4>)
 800136e:	2200      	movs	r2, #0
 8001370:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001372:	4823      	ldr	r0, [pc, #140]	@ (8001400 <MX_TIM2_Init+0xe4>)
 8001374:	f003 fdc6 	bl	8004f04 <HAL_TIM_Base_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800137e:	f000 ffc0 	bl	8002302 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001382:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001386:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001388:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800138c:	4619      	mov	r1, r3
 800138e:	481c      	ldr	r0, [pc, #112]	@ (8001400 <MX_TIM2_Init+0xe4>)
 8001390:	f004 fa7a 	bl	8005888 <HAL_TIM_ConfigClockSource>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800139a:	f000 ffb2 	bl	8002302 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800139e:	4818      	ldr	r0, [pc, #96]	@ (8001400 <MX_TIM2_Init+0xe4>)
 80013a0:	f003 fdff 	bl	8004fa2 <HAL_TIM_PWM_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80013aa:	f000 ffaa 	bl	8002302 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ae:	2300      	movs	r3, #0
 80013b0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b2:	2300      	movs	r3, #0
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013b6:	f107 0320 	add.w	r3, r7, #32
 80013ba:	4619      	mov	r1, r3
 80013bc:	4810      	ldr	r0, [pc, #64]	@ (8001400 <MX_TIM2_Init+0xe4>)
 80013be:	f004 fee1 	bl	8006184 <HAL_TIMEx_MasterConfigSynchronization>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80013c8:	f000 ff9b 	bl	8002302 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013cc:	2360      	movs	r3, #96	@ 0x60
 80013ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	2200      	movs	r2, #0
 80013e0:	4619      	mov	r1, r3
 80013e2:	4807      	ldr	r0, [pc, #28]	@ (8001400 <MX_TIM2_Init+0xe4>)
 80013e4:	f004 f98e 	bl	8005704 <HAL_TIM_PWM_ConfigChannel>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80013ee:	f000 ff88 	bl	8002302 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013f2:	4803      	ldr	r0, [pc, #12]	@ (8001400 <MX_TIM2_Init+0xe4>)
 80013f4:	f001 fca4 	bl	8002d40 <HAL_TIM_MspPostInit>

}
 80013f8:	bf00      	nop
 80013fa:	3738      	adds	r7, #56	@ 0x38
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20000270 	.word	0x20000270

08001404 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001408:	4b11      	ldr	r3, [pc, #68]	@ (8001450 <MX_USART1_UART_Init+0x4c>)
 800140a:	4a12      	ldr	r2, [pc, #72]	@ (8001454 <MX_USART1_UART_Init+0x50>)
 800140c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800140e:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <MX_USART1_UART_Init+0x4c>)
 8001410:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001414:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001416:	4b0e      	ldr	r3, [pc, #56]	@ (8001450 <MX_USART1_UART_Init+0x4c>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800141c:	4b0c      	ldr	r3, [pc, #48]	@ (8001450 <MX_USART1_UART_Init+0x4c>)
 800141e:	2200      	movs	r2, #0
 8001420:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001422:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <MX_USART1_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001428:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <MX_USART1_UART_Init+0x4c>)
 800142a:	220c      	movs	r2, #12
 800142c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800142e:	4b08      	ldr	r3, [pc, #32]	@ (8001450 <MX_USART1_UART_Init+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001434:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <MX_USART1_UART_Init+0x4c>)
 8001436:	2200      	movs	r2, #0
 8001438:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800143a:	4805      	ldr	r0, [pc, #20]	@ (8001450 <MX_USART1_UART_Init+0x4c>)
 800143c:	f004 ff12 	bl	8006264 <HAL_UART_Init>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001446:	f000 ff5c 	bl	8002302 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	200002fc 	.word	0x200002fc
 8001454:	40013800 	.word	0x40013800

08001458 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800145e:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <MX_DMA_Init+0x38>)
 8001460:	695b      	ldr	r3, [r3, #20]
 8001462:	4a0b      	ldr	r2, [pc, #44]	@ (8001490 <MX_DMA_Init+0x38>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	6153      	str	r3, [r2, #20]
 800146a:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <MX_DMA_Init+0x38>)
 800146c:	695b      	ldr	r3, [r3, #20]
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2102      	movs	r1, #2
 800147a:	200f      	movs	r0, #15
 800147c:	f002 fca5 	bl	8003dca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001480:	200f      	movs	r0, #15
 8001482:	f002 fcbe 	bl	8003e02 <HAL_NVIC_EnableIRQ>

}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40021000 	.word	0x40021000

08001494 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b088      	sub	sp, #32
 8001498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149a:	f107 0310 	add.w	r3, r7, #16
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014a8:	4b24      	ldr	r3, [pc, #144]	@ (800153c <MX_GPIO_Init+0xa8>)
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	4a23      	ldr	r2, [pc, #140]	@ (800153c <MX_GPIO_Init+0xa8>)
 80014ae:	f043 0320 	orr.w	r3, r3, #32
 80014b2:	6193      	str	r3, [r2, #24]
 80014b4:	4b21      	ldr	r3, [pc, #132]	@ (800153c <MX_GPIO_Init+0xa8>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	f003 0320 	and.w	r3, r3, #32
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c0:	4b1e      	ldr	r3, [pc, #120]	@ (800153c <MX_GPIO_Init+0xa8>)
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	4a1d      	ldr	r2, [pc, #116]	@ (800153c <MX_GPIO_Init+0xa8>)
 80014c6:	f043 0304 	orr.w	r3, r3, #4
 80014ca:	6193      	str	r3, [r2, #24]
 80014cc:	4b1b      	ldr	r3, [pc, #108]	@ (800153c <MX_GPIO_Init+0xa8>)
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	f003 0304 	and.w	r3, r3, #4
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d8:	4b18      	ldr	r3, [pc, #96]	@ (800153c <MX_GPIO_Init+0xa8>)
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	4a17      	ldr	r2, [pc, #92]	@ (800153c <MX_GPIO_Init+0xa8>)
 80014de:	f043 0308 	orr.w	r3, r3, #8
 80014e2:	6193      	str	r3, [r2, #24]
 80014e4:	4b15      	ldr	r3, [pc, #84]	@ (800153c <MX_GPIO_Init+0xa8>)
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	f003 0308 	and.w	r3, r3, #8
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_R1_Pin|KEY_R2_Pin|KEY_R3_Pin|KEY_R4_Pin, GPIO_PIN_SET);
 80014f0:	2201      	movs	r2, #1
 80014f2:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80014f6:	4812      	ldr	r0, [pc, #72]	@ (8001540 <MX_GPIO_Init+0xac>)
 80014f8:	f003 f8db 	bl	80046b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_R1_Pin KEY_R2_Pin KEY_R3_Pin KEY_R4_Pin */
  GPIO_InitStruct.Pin = KEY_R1_Pin|KEY_R2_Pin|KEY_R3_Pin|KEY_R4_Pin;
 80014fc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001500:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001502:	2301      	movs	r3, #1
 8001504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2302      	movs	r3, #2
 800150c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150e:	f107 0310 	add.w	r3, r7, #16
 8001512:	4619      	mov	r1, r3
 8001514:	480a      	ldr	r0, [pc, #40]	@ (8001540 <MX_GPIO_Init+0xac>)
 8001516:	f002 ff31 	bl	800437c <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_C1_Pin KEY_C2_Pin KEY_C3_Pin KEY_C4_Pin */
  GPIO_InitStruct.Pin = KEY_C1_Pin|KEY_C2_Pin|KEY_C3_Pin|KEY_C4_Pin;
 800151a:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800151e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001524:	2301      	movs	r3, #1
 8001526:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001528:	f107 0310 	add.w	r3, r7, #16
 800152c:	4619      	mov	r1, r3
 800152e:	4804      	ldr	r0, [pc, #16]	@ (8001540 <MX_GPIO_Init+0xac>)
 8001530:	f002 ff24 	bl	800437c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001534:	bf00      	nop
 8001536:	3720      	adds	r7, #32
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40021000 	.word	0x40021000
 8001540:	40010c00 	.word	0x40010c00

08001544 <HAL_TIM_PWM_PulseFinishedCallback>:
 * @brief DMA transfer complete callback for WS2812B
 * @param hdma: DMA handle
 * @retval None
 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  /* Check if this is TIM2 channel 1 */
  if (htim->Instance == TIM2) {
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001554:	d102      	bne.n	800155c <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    WS2812B_DMA_Complete_Callback(&hdma_tim2_ch1);
 8001556:	4803      	ldr	r0, [pc, #12]	@ (8001564 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8001558:	f002 fa1c 	bl	8003994 <WS2812B_DMA_Complete_Callback>
  }
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	200002b8 	.word	0x200002b8

08001568 <App_Init>:
/**
 * @brief Application initialization function
 * @retval None
 */
void App_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* Initialize game statistics */
  memset(&game_stats, 0, sizeof(GameStats_t));
 800156c:	2220      	movs	r2, #32
 800156e:	2100      	movs	r1, #0
 8001570:	4815      	ldr	r0, [pc, #84]	@ (80015c8 <App_Init+0x60>)
 8001572:	f005 fd17 	bl	8006fa4 <memset>

  /* Initialize game control module */
  if (Game_Control_Init() != GAME_CTRL_OK) {
 8001576:	f7fe ff4f 	bl	8000418 <Game_Control_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <App_Init+0x1c>
    DEBUG_ERROR("[INIT] Game Control...FAILED\r\n");
    Error_Handler();
 8001580:	f000 febf 	bl	8002302 <Error_Handler>
  }
  DEBUG_INFO("[INIT] Game Control...OK\r\n");

  /* Initialize challenge mode module */
  if (Challenge_Init() != CHALLENGE_OK) {
 8001584:	f7fe fdea 	bl	800015c <Challenge_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <App_Init+0x2a>
    DEBUG_ERROR("[INIT] Challenge Mode...FAILED\r\n");
    Error_Handler();
 800158e:	f000 feb8 	bl	8002302 <Error_Handler>
  }
  DEBUG_INFO("[INIT] Challenge Mode...OK\r\n");

  /* Initialize LED text display module */
  if (LED_Text_Init() != LED_TEXT_OK) {
 8001592:	f7ff fc97 	bl	8000ec4 <LED_Text_Init>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <App_Init+0x38>
    DEBUG_ERROR("[INIT] LED Text...FAILED\r\n");
    Error_Handler();
 800159c:	f000 feb1 	bl	8002302 <Error_Handler>
  }
  DEBUG_INFO("[INIT] LED Text...OK\r\n");

  /* Start new game */
  if (Othello_NewGame(&game_state) == OTHELLO_OK) {
 80015a0:	480a      	ldr	r0, [pc, #40]	@ (80015cc <App_Init+0x64>)
 80015a2:	f000 fecb 	bl	800233c <Othello_NewGame>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d107      	bne.n	80015bc <App_Init+0x54>
    game_initialized = true;
 80015ac:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <App_Init+0x68>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	701a      	strb	r2, [r3, #0]
    game_session_id++;  // Increment session ID for new game
 80015b2:	4b08      	ldr	r3, [pc, #32]	@ (80015d4 <App_Init+0x6c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	3301      	adds	r3, #1
 80015b8:	4a06      	ldr	r2, [pc, #24]	@ (80015d4 <App_Init+0x6c>)
 80015ba:	6013      	str	r3, [r2, #0]
  }

  /* Initialize LED display */
  WS2812B_Clear();
 80015bc:	f002 f976 	bl	80038ac <WS2812B_Clear>

  /* Display initial game board */
  App_DisplayGameBoard();
 80015c0:	f000 f86e 	bl	80016a0 <App_DisplayGameBoard>
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	200003e0 	.word	0x200003e0
 80015cc:	20000344 	.word	0x20000344
 80015d0:	20000400 	.word	0x20000400
 80015d4:	20000404 	.word	0x20000404

080015d8 <App_Main_Loop>:
/**
 * @brief Main application loop function
 * @retval None
 */
void App_Main_Loop(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
  /* === Priority 1: Process pending game end (set from interrupt context) === */
  if (game_end_pending) {
 80015de:	4b13      	ldr	r3, [pc, #76]	@ (800162c <App_Main_Loop+0x54>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d005      	beq.n	80015f4 <App_Main_Loop+0x1c>
    game_end_pending = false;  // Clear flag
 80015e8:	4b10      	ldr	r3, [pc, #64]	@ (800162c <App_Main_Loop+0x54>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]
    DEBUG_INFO("[APP_LOOP] Processing pending game end from interrupt...\r\n");
    App_HandleGameOver();  // Safe to call in main loop context
 80015ee:	f000 fb03 	bl	8001bf8 <App_HandleGameOver>
 80015f2:	e018      	b.n	8001626 <App_Main_Loop+0x4e>
    DEBUG_INFO("[APP_LOOP] Game end processing completed\r\n");
    return;  // Process only game end in this iteration
  }

  /* Process keypad events */
  Key_t key_event = Keypad_GetKey();
 80015f4:	1d3b      	adds	r3, r7, #4
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff fa5a 	bl	8000ab0 <Keypad_GetKey>
  if (key_event.state != KEY_RELEASED) {
 80015fc:	79bb      	ldrb	r3, [r7, #6]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <App_Main_Loop+0x32>
    /* Key event occurred, process it */
    App_ProcessKeyEvent(&key_event);
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	4618      	mov	r0, r3
 8001606:	f000 f8c9 	bl	800179c <App_ProcessKeyEvent>
  }

  /* Update game board display */
  App_UpdateGameDisplay();
 800160a:	f000 fad7 	bl	8001bbc <App_UpdateGameDisplay>

  /* Check for game over conditions (local game end) */
  if (game_initialized && Othello_IsGameOver(&game_state)) {
 800160e:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <App_Main_Loop+0x58>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d007      	beq.n	8001626 <App_Main_Loop+0x4e>
 8001616:	4807      	ldr	r0, [pc, #28]	@ (8001634 <App_Main_Loop+0x5c>)
 8001618:	f001 f864 	bl	80026e4 <Othello_IsGameOver>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <App_Main_Loop+0x4e>
    App_HandleGameOver();
 8001622:	f000 fae9 	bl	8001bf8 <App_HandleGameOver>
  }
}
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	2000040e 	.word	0x2000040e
 8001630:	20000400 	.word	0x20000400
 8001634:	20000344 	.word	0x20000344

08001638 <App_UpdateCursor>:
/**
 * @brief Update cursor display with blinking effect
 * @retval None
 */
void App_UpdateCursor(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
  if (!game_initialized) {
 800163e:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <App_UpdateCursor+0x5c>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	f083 0301 	eor.w	r3, r3, #1
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b00      	cmp	r3, #0
 800164a:	d11e      	bne.n	800168a <App_UpdateCursor+0x52>
    return;
  }

  uint32_t current_time = HAL_GetTick();
 800164c:	f002 fab8 	bl	8003bc0 <HAL_GetTick>
 8001650:	6078      	str	r0, [r7, #4]

  // Toggle cursor visibility every 500ms
  if (current_time - cursor_blink_timer >= 500) {
 8001652:	4b11      	ldr	r3, [pc, #68]	@ (8001698 <App_UpdateCursor+0x60>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800165e:	d315      	bcc.n	800168c <App_UpdateCursor+0x54>
    cursor_blink_timer = current_time;
 8001660:	4a0d      	ldr	r2, [pc, #52]	@ (8001698 <App_UpdateCursor+0x60>)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6013      	str	r3, [r2, #0]
    cursor_visible = !cursor_visible;
 8001666:	4b0d      	ldr	r3, [pc, #52]	@ (800169c <App_UpdateCursor+0x64>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	bf14      	ite	ne
 800166e:	2301      	movne	r3, #1
 8001670:	2300      	moveq	r3, #0
 8001672:	b2db      	uxtb	r3, r3
 8001674:	f083 0301 	eor.w	r3, r3, #1
 8001678:	b2db      	uxtb	r3, r3
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	b2da      	uxtb	r2, r3
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <App_UpdateCursor+0x64>)
 8001682:	701a      	strb	r2, [r3, #0]

    // Redraw board to update cursor
    App_DisplayGameBoard();
 8001684:	f000 f80c 	bl	80016a0 <App_DisplayGameBoard>
 8001688:	e000      	b.n	800168c <App_UpdateCursor+0x54>
    return;
 800168a:	bf00      	nop
  }
}
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000400 	.word	0x20000400
 8001698:	20000408 	.word	0x20000408
 800169c:	20000022 	.word	0x20000022

080016a0 <App_DisplayGameBoard>:
/**
 * @brief Display game board on LED matrix
 * @retval None
 */
void App_DisplayGameBoard(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
  if (!game_initialized) {
 80016a6:	4b36      	ldr	r3, [pc, #216]	@ (8001780 <App_DisplayGameBoard+0xe0>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	f083 0301 	eor.w	r3, r3, #1
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d161      	bne.n	8001778 <App_DisplayGameBoard+0xd8>
    return;
  }

  WS2812B_Clear();
 80016b4:	f002 f8fa 	bl	80038ac <WS2812B_Clear>

  /* Display game pieces on LED matrix */
  for (uint8_t row = 0; row < 8; row++) {
 80016b8:	2300      	movs	r3, #0
 80016ba:	73fb      	strb	r3, [r7, #15]
 80016bc:	e037      	b.n	800172e <App_DisplayGameBoard+0x8e>
    for (uint8_t col = 0; col < 8; col++) {
 80016be:	2300      	movs	r3, #0
 80016c0:	73bb      	strb	r3, [r7, #14]
 80016c2:	e02e      	b.n	8001722 <App_DisplayGameBoard+0x82>
      PieceType_t piece = Othello_GetPiece(&game_state, row, col);
 80016c4:	7bba      	ldrb	r2, [r7, #14]
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	4619      	mov	r1, r3
 80016ca:	482e      	ldr	r0, [pc, #184]	@ (8001784 <App_DisplayGameBoard+0xe4>)
 80016cc:	f001 f900 	bl	80028d0 <Othello_GetPiece>
 80016d0:	4603      	mov	r3, r0
 80016d2:	733b      	strb	r3, [r7, #12]

      if (piece == PIECE_BLACK) {
 80016d4:	7b3b      	ldrb	r3, [r7, #12]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d10f      	bne.n	80016fa <App_DisplayGameBoard+0x5a>
        WS2812B_SetPixel(row, col, WS2812B_COLOR_ORANGE);  // Black piece (Orange for visibility)
 80016da:	4a2b      	ldr	r2, [pc, #172]	@ (8001788 <App_DisplayGameBoard+0xe8>)
 80016dc:	f107 0308 	add.w	r3, r7, #8
 80016e0:	6812      	ldr	r2, [r2, #0]
 80016e2:	4611      	mov	r1, r2
 80016e4:	8019      	strh	r1, [r3, #0]
 80016e6:	3302      	adds	r3, #2
 80016e8:	0c12      	lsrs	r2, r2, #16
 80016ea:	701a      	strb	r2, [r3, #0]
 80016ec:	7bb9      	ldrb	r1, [r7, #14]
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	68ba      	ldr	r2, [r7, #8]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f002 f8a8 	bl	8003848 <WS2812B_SetPixel>
 80016f8:	e010      	b.n	800171c <App_DisplayGameBoard+0x7c>
      } else if (piece == PIECE_WHITE) {
 80016fa:	7b3b      	ldrb	r3, [r7, #12]
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d10d      	bne.n	800171c <App_DisplayGameBoard+0x7c>
        WS2812B_SetPixel(row, col, WS2812B_COLOR_WHITE);  // White piece
 8001700:	4a22      	ldr	r2, [pc, #136]	@ (800178c <App_DisplayGameBoard+0xec>)
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	6812      	ldr	r2, [r2, #0]
 8001706:	4611      	mov	r1, r2
 8001708:	8019      	strh	r1, [r3, #0]
 800170a:	3302      	adds	r3, #2
 800170c:	0c12      	lsrs	r2, r2, #16
 800170e:	701a      	strb	r2, [r3, #0]
 8001710:	7bb9      	ldrb	r1, [r7, #14]
 8001712:	7bfb      	ldrb	r3, [r7, #15]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	4618      	mov	r0, r3
 8001718:	f002 f896 	bl	8003848 <WS2812B_SetPixel>
    for (uint8_t col = 0; col < 8; col++) {
 800171c:	7bbb      	ldrb	r3, [r7, #14]
 800171e:	3301      	adds	r3, #1
 8001720:	73bb      	strb	r3, [r7, #14]
 8001722:	7bbb      	ldrb	r3, [r7, #14]
 8001724:	2b07      	cmp	r3, #7
 8001726:	d9cd      	bls.n	80016c4 <App_DisplayGameBoard+0x24>
  for (uint8_t row = 0; row < 8; row++) {
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	3301      	adds	r3, #1
 800172c:	73fb      	strb	r3, [r7, #15]
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	2b07      	cmp	r3, #7
 8001732:	d9c4      	bls.n	80016be <App_DisplayGameBoard+0x1e>
      /* Empty positions remain off */
    }
  }

  /* Display cursor (green blinking) */
  if (cursor_visible) {
 8001734:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <App_DisplayGameBoard+0xf0>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d01a      	beq.n	8001772 <App_DisplayGameBoard+0xd2>
    PieceType_t cursor_piece = Othello_GetPiece(&game_state, cursor_row, cursor_col);
 800173c:	4b15      	ldr	r3, [pc, #84]	@ (8001794 <App_DisplayGameBoard+0xf4>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	4a15      	ldr	r2, [pc, #84]	@ (8001798 <App_DisplayGameBoard+0xf8>)
 8001742:	7812      	ldrb	r2, [r2, #0]
 8001744:	4619      	mov	r1, r3
 8001746:	480f      	ldr	r0, [pc, #60]	@ (8001784 <App_DisplayGameBoard+0xe4>)
 8001748:	f001 f8c2 	bl	80028d0 <Othello_GetPiece>
 800174c:	4603      	mov	r3, r0
 800174e:	737b      	strb	r3, [r7, #13]
    if (cursor_piece == PIECE_EMPTY) {
 8001750:	7b7b      	ldrb	r3, [r7, #13]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d10d      	bne.n	8001772 <App_DisplayGameBoard+0xd2>
      // Empty position: show green cursor
      WS2812B_SetPixel(cursor_row, cursor_col, WS2812B_COLOR_GREEN);
 8001756:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <App_DisplayGameBoard+0xf4>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	4a0f      	ldr	r2, [pc, #60]	@ (8001798 <App_DisplayGameBoard+0xf8>)
 800175c:	7811      	ldrb	r1, [r2, #0]
 800175e:	2200      	movs	r2, #0
 8001760:	703a      	strb	r2, [r7, #0]
 8001762:	22ff      	movs	r2, #255	@ 0xff
 8001764:	707a      	strb	r2, [r7, #1]
 8001766:	2200      	movs	r2, #0
 8001768:	70ba      	strb	r2, [r7, #2]
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	4618      	mov	r0, r3
 800176e:	f002 f86b 	bl	8003848 <WS2812B_SetPixel>
    }
    // If there's a piece at cursor position, don't show cursor (or could use dimmed green)
  }

  WS2812B_Update();
 8001772:	f002 f8af 	bl	80038d4 <WS2812B_Update>
 8001776:	e000      	b.n	800177a <App_DisplayGameBoard+0xda>
    return;
 8001778:	bf00      	nop
}
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000400 	.word	0x20000400
 8001784:	20000344 	.word	0x20000344
 8001788:	08007a1c 	.word	0x08007a1c
 800178c:	08007a20 	.word	0x08007a20
 8001790:	20000022 	.word	0x20000022
 8001794:	20000020 	.word	0x20000020
 8001798:	20000021 	.word	0x20000021

0800179c <App_ProcessKeyEvent>:
 * @brief Process key event for game controls
 * @param key_event Pointer to key event structure
 * @retval None
 */
void App_ProcessKeyEvent(Key_t* key_event)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	@ 0x28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  if (!game_initialized || !key_event) {
 80017a4:	4baf      	ldr	r3, [pc, #700]	@ (8001a64 <App_ProcessKeyEvent+0x2c8>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	f083 0301 	eor.w	r3, r3, #1
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f040 81c5 	bne.w	8001b3e <App_ProcessKeyEvent+0x3a2>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f000 81c1 	beq.w	8001b3e <App_ProcessKeyEvent+0x3a2>
    return;
  }

  Keypad_LogicalKey_t logical_key = Keypad_PhysicalToLogical(key_event->row, key_event->col);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	781a      	ldrb	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	785b      	ldrb	r3, [r3, #1]
 80017c4:	4619      	mov	r1, r3
 80017c6:	4610      	mov	r0, r2
 80017c8:	f7ff fb5e 	bl	8000e88 <Keypad_PhysicalToLogical>
 80017cc:	4603      	mov	r3, r0
 80017ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  DEBUG_INFO("[APP] ProcessKey: R%d C%d Logical=%d State=%d\r\n",
             key_event->row, key_event->col, logical_key, key_event->state);

  /* Handle key press */
  if (key_event->state == KEY_PRESSED) {
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	789b      	ldrb	r3, [r3, #2]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	f040 81c4 	bne.w	8001b64 <App_ProcessKeyEvent+0x3c8>
    // First, try to handle as game control key
    if (Game_Control_HandleKey(logical_key, &game_state)) {
 80017dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017e0:	49a1      	ldr	r1, [pc, #644]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe ff6c 	bl	80006c0 <Game_Control_HandleKey>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d012      	beq.n	8001814 <App_ProcessKeyEvent+0x78>
      DEBUG_INFO("[APP] Game control key handled: %d\r\n", logical_key);

      // Increment session ID for new game operations (START or RESET)
      if (logical_key == GAME_CTRL_KEY_START || logical_key == GAME_CTRL_KEY_RESET) {
 80017ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <App_ProcessKeyEvent+0x62>
 80017f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017fa:	2b0d      	cmp	r3, #13
 80017fc:	d104      	bne.n	8001808 <App_ProcessKeyEvent+0x6c>
        game_session_id++;
 80017fe:	4b9b      	ldr	r3, [pc, #620]	@ (8001a6c <App_ProcessKeyEvent+0x2d0>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	3301      	adds	r3, #1
 8001804:	4a99      	ldr	r2, [pc, #612]	@ (8001a6c <App_ProcessKeyEvent+0x2d0>)
 8001806:	6013      	str	r3, [r2, #0]
        DEBUG_INFO("[APP] New game session started, session_id=%lu\r\n", game_session_id);
      }

      App_DisplayGameBoard();
 8001808:	f7ff ff4a 	bl	80016a0 <App_DisplayGameBoard>
      Send_GameState_Via_Protocol(&game_state);
 800180c:	4896      	ldr	r0, [pc, #600]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 800180e:	f7ff fcaa 	bl	8001166 <Send_GameState_Via_Protocol>
      return;  // Key was handled by game control
 8001812:	e1a7      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
    }

    // Handle 'C' key: Toggle cheat mode overlay
    if (logical_key == KEYPAD_KEY_C) {
 8001814:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001818:	2b0b      	cmp	r3, #11
 800181a:	d127      	bne.n	800186c <App_ProcessKeyEvent+0xd0>
      is_cheat_active = !is_cheat_active;
 800181c:	4b94      	ldr	r3, [pc, #592]	@ (8001a70 <App_ProcessKeyEvent+0x2d4>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	bf14      	ite	ne
 8001824:	2301      	movne	r3, #1
 8001826:	2300      	moveq	r3, #0
 8001828:	b2db      	uxtb	r3, r3
 800182a:	f083 0301 	eor.w	r3, r3, #1
 800182e:	b2db      	uxtb	r3, r3
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4b8e      	ldr	r3, [pc, #568]	@ (8001a70 <App_ProcessKeyEvent+0x2d4>)
 8001838:	701a      	strb	r2, [r3, #0]

      if (is_cheat_active) {
 800183a:	4b8d      	ldr	r3, [pc, #564]	@ (8001a70 <App_ProcessKeyEvent+0x2d4>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d002      	beq.n	8001848 <App_ProcessKeyEvent+0xac>
        // Enter cheat mode (overlay on current game mode)
        DEBUG_INFO("[CHEAT] Enabled cheat overlay on mode %d\r\n", current_game_mode);

        // Default to black piece
        cheat_selected_color = PIECE_BLACK;
 8001842:	4b8c      	ldr	r3, [pc, #560]	@ (8001a74 <App_ProcessKeyEvent+0x2d8>)
 8001844:	2201      	movs	r2, #1
 8001846:	701a      	strb	r2, [r3, #0]
      } else {
        // Exit cheat mode (restore game logic)
        DEBUG_INFO("[CHEAT] Disabled cheat overlay, returning to mode %d\r\n", current_game_mode);
      }

      App_DisplayGameBoard();
 8001848:	f7ff ff2a 	bl	80016a0 <App_DisplayGameBoard>

      // Notify PC about cheat state change
      Cheat_Toggle_Data_t cheat_data = {
        .enable = is_cheat_active ? 1 : 0,
 800184c:	4b88      	ldr	r3, [pc, #544]	@ (8001a70 <App_ProcessKeyEvent+0x2d4>)
 800184e:	781b      	ldrb	r3, [r3, #0]
      Cheat_Toggle_Data_t cheat_data = {
 8001850:	f887 3020 	strb.w	r3, [r7, #32]
 8001854:	4b87      	ldr	r3, [pc, #540]	@ (8001a74 <App_ProcessKeyEvent+0x2d8>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        .selected_color = cheat_selected_color
      };
      Protocol_SendPacket(CMD_CHEAT_TOGGLE, (uint8_t*)&cheat_data, sizeof(cheat_data));
 800185c:	f107 0320 	add.w	r3, r7, #32
 8001860:	2202      	movs	r2, #2
 8001862:	4619      	mov	r1, r3
 8001864:	2011      	movs	r0, #17
 8001866:	f001 fba3 	bl	8002fb0 <Protocol_SendPacket>
 800186a:	e17b      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>

      return;  // Don't process as game move
    }

    // Handle 'A' key: Select BLACK piece (only in cheat mode)
    if (logical_key == KEYPAD_KEY_A) {
 800186c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001870:	2b03      	cmp	r3, #3
 8001872:	d12a      	bne.n	80018ca <App_ProcessKeyEvent+0x12e>
      if (is_cheat_active) {
 8001874:	4b7e      	ldr	r3, [pc, #504]	@ (8001a70 <App_ProcessKeyEvent+0x2d4>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	f000 8162 	beq.w	8001b42 <App_ProcessKeyEvent+0x3a6>
        cheat_selected_color = PIECE_BLACK;
 800187e:	4b7d      	ldr	r3, [pc, #500]	@ (8001a74 <App_ProcessKeyEvent+0x2d8>)
 8001880:	2201      	movs	r2, #1
 8001882:	701a      	strb	r2, [r3, #0]
        DEBUG_INFO("[CHEAT] Selected BLACK piece\r\n");

        // Visual feedback: Flash cursor in black
        RGB_Color_t gray_color = {128, 128, 128};  // Gray for visibility
 8001884:	4a7c      	ldr	r2, [pc, #496]	@ (8001a78 <App_ProcessKeyEvent+0x2dc>)
 8001886:	f107 031c 	add.w	r3, r7, #28
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	4611      	mov	r1, r2
 800188e:	8019      	strh	r1, [r3, #0]
 8001890:	3302      	adds	r3, #2
 8001892:	0c12      	lsrs	r2, r2, #16
 8001894:	701a      	strb	r2, [r3, #0]
        WS2812B_SetPixel(cursor_row, cursor_col, gray_color);
 8001896:	4b79      	ldr	r3, [pc, #484]	@ (8001a7c <App_ProcessKeyEvent+0x2e0>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	4a79      	ldr	r2, [pc, #484]	@ (8001a80 <App_ProcessKeyEvent+0x2e4>)
 800189c:	7811      	ldrb	r1, [r2, #0]
 800189e:	69fa      	ldr	r2, [r7, #28]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f001 ffd1 	bl	8003848 <WS2812B_SetPixel>
        WS2812B_Update();
 80018a6:	f002 f815 	bl	80038d4 <WS2812B_Update>
        HAL_Delay(200);
 80018aa:	20c8      	movs	r0, #200	@ 0xc8
 80018ac:	f002 f992 	bl	8003bd4 <HAL_Delay>

        App_DisplayGameBoard();  // Restore board
 80018b0:	f7ff fef6 	bl	80016a0 <App_DisplayGameBoard>

        // Notify PC
        Cheat_Toggle_Data_t cheat_data = {
 80018b4:	4b73      	ldr	r3, [pc, #460]	@ (8001a84 <App_ProcessKeyEvent+0x2e8>)
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	833b      	strh	r3, [r7, #24]
          .enable = 1,
          .selected_color = PIECE_BLACK
        };
        Protocol_SendPacket(CMD_CHEAT_TOGGLE, (uint8_t*)&cheat_data, sizeof(cheat_data));
 80018ba:	f107 0318 	add.w	r3, r7, #24
 80018be:	2202      	movs	r2, #2
 80018c0:	4619      	mov	r1, r3
 80018c2:	2011      	movs	r0, #17
 80018c4:	f001 fb74 	bl	8002fb0 <Protocol_SendPacket>
 80018c8:	e14c      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
      DEBUG_INFO("[APP] 'A' key pressed but cheat mode not active\r\n");
      return;
    }

    // Handle 'B' key: Select WHITE piece (only in cheat mode)
    if (logical_key == KEYPAD_KEY_B) {
 80018ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018ce:	2b07      	cmp	r3, #7
 80018d0:	d12a      	bne.n	8001928 <App_ProcessKeyEvent+0x18c>
      if (is_cheat_active) {
 80018d2:	4b67      	ldr	r3, [pc, #412]	@ (8001a70 <App_ProcessKeyEvent+0x2d4>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f000 8135 	beq.w	8001b46 <App_ProcessKeyEvent+0x3aa>
        cheat_selected_color = PIECE_WHITE;
 80018dc:	4b65      	ldr	r3, [pc, #404]	@ (8001a74 <App_ProcessKeyEvent+0x2d8>)
 80018de:	2202      	movs	r2, #2
 80018e0:	701a      	strb	r2, [r3, #0]
        DEBUG_INFO("[CHEAT] Selected WHITE piece\r\n");

        // Visual feedback: Flash cursor in white
        RGB_Color_t white_color = {255, 255, 255};
 80018e2:	4a69      	ldr	r2, [pc, #420]	@ (8001a88 <App_ProcessKeyEvent+0x2ec>)
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	6812      	ldr	r2, [r2, #0]
 80018ea:	4611      	mov	r1, r2
 80018ec:	8019      	strh	r1, [r3, #0]
 80018ee:	3302      	adds	r3, #2
 80018f0:	0c12      	lsrs	r2, r2, #16
 80018f2:	701a      	strb	r2, [r3, #0]
        WS2812B_SetPixel(cursor_row, cursor_col, white_color);
 80018f4:	4b61      	ldr	r3, [pc, #388]	@ (8001a7c <App_ProcessKeyEvent+0x2e0>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	4a61      	ldr	r2, [pc, #388]	@ (8001a80 <App_ProcessKeyEvent+0x2e4>)
 80018fa:	7811      	ldrb	r1, [r2, #0]
 80018fc:	697a      	ldr	r2, [r7, #20]
 80018fe:	4618      	mov	r0, r3
 8001900:	f001 ffa2 	bl	8003848 <WS2812B_SetPixel>
        WS2812B_Update();
 8001904:	f001 ffe6 	bl	80038d4 <WS2812B_Update>
        HAL_Delay(200);
 8001908:	20c8      	movs	r0, #200	@ 0xc8
 800190a:	f002 f963 	bl	8003bd4 <HAL_Delay>

        App_DisplayGameBoard();  // Restore board
 800190e:	f7ff fec7 	bl	80016a0 <App_DisplayGameBoard>

        // Notify PC
        Cheat_Toggle_Data_t cheat_data = {
 8001912:	4b5e      	ldr	r3, [pc, #376]	@ (8001a8c <App_ProcessKeyEvent+0x2f0>)
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	823b      	strh	r3, [r7, #16]
          .enable = 1,
          .selected_color = PIECE_WHITE
        };
        Protocol_SendPacket(CMD_CHEAT_TOGGLE, (uint8_t*)&cheat_data, sizeof(cheat_data));
 8001918:	f107 0310 	add.w	r3, r7, #16
 800191c:	2202      	movs	r2, #2
 800191e:	4619      	mov	r1, r3
 8001920:	2011      	movs	r0, #17
 8001922:	f001 fb45 	bl	8002fb0 <Protocol_SendPacket>
 8001926:	e11d      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
      DEBUG_INFO("[APP] 'B' key pressed but cheat mode not active\r\n");
      return;
    }

    // Check if game is in playing state before processing game keys
    if (!GAME_CTRL_IS_PLAYING(Game_Control_GetContext())) {
 8001928:	f7fe ff32 	bl	8000790 <Game_Control_GetContext>
 800192c:	4603      	mov	r3, r0
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b01      	cmp	r3, #1
 8001932:	f040 810a 	bne.w	8001b4a <App_ProcessKeyEvent+0x3ae>
      DEBUG_INFO("[APP] Game not in PLAYING state, ignoring key\r\n");
      return;
    }

    switch (logical_key) {
 8001936:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800193a:	2b0f      	cmp	r3, #15
 800193c:	f200 8107 	bhi.w	8001b4e <App_ProcessKeyEvent+0x3b2>
 8001940:	a201      	add	r2, pc, #4	@ (adr r2, 8001948 <App_ProcessKeyEvent+0x1ac>)
 8001942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001946:	bf00      	nop
 8001948:	08001b4f 	.word	0x08001b4f
 800194c:	08001989 	.word	0x08001989
 8001950:	08001b4f 	.word	0x08001b4f
 8001954:	08001b4f 	.word	0x08001b4f
 8001958:	080019b5 	.word	0x080019b5
 800195c:	080019e1 	.word	0x080019e1
 8001960:	08001ac5 	.word	0x08001ac5
 8001964:	08001b4f 	.word	0x08001b4f
 8001968:	08001b4f 	.word	0x08001b4f
 800196c:	08001aef 	.word	0x08001aef
 8001970:	08001b37 	.word	0x08001b37
 8001974:	08001b4f 	.word	0x08001b4f
 8001978:	08001b4f 	.word	0x08001b4f
 800197c:	08001b19 	.word	0x08001b19
 8001980:	08001b4f 	.word	0x08001b4f
 8001984:	08001b4f 	.word	0x08001b4f
      case KEYPAD_KEY_1: // Start Game (handled by game control above)
        // This case is now handled by Game_Control_HandleKey
        break;

      case KEYPAD_KEY_2: // Move Up
        if (cursor_row > 0) {
 8001988:	4b3c      	ldr	r3, [pc, #240]	@ (8001a7c <App_ProcessKeyEvent+0x2e0>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	f000 80e0 	beq.w	8001b52 <App_ProcessKeyEvent+0x3b6>
          cursor_row--;
 8001992:	4b3a      	ldr	r3, [pc, #232]	@ (8001a7c <App_ProcessKeyEvent+0x2e0>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	3b01      	subs	r3, #1
 8001998:	b2da      	uxtb	r2, r3
 800199a:	4b38      	ldr	r3, [pc, #224]	@ (8001a7c <App_ProcessKeyEvent+0x2e0>)
 800199c:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor UP: (%d,%d)\r\n", cursor_row, cursor_col);
          cursor_visible = true;  // Show cursor immediately when moving
 800199e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a90 <App_ProcessKeyEvent+0x2f4>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();  // Reset blink timer
 80019a4:	f002 f90c 	bl	8003bc0 <HAL_GetTick>
 80019a8:	4603      	mov	r3, r0
 80019aa:	4a3a      	ldr	r2, [pc, #232]	@ (8001a94 <App_ProcessKeyEvent+0x2f8>)
 80019ac:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 80019ae:	f7ff fe77 	bl	80016a0 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at top edge\r\n");
        }
        break;
 80019b2:	e0ce      	b.n	8001b52 <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_4: // Move Left
        if (cursor_col > 0) {
 80019b4:	4b32      	ldr	r3, [pc, #200]	@ (8001a80 <App_ProcessKeyEvent+0x2e4>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	f000 80cc 	beq.w	8001b56 <App_ProcessKeyEvent+0x3ba>
          cursor_col--;
 80019be:	4b30      	ldr	r3, [pc, #192]	@ (8001a80 <App_ProcessKeyEvent+0x2e4>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	3b01      	subs	r3, #1
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001a80 <App_ProcessKeyEvent+0x2e4>)
 80019c8:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor LEFT: (%d,%d)\r\n", cursor_row, cursor_col);
          cursor_visible = true;
 80019ca:	4b31      	ldr	r3, [pc, #196]	@ (8001a90 <App_ProcessKeyEvent+0x2f4>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();
 80019d0:	f002 f8f6 	bl	8003bc0 <HAL_GetTick>
 80019d4:	4603      	mov	r3, r0
 80019d6:	4a2f      	ldr	r2, [pc, #188]	@ (8001a94 <App_ProcessKeyEvent+0x2f8>)
 80019d8:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 80019da:	f7ff fe61 	bl	80016a0 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at left edge\r\n");
        }
        break;
 80019de:	e0ba      	b.n	8001b56 <App_ProcessKeyEvent+0x3ba>

      case KEYPAD_KEY_5: // Place Piece at Cursor
        DEBUG_INFO("[APP] Place piece at cursor (%d,%d)\r\n", cursor_row, cursor_col);

        // ========== Cheat mode: Place and flip pieces ==========
        if (is_cheat_active) {
 80019e0:	4b23      	ldr	r3, [pc, #140]	@ (8001a70 <App_ProcessKeyEvent+0x2d4>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d011      	beq.n	8001a0c <App_ProcessKeyEvent+0x270>
          // Use Othello_PlaceAndFlip() to place piece AND flip opponents
          uint8_t flipped = Othello_PlaceAndFlip(&game_state, cursor_row, cursor_col, cheat_selected_color);
 80019e8:	4b24      	ldr	r3, [pc, #144]	@ (8001a7c <App_ProcessKeyEvent+0x2e0>)
 80019ea:	7819      	ldrb	r1, [r3, #0]
 80019ec:	4b24      	ldr	r3, [pc, #144]	@ (8001a80 <App_ProcessKeyEvent+0x2e4>)
 80019ee:	781a      	ldrb	r2, [r3, #0]
 80019f0:	4b20      	ldr	r3, [pc, #128]	@ (8001a74 <App_ProcessKeyEvent+0x2d8>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	481c      	ldr	r0, [pc, #112]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 80019f6:	f000 fdf9 	bl	80025ec <Othello_PlaceAndFlip>
 80019fa:	4603      	mov	r3, r0
 80019fc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

          DEBUG_INFO("[CHEAT] Placed %d at (%d,%d), flipped %d pieces\r\n",
                     cheat_selected_color, cursor_row, cursor_col, flipped);

          // Update display
          App_DisplayGameBoard();
 8001a00:	f7ff fe4e 	bl	80016a0 <App_DisplayGameBoard>

          // Send updated state to PC
          Send_GameState_Via_Protocol(&game_state);
 8001a04:	4818      	ldr	r0, [pc, #96]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 8001a06:	f7ff fbae 	bl	8001166 <Send_GameState_Via_Protocol>

          break;  // Skip normal move logic
 8001a0a:	e0ab      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
        }
        // ========== Cheat mode logic end ==========

        // Normal move logic
        if (Othello_IsValidMove(&game_state, cursor_row, cursor_col, game_state.current_player)) {
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <App_ProcessKeyEvent+0x2e0>)
 8001a0e:	7819      	ldrb	r1, [r3, #0]
 8001a10:	4b1b      	ldr	r3, [pc, #108]	@ (8001a80 <App_ProcessKeyEvent+0x2e4>)
 8001a12:	781a      	ldrb	r2, [r3, #0]
 8001a14:	4b14      	ldr	r3, [pc, #80]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 8001a16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a1a:	4813      	ldr	r0, [pc, #76]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 8001a1c:	f000 fcf0 	bl	8002400 <Othello_IsValidMove>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d038      	beq.n	8001a98 <App_ProcessKeyEvent+0x2fc>
          uint8_t flipped = Othello_MakeMove(&game_state, cursor_row, cursor_col, game_state.current_player);
 8001a26:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <App_ProcessKeyEvent+0x2e0>)
 8001a28:	7819      	ldrb	r1, [r3, #0]
 8001a2a:	4b15      	ldr	r3, [pc, #84]	@ (8001a80 <App_ProcessKeyEvent+0x2e4>)
 8001a2c:	781a      	ldrb	r2, [r3, #0]
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 8001a30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a34:	480c      	ldr	r0, [pc, #48]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 8001a36:	f000 fd1d 	bl	8002474 <Othello_MakeMove>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          if (flipped > 0) {
 8001a40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 8088 	beq.w	8001b5a <App_ProcessKeyEvent+0x3be>
            DEBUG_INFO("[APP] Move SUCCESS: flipped %d pieces\r\n", flipped);
            App_DisplayGameBoard();
 8001a4a:	f7ff fe29 	bl	80016a0 <App_DisplayGameBoard>
            Send_GameState_Via_Protocol(&game_state);
 8001a4e:	4806      	ldr	r0, [pc, #24]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 8001a50:	f7ff fb89 	bl	8001166 <Send_GameState_Via_Protocol>

            // Check if game is over
            if (game_state.status != GAME_STATUS_PLAYING) {
 8001a54:	4b04      	ldr	r3, [pc, #16]	@ (8001a68 <App_ProcessKeyEvent+0x2cc>)
 8001a56:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d07d      	beq.n	8001b5a <App_ProcessKeyEvent+0x3be>
              DEBUG_INFO("[APP] Game Over! Winner: %d\r\n",
                        Othello_GetWinner(&game_state));
              // Print game history to debug console
              App_PrintGameHistory();
 8001a5e:	f000 f88f 	bl	8001b80 <App_PrintGameHistory>
          WS2812B_SetPixel(cursor_row, cursor_col, WS2812B_COLOR_RED);
          WS2812B_Update();
          HAL_Delay(200);
          App_DisplayGameBoard();
        }
        break;
 8001a62:	e07a      	b.n	8001b5a <App_ProcessKeyEvent+0x3be>
 8001a64:	20000400 	.word	0x20000400
 8001a68:	20000344 	.word	0x20000344
 8001a6c:	20000404 	.word	0x20000404
 8001a70:	2000040d 	.word	0x2000040d
 8001a74:	20000024 	.word	0x20000024
 8001a78:	08007a24 	.word	0x08007a24
 8001a7c:	20000020 	.word	0x20000020
 8001a80:	20000021 	.word	0x20000021
 8001a84:	08007a28 	.word	0x08007a28
 8001a88:	08007a20 	.word	0x08007a20
 8001a8c:	08007a2c 	.word	0x08007a2c
 8001a90:	20000022 	.word	0x20000022
 8001a94:	20000408 	.word	0x20000408
          WS2812B_SetPixel(cursor_row, cursor_col, WS2812B_COLOR_RED);
 8001a98:	4b34      	ldr	r3, [pc, #208]	@ (8001b6c <App_ProcessKeyEvent+0x3d0>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	4a34      	ldr	r2, [pc, #208]	@ (8001b70 <App_ProcessKeyEvent+0x3d4>)
 8001a9e:	7811      	ldrb	r1, [r2, #0]
 8001aa0:	22ff      	movs	r2, #255	@ 0xff
 8001aa2:	733a      	strb	r2, [r7, #12]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	737a      	strb	r2, [r7, #13]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	73ba      	strb	r2, [r7, #14]
 8001aac:	68fa      	ldr	r2, [r7, #12]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f001 feca 	bl	8003848 <WS2812B_SetPixel>
          WS2812B_Update();
 8001ab4:	f001 ff0e 	bl	80038d4 <WS2812B_Update>
          HAL_Delay(200);
 8001ab8:	20c8      	movs	r0, #200	@ 0xc8
 8001aba:	f002 f88b 	bl	8003bd4 <HAL_Delay>
          App_DisplayGameBoard();
 8001abe:	f7ff fdef 	bl	80016a0 <App_DisplayGameBoard>
        break;
 8001ac2:	e04a      	b.n	8001b5a <App_ProcessKeyEvent+0x3be>

      case KEYPAD_KEY_6: // Move Right
        if (cursor_col < 7) {
 8001ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b70 <App_ProcessKeyEvent+0x3d4>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b06      	cmp	r3, #6
 8001aca:	d848      	bhi.n	8001b5e <App_ProcessKeyEvent+0x3c2>
          cursor_col++;
 8001acc:	4b28      	ldr	r3, [pc, #160]	@ (8001b70 <App_ProcessKeyEvent+0x3d4>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	4b26      	ldr	r3, [pc, #152]	@ (8001b70 <App_ProcessKeyEvent+0x3d4>)
 8001ad6:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor RIGHT: (%d,%d)\r\n", cursor_row, cursor_col);
          cursor_visible = true;
 8001ad8:	4b26      	ldr	r3, [pc, #152]	@ (8001b74 <App_ProcessKeyEvent+0x3d8>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();
 8001ade:	f002 f86f 	bl	8003bc0 <HAL_GetTick>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	4a24      	ldr	r2, [pc, #144]	@ (8001b78 <App_ProcessKeyEvent+0x3dc>)
 8001ae6:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 8001ae8:	f7ff fdda 	bl	80016a0 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at right edge\r\n");
        }
        break;
 8001aec:	e037      	b.n	8001b5e <App_ProcessKeyEvent+0x3c2>

      case KEYPAD_KEY_8: // Move Down
        if (cursor_row < 7) {
 8001aee:	4b1f      	ldr	r3, [pc, #124]	@ (8001b6c <App_ProcessKeyEvent+0x3d0>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b06      	cmp	r3, #6
 8001af4:	d835      	bhi.n	8001b62 <App_ProcessKeyEvent+0x3c6>
          cursor_row++;
 8001af6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b6c <App_ProcessKeyEvent+0x3d0>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	3301      	adds	r3, #1
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	4b1b      	ldr	r3, [pc, #108]	@ (8001b6c <App_ProcessKeyEvent+0x3d0>)
 8001b00:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor DOWN: (%d,%d)\r\n", cursor_row, cursor_col);
          cursor_visible = true;
 8001b02:	4b1c      	ldr	r3, [pc, #112]	@ (8001b74 <App_ProcessKeyEvent+0x3d8>)
 8001b04:	2201      	movs	r2, #1
 8001b06:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();
 8001b08:	f002 f85a 	bl	8003bc0 <HAL_GetTick>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	4a1a      	ldr	r2, [pc, #104]	@ (8001b78 <App_ProcessKeyEvent+0x3dc>)
 8001b10:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 8001b12:	f7ff fdc5 	bl	80016a0 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at bottom edge\r\n");
        }
        break;
 8001b16:	e024      	b.n	8001b62 <App_ProcessKeyEvent+0x3c6>

      case KEYPAD_KEY_0: // Reset Game
        DEBUG_INFO("[APP] Reset Game\r\n");
        Othello_NewGame(&game_state);
 8001b18:	4818      	ldr	r0, [pc, #96]	@ (8001b7c <App_ProcessKeyEvent+0x3e0>)
 8001b1a:	f000 fc0f 	bl	800233c <Othello_NewGame>
        cursor_row = 3;
 8001b1e:	4b13      	ldr	r3, [pc, #76]	@ (8001b6c <App_ProcessKeyEvent+0x3d0>)
 8001b20:	2203      	movs	r2, #3
 8001b22:	701a      	strb	r2, [r3, #0]
        cursor_col = 3;
 8001b24:	4b12      	ldr	r3, [pc, #72]	@ (8001b70 <App_ProcessKeyEvent+0x3d4>)
 8001b26:	2203      	movs	r2, #3
 8001b28:	701a      	strb	r2, [r3, #0]
        cursor_visible = true;
 8001b2a:	4b12      	ldr	r3, [pc, #72]	@ (8001b74 <App_ProcessKeyEvent+0x3d8>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	701a      	strb	r2, [r3, #0]
        App_DisplayGameBoard();
 8001b30:	f7ff fdb6 	bl	80016a0 <App_DisplayGameBoard>
        break;
 8001b34:	e016      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>

      case KEYPAD_KEY_9: // Send Board State to PC
        DEBUG_INFO("[APP] Send board state to PC\r\n");
        Send_GameState_Via_Protocol(&game_state);
 8001b36:	4811      	ldr	r0, [pc, #68]	@ (8001b7c <App_ProcessKeyEvent+0x3e0>)
 8001b38:	f7ff fb15 	bl	8001166 <Send_GameState_Via_Protocol>
        break;
 8001b3c:	e012      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
    return;
 8001b3e:	bf00      	nop
 8001b40:	e010      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
      return;
 8001b42:	bf00      	nop
 8001b44:	e00e      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
      return;
 8001b46:	bf00      	nop
 8001b48:	e00c      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
      return;
 8001b4a:	bf00      	nop
 8001b4c:	e00a      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
        DEBUG_INFO("[APP] Key D - Reserved\r\n");
        break;

      default:
        DEBUG_INFO("[APP] Unknown key: %d\r\n", logical_key);
        break;
 8001b4e:	bf00      	nop
 8001b50:	e008      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
        break;
 8001b52:	bf00      	nop
 8001b54:	e006      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
        break;
 8001b56:	bf00      	nop
 8001b58:	e004      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
        break;
 8001b5a:	bf00      	nop
 8001b5c:	e002      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
        break;
 8001b5e:	bf00      	nop
 8001b60:	e000      	b.n	8001b64 <App_ProcessKeyEvent+0x3c8>
        break;
 8001b62:	bf00      	nop
    }
  }
}
 8001b64:	3728      	adds	r7, #40	@ 0x28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000020 	.word	0x20000020
 8001b70:	20000021 	.word	0x20000021
 8001b74:	20000022 	.word	0x20000022
 8001b78:	20000408 	.word	0x20000408
 8001b7c:	20000344 	.word	0x20000344

08001b80 <App_PrintGameHistory>:
 * @brief Print game history to debug console
 * @retval None
 * @note Since full move history is not stored, we print summary statistics
 */
void App_PrintGameHistory(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
  if (!game_initialized) {
 8001b86:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb4 <App_PrintGameHistory+0x34>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	f083 0301 	eor.w	r3, r3, #1
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d10a      	bne.n	8001baa <App_PrintGameHistory+0x2a>
               game_state.last_move.row,
               game_state.last_move.col,
               game_state.last_move.flipped_count);
  }

  if (game_state.status != GAME_STATUS_PLAYING) {
 8001b94:	4b08      	ldr	r3, [pc, #32]	@ (8001bb8 <App_PrintGameHistory+0x38>)
 8001b96:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d006      	beq.n	8001bac <App_PrintGameHistory+0x2c>
    PieceType_t winner = Othello_GetWinner(&game_state);
 8001b9e:	4806      	ldr	r0, [pc, #24]	@ (8001bb8 <App_PrintGameHistory+0x38>)
 8001ba0:	f000 fdc0 	bl	8002724 <Othello_GetWinner>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	71fb      	strb	r3, [r7, #7]
 8001ba8:	e000      	b.n	8001bac <App_PrintGameHistory+0x2c>
    return;
 8001baa:	bf00      	nop
      DEBUG_INFO("  Result: DRAW\r\n");
    }
  }

  DEBUG_INFO("==================================\r\n\r\n");
}
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000400 	.word	0x20000400
 8001bb8:	20000344 	.word	0x20000344

08001bbc <App_UpdateGameDisplay>:
/**
 * @brief Update game display (animations, status indicators)
 * @retval None
 */
void App_UpdateGameDisplay(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
  static uint32_t last_update = 0;
  uint32_t current_time = HAL_GetTick();
 8001bc2:	f001 fffd 	bl	8003bc0 <HAL_GetTick>
 8001bc6:	6078      	str	r0, [r7, #4]

  /* Update display every 100ms */
  if (current_time - last_update >= 100) {
 8001bc8:	4b09      	ldr	r3, [pc, #36]	@ (8001bf0 <App_UpdateGameDisplay+0x34>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	1ad3      	subs	r3, r2, r3
 8001bd0:	2b63      	cmp	r3, #99	@ 0x63
 8001bd2:	d908      	bls.n	8001be6 <App_UpdateGameDisplay+0x2a>
    last_update = current_time;
 8001bd4:	4a06      	ldr	r2, [pc, #24]	@ (8001bf0 <App_UpdateGameDisplay+0x34>)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6013      	str	r3, [r2, #0]

    /* Could add animations here, like cursor blinking */
    /* For now, just ensure board is current */
    if (game_initialized) {
 8001bda:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <App_UpdateGameDisplay+0x38>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <App_UpdateGameDisplay+0x2a>
      App_DisplayGameBoard();
 8001be2:	f7ff fd5d 	bl	80016a0 <App_DisplayGameBoard>
    }
  }
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000410 	.word	0x20000410
 8001bf4:	20000400 	.word	0x20000400

08001bf8 <App_HandleGameOver>:
/**
 * @brief Handle game over state
 * @retval None
 */
void App_HandleGameOver(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08a      	sub	sp, #40	@ 0x28
 8001bfc:	af00      	add	r7, sp, #0
  static uint32_t last_handled_session_id = 0;

  // Check if this game session has already been handled (using session_id as version identifier)
  if (game_session_id == last_handled_session_id) {
 8001bfe:	4b71      	ldr	r3, [pc, #452]	@ (8001dc4 <App_HandleGameOver+0x1cc>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	4b71      	ldr	r3, [pc, #452]	@ (8001dc8 <App_HandleGameOver+0x1d0>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	f000 80d8 	beq.w	8001dbc <App_HandleGameOver+0x1c4>
    DEBUG_INFO("[GAME_OVER] Already handled session_id=%lu, skipping\r\n", game_session_id);
    return;  // This game session has already been handled
  }

  // Record current session ID
  last_handled_session_id = game_session_id;
 8001c0c:	4b6d      	ldr	r3, [pc, #436]	@ (8001dc4 <App_HandleGameOver+0x1cc>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a6d      	ldr	r2, [pc, #436]	@ (8001dc8 <App_HandleGameOver+0x1d0>)
 8001c12:	6013      	str	r3, [r2, #0]
             current_game_mode, GAME_MODE_CHALLENGE);
  DEBUG_INFO("[GAME_OVER] Winner: BLACK=%d WHITE=%d status=%d\r\n",
             game_state.black_count, game_state.white_count, game_state.status);

  // 
  is_displaying_result = true;
 8001c14:	4b6d      	ldr	r3, [pc, #436]	@ (8001dcc <App_HandleGameOver+0x1d4>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	701a      	strb	r2, [r3, #0]
  DEBUG_INFO("[GAME_OVER] Set is_displaying_result = TRUE\r\n");

  /* Update statistics */
  Othello_UpdateStats(&game_stats, &game_state);
 8001c1a:	496d      	ldr	r1, [pc, #436]	@ (8001dd0 <App_HandleGameOver+0x1d8>)
 8001c1c:	486d      	ldr	r0, [pc, #436]	@ (8001dd4 <App_HandleGameOver+0x1dc>)
 8001c1e:	f000 fe8f 	bl	8002940 <Othello_UpdateStats>

  /* ===  === */
  PieceType_t winner = Othello_GetWinner(&game_state);
 8001c22:	486b      	ldr	r0, [pc, #428]	@ (8001dd0 <App_HandleGameOver+0x1d8>)
 8001c24:	f000 fd7e 	bl	8002724 <Othello_GetWinner>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  DEBUG_INFO("[GAME_OVER] Displaying game result: Winner=%d (BLACK=%d, WHITE=%d)\r\n",
             winner, PIECE_BLACK, PIECE_WHITE);

  if (winner == PIECE_BLACK) {
 8001c2e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d10f      	bne.n	8001c56 <App_HandleGameOver+0x5e>
    // Player (BLACK) wins - show WIN
    DEBUG_INFO("[GAME_OVER] Displaying 'WIN'...\r\n");
    LED_Text_Status_t status = LED_Text_Display_Sequential("WIN", WS2812B_COLOR_GREEN, 1000);
 8001c36:	2300      	movs	r3, #0
 8001c38:	773b      	strb	r3, [r7, #28]
 8001c3a:	23ff      	movs	r3, #255	@ 0xff
 8001c3c:	777b      	strb	r3, [r7, #29]
 8001c3e:	2300      	movs	r3, #0
 8001c40:	77bb      	strb	r3, [r7, #30]
 8001c42:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c46:	69f9      	ldr	r1, [r7, #28]
 8001c48:	4863      	ldr	r0, [pc, #396]	@ (8001dd8 <App_HandleGameOver+0x1e0>)
 8001c4a:	f7ff f961 	bl	8000f10 <LED_Text_Display_Sequential>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001c54:	e025      	b.n	8001ca2 <App_HandleGameOver+0xaa>
    if (status != LED_TEXT_OK) {
      DEBUG_INFO("[GAME_OVER] WARNING: 'WIN' display failed, status=%d\r\n", status);
    } else {
      DEBUG_INFO("[GAME_OVER] 'WIN' display completed\r\n");
    }
  } else if (winner == PIECE_WHITE) {
 8001c56:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d10f      	bne.n	8001c7e <App_HandleGameOver+0x86>
    // AI/Opponent (WHITE) wins - show LOSE
    DEBUG_INFO("[GAME_OVER] Displaying 'LOSE'...\r\n");
    LED_Text_Status_t status = LED_Text_Display_Sequential("LOSE", WS2812B_COLOR_RED, 1000);
 8001c5e:	23ff      	movs	r3, #255	@ 0xff
 8001c60:	763b      	strb	r3, [r7, #24]
 8001c62:	2300      	movs	r3, #0
 8001c64:	767b      	strb	r3, [r7, #25]
 8001c66:	2300      	movs	r3, #0
 8001c68:	76bb      	strb	r3, [r7, #26]
 8001c6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c6e:	69b9      	ldr	r1, [r7, #24]
 8001c70:	485a      	ldr	r0, [pc, #360]	@ (8001ddc <App_HandleGameOver+0x1e4>)
 8001c72:	f7ff f94d 	bl	8000f10 <LED_Text_Display_Sequential>
 8001c76:	4603      	mov	r3, r0
 8001c78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c7c:	e011      	b.n	8001ca2 <App_HandleGameOver+0xaa>
      DEBUG_INFO("[GAME_OVER] 'LOSE' display completed\r\n");
    }
  } else {
    // Draw game - show DRAW
    DEBUG_INFO("[GAME_OVER] Displaying 'DRAW'...\r\n");
    LED_Text_Status_t status = LED_Text_Display_Sequential("DRAW", WS2812B_COLOR_YELLOW, 1000);
 8001c7e:	4a58      	ldr	r2, [pc, #352]	@ (8001de0 <App_HandleGameOver+0x1e8>)
 8001c80:	f107 0314 	add.w	r3, r7, #20
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	4611      	mov	r1, r2
 8001c88:	8019      	strh	r1, [r3, #0]
 8001c8a:	3302      	adds	r3, #2
 8001c8c:	0c12      	lsrs	r2, r2, #16
 8001c8e:	701a      	strb	r2, [r3, #0]
 8001c90:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c94:	6979      	ldr	r1, [r7, #20]
 8001c96:	4853      	ldr	r0, [pc, #332]	@ (8001de4 <App_HandleGameOver+0x1ec>)
 8001c98:	f7ff f93a 	bl	8000f10 <LED_Text_Display_Sequential>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    }
  }

  // Clear display after text sequence
  DEBUG_INFO("[GAME_OVER] Clearing display...\r\n");
  WS2812B_Clear();
 8001ca2:	f001 fe03 	bl	80038ac <WS2812B_Clear>
  WS2812B_Update();
 8001ca6:	f001 fe15 	bl	80038d4 <WS2812B_Update>
  HAL_Delay(500);  // Brief pause before final board display
 8001caa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001cae:	f001 ff91 	bl	8003bd4 <HAL_Delay>

  /* Process challenge mode if active */
  if (current_game_mode == GAME_MODE_CHALLENGE) {
 8001cb2:	4b4d      	ldr	r3, [pc, #308]	@ (8001de8 <App_HandleGameOver+0x1f0>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d116      	bne.n	8001ce8 <App_HandleGameOver+0xf0>
    DEBUG_INFO("[CHALLENGE] Processing challenge mode results...\r\n");

    /* === Process overall challenge status === */
    Challenge_Status_t challenge_status = Challenge_ProcessGameResult(&game_state);
 8001cba:	4845      	ldr	r0, [pc, #276]	@ (8001dd0 <App_HandleGameOver+0x1d8>)
 8001cbc:	f7fe faa2 	bl	8000204 <Challenge_ProcessGameResult>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

    DEBUG_INFO("[CHALLENGE] Challenge status after processing: %d\r\n", challenge_status);

    if (challenge_status == CHALLENGE_WIN) {
 8001cc6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d104      	bne.n	8001cd8 <App_HandleGameOver+0xe0>
      DEBUG_INFO("[CHALLENGE] WIN condition met! Total score: %d\r\n",
                 Challenge_GetTotalScore());
      DEBUG_INFO("[CHALLENGE] Displaying 'WIN' animation (3 seconds)...\r\n");
      // LED text display is handled by Challenge_ProcessGameResult
      HAL_Delay(3000);  // Display WIN for 3 seconds
 8001cce:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001cd2:	f001 ff7f 	bl	8003bd4 <HAL_Delay>
 8001cd6:	e007      	b.n	8001ce8 <App_HandleGameOver+0xf0>
      DEBUG_INFO("[CHALLENGE] WIN animation completed\r\n");
    } else if (challenge_status == CHALLENGE_GAME_OVER) {
 8001cd8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	d103      	bne.n	8001ce8 <App_HandleGameOver+0xf0>
      DEBUG_INFO("[CHALLENGE] GAME OVER! Consecutive losses: %d\r\n",
                 Challenge_GetConsecutiveLosses());
      DEBUG_INFO("[CHALLENGE] Displaying 'OVER' animation (3 seconds)...\r\n");
      // LED text display is handled by Challenge_ProcessGameResult
      HAL_Delay(3000);  // Display OVER for 3 seconds
 8001ce0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001ce4:	f001 ff76 	bl	8003bd4 <HAL_Delay>
    }
  }

  /* Show winner on board */
  DEBUG_INFO("[GAME_OVER] Displaying final board state...\r\n");
  WS2812B_Clear();
 8001ce8:	f001 fde0 	bl	80038ac <WS2812B_Clear>

  if (winner == PIECE_BLACK) {
 8001cec:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d109      	bne.n	8001d08 <App_HandleGameOver+0x110>
    /* Display black wins - fill with black */
    WS2812B_Fill(WS2812B_COLOR_BLACK);
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	743b      	strb	r3, [r7, #16]
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	747b      	strb	r3, [r7, #17]
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	74bb      	strb	r3, [r7, #18]
 8001d00:	6938      	ldr	r0, [r7, #16]
 8001d02:	f001 fe1d 	bl	8003940 <WS2812B_Fill>
 8001d06:	e04c      	b.n	8001da2 <App_HandleGameOver+0x1aa>
  } else if (winner == PIECE_WHITE) {
 8001d08:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d10c      	bne.n	8001d2a <App_HandleGameOver+0x132>
    /* Display white wins - fill with white */
    WS2812B_Fill(WS2812B_COLOR_WHITE);
 8001d10:	4a36      	ldr	r2, [pc, #216]	@ (8001dec <App_HandleGameOver+0x1f4>)
 8001d12:	f107 030c 	add.w	r3, r7, #12
 8001d16:	6812      	ldr	r2, [r2, #0]
 8001d18:	4611      	mov	r1, r2
 8001d1a:	8019      	strh	r1, [r3, #0]
 8001d1c:	3302      	adds	r3, #2
 8001d1e:	0c12      	lsrs	r2, r2, #16
 8001d20:	701a      	strb	r2, [r3, #0]
 8001d22:	68f8      	ldr	r0, [r7, #12]
 8001d24:	f001 fe0c 	bl	8003940 <WS2812B_Fill>
 8001d28:	e03b      	b.n	8001da2 <App_HandleGameOver+0x1aa>
  } else {
    /* Display draw - alternate black/white pattern */
    for (uint8_t row = 0; row < 8; row++) {
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d30:	e033      	b.n	8001d9a <App_HandleGameOver+0x1a2>
      for (uint8_t col = 0; col < 8; col++) {
 8001d32:	2300      	movs	r3, #0
 8001d34:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001d38:	e026      	b.n	8001d88 <App_HandleGameOver+0x190>
        RGB_Color_t color = ((row + col) % 2 == 0) ? WS2812B_COLOR_BLACK : WS2812B_COLOR_WHITE;
 8001d3a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001d3e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d42:	4413      	add	r3, r2
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d106      	bne.n	8001d5c <App_HandleGameOver+0x164>
 8001d4e:	2300      	movs	r3, #0
 8001d50:	723b      	strb	r3, [r7, #8]
 8001d52:	2300      	movs	r3, #0
 8001d54:	727b      	strb	r3, [r7, #9]
 8001d56:	2300      	movs	r3, #0
 8001d58:	72bb      	strb	r3, [r7, #10]
 8001d5a:	e008      	b.n	8001d6e <App_HandleGameOver+0x176>
 8001d5c:	4a23      	ldr	r2, [pc, #140]	@ (8001dec <App_HandleGameOver+0x1f4>)
 8001d5e:	f107 0308 	add.w	r3, r7, #8
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	4611      	mov	r1, r2
 8001d66:	8019      	strh	r1, [r3, #0]
 8001d68:	3302      	adds	r3, #2
 8001d6a:	0c12      	lsrs	r2, r2, #16
 8001d6c:	701a      	strb	r2, [r3, #0]
        WS2812B_SetPixel(row, col, color);
 8001d6e:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 8001d72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f001 fd65 	bl	8003848 <WS2812B_SetPixel>
      for (uint8_t col = 0; col < 8; col++) {
 8001d7e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d82:	3301      	adds	r3, #1
 8001d84:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001d88:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d8c:	2b07      	cmp	r3, #7
 8001d8e:	d9d4      	bls.n	8001d3a <App_HandleGameOver+0x142>
    for (uint8_t row = 0; row < 8; row++) {
 8001d90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d94:	3301      	adds	r3, #1
 8001d96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d9e:	2b07      	cmp	r3, #7
 8001da0:	d9c7      	bls.n	8001d32 <App_HandleGameOver+0x13a>
      }
    }
  }

  WS2812B_Update();
 8001da2:	f001 fd97 	bl	80038d4 <WS2812B_Update>

  /* Send final game state */
  DEBUG_INFO("[GAME_OVER] Sending final game state to PC...\r\n");
  Send_GameState_Via_Protocol(&game_state);
 8001da6:	480a      	ldr	r0, [pc, #40]	@ (8001dd0 <App_HandleGameOver+0x1d8>)
 8001da8:	f7ff f9dd 	bl	8001166 <Send_GameState_Via_Protocol>

  /* Show result for 5 seconds */
  DEBUG_INFO("[GAME_OVER] Displaying result for 5 seconds...\r\n");
  HAL_Delay(5000);
 8001dac:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001db0:	f001 ff10 	bl	8003bd4 <HAL_Delay>

  // 
  is_displaying_result = false;
 8001db4:	4b05      	ldr	r3, [pc, #20]	@ (8001dcc <App_HandleGameOver+0x1d4>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	701a      	strb	r2, [r3, #0]
 8001dba:	e000      	b.n	8001dbe <App_HandleGameOver+0x1c6>
    return;  // This game session has already been handled
 8001dbc:	bf00      	nop
  DEBUG_INFO("[GAME_OVER] Set is_displaying_result = FALSE\r\n");

  DEBUG_INFO("========== GAME OVER HANDLER END ==========\r\n\r\n");
}
 8001dbe:	3728      	adds	r7, #40	@ 0x28
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000404 	.word	0x20000404
 8001dc8:	20000414 	.word	0x20000414
 8001dcc:	2000040c 	.word	0x2000040c
 8001dd0:	20000344 	.word	0x20000344
 8001dd4:	200003e0 	.word	0x200003e0
 8001dd8:	08007a30 	.word	0x08007a30
 8001ddc:	08007a34 	.word	0x08007a34
 8001de0:	08007a44 	.word	0x08007a44
 8001de4:	08007a3c 	.word	0x08007a3c
 8001de8:	20000023 	.word	0x20000023
 8001dec:	08007a20 	.word	0x08007a20

08001df0 <Keypad_Key_Event_Handler>:
 * @param col: Key column position (0-3)
 * @param state: Key state (PRESSED, RELEASED, LONG_PRESSED)
 * @retval None
 */
void Keypad_Key_Event_Handler(uint8_t row, uint8_t col, KeyState_t state)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	71fb      	strb	r3, [r7, #7]
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	71bb      	strb	r3, [r7, #6]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	717b      	strb	r3, [r7, #5]
  /* This callback is called whenever a key state changes */
  /* Get logical key for more meaningful processing */
  Keypad_LogicalKey_t logical_key = Keypad_PhysicalToLogical(row, col);
 8001e02:	79ba      	ldrb	r2, [r7, #6]
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff f83d 	bl	8000e88 <Keypad_PhysicalToLogical>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	73fb      	strb	r3, [r7, #15]

  /* Debug log */
  DEBUG_INFO("[APP] KeyEvent: R%d C%d State=%d Logical=%d\r\n", row, col, state, logical_key);

  /* Send key event over UART protocol */
  Protocol_SendKeyEvent(row, col, (uint8_t)state, (uint8_t)logical_key);
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
 8001e14:	797a      	ldrb	r2, [r7, #5]
 8001e16:	79b9      	ldrb	r1, [r7, #6]
 8001e18:	79f8      	ldrb	r0, [r7, #7]
 8001e1a:	f001 fbaa 	bl	8003572 <Protocol_SendKeyEvent>

  /* Demo: Simple LED feedback for key press */
  if (state == KEY_PRESSED) {
 8001e1e:	797b      	ldrb	r3, [r7, #5]
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d113      	bne.n	8001e4c <Keypad_Key_Event_Handler+0x5c>
    /* Key just pressed - could add sound effect, LED flash, etc. */
    /* For now, just ensure immediate visual feedback */
    if (row < 8 && col < 8) {
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	2b07      	cmp	r3, #7
 8001e28:	d810      	bhi.n	8001e4c <Keypad_Key_Event_Handler+0x5c>
 8001e2a:	79bb      	ldrb	r3, [r7, #6]
 8001e2c:	2b07      	cmp	r3, #7
 8001e2e:	d80d      	bhi.n	8001e4c <Keypad_Key_Event_Handler+0x5c>
      WS2812B_SetPixel(row, col, WS2812B_COLOR_GREEN);
 8001e30:	2300      	movs	r3, #0
 8001e32:	733b      	strb	r3, [r7, #12]
 8001e34:	23ff      	movs	r3, #255	@ 0xff
 8001e36:	737b      	strb	r3, [r7, #13]
 8001e38:	2300      	movs	r3, #0
 8001e3a:	73bb      	strb	r3, [r7, #14]
 8001e3c:	79b9      	ldrb	r1, [r7, #6]
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f001 fd00 	bl	8003848 <WS2812B_SetPixel>
      WS2812B_Update();
 8001e48:	f001 fd44 	bl	80038d4 <WS2812B_Update>
   *     }
   *     break;
   *   // ... other keys
   * }
   */
}
 8001e4c:	bf00      	nop
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <Protocol_Command_Handler>:
 * @param data Command data
 * @param len Data length
 * @retval None
 */
void Protocol_Command_Handler(Protocol_Command_t cmd, uint8_t* data, uint8_t len)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08c      	sub	sp, #48	@ 0x30
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	6039      	str	r1, [r7, #0]
 8001e5e:	71fb      	strb	r3, [r7, #7]
 8001e60:	4613      	mov	r3, r2
 8001e62:	71bb      	strb	r3, [r7, #6]
  /* Handle incoming protocol commands */
  switch (cmd) {
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	3b01      	subs	r3, #1
 8001e68:	2b10      	cmp	r3, #16
 8001e6a:	f200 822c 	bhi.w	80022c6 <Protocol_Command_Handler+0x472>
 8001e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001e74 <Protocol_Command_Handler+0x20>)
 8001e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e74:	08001fe3 	.word	0x08001fe3
 8001e78:	08001eb9 	.word	0x08001eb9
 8001e7c:	08001f2f 	.word	0x08001f2f
 8001e80:	080022c7 	.word	0x080022c7
 8001e84:	08001f55 	.word	0x08001f55
 8001e88:	08001f5b 	.word	0x08001f5b
 8001e8c:	08001fdd 	.word	0x08001fdd
 8001e90:	080022c7 	.word	0x080022c7
 8001e94:	080022c7 	.word	0x080022c7
 8001e98:	080022c7 	.word	0x080022c7
 8001e9c:	08001f6d 	.word	0x08001f6d
 8001ea0:	0800211f 	.word	0x0800211f
 8001ea4:	08002191 	.word	0x08002191
 8001ea8:	080022c7 	.word	0x080022c7
 8001eac:	0800221b 	.word	0x0800221b
 8001eb0:	080022bb 	.word	0x080022bb
 8001eb4:	08002251 	.word	0x08002251
    case CMD_MAKE_MOVE:
      if (len == sizeof(Move_Command_Data_t)) {
 8001eb8:	79bb      	ldrb	r3, [r7, #6]
 8001eba:	2b08      	cmp	r3, #8
 8001ebc:	d131      	bne.n	8001f22 <Protocol_Command_Handler+0xce>
        Move_Command_Data_t* move = (Move_Command_Data_t*)data;
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	617b      	str	r3, [r7, #20]
        if (Othello_IsValidMove(&game_state, move->row, move->col, game_state.current_player)) {
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	7819      	ldrb	r1, [r3, #0]
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	785a      	ldrb	r2, [r3, #1]
 8001eca:	4bad      	ldr	r3, [pc, #692]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8001ecc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ed0:	48ab      	ldr	r0, [pc, #684]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8001ed2:	f000 fa95 	bl	8002400 <Othello_IsValidMove>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d01c      	beq.n	8001f16 <Protocol_Command_Handler+0xc2>
          uint8_t flipped = Othello_MakeMove(&game_state, move->row, move->col, game_state.current_player);
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	7819      	ldrb	r1, [r3, #0]
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	785a      	ldrb	r2, [r3, #1]
 8001ee4:	4ba6      	ldr	r3, [pc, #664]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8001ee6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001eea:	48a5      	ldr	r0, [pc, #660]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8001eec:	f000 fac2 	bl	8002474 <Othello_MakeMove>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	74fb      	strb	r3, [r7, #19]
          if (flipped > 0) {
 8001ef4:	7cfb      	ldrb	r3, [r7, #19]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d007      	beq.n	8001f0a <Protocol_Command_Handler+0xb6>
            App_DisplayGameBoard();  // Update display
 8001efa:	f7ff fbd1 	bl	80016a0 <App_DisplayGameBoard>
            Protocol_SendAck(cmd, 0); // 0 = success
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	2100      	movs	r1, #0
 8001f02:	4618      	mov	r0, r3
 8001f04:	f001 fa4e 	bl	80033a4 <Protocol_SendAck>
          Protocol_SendAck(cmd, 1); // 1 = invalid move
        }
      } else {
        Protocol_SendAck(cmd, 3); // 3 = invalid length
      }
      break;
 8001f08:	e1e4      	b.n	80022d4 <Protocol_Command_Handler+0x480>
            Protocol_SendAck(cmd, 2); // 2 = move failed
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	2102      	movs	r1, #2
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f001 fa48 	bl	80033a4 <Protocol_SendAck>
      break;
 8001f14:	e1de      	b.n	80022d4 <Protocol_Command_Handler+0x480>
          Protocol_SendAck(cmd, 1); // 1 = invalid move
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	2101      	movs	r1, #1
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f001 fa42 	bl	80033a4 <Protocol_SendAck>
      break;
 8001f20:	e1d8      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        Protocol_SendAck(cmd, 3); // 3 = invalid length
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	2103      	movs	r1, #3
 8001f26:	4618      	mov	r0, r3
 8001f28:	f001 fa3c 	bl	80033a4 <Protocol_SendAck>
      break;
 8001f2c:	e1d2      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_GAME_CONFIG:
      /* Handle game configuration / new game command */
      Othello_NewGame(&game_state);  // Reset game state to initial
 8001f2e:	4894      	ldr	r0, [pc, #592]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8001f30:	f000 fa04 	bl	800233c <Othello_NewGame>
      game_session_id++;  // Increment session ID for new game
 8001f34:	4b93      	ldr	r3, [pc, #588]	@ (8002184 <Protocol_Command_Handler+0x330>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	4a92      	ldr	r2, [pc, #584]	@ (8002184 <Protocol_Command_Handler+0x330>)
 8001f3c:	6013      	str	r3, [r2, #0]
      App_DisplayGameBoard();  // Refresh display
 8001f3e:	f7ff fbaf 	bl	80016a0 <App_DisplayGameBoard>
      Protocol_SendAck(cmd, 0);  // Send success confirmation
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	2100      	movs	r1, #0
 8001f46:	4618      	mov	r0, r3
 8001f48:	f001 fa2c 	bl	80033a4 <Protocol_SendAck>
      Send_GameState_Via_Protocol(&game_state);  // Send initial board state
 8001f4c:	488c      	ldr	r0, [pc, #560]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8001f4e:	f7ff f90a 	bl	8001166 <Send_GameState_Via_Protocol>
      break;
 8001f52:	e1bf      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_SYSTEM_INFO:
      /* Send system information */
      Protocol_SendSystemInfo();
 8001f54:	f001 fb34 	bl	80035c0 <Protocol_SendSystemInfo>
      break;
 8001f58:	e1bc      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_AI_REQUEST:
      /* Handle AI analysis request */
      /* Send current game state for analysis */
      Send_GameState_Via_Protocol(&game_state);
 8001f5a:	4889      	ldr	r0, [pc, #548]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8001f5c:	f7ff f903 	bl	8001166 <Send_GameState_Via_Protocol>
      Protocol_SendAck(cmd, 0);
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	2100      	movs	r1, #0
 8001f64:	4618      	mov	r0, r3
 8001f66:	f001 fa1d 	bl	80033a4 <Protocol_SendAck>
      break;
 8001f6a:	e1b3      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_LED_CONTROL:
      /* Handle LED control commands */
      if (len >= 4) { // row, col, r, g, b
 8001f6c:	79bb      	ldrb	r3, [r7, #6]
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d92e      	bls.n	8001fd0 <Protocol_Command_Handler+0x17c>
        uint8_t row = data[0];
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	76bb      	strb	r3, [r7, #26]
        uint8_t col = data[1];
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	785b      	ldrb	r3, [r3, #1]
 8001f7c:	767b      	strb	r3, [r7, #25]
        RGB_Color_t color = {data[2], data[3], len > 4 ? data[4] : 0};
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	789b      	ldrb	r3, [r3, #2]
 8001f82:	733b      	strb	r3, [r7, #12]
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	78db      	ldrb	r3, [r3, #3]
 8001f88:	737b      	strb	r3, [r7, #13]
 8001f8a:	79bb      	ldrb	r3, [r7, #6]
 8001f8c:	2b04      	cmp	r3, #4
 8001f8e:	d903      	bls.n	8001f98 <Protocol_Command_Handler+0x144>
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	3304      	adds	r3, #4
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	e000      	b.n	8001f9a <Protocol_Command_Handler+0x146>
 8001f98:	2300      	movs	r3, #0
 8001f9a:	73bb      	strb	r3, [r7, #14]
        if (row < 8 && col < 8) {
 8001f9c:	7ebb      	ldrb	r3, [r7, #26]
 8001f9e:	2b07      	cmp	r3, #7
 8001fa0:	d810      	bhi.n	8001fc4 <Protocol_Command_Handler+0x170>
 8001fa2:	7e7b      	ldrb	r3, [r7, #25]
 8001fa4:	2b07      	cmp	r3, #7
 8001fa6:	d80d      	bhi.n	8001fc4 <Protocol_Command_Handler+0x170>
          WS2812B_SetPixel(row, col, color);
 8001fa8:	7e79      	ldrb	r1, [r7, #25]
 8001faa:	7ebb      	ldrb	r3, [r7, #26]
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f001 fc4a 	bl	8003848 <WS2812B_SetPixel>
          WS2812B_Update();
 8001fb4:	f001 fc8e 	bl	80038d4 <WS2812B_Update>
          Protocol_SendAck(cmd, 0);
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	2100      	movs	r1, #0
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f001 f9f1 	bl	80033a4 <Protocol_SendAck>
          Protocol_SendAck(cmd, 2); // Invalid coordinates
        }
      } else {
        Protocol_SendAck(cmd, 1); // Invalid length
      }
      break;
 8001fc2:	e187      	b.n	80022d4 <Protocol_Command_Handler+0x480>
          Protocol_SendAck(cmd, 2); // Invalid coordinates
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	2102      	movs	r1, #2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f001 f9eb 	bl	80033a4 <Protocol_SendAck>
      break;
 8001fce:	e181      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        Protocol_SendAck(cmd, 1); // Invalid length
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	2101      	movs	r1, #1
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f001 f9e5 	bl	80033a4 <Protocol_SendAck>
      break;
 8001fda:	e17b      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_HEARTBEAT:
      /* Respond to heartbeat */
      Protocol_SendHeartbeat();
 8001fdc:	f001 fa62 	bl	80034a4 <Protocol_SendHeartbeat>
      break;
 8001fe0:	e178      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_BOARD_STATE:
      /* Receive and update game state from PC (Sync direction: PC  STM32) */

      // ==========  ==========
      if (is_displaying_result) {
 8001fe2:	4b69      	ldr	r3, [pc, #420]	@ (8002188 <Protocol_Command_Handler+0x334>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d005      	beq.n	8001ff6 <Protocol_Command_Handler+0x1a2>
        // 
        Protocol_SendAck(cmd, 4);  // 4 = Busy/Rejected
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	2104      	movs	r1, #4
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f001 f9d8 	bl	80033a4 <Protocol_SendAck>
        DEBUG_INFO("[SYNC] Refused state update: displaying game result\r\n");
        break;
 8001ff4:	e16e      	b.n	80022d4 <Protocol_Command_Handler+0x480>
      }

      // ==========  ==========
      if (len == 72) {  // Game_State_Data_t = 72 bytes
 8001ff6:	79bb      	ldrb	r3, [r7, #6]
 8001ff8:	2b48      	cmp	r3, #72	@ 0x48
 8001ffa:	f040 808a 	bne.w	8002112 <Protocol_Command_Handler+0x2be>
        // ==========  ==========

        // 1.  (0-63)
        for (uint8_t i = 0; i < 64; i++) {
 8001ffe:	2300      	movs	r3, #0
 8002000:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002004:	e01a      	b.n	800203c <Protocol_Command_Handler+0x1e8>
          uint8_t row = i / 8;
 8002006:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800200a:	08db      	lsrs	r3, r3, #3
 800200c:	74bb      	strb	r3, [r7, #18]
          uint8_t col = i % 8;
 800200e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	747b      	strb	r3, [r7, #17]
          game_state.board[row][col] = (PieceType_t)data[i];
 8002018:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800201c:	683a      	ldr	r2, [r7, #0]
 800201e:	18d1      	adds	r1, r2, r3
 8002020:	7cba      	ldrb	r2, [r7, #18]
 8002022:	7c7b      	ldrb	r3, [r7, #17]
 8002024:	7808      	ldrb	r0, [r1, #0]
 8002026:	4956      	ldr	r1, [pc, #344]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8002028:	00d2      	lsls	r2, r2, #3
 800202a:	440a      	add	r2, r1
 800202c:	4413      	add	r3, r2
 800202e:	4602      	mov	r2, r0
 8002030:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < 64; i++) {
 8002032:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002036:	3301      	adds	r3, #1
 8002038:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800203c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002040:	2b3f      	cmp	r3, #63	@ 0x3f
 8002042:	d9e0      	bls.n	8002006 <Protocol_Command_Handler+0x1b2>
        }

        // 2.  (64)
        game_state.current_player = (PieceType_t)data[64];
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	3340      	adds	r3, #64	@ 0x40
 8002048:	781a      	ldrb	r2, [r3, #0]
 800204a:	4b4d      	ldr	r3, [pc, #308]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 800204c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        // 3.  (65-66)
        game_state.black_count = data[65];
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8002056:	4b4a      	ldr	r3, [pc, #296]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8002058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        game_state.white_count = data[66];
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8002062:	4b47      	ldr	r3, [pc, #284]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8002064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        // 4.  (67)
        bool game_just_ended = false;  // 
 8002068:	2300      	movs	r3, #0
 800206a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        if (data[67] == 1) {
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	3343      	adds	r3, #67	@ 0x43
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d121      	bne.n	80020bc <Protocol_Command_Handler+0x268>
          // 
          if (game_state.black_count > game_state.white_count) {
 8002078:	4b41      	ldr	r3, [pc, #260]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 800207a:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800207e:	4b40      	ldr	r3, [pc, #256]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8002080:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002084:	429a      	cmp	r2, r3
 8002086:	d904      	bls.n	8002092 <Protocol_Command_Handler+0x23e>
            game_state.status = GAME_STATUS_BLACK_WIN;
 8002088:	4b3d      	ldr	r3, [pc, #244]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002090:	e010      	b.n	80020b4 <Protocol_Command_Handler+0x260>
          } else if (game_state.black_count < game_state.white_count) {
 8002092:	4b3b      	ldr	r3, [pc, #236]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 8002094:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8002098:	4b39      	ldr	r3, [pc, #228]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 800209a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800209e:	429a      	cmp	r2, r3
 80020a0:	d204      	bcs.n	80020ac <Protocol_Command_Handler+0x258>
            game_state.status = GAME_STATUS_WHITE_WIN;
 80020a2:	4b37      	ldr	r3, [pc, #220]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 80020a4:	2202      	movs	r2, #2
 80020a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80020aa:	e003      	b.n	80020b4 <Protocol_Command_Handler+0x260>
          } else {
            game_state.status = GAME_STATUS_DRAW;
 80020ac:	4b34      	ldr	r3, [pc, #208]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 80020ae:	2203      	movs	r2, #3
 80020b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
          }
          game_just_ended = true;  // 
 80020b4:	2301      	movs	r3, #1
 80020b6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80020ba:	e003      	b.n	80020c4 <Protocol_Command_Handler+0x270>
        } else {
          game_state.status = GAME_STATUS_PLAYING;
 80020bc:	4b30      	ldr	r3, [pc, #192]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        }

        // 5.  (68-71, little-endian)
        game_state.move_count = data[68] | ((uint32_t)data[69] << 8) |
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	3344      	adds	r3, #68	@ 0x44
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	461a      	mov	r2, r3
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	3345      	adds	r3, #69	@ 0x45
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	431a      	orrs	r2, r3
                               ((uint32_t)data[70] << 16) | ((uint32_t)data[71] << 24);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	3346      	adds	r3, #70	@ 0x46
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	041b      	lsls	r3, r3, #16
        game_state.move_count = data[68] | ((uint32_t)data[69] << 8) |
 80020de:	431a      	orrs	r2, r3
                               ((uint32_t)data[70] << 16) | ((uint32_t)data[71] << 24);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	3347      	adds	r3, #71	@ 0x47
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	061b      	lsls	r3, r3, #24
 80020e8:	4313      	orrs	r3, r2
        game_state.move_count = data[68] | ((uint32_t)data[69] << 8) |
 80020ea:	4a25      	ldr	r2, [pc, #148]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 80020ec:	6453      	str	r3, [r2, #68]	@ 0x44

        // ==========  ==========
        if (game_just_ended) {
 80020ee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d005      	beq.n	8002102 <Protocol_Command_Handler+0x2ae>
          DEBUG_INFO("[SYNC] Game ended from PC, status=%d, setting game_end_pending flag\r\n", game_state.status);
          game_end_pending = true;  // 
 80020f6:	4b25      	ldr	r3, [pc, #148]	@ (800218c <Protocol_Command_Handler+0x338>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	701a      	strb	r2, [r3, #0]
          App_DisplayGameBoard();    // 
 80020fc:	f7ff fad0 	bl	80016a0 <App_DisplayGameBoard>
 8002100:	e001      	b.n	8002106 <Protocol_Command_Handler+0x2b2>
        } else {
          // 
          App_DisplayGameBoard();
 8002102:	f7ff facd 	bl	80016a0 <App_DisplayGameBoard>
        }

        // 
        Protocol_SendAck(cmd, 0);  // Success
 8002106:	79fb      	ldrb	r3, [r7, #7]
 8002108:	2100      	movs	r1, #0
 800210a:	4618      	mov	r0, r3
 800210c:	f001 f94a 	bl	80033a4 <Protocol_SendAck>
      } else {
        // 
        Protocol_SendAck(cmd, 1);  // Invalid length
        DEBUG_ERROR("[SYNC] Invalid data length: %d (expected 72)\r\n", len);
      }
      break;
 8002110:	e0e0      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        Protocol_SendAck(cmd, 1);  // Invalid length
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	2101      	movs	r1, #1
 8002116:	4618      	mov	r0, r3
 8002118:	f001 f944 	bl	80033a4 <Protocol_SendAck>
      break;
 800211c:	e0da      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_GAME_CONTROL:
      /* Handle game control commands */
      if (len == sizeof(Game_Control_Data_t)) {
 800211e:	79bb      	ldrb	r3, [r7, #6]
 8002120:	2b08      	cmp	r3, #8
 8002122:	d126      	bne.n	8002172 <Protocol_Command_Handler+0x31e>
        Game_Control_Data_t* ctrl_data = (Game_Control_Data_t*)data;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	61fb      	str	r3, [r7, #28]
        Game_Control_Status_t status = Game_Control_HandleAction(
            (Game_Control_Action_t)ctrl_data->action, &game_state);
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	781b      	ldrb	r3, [r3, #0]
        Game_Control_Status_t status = Game_Control_HandleAction(
 800212c:	4914      	ldr	r1, [pc, #80]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 800212e:	4618      	mov	r0, r3
 8002130:	f7fe fa7a 	bl	8000628 <Game_Control_HandleAction>
 8002134:	4603      	mov	r3, r0
 8002136:	76fb      	strb	r3, [r7, #27]

        if (status == GAME_CTRL_OK) {
 8002138:	7efb      	ldrb	r3, [r7, #27]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d10a      	bne.n	8002154 <Protocol_Command_Handler+0x300>
          App_DisplayGameBoard();  // Update display
 800213e:	f7ff faaf 	bl	80016a0 <App_DisplayGameBoard>
          Protocol_SendAck(cmd, 0);  // Success
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2100      	movs	r1, #0
 8002146:	4618      	mov	r0, r3
 8002148:	f001 f92c 	bl	80033a4 <Protocol_SendAck>
          Send_GameState_Via_Protocol(&game_state);  // Send updated state
 800214c:	480c      	ldr	r0, [pc, #48]	@ (8002180 <Protocol_Command_Handler+0x32c>)
 800214e:	f7ff f80a 	bl	8001166 <Send_GameState_Via_Protocol>
          Protocol_SendAck(cmd, 2);  // Other error
        }
      } else {
        Protocol_SendAck(cmd, 3);  // Invalid length
      }
      break;
 8002152:	e0bf      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        } else if (status == GAME_CTRL_INVALID_STATE) {
 8002154:	7efb      	ldrb	r3, [r7, #27]
 8002156:	2b02      	cmp	r3, #2
 8002158:	d105      	bne.n	8002166 <Protocol_Command_Handler+0x312>
          Protocol_SendAck(cmd, 1);  // Invalid state for this action
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	2101      	movs	r1, #1
 800215e:	4618      	mov	r0, r3
 8002160:	f001 f920 	bl	80033a4 <Protocol_SendAck>
      break;
 8002164:	e0b6      	b.n	80022d4 <Protocol_Command_Handler+0x480>
          Protocol_SendAck(cmd, 2);  // Other error
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	2102      	movs	r1, #2
 800216a:	4618      	mov	r0, r3
 800216c:	f001 f91a 	bl	80033a4 <Protocol_SendAck>
      break;
 8002170:	e0b0      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        Protocol_SendAck(cmd, 3);  // Invalid length
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	2103      	movs	r1, #3
 8002176:	4618      	mov	r0, r3
 8002178:	f001 f914 	bl	80033a4 <Protocol_SendAck>
      break;
 800217c:	e0aa      	b.n	80022d4 <Protocol_Command_Handler+0x480>
 800217e:	bf00      	nop
 8002180:	20000344 	.word	0x20000344
 8002184:	20000404 	.word	0x20000404
 8002188:	2000040c 	.word	0x2000040c
 800218c:	2000040e 	.word	0x2000040e

    case CMD_MODE_SELECT:
      /* Handle game mode selection */
      if (len == sizeof(Mode_Select_Data_t)) {
 8002190:	79bb      	ldrb	r3, [r7, #6]
 8002192:	2b04      	cmp	r3, #4
 8002194:	d13b      	bne.n	800220e <Protocol_Command_Handler+0x3ba>
        Mode_Select_Data_t* mode_data = (Mode_Select_Data_t*)data;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	623b      	str	r3, [r7, #32]
        current_game_mode = (Game_Mode_t)mode_data->mode;
 800219a:	6a3b      	ldr	r3, [r7, #32]
 800219c:	781a      	ldrb	r2, [r3, #0]
 800219e:	4b4f      	ldr	r3, [pc, #316]	@ (80022dc <Protocol_Command_Handler+0x488>)
 80021a0:	701a      	strb	r2, [r3, #0]

        if (current_game_mode == GAME_MODE_CHALLENGE) {
 80021a2:	4b4e      	ldr	r3, [pc, #312]	@ (80022dc <Protocol_Command_Handler+0x488>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d110      	bne.n	80021cc <Protocol_Command_Handler+0x378>
          // Start challenge mode
          if (Challenge_Start() == CHALLENGE_OK) {
 80021aa:	f7fd ffe9 	bl	8000180 <Challenge_Start>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d105      	bne.n	80021c0 <Protocol_Command_Handler+0x36c>
            DEBUG_INFO("[MODE] Challenge mode started\r\n");
            Protocol_SendAck(cmd, 0);  // Success
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	2100      	movs	r1, #0
 80021b8:	4618      	mov	r0, r3
 80021ba:	f001 f8f3 	bl	80033a4 <Protocol_SendAck>
          Protocol_SendAck(cmd, 3);  // Invalid mode
        }
      } else {
        Protocol_SendAck(cmd, 4);  // Invalid length
      }
      break;
 80021be:	e089      	b.n	80022d4 <Protocol_Command_Handler+0x480>
            Protocol_SendAck(cmd, 2);  // Challenge start failed
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	2102      	movs	r1, #2
 80021c4:	4618      	mov	r0, r3
 80021c6:	f001 f8ed 	bl	80033a4 <Protocol_SendAck>
      break;
 80021ca:	e083      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        } else if (current_game_mode == GAME_MODE_NORMAL) {
 80021cc:	4b43      	ldr	r3, [pc, #268]	@ (80022dc <Protocol_Command_Handler+0x488>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d10c      	bne.n	80021ee <Protocol_Command_Handler+0x39a>
          if (Challenge_GetState() != CHALLENGE_STATE_INACTIVE) {
 80021d4:	f7fe f88e 	bl	80002f4 <Challenge_GetState>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <Protocol_Command_Handler+0x38e>
            Challenge_End();
 80021de:	f7fd fffb 	bl	80001d8 <Challenge_End>
          Protocol_SendAck(cmd, 0);  // Success
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	2100      	movs	r1, #0
 80021e6:	4618      	mov	r0, r3
 80021e8:	f001 f8dc 	bl	80033a4 <Protocol_SendAck>
      break;
 80021ec:	e072      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        } else if (current_game_mode == GAME_MODE_TIMED) {
 80021ee:	4b3b      	ldr	r3, [pc, #236]	@ (80022dc <Protocol_Command_Handler+0x488>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b03      	cmp	r3, #3
 80021f4:	d105      	bne.n	8002202 <Protocol_Command_Handler+0x3ae>
          Protocol_SendAck(cmd, 1);  // Not implemented
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	2101      	movs	r1, #1
 80021fa:	4618      	mov	r0, r3
 80021fc:	f001 f8d2 	bl	80033a4 <Protocol_SendAck>
      break;
 8002200:	e068      	b.n	80022d4 <Protocol_Command_Handler+0x480>
          Protocol_SendAck(cmd, 3);  // Invalid mode
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	2103      	movs	r1, #3
 8002206:	4618      	mov	r0, r3
 8002208:	f001 f8cc 	bl	80033a4 <Protocol_SendAck>
      break;
 800220c:	e062      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        Protocol_SendAck(cmd, 4);  // Invalid length
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	2104      	movs	r1, #4
 8002212:	4618      	mov	r0, r3
 8002214:	f001 f8c6 	bl	80033a4 <Protocol_SendAck>
      break;
 8002218:	e05c      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_TIMER_UPDATE:
      /* Handle timer update from PC (timed mode) */
      if (len >= 2) {
 800221a:	79bb      	ldrb	r3, [r7, #6]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d911      	bls.n	8002244 <Protocol_Command_Handler+0x3f0>
        // Extract remaining time (2 bytes, big-endian)
        uint16_t remaining_time = (data[0] << 8) | data[1];
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	b21b      	sxth	r3, r3
 8002226:	021b      	lsls	r3, r3, #8
 8002228:	b21a      	sxth	r2, r3
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	3301      	adds	r3, #1
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	b21b      	sxth	r3, r3
 8002232:	4313      	orrs	r3, r2
 8002234:	b21b      	sxth	r3, r3
 8002236:	84bb      	strh	r3, [r7, #36]	@ 0x24

        // Optional: Display time on LED matrix if needed
        // For now, just acknowledge receipt
        DEBUG_INFO("[TIMER] Remaining: %d seconds\r\n", remaining_time);
        (void)remaining_time;  // Avoid unused variable warning when DEBUG is disabled
        Protocol_SendAck(cmd, 0);  // Success
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	2100      	movs	r1, #0
 800223c:	4618      	mov	r0, r3
 800223e:	f001 f8b1 	bl	80033a4 <Protocol_SendAck>
      } else {
        Protocol_SendAck(cmd, 1);  // Invalid length
      }
      break;
 8002242:	e047      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        Protocol_SendAck(cmd, 1);  // Invalid length
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	2101      	movs	r1, #1
 8002248:	4618      	mov	r0, r3
 800224a:	f001 f8ab 	bl	80033a4 <Protocol_SendAck>
      break;
 800224e:	e041      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_CHEAT_TOGGLE:
      /* Handle cheat mode toggle (overlay state) */
      if (len == sizeof(Cheat_Toggle_Data_t)) {
 8002250:	79bb      	ldrb	r3, [r7, #6]
 8002252:	2b02      	cmp	r3, #2
 8002254:	d12b      	bne.n	80022ae <Protocol_Command_Handler+0x45a>
        Cheat_Toggle_Data_t* cheat_data = (Cheat_Toggle_Data_t*)data;
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	62bb      	str	r3, [r7, #40]	@ 0x28
        // ===  ===
        DEBUG_INFO("[CHEAT] Received toggle command: len=%d, enable=%d, color=%d\r\n",
                   len, cheat_data->enable, cheat_data->selected_color);

        // Validate color (must be 1=BLACK or 2=WHITE)
        if (cheat_data->selected_color != PIECE_BLACK &&
 800225a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800225c:	785b      	ldrb	r3, [r3, #1]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d009      	beq.n	8002276 <Protocol_Command_Handler+0x422>
            cheat_data->selected_color != PIECE_WHITE) {
 8002262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002264:	785b      	ldrb	r3, [r3, #1]
        if (cheat_data->selected_color != PIECE_BLACK &&
 8002266:	2b02      	cmp	r3, #2
 8002268:	d005      	beq.n	8002276 <Protocol_Command_Handler+0x422>
          DEBUG_ERROR("[CHEAT]  Invalid color: %d (expected 1=BLACK or 2=WHITE)\r\n",
                      cheat_data->selected_color);
          DEBUG_ERROR("[CHEAT] Raw data bytes: enable=0x%02X, color=0x%02X\r\n",
                      cheat_data->enable, cheat_data->selected_color);
          Protocol_SendAck(cmd, 1);  // Invalid parameter
 800226a:	79fb      	ldrb	r3, [r7, #7]
 800226c:	2101      	movs	r1, #1
 800226e:	4618      	mov	r0, r3
 8002270:	f001 f898 	bl	80033a4 <Protocol_SendAck>
          break;
 8002274:	e02e      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        }

        // Update cheat overlay state
        bool prev_state = is_cheat_active;
 8002276:	4b1a      	ldr	r3, [pc, #104]	@ (80022e0 <Protocol_Command_Handler+0x48c>)
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        is_cheat_active = (cheat_data->enable != 0);
 800227e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b00      	cmp	r3, #0
 8002284:	bf14      	ite	ne
 8002286:	2301      	movne	r3, #1
 8002288:	2300      	moveq	r3, #0
 800228a:	b2da      	uxtb	r2, r3
 800228c:	4b14      	ldr	r3, [pc, #80]	@ (80022e0 <Protocol_Command_Handler+0x48c>)
 800228e:	701a      	strb	r2, [r3, #0]
        cheat_selected_color = (PieceType_t)cheat_data->selected_color;
 8002290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002292:	785a      	ldrb	r2, [r3, #1]
 8002294:	4b13      	ldr	r3, [pc, #76]	@ (80022e4 <Protocol_Command_Handler+0x490>)
 8002296:	701a      	strb	r2, [r3, #0]

        DEBUG_INFO("[CHEAT] Toggle: %s, Color: %s\r\n",
                   is_cheat_active ? "ENABLED" : "DISABLED",
                   cheat_selected_color == PIECE_BLACK ? "BLACK" : "WHITE");

        App_DisplayGameBoard();
 8002298:	f7ff fa02 	bl	80016a0 <App_DisplayGameBoard>
        Protocol_SendAck(cmd, 0);  // Success
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	2100      	movs	r1, #0
 80022a0:	4618      	mov	r0, r3
 80022a2:	f001 f87f 	bl	80033a4 <Protocol_SendAck>

        // Send updated game state to PC
        Send_GameState_Via_Protocol(&game_state);
 80022a6:	4810      	ldr	r0, [pc, #64]	@ (80022e8 <Protocol_Command_Handler+0x494>)
 80022a8:	f7fe ff5d 	bl	8001166 <Send_GameState_Via_Protocol>

      } else {
        Protocol_SendAck(cmd, 1);  // Invalid length
      }
      break;
 80022ac:	e012      	b.n	80022d4 <Protocol_Command_Handler+0x480>
        Protocol_SendAck(cmd, 1);  // Invalid length
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	2101      	movs	r1, #1
 80022b2:	4618      	mov	r0, r3
 80022b4:	f001 f876 	bl	80033a4 <Protocol_SendAck>
      break;
 80022b8:	e00c      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    case CMD_CHEAT_COLOR_SELECT:
      /* [DEPRECATED] Handle old cheat color select command for backward compatibility */
      DEBUG_INFO("[CHEAT] Received deprecated CMD_CHEAT_COLOR_SELECT, ignoring\r\n");
      Protocol_SendAck(cmd, 255);  // Deprecated command
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	21ff      	movs	r1, #255	@ 0xff
 80022be:	4618      	mov	r0, r3
 80022c0:	f001 f870 	bl	80033a4 <Protocol_SendAck>
      break;
 80022c4:	e006      	b.n	80022d4 <Protocol_Command_Handler+0x480>

    default:
      /* Unknown command */
      Protocol_SendError(1, (uint8_t*)&cmd, 1);
 80022c6:	1dfb      	adds	r3, r7, #7
 80022c8:	2201      	movs	r2, #1
 80022ca:	4619      	mov	r1, r3
 80022cc:	2001      	movs	r0, #1
 80022ce:	f001 f881 	bl	80033d4 <Protocol_SendError>
      break;
 80022d2:	bf00      	nop
  }
}
 80022d4:	bf00      	nop
 80022d6:	3730      	adds	r7, #48	@ 0x30
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	20000023 	.word	0x20000023
 80022e0:	2000040d 	.word	0x2000040d
 80022e4:	20000024 	.word	0x20000024
 80022e8:	20000344 	.word	0x20000344

080022ec <HAL_UART_RxCpltCallback>:
 * @brief HAL UART Receive Complete Callback
 * @param huart UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Call protocol RX callback */
  Protocol_UART_RxCallback(huart);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f001 f9c7 	bl	8003688 <Protocol_UART_RxCallback>
}
 80022fa:	bf00      	nop
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002302:	b480      	push	{r7}
 8002304:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002306:	b672      	cpsid	i
}
 8002308:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800230a:	bf00      	nop
 800230c:	e7fd      	b.n	800230a <Error_Handler+0x8>
	...

08002310 <Othello_Init>:

/**
 * @brief Initialize game engine
 */
Othello_Status_t Othello_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
    if (engine.initialized) {
 8002314:	4b08      	ldr	r3, [pc, #32]	@ (8002338 <Othello_Init+0x28>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <Othello_Init+0x10>
        return OTHELLO_OK;
 800231c:	2300      	movs	r3, #0
 800231e:	e008      	b.n	8002332 <Othello_Init+0x22>
    }

    // Initialize engine state
    memset(&engine, 0, sizeof(OthelloEngine_t));
 8002320:	2224      	movs	r2, #36	@ 0x24
 8002322:	2100      	movs	r1, #0
 8002324:	4804      	ldr	r0, [pc, #16]	@ (8002338 <Othello_Init+0x28>)
 8002326:	f004 fe3d 	bl	8006fa4 <memset>
    engine.initialized = true;
 800232a:	4b03      	ldr	r3, [pc, #12]	@ (8002338 <Othello_Init+0x28>)
 800232c:	2201      	movs	r2, #1
 800232e:	701a      	strb	r2, [r3, #0]

    return OTHELLO_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000418 	.word	0x20000418

0800233c <Othello_NewGame>:

/**
 * @brief Start new game
 */
Othello_Status_t Othello_NewGame(GameState_t* state)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
    if (!engine.initialized || !state) {
 8002344:	4b2d      	ldr	r3, [pc, #180]	@ (80023fc <Othello_NewGame+0xc0>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	f083 0301 	eor.w	r3, r3, #1
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d102      	bne.n	8002358 <Othello_NewGame+0x1c>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d101      	bne.n	800235c <Othello_NewGame+0x20>
        return OTHELLO_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e04a      	b.n	80023f2 <Othello_NewGame+0xb6>
    }

    // Clear the board
    memset(state, 0, sizeof(GameState_t));
 800235c:	229c      	movs	r2, #156	@ 0x9c
 800235e:	2100      	movs	r1, #0
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f004 fe1f 	bl	8006fa4 <memset>

    // Set initial position (standard Othello setup)
    state->board[INITIAL_BLACK_ROW1][INITIAL_BLACK_COL1] = PIECE_BLACK;  // [3][3]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2201      	movs	r2, #1
 800236a:	76da      	strb	r2, [r3, #27]
    state->board[INITIAL_BLACK_ROW2][INITIAL_BLACK_COL2] = PIECE_BLACK;  // [4][4]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    state->board[INITIAL_WHITE_ROW1][INITIAL_WHITE_COL1] = PIECE_WHITE;  // [3][4]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2202      	movs	r2, #2
 8002378:	771a      	strb	r2, [r3, #28]
    state->board[INITIAL_WHITE_ROW2][INITIAL_WHITE_COL2] = PIECE_WHITE;  // [4][3]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2202      	movs	r2, #2
 800237e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

    // Initialize game state
    state->current_player = PIECE_BLACK;  // Black starts first
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2201      	movs	r2, #1
 8002386:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    state->black_count = 2;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2202      	movs	r2, #2
 800238e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    state->white_count = 2;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2202      	movs	r2, #2
 8002396:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    state->status = GAME_STATUS_PLAYING;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    state->move_count = 0;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	645a      	str	r2, [r3, #68]	@ 0x44
    state->consecutive_passes = 0;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    state->game_start_time = HAL_GetTick();
 80023b0:	f001 fc06 	bl	8003bc0 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	655a      	str	r2, [r3, #84]	@ 0x54
    state->game_mode = GAME_MODE_NORMAL;  // Default to normal mode
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    // Initialize last move
    state->last_move.row = 0xFF;  // Invalid position indicates no move yet
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	22ff      	movs	r2, #255	@ 0xff
 80023c6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    state->last_move.col = 0xFF;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	22ff      	movs	r2, #255	@ 0xff
 80023ce:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    state->last_move.player = PIECE_EMPTY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    state->last_move.flipped_count = 0;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    state->last_move.timestamp = state->game_start_time;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Invalidate valid moves cache
    Othello_InvalidateValidMovesCache(state);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 fbe5 	bl	8002bba <Othello_InvalidateValidMovesCache>

    return OTHELLO_OK;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20000418 	.word	0x20000418

08002400 <Othello_IsValidMove>:

/**
 * @brief Check if move is valid
 */
bool Othello_IsValidMove(const GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	4608      	mov	r0, r1
 800240a:	4611      	mov	r1, r2
 800240c:	461a      	mov	r2, r3
 800240e:	4603      	mov	r3, r0
 8002410:	70fb      	strb	r3, [r7, #3]
 8002412:	460b      	mov	r3, r1
 8002414:	70bb      	strb	r3, [r7, #2]
 8002416:	4613      	mov	r3, r2
 8002418:	707b      	strb	r3, [r7, #1]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00b      	beq.n	8002438 <Othello_IsValidMove+0x38>
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	2b07      	cmp	r3, #7
 8002424:	d808      	bhi.n	8002438 <Othello_IsValidMove+0x38>
 8002426:	78bb      	ldrb	r3, [r7, #2]
 8002428:	2b07      	cmp	r3, #7
 800242a:	d805      	bhi.n	8002438 <Othello_IsValidMove+0x38>
 800242c:	787b      	ldrb	r3, [r7, #1]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d004      	beq.n	800243c <Othello_IsValidMove+0x3c>
        (player != PIECE_BLACK && player != PIECE_WHITE)) {
 8002432:	787b      	ldrb	r3, [r7, #1]
 8002434:	2b02      	cmp	r3, #2
 8002436:	d001      	beq.n	800243c <Othello_IsValidMove+0x3c>
        return false;
 8002438:	2300      	movs	r3, #0
 800243a:	e016      	b.n	800246a <Othello_IsValidMove+0x6a>
    }

    // Position must be empty
    if (state->board[row][col] != PIECE_EMPTY) {
 800243c:	78fa      	ldrb	r2, [r7, #3]
 800243e:	78bb      	ldrb	r3, [r7, #2]
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	00d2      	lsls	r2, r2, #3
 8002444:	440a      	add	r2, r1
 8002446:	4413      	add	r3, r2
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <Othello_IsValidMove+0x52>
        return false;
 800244e:	2300      	movs	r3, #0
 8002450:	e00b      	b.n	800246a <Othello_IsValidMove+0x6a>
    }

    // Must be able to flip at least one piece
    return Othello_SimulateMove(state, row, col, player) > 0;
 8002452:	787b      	ldrb	r3, [r7, #1]
 8002454:	78ba      	ldrb	r2, [r7, #2]
 8002456:	78f9      	ldrb	r1, [r7, #3]
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f9b3 	bl	80027c4 <Othello_SimulateMove>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	bf14      	ite	ne
 8002464:	2301      	movne	r3, #1
 8002466:	2300      	moveq	r3, #0
 8002468:	b2db      	uxtb	r3, r3
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
	...

08002474 <Othello_MakeMove>:

/**
 * @brief Make a move
 */
uint8_t Othello_MakeMove(GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 8002474:	b590      	push	{r4, r7, lr}
 8002476:	b089      	sub	sp, #36	@ 0x24
 8002478:	af04      	add	r7, sp, #16
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	4608      	mov	r0, r1
 800247e:	4611      	mov	r1, r2
 8002480:	461a      	mov	r2, r3
 8002482:	4603      	mov	r3, r0
 8002484:	70fb      	strb	r3, [r7, #3]
 8002486:	460b      	mov	r3, r1
 8002488:	70bb      	strb	r3, [r7, #2]
 800248a:	4613      	mov	r3, r2
 800248c:	707b      	strb	r3, [r7, #1]
    if (!state || state->status != GAME_STATUS_PLAYING ||
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d010      	beq.n	80024b6 <Othello_MakeMove+0x42>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800249a:	2b00      	cmp	r3, #0
 800249c:	d10b      	bne.n	80024b6 <Othello_MakeMove+0x42>
        !Othello_IsValidMove(state, row, col, player)) {
 800249e:	787b      	ldrb	r3, [r7, #1]
 80024a0:	78ba      	ldrb	r2, [r7, #2]
 80024a2:	78f9      	ldrb	r1, [r7, #3]
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f7ff ffab 	bl	8002400 <Othello_IsValidMove>
 80024aa:	4603      	mov	r3, r0
 80024ac:	f083 0301 	eor.w	r3, r3, #1
 80024b0:	b2db      	uxtb	r3, r3
    if (!state || state->status != GAME_STATUS_PLAYING ||
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <Othello_MakeMove+0x46>
        return 0;
 80024b6:	2300      	movs	r3, #0
 80024b8:	e090      	b.n	80025dc <Othello_MakeMove+0x168>
    }

    uint8_t total_flipped = 0;
 80024ba:	2300      	movs	r3, #0
 80024bc:	73fb      	strb	r3, [r7, #15]

    // Place the piece
    state->board[row][col] = player;
 80024be:	78fa      	ldrb	r2, [r7, #3]
 80024c0:	78bb      	ldrb	r3, [r7, #2]
 80024c2:	6879      	ldr	r1, [r7, #4]
 80024c4:	00d2      	lsls	r2, r2, #3
 80024c6:	440a      	add	r2, r1
 80024c8:	4413      	add	r3, r2
 80024ca:	787a      	ldrb	r2, [r7, #1]
 80024cc:	701a      	strb	r2, [r3, #0]

    // Flip pieces in all directions
    for (int i = 0; i < 8; i++) {
 80024ce:	2300      	movs	r3, #0
 80024d0:	60bb      	str	r3, [r7, #8]
 80024d2:	e01d      	b.n	8002510 <Othello_MakeMove+0x9c>
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
                                                     SEARCH_DIRECTIONS[i].dx,
 80024d4:	4a43      	ldr	r2, [pc, #268]	@ (80025e4 <Othello_MakeMove+0x170>)
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	f912 4013 	ldrsb.w	r4, [r2, r3, lsl #1]
                                                     SEARCH_DIRECTIONS[i].dy,
 80024dc:	4a41      	ldr	r2, [pc, #260]	@ (80025e4 <Othello_MakeMove+0x170>)
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	4413      	add	r3, r2
 80024e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
 80024e8:	78b8      	ldrb	r0, [r7, #2]
 80024ea:	78f9      	ldrb	r1, [r7, #3]
 80024ec:	2201      	movs	r2, #1
 80024ee:	9202      	str	r2, [sp, #8]
 80024f0:	787a      	ldrb	r2, [r7, #1]
 80024f2:	9201      	str	r2, [sp, #4]
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	4623      	mov	r3, r4
 80024f8:	4602      	mov	r2, r0
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 faa2 	bl	8002a44 <Othello_FlipPiecesInDirection>
 8002500:	4603      	mov	r3, r0
 8002502:	461a      	mov	r2, r3
 8002504:	7bfb      	ldrb	r3, [r7, #15]
 8002506:	4413      	add	r3, r2
 8002508:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++) {
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	3301      	adds	r3, #1
 800250e:	60bb      	str	r3, [r7, #8]
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	2b07      	cmp	r3, #7
 8002514:	ddde      	ble.n	80024d4 <Othello_MakeMove+0x60>
                                                     player, true);
    }

    // Update move history
    state->last_move.row = row;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	78fa      	ldrb	r2, [r7, #3]
 800251a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    state->last_move.col = col;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	78ba      	ldrb	r2, [r7, #2]
 8002522:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    state->last_move.player = player;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	787a      	ldrb	r2, [r7, #1]
 800252a:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    state->last_move.flipped_count = total_flipped;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	7bfa      	ldrb	r2, [r7, #15]
 8002532:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    state->last_move.timestamp = HAL_GetTick();
 8002536:	f001 fb43 	bl	8003bc0 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Update game state
    state->move_count++;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002544:	1c5a      	adds	r2, r3, #1
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	645a      	str	r2, [r3, #68]	@ 0x44
    state->consecutive_passes = 0;  // Reset pass counter
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Othello_UpdatePieceCounts(state);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f000 fb13 	bl	8002b7e <Othello_UpdatePieceCounts>
    Othello_InvalidateValidMovesCache(state);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 fb2e 	bl	8002bba <Othello_InvalidateValidMovesCache>

    // Check game mode for player switching logic
    if (is_cheat_active) {
 800255e:	4b22      	ldr	r3, [pc, #136]	@ (80025e8 <Othello_MakeMove+0x174>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d139      	bne.n	80025da <Othello_MakeMove+0x166>
        // Cheat mode: Do NOT switch player, keep current_player unchanged
        // No need to check for valid moves or game over
        // Player can continue placing same color pieces
    } else {
        // Normal mode: Switch to next player
        state->current_player = OTHELLO_OPPOSITE_PLAYER(player);
 8002566:	787b      	ldrb	r3, [r7, #1]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d101      	bne.n	8002570 <Othello_MakeMove+0xfc>
 800256c:	2202      	movs	r2, #2
 800256e:	e000      	b.n	8002572 <Othello_MakeMove+0xfe>
 8002570:	2201      	movs	r2, #1
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        // Check if next player has any valid moves
        if (!Othello_HasValidMoves(state, state->current_player)) {
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800257e:	4619      	mov	r1, r3
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 f8f1 	bl	8002768 <Othello_HasValidMoves>
 8002586:	4603      	mov	r3, r0
 8002588:	f083 0301 	eor.w	r3, r3, #1
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d016      	beq.n	80025c0 <Othello_MakeMove+0x14c>
            if (!Othello_HasValidMoves(state, player)) {
 8002592:	787b      	ldrb	r3, [r7, #1]
 8002594:	4619      	mov	r1, r3
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 f8e6 	bl	8002768 <Othello_HasValidMoves>
 800259c:	4603      	mov	r3, r0
 800259e:	f083 0301 	eor.w	r3, r3, #1
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d003      	beq.n	80025b0 <Othello_MakeMove+0x13c>
                // Neither player can move - game over
                Othello_UpdateGameStatus(state);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f000 fb1c 	bl	8002be6 <Othello_UpdateGameStatus>
 80025ae:	e007      	b.n	80025c0 <Othello_MakeMove+0x14c>
            } else {
                // Next player passes, switch back
                state->current_player = player;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	787a      	ldrb	r2, [r7, #1]
 80025b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                state->consecutive_passes = 1;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            }
        }

        // Update game status if board is full
        if (state->black_count + state->white_count == 64) {
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025c6:	461a      	mov	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80025ce:	4413      	add	r3, r2
 80025d0:	2b40      	cmp	r3, #64	@ 0x40
 80025d2:	d102      	bne.n	80025da <Othello_MakeMove+0x166>
            Othello_UpdateGameStatus(state);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f000 fb06 	bl	8002be6 <Othello_UpdateGameStatus>
        }
    }

    return total_flipped;
 80025da:	7bfb      	ldrb	r3, [r7, #15]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd90      	pop	{r4, r7, pc}
 80025e4:	08007b90 	.word	0x08007b90
 80025e8:	2000040d 	.word	0x2000040d

080025ec <Othello_PlaceAndFlip>:
 * @param col Column (0-7)
 * @param player Color of piece to place
 * @retval uint8_t Number of pieces flipped
 */
uint8_t Othello_PlaceAndFlip(GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b089      	sub	sp, #36	@ 0x24
 80025f0:	af04      	add	r7, sp, #16
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	4608      	mov	r0, r1
 80025f6:	4611      	mov	r1, r2
 80025f8:	461a      	mov	r2, r3
 80025fa:	4603      	mov	r3, r0
 80025fc:	70fb      	strb	r3, [r7, #3]
 80025fe:	460b      	mov	r3, r1
 8002600:	70bb      	strb	r3, [r7, #2]
 8002602:	4613      	mov	r3, r2
 8002604:	707b      	strb	r3, [r7, #1]
    if (!state || state->status != GAME_STATUS_PLAYING ||
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d010      	beq.n	800262e <Othello_PlaceAndFlip+0x42>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002612:	2b00      	cmp	r3, #0
 8002614:	d10b      	bne.n	800262e <Othello_PlaceAndFlip+0x42>
 8002616:	78fb      	ldrb	r3, [r7, #3]
 8002618:	2b07      	cmp	r3, #7
 800261a:	d808      	bhi.n	800262e <Othello_PlaceAndFlip+0x42>
        row >= 8 || col >= 8 ||
 800261c:	78bb      	ldrb	r3, [r7, #2]
 800261e:	2b07      	cmp	r3, #7
 8002620:	d805      	bhi.n	800262e <Othello_PlaceAndFlip+0x42>
 8002622:	787b      	ldrb	r3, [r7, #1]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d004      	beq.n	8002632 <Othello_PlaceAndFlip+0x46>
        (player != PIECE_BLACK && player != PIECE_WHITE)) {
 8002628:	787b      	ldrb	r3, [r7, #1]
 800262a:	2b02      	cmp	r3, #2
 800262c:	d001      	beq.n	8002632 <Othello_PlaceAndFlip+0x46>
        return 0;
 800262e:	2300      	movs	r3, #0
 8002630:	e052      	b.n	80026d8 <Othello_PlaceAndFlip+0xec>
    }

    uint8_t total_flipped = 0;
 8002632:	2300      	movs	r3, #0
 8002634:	73fb      	strb	r3, [r7, #15]

    // Place the piece (overwrite if position not empty)
    state->board[row][col] = player;
 8002636:	78fa      	ldrb	r2, [r7, #3]
 8002638:	78bb      	ldrb	r3, [r7, #2]
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	00d2      	lsls	r2, r2, #3
 800263e:	440a      	add	r2, r1
 8002640:	4413      	add	r3, r2
 8002642:	787a      	ldrb	r2, [r7, #1]
 8002644:	701a      	strb	r2, [r3, #0]

    // Flip pieces in all 8 directions
    for (int i = 0; i < 8; i++) {
 8002646:	2300      	movs	r3, #0
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	e01d      	b.n	8002688 <Othello_PlaceAndFlip+0x9c>
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
                                                     SEARCH_DIRECTIONS[i].dx,
 800264c:	4a24      	ldr	r2, [pc, #144]	@ (80026e0 <Othello_PlaceAndFlip+0xf4>)
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	f912 4013 	ldrsb.w	r4, [r2, r3, lsl #1]
                                                     SEARCH_DIRECTIONS[i].dy,
 8002654:	4a22      	ldr	r2, [pc, #136]	@ (80026e0 <Othello_PlaceAndFlip+0xf4>)
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	4413      	add	r3, r2
 800265c:	f993 3001 	ldrsb.w	r3, [r3, #1]
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
 8002660:	78b8      	ldrb	r0, [r7, #2]
 8002662:	78f9      	ldrb	r1, [r7, #3]
 8002664:	2201      	movs	r2, #1
 8002666:	9202      	str	r2, [sp, #8]
 8002668:	787a      	ldrb	r2, [r7, #1]
 800266a:	9201      	str	r2, [sp, #4]
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	4623      	mov	r3, r4
 8002670:	4602      	mov	r2, r0
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f9e6 	bl	8002a44 <Othello_FlipPiecesInDirection>
 8002678:	4603      	mov	r3, r0
 800267a:	461a      	mov	r2, r3
 800267c:	7bfb      	ldrb	r3, [r7, #15]
 800267e:	4413      	add	r3, r2
 8002680:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++) {
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3301      	adds	r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b07      	cmp	r3, #7
 800268c:	ddde      	ble.n	800264c <Othello_PlaceAndFlip+0x60>
                                                     player, true);
    }

    // Update move history
    state->last_move.row = row;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	78fa      	ldrb	r2, [r7, #3]
 8002692:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    state->last_move.col = col;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	78ba      	ldrb	r2, [r7, #2]
 800269a:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    state->last_move.player = player;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	787a      	ldrb	r2, [r7, #1]
 80026a2:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    state->last_move.flipped_count = total_flipped;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	7bfa      	ldrb	r2, [r7, #15]
 80026aa:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    state->last_move.timestamp = HAL_GetTick();
 80026ae:	f001 fa87 	bl	8003bc0 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Update game state
    state->move_count++;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026bc:	1c5a      	adds	r2, r3, #1
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	645a      	str	r2, [r3, #68]	@ 0x44
    state->consecutive_passes = 0;  // Reset pass counter
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Othello_UpdatePieceCounts(state);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 fa57 	bl	8002b7e <Othello_UpdatePieceCounts>
    Othello_InvalidateValidMovesCache(state);
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f000 fa72 	bl	8002bba <Othello_InvalidateValidMovesCache>

    // In cheat mode, do NOT switch player (keep playing with same color)
    // The caller (App_ProcessKeyEvent) ensures is_cheat_active is true

    return total_flipped;
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3714      	adds	r7, #20
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd90      	pop	{r4, r7, pc}
 80026e0:	08007b90 	.word	0x08007b90

080026e4 <Othello_IsGameOver>:

/**
 * @brief Check if game is over
 */
bool Othello_IsGameOver(const GameState_t* state)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
    // Cheat mode active: Suspend game over detection
    if (is_cheat_active) {
 80026ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002720 <Othello_IsGameOver+0x3c>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <Othello_IsGameOver+0x14>
        return false;  // Game never ends in cheat mode
 80026f4:	2300      	movs	r3, #0
 80026f6:	e00d      	b.n	8002714 <Othello_IsGameOver+0x30>
    }

    return state ? (state->status != GAME_STATUS_PLAYING) : true;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d004      	beq.n	8002708 <Othello_IsGameOver+0x24>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <Othello_IsGameOver+0x28>
 8002708:	2301      	movs	r3, #1
 800270a:	e000      	b.n	800270e <Othello_IsGameOver+0x2a>
 800270c:	2300      	movs	r3, #0
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	b2db      	uxtb	r3, r3
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	2000040d 	.word	0x2000040d

08002724 <Othello_GetWinner>:

/**
 * @brief Get winner
 */
PieceType_t Othello_GetWinner(const GameState_t* state)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
    if (!state || state->status == GAME_STATUS_PLAYING) {
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d004      	beq.n	800273c <Othello_GetWinner+0x18>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <Othello_GetWinner+0x1c>
        return PIECE_EMPTY;
 800273c:	2300      	movs	r3, #0
 800273e:	e00e      	b.n	800275e <Othello_GetWinner+0x3a>
    }

    if (state->status == GAME_STATUS_BLACK_WIN) {
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002746:	2b01      	cmp	r3, #1
 8002748:	d101      	bne.n	800274e <Othello_GetWinner+0x2a>
        return PIECE_BLACK;
 800274a:	2301      	movs	r3, #1
 800274c:	e007      	b.n	800275e <Othello_GetWinner+0x3a>
    } else if (state->status == GAME_STATUS_WHITE_WIN) {
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002754:	2b02      	cmp	r3, #2
 8002756:	d101      	bne.n	800275c <Othello_GetWinner+0x38>
        return PIECE_WHITE;
 8002758:	2302      	movs	r3, #2
 800275a:	e000      	b.n	800275e <Othello_GetWinner+0x3a>
    }

    return PIECE_EMPTY;  // Draw
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <Othello_HasValidMoves>:

/**
 * @brief Check if player has any valid moves
 */
bool Othello_HasValidMoves(const GameState_t* state, PieceType_t player)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	460b      	mov	r3, r1
 8002772:	70fb      	strb	r3, [r7, #3]
    if (!state) {
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <Othello_HasValidMoves+0x16>
        return false;
 800277a:	2300      	movs	r3, #0
 800277c:	e01d      	b.n	80027ba <Othello_HasValidMoves+0x52>
    }

    for (uint8_t row = 0; row < 8; row++) {
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
 8002782:	e016      	b.n	80027b2 <Othello_HasValidMoves+0x4a>
        for (uint8_t col = 0; col < 8; col++) {
 8002784:	2300      	movs	r3, #0
 8002786:	73bb      	strb	r3, [r7, #14]
 8002788:	e00d      	b.n	80027a6 <Othello_HasValidMoves+0x3e>
            if (Othello_IsValidMove(state, row, col, player)) {
 800278a:	78fb      	ldrb	r3, [r7, #3]
 800278c:	7bba      	ldrb	r2, [r7, #14]
 800278e:	7bf9      	ldrb	r1, [r7, #15]
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7ff fe35 	bl	8002400 <Othello_IsValidMove>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <Othello_HasValidMoves+0x38>
                return true;
 800279c:	2301      	movs	r3, #1
 800279e:	e00c      	b.n	80027ba <Othello_HasValidMoves+0x52>
        for (uint8_t col = 0; col < 8; col++) {
 80027a0:	7bbb      	ldrb	r3, [r7, #14]
 80027a2:	3301      	adds	r3, #1
 80027a4:	73bb      	strb	r3, [r7, #14]
 80027a6:	7bbb      	ldrb	r3, [r7, #14]
 80027a8:	2b07      	cmp	r3, #7
 80027aa:	d9ee      	bls.n	800278a <Othello_HasValidMoves+0x22>
    for (uint8_t row = 0; row < 8; row++) {
 80027ac:	7bfb      	ldrb	r3, [r7, #15]
 80027ae:	3301      	adds	r3, #1
 80027b0:	73fb      	strb	r3, [r7, #15]
 80027b2:	7bfb      	ldrb	r3, [r7, #15]
 80027b4:	2b07      	cmp	r3, #7
 80027b6:	d9e5      	bls.n	8002784 <Othello_HasValidMoves+0x1c>
            }
        }
    }

    return false;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <Othello_SimulateMove>:

/**
 * @brief Simulate move without modifying state
 */
uint8_t Othello_SimulateMove(const GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 80027c4:	b590      	push	{r4, r7, lr}
 80027c6:	b089      	sub	sp, #36	@ 0x24
 80027c8:	af04      	add	r7, sp, #16
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	4608      	mov	r0, r1
 80027ce:	4611      	mov	r1, r2
 80027d0:	461a      	mov	r2, r3
 80027d2:	4603      	mov	r3, r0
 80027d4:	70fb      	strb	r3, [r7, #3]
 80027d6:	460b      	mov	r3, r1
 80027d8:	70bb      	strb	r3, [r7, #2]
 80027da:	4613      	mov	r3, r2
 80027dc:	707b      	strb	r3, [r7, #1]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d014      	beq.n	800280e <Othello_SimulateMove+0x4a>
 80027e4:	78fb      	ldrb	r3, [r7, #3]
 80027e6:	2b07      	cmp	r3, #7
 80027e8:	d811      	bhi.n	800280e <Othello_SimulateMove+0x4a>
 80027ea:	78bb      	ldrb	r3, [r7, #2]
 80027ec:	2b07      	cmp	r3, #7
 80027ee:	d80e      	bhi.n	800280e <Othello_SimulateMove+0x4a>
        state->board[row][col] != PIECE_EMPTY ||
 80027f0:	78fa      	ldrb	r2, [r7, #3]
 80027f2:	78bb      	ldrb	r3, [r7, #2]
 80027f4:	6879      	ldr	r1, [r7, #4]
 80027f6:	00d2      	lsls	r2, r2, #3
 80027f8:	440a      	add	r2, r1
 80027fa:	4413      	add	r3, r2
 80027fc:	781b      	ldrb	r3, [r3, #0]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d105      	bne.n	800280e <Othello_SimulateMove+0x4a>
        state->board[row][col] != PIECE_EMPTY ||
 8002802:	787b      	ldrb	r3, [r7, #1]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d004      	beq.n	8002812 <Othello_SimulateMove+0x4e>
        (player != PIECE_BLACK && player != PIECE_WHITE)) {
 8002808:	787b      	ldrb	r3, [r7, #1]
 800280a:	2b02      	cmp	r3, #2
 800280c:	d001      	beq.n	8002812 <Othello_SimulateMove+0x4e>
        return 0;
 800280e:	2300      	movs	r3, #0
 8002810:	e026      	b.n	8002860 <Othello_SimulateMove+0x9c>
    }

    uint8_t total_flipped = 0;
 8002812:	2300      	movs	r3, #0
 8002814:	73fb      	strb	r3, [r7, #15]

    // Check all 8 directions
    for (int i = 0; i < 8; i++) {
 8002816:	2300      	movs	r3, #0
 8002818:	60bb      	str	r3, [r7, #8]
 800281a:	e01d      	b.n	8002858 <Othello_SimulateMove+0x94>
        total_flipped += Othello_FlipPiecesInDirection((GameState_t*)state, row, col,
                                                     SEARCH_DIRECTIONS[i].dx,
 800281c:	4a12      	ldr	r2, [pc, #72]	@ (8002868 <Othello_SimulateMove+0xa4>)
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	f912 4013 	ldrsb.w	r4, [r2, r3, lsl #1]
                                                     SEARCH_DIRECTIONS[i].dy,
 8002824:	4a10      	ldr	r2, [pc, #64]	@ (8002868 <Othello_SimulateMove+0xa4>)
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	4413      	add	r3, r2
 800282c:	f993 3001 	ldrsb.w	r3, [r3, #1]
        total_flipped += Othello_FlipPiecesInDirection((GameState_t*)state, row, col,
 8002830:	78b8      	ldrb	r0, [r7, #2]
 8002832:	78f9      	ldrb	r1, [r7, #3]
 8002834:	2200      	movs	r2, #0
 8002836:	9202      	str	r2, [sp, #8]
 8002838:	787a      	ldrb	r2, [r7, #1]
 800283a:	9201      	str	r2, [sp, #4]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	4623      	mov	r3, r4
 8002840:	4602      	mov	r2, r0
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f8fe 	bl	8002a44 <Othello_FlipPiecesInDirection>
 8002848:	4603      	mov	r3, r0
 800284a:	461a      	mov	r2, r3
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	4413      	add	r3, r2
 8002850:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++) {
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	3301      	adds	r3, #1
 8002856:	60bb      	str	r3, [r7, #8]
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	2b07      	cmp	r3, #7
 800285c:	ddde      	ble.n	800281c <Othello_SimulateMove+0x58>
                                                     player, false);
    }

    return total_flipped;
 800285e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002860:	4618      	mov	r0, r3
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	bd90      	pop	{r4, r7, pc}
 8002868:	08007b90 	.word	0x08007b90

0800286c <Othello_CountPieces>:

/**
 * @brief Count pieces on board
 */
uint8_t Othello_CountPieces(const GameState_t* state, PieceType_t player)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	460b      	mov	r3, r1
 8002876:	70fb      	strb	r3, [r7, #3]
    if (!state) {
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <Othello_CountPieces+0x16>
        return 0;
 800287e:	2300      	movs	r3, #0
 8002880:	e021      	b.n	80028c6 <Othello_CountPieces+0x5a>
    }

    uint8_t count = 0;
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]

    for (uint8_t row = 0; row < 8; row++) {
 8002886:	2300      	movs	r3, #0
 8002888:	73bb      	strb	r3, [r7, #14]
 800288a:	e018      	b.n	80028be <Othello_CountPieces+0x52>
        for (uint8_t col = 0; col < 8; col++) {
 800288c:	2300      	movs	r3, #0
 800288e:	737b      	strb	r3, [r7, #13]
 8002890:	e00f      	b.n	80028b2 <Othello_CountPieces+0x46>
            if (state->board[row][col] == player) {
 8002892:	7bba      	ldrb	r2, [r7, #14]
 8002894:	7b7b      	ldrb	r3, [r7, #13]
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	00d2      	lsls	r2, r2, #3
 800289a:	440a      	add	r2, r1
 800289c:	4413      	add	r3, r2
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	78fa      	ldrb	r2, [r7, #3]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d102      	bne.n	80028ac <Othello_CountPieces+0x40>
                count++;
 80028a6:	7bfb      	ldrb	r3, [r7, #15]
 80028a8:	3301      	adds	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]
        for (uint8_t col = 0; col < 8; col++) {
 80028ac:	7b7b      	ldrb	r3, [r7, #13]
 80028ae:	3301      	adds	r3, #1
 80028b0:	737b      	strb	r3, [r7, #13]
 80028b2:	7b7b      	ldrb	r3, [r7, #13]
 80028b4:	2b07      	cmp	r3, #7
 80028b6:	d9ec      	bls.n	8002892 <Othello_CountPieces+0x26>
    for (uint8_t row = 0; row < 8; row++) {
 80028b8:	7bbb      	ldrb	r3, [r7, #14]
 80028ba:	3301      	adds	r3, #1
 80028bc:	73bb      	strb	r3, [r7, #14]
 80028be:	7bbb      	ldrb	r3, [r7, #14]
 80028c0:	2b07      	cmp	r3, #7
 80028c2:	d9e3      	bls.n	800288c <Othello_CountPieces+0x20>
            }
        }
    }

    return count;
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3714      	adds	r7, #20
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr

080028d0 <Othello_GetPiece>:

/**
 * @brief Get board piece at position
 */
PieceType_t Othello_GetPiece(const GameState_t* state, uint8_t row, uint8_t col)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	460b      	mov	r3, r1
 80028da:	70fb      	strb	r3, [r7, #3]
 80028dc:	4613      	mov	r3, r2
 80028de:	70bb      	strb	r3, [r7, #2]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col)) {
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d005      	beq.n	80028f2 <Othello_GetPiece+0x22>
 80028e6:	78fb      	ldrb	r3, [r7, #3]
 80028e8:	2b07      	cmp	r3, #7
 80028ea:	d802      	bhi.n	80028f2 <Othello_GetPiece+0x22>
 80028ec:	78bb      	ldrb	r3, [r7, #2]
 80028ee:	2b07      	cmp	r3, #7
 80028f0:	d901      	bls.n	80028f6 <Othello_GetPiece+0x26>
        return PIECE_EMPTY;
 80028f2:	2300      	movs	r3, #0
 80028f4:	e006      	b.n	8002904 <Othello_GetPiece+0x34>
    }

    return state->board[row][col];
 80028f6:	78fa      	ldrb	r2, [r7, #3]
 80028f8:	78bb      	ldrb	r3, [r7, #2]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	00d2      	lsls	r2, r2, #3
 80028fe:	440a      	add	r2, r1
 8002900:	4413      	add	r3, r2
 8002902:	781b      	ldrb	r3, [r3, #0]
}
 8002904:	4618      	mov	r0, r3
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr

0800290e <Othello_ResetState>:

/**
 * @brief Reset game state
 */
Othello_Status_t Othello_ResetState(GameState_t* state)
{
 800290e:	b580      	push	{r7, lr}
 8002910:	b084      	sub	sp, #16
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
    if (!state) {
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d101      	bne.n	8002920 <Othello_ResetState+0x12>
        return OTHELLO_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e00b      	b.n	8002938 <Othello_ResetState+0x2a>
    }

    Game_Mode_t saved_mode = state->game_mode;  // Save current mode
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8002926:	73fb      	strb	r3, [r7, #15]
    Othello_NewGame(state);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f7ff fd07 	bl	800233c <Othello_NewGame>
    state->game_mode = saved_mode;              // Restore mode
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	7bfa      	ldrb	r2, [r7, #15]
 8002932:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    return OTHELLO_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <Othello_UpdateStats>:

/**
 * @brief Update game statistics
 */
Othello_Status_t Othello_UpdateStats(GameStats_t* stats, const GameState_t* final_state)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
    if (!stats || !final_state) {
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d002      	beq.n	8002956 <Othello_UpdateStats+0x16>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <Othello_UpdateStats+0x1a>
        return OTHELLO_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e056      	b.n	8002a08 <Othello_UpdateStats+0xc8>
    }

    stats->total_games++;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	1c5a      	adds	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	601a      	str	r2, [r3, #0]
    stats->total_moves += final_state->move_count;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691a      	ldr	r2, [r3, #16]
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296c:	441a      	add	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	611a      	str	r2, [r3, #16]

    // Update win counts
    switch (final_state->status) {
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002978:	2b03      	cmp	r3, #3
 800297a:	d012      	beq.n	80029a2 <Othello_UpdateStats+0x62>
 800297c:	2b03      	cmp	r3, #3
 800297e:	dc16      	bgt.n	80029ae <Othello_UpdateStats+0x6e>
 8002980:	2b01      	cmp	r3, #1
 8002982:	d002      	beq.n	800298a <Othello_UpdateStats+0x4a>
 8002984:	2b02      	cmp	r3, #2
 8002986:	d006      	beq.n	8002996 <Othello_UpdateStats+0x56>
            break;
        case GAME_STATUS_DRAW:
            stats->draws++;
            break;
        default:
            break;
 8002988:	e011      	b.n	80029ae <Othello_UpdateStats+0x6e>
            stats->black_wins++;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	1c5a      	adds	r2, r3, #1
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	605a      	str	r2, [r3, #4]
            break;
 8002994:	e00c      	b.n	80029b0 <Othello_UpdateStats+0x70>
            stats->white_wins++;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	1c5a      	adds	r2, r3, #1
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	609a      	str	r2, [r3, #8]
            break;
 80029a0:	e006      	b.n	80029b0 <Othello_UpdateStats+0x70>
            stats->draws++;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	60da      	str	r2, [r3, #12]
            break;
 80029ac:	e000      	b.n	80029b0 <Othello_UpdateStats+0x70>
            break;
 80029ae:	bf00      	nop
    }

    // Update game length records
    if (stats->total_games == 1) {
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d108      	bne.n	80029ca <Othello_UpdateStats+0x8a>
        stats->longest_game = final_state->move_count;
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	615a      	str	r2, [r3, #20]
        stats->shortest_game = final_state->move_count;
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	619a      	str	r2, [r3, #24]
 80029c8:	e013      	b.n	80029f2 <Othello_UpdateStats+0xb2>
    } else {
        if (final_state->move_count > stats->longest_game) {
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d903      	bls.n	80029de <Othello_UpdateStats+0x9e>
            stats->longest_game = final_state->move_count;
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	615a      	str	r2, [r3, #20]
        }
        if (final_state->move_count < stats->shortest_game) {
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d203      	bcs.n	80029f2 <Othello_UpdateStats+0xb2>
            stats->shortest_game = final_state->move_count;
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	619a      	str	r2, [r3, #24]
        }
    }

    // Update total game time
    uint32_t game_duration = Othello_GetGameDuration(final_state);
 80029f2:	6838      	ldr	r0, [r7, #0]
 80029f4:	f000 f80c 	bl	8002a10 <Othello_GetGameDuration>
 80029f8:	60f8      	str	r0, [r7, #12]
    stats->total_game_time += game_duration;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69da      	ldr	r2, [r3, #28]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	441a      	add	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	61da      	str	r2, [r3, #28]

    return OTHELLO_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3710      	adds	r7, #16
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <Othello_GetGameDuration>:

/**
 * @brief Get game duration in seconds
 */
uint32_t Othello_GetGameDuration(const GameState_t* state)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
    if (!state) {
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <Othello_GetGameDuration+0x12>
        return 0;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	e00a      	b.n	8002a38 <Othello_GetGameDuration+0x28>
    }

    uint32_t current_time = HAL_GetTick();
 8002a22:	f001 f8cd 	bl	8003bc0 <HAL_GetTick>
 8002a26:	60f8      	str	r0, [r7, #12]
    return (current_time - state->game_start_time) / 1000;  // Convert to seconds
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a2c:	68fa      	ldr	r2, [r7, #12]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	4a03      	ldr	r2, [pc, #12]	@ (8002a40 <Othello_GetGameDuration+0x30>)
 8002a32:	fba2 2303 	umull	r2, r3, r2, r3
 8002a36:	099b      	lsrs	r3, r3, #6
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	10624dd3 	.word	0x10624dd3

08002a44 <Othello_FlipPiecesInDirection>:
/**
 * @brief Flip pieces in one direction
 */
static uint8_t Othello_FlipPiecesInDirection(GameState_t* state, uint8_t row, uint8_t col,
                                           int8_t dx, int8_t dy, PieceType_t player, bool execute)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	4608      	mov	r0, r1
 8002a4e:	4611      	mov	r1, r2
 8002a50:	461a      	mov	r2, r3
 8002a52:	4603      	mov	r3, r0
 8002a54:	70fb      	strb	r3, [r7, #3]
 8002a56:	460b      	mov	r3, r1
 8002a58:	70bb      	strb	r3, [r7, #2]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	707b      	strb	r3, [r7, #1]
    PieceType_t opponent = OTHELLO_OPPOSITE_PLAYER(player);
 8002a5e:	7f3b      	ldrb	r3, [r7, #28]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d101      	bne.n	8002a68 <Othello_FlipPiecesInDirection+0x24>
 8002a64:	2302      	movs	r3, #2
 8002a66:	e000      	b.n	8002a6a <Othello_FlipPiecesInDirection+0x26>
 8002a68:	2301      	movs	r3, #1
 8002a6a:	72fb      	strb	r3, [r7, #11]
    uint8_t flipped = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	73fb      	strb	r3, [r7, #15]
    int8_t check_row = row + dx;
 8002a70:	787a      	ldrb	r2, [r7, #1]
 8002a72:	78fb      	ldrb	r3, [r7, #3]
 8002a74:	4413      	add	r3, r2
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	73bb      	strb	r3, [r7, #14]
    int8_t check_col = col + dy;
 8002a7a:	7e3a      	ldrb	r2, [r7, #24]
 8002a7c:	78bb      	ldrb	r3, [r7, #2]
 8002a7e:	4413      	add	r3, r2
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	737b      	strb	r3, [r7, #13]

    // Find opponent pieces in this direction
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8002a84:	e00c      	b.n	8002aa0 <Othello_FlipPiecesInDirection+0x5c>
           state->board[check_row][check_col] == opponent) {
        flipped++;
 8002a86:	7bfb      	ldrb	r3, [r7, #15]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	73fb      	strb	r3, [r7, #15]
        check_row += dx;
 8002a8c:	7bba      	ldrb	r2, [r7, #14]
 8002a8e:	787b      	ldrb	r3, [r7, #1]
 8002a90:	4413      	add	r3, r2
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	73bb      	strb	r3, [r7, #14]
        check_col += dy;
 8002a96:	7b7a      	ldrb	r2, [r7, #13]
 8002a98:	7e3b      	ldrb	r3, [r7, #24]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	737b      	strb	r3, [r7, #13]
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8002aa0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	db17      	blt.n	8002ad8 <Othello_FlipPiecesInDirection+0x94>
 8002aa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002aac:	2b07      	cmp	r3, #7
 8002aae:	dc13      	bgt.n	8002ad8 <Othello_FlipPiecesInDirection+0x94>
 8002ab0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	db0f      	blt.n	8002ad8 <Othello_FlipPiecesInDirection+0x94>
 8002ab8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002abc:	2b07      	cmp	r3, #7
 8002abe:	dc0b      	bgt.n	8002ad8 <Othello_FlipPiecesInDirection+0x94>
           state->board[check_row][check_col] == opponent) {
 8002ac0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002ac4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002ac8:	6879      	ldr	r1, [r7, #4]
 8002aca:	00d2      	lsls	r2, r2, #3
 8002acc:	440a      	add	r2, r1
 8002ace:	4413      	add	r3, r2
 8002ad0:	781b      	ldrb	r3, [r3, #0]
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8002ad2:	7afa      	ldrb	r2, [r7, #11]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d0d6      	beq.n	8002a86 <Othello_FlipPiecesInDirection+0x42>
    }

    // Must end with our piece to be valid
    if (flipped > 0 &&
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d049      	beq.n	8002b72 <Othello_FlipPiecesInDirection+0x12e>
 8002ade:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	db45      	blt.n	8002b72 <Othello_FlipPiecesInDirection+0x12e>
        OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8002ae6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002aea:	2b07      	cmp	r3, #7
 8002aec:	dc41      	bgt.n	8002b72 <Othello_FlipPiecesInDirection+0x12e>
 8002aee:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	db3d      	blt.n	8002b72 <Othello_FlipPiecesInDirection+0x12e>
 8002af6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002afa:	2b07      	cmp	r3, #7
 8002afc:	dc39      	bgt.n	8002b72 <Othello_FlipPiecesInDirection+0x12e>
        state->board[check_row][check_col] == player) {
 8002afe:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002b02:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	00d2      	lsls	r2, r2, #3
 8002b0a:	440a      	add	r2, r1
 8002b0c:	4413      	add	r3, r2
 8002b0e:	781b      	ldrb	r3, [r3, #0]
        OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8002b10:	7f3a      	ldrb	r2, [r7, #28]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d12d      	bne.n	8002b72 <Othello_FlipPiecesInDirection+0x12e>

        if (execute) {
 8002b16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d027      	beq.n	8002b6e <Othello_FlipPiecesInDirection+0x12a>
            // Actually flip the pieces
            check_row = row + dx;
 8002b1e:	787a      	ldrb	r2, [r7, #1]
 8002b20:	78fb      	ldrb	r3, [r7, #3]
 8002b22:	4413      	add	r3, r2
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	73bb      	strb	r3, [r7, #14]
            check_col = col + dy;
 8002b28:	7e3a      	ldrb	r2, [r7, #24]
 8002b2a:	78bb      	ldrb	r3, [r7, #2]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	737b      	strb	r3, [r7, #13]
            for (uint8_t i = 0; i < flipped; i++) {
 8002b32:	2300      	movs	r3, #0
 8002b34:	733b      	strb	r3, [r7, #12]
 8002b36:	e016      	b.n	8002b66 <Othello_FlipPiecesInDirection+0x122>
                state->board[check_row][check_col] = player;
 8002b38:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002b3c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002b40:	6879      	ldr	r1, [r7, #4]
 8002b42:	00d2      	lsls	r2, r2, #3
 8002b44:	440a      	add	r2, r1
 8002b46:	4413      	add	r3, r2
 8002b48:	7f3a      	ldrb	r2, [r7, #28]
 8002b4a:	701a      	strb	r2, [r3, #0]
                check_row += dx;
 8002b4c:	7bba      	ldrb	r2, [r7, #14]
 8002b4e:	787b      	ldrb	r3, [r7, #1]
 8002b50:	4413      	add	r3, r2
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	73bb      	strb	r3, [r7, #14]
                check_col += dy;
 8002b56:	7b7a      	ldrb	r2, [r7, #13]
 8002b58:	7e3b      	ldrb	r3, [r7, #24]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	737b      	strb	r3, [r7, #13]
            for (uint8_t i = 0; i < flipped; i++) {
 8002b60:	7b3b      	ldrb	r3, [r7, #12]
 8002b62:	3301      	adds	r3, #1
 8002b64:	733b      	strb	r3, [r7, #12]
 8002b66:	7b3a      	ldrb	r2, [r7, #12]
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d3e4      	bcc.n	8002b38 <Othello_FlipPiecesInDirection+0xf4>
            }
        }

        return flipped;
 8002b6e:	7bfb      	ldrb	r3, [r7, #15]
 8002b70:	e000      	b.n	8002b74 <Othello_FlipPiecesInDirection+0x130>
    }

    return 0;  // No valid flip in this direction
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3714      	adds	r7, #20
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bc80      	pop	{r7}
 8002b7c:	4770      	bx	lr

08002b7e <Othello_UpdatePieceCounts>:

/**
 * @brief Update piece counts from board state
 */
static void Othello_UpdatePieceCounts(GameState_t* state)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b082      	sub	sp, #8
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
    if (!state) {
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d012      	beq.n	8002bb2 <Othello_UpdatePieceCounts+0x34>
        return;
    }

    state->black_count = Othello_CountPieces(state, PIECE_BLACK);
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f7ff fe6c 	bl	800286c <Othello_CountPieces>
 8002b94:	4603      	mov	r3, r0
 8002b96:	461a      	mov	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    state->white_count = Othello_CountPieces(state, PIECE_WHITE);
 8002b9e:	2102      	movs	r1, #2
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f7ff fe63 	bl	800286c <Othello_CountPieces>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	461a      	mov	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bb0:	e000      	b.n	8002bb4 <Othello_UpdatePieceCounts+0x36>
        return;
 8002bb2:	bf00      	nop
}
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <Othello_InvalidateValidMovesCache>:

/**
 * @brief Invalidate valid moves cache
 */
static void Othello_InvalidateValidMovesCache(GameState_t* state)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
    if (state) {
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00a      	beq.n	8002bde <Othello_InvalidateValidMovesCache+0x24>
        state->valid_moves_cached = false;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        memset(state->valid_moves_cache, 0, sizeof(state->valid_moves_cache));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3358      	adds	r3, #88	@ 0x58
 8002bd4:	2240      	movs	r2, #64	@ 0x40
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f004 f9e3 	bl	8006fa4 <memset>
    }
}
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <Othello_UpdateGameStatus>:

/**
 * @brief Update game status based on current state
 */
static void Othello_UpdateGameStatus(GameState_t* state)
{
 8002be6:	b480      	push	{r7}
 8002be8:	b083      	sub	sp, #12
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
    if (!state) {
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d01e      	beq.n	8002c32 <Othello_UpdateGameStatus+0x4c>
        return;
    }

    // Game is over - determine winner
    if (state->black_count > state->white_count) {
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d904      	bls.n	8002c0e <Othello_UpdateGameStatus+0x28>
        state->status = GAME_STATUS_BLACK_WIN;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c0c:	e012      	b.n	8002c34 <Othello_UpdateGameStatus+0x4e>
    } else if (state->white_count > state->black_count) {
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d904      	bls.n	8002c28 <Othello_UpdateGameStatus+0x42>
        state->status = GAME_STATUS_WHITE_WIN;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2202      	movs	r2, #2
 8002c22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c26:	e005      	b.n	8002c34 <Othello_UpdateGameStatus+0x4e>
    } else {
        state->status = GAME_STATUS_DRAW;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c30:	e000      	b.n	8002c34 <Othello_UpdateGameStatus+0x4e>
        return;
 8002c32:	bf00      	nop
    }
}
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr

08002c3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002c42:	4b15      	ldr	r3, [pc, #84]	@ (8002c98 <HAL_MspInit+0x5c>)
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	4a14      	ldr	r2, [pc, #80]	@ (8002c98 <HAL_MspInit+0x5c>)
 8002c48:	f043 0301 	orr.w	r3, r3, #1
 8002c4c:	6193      	str	r3, [r2, #24]
 8002c4e:	4b12      	ldr	r3, [pc, #72]	@ (8002c98 <HAL_MspInit+0x5c>)
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	60bb      	str	r3, [r7, #8]
 8002c58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c98 <HAL_MspInit+0x5c>)
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8002c98 <HAL_MspInit+0x5c>)
 8002c60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c64:	61d3      	str	r3, [r2, #28]
 8002c66:	4b0c      	ldr	r3, [pc, #48]	@ (8002c98 <HAL_MspInit+0x5c>)
 8002c68:	69db      	ldr	r3, [r3, #28]
 8002c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c6e:	607b      	str	r3, [r7, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002c72:	4b0a      	ldr	r3, [pc, #40]	@ (8002c9c <HAL_MspInit+0x60>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002c7e:	60fb      	str	r3, [r7, #12]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	4a04      	ldr	r2, [pc, #16]	@ (8002c9c <HAL_MspInit+0x60>)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	3714      	adds	r7, #20
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40010000 	.word	0x40010000

08002ca0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cb0:	d13b      	bne.n	8002d2a <HAL_TIM_Base_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cb2:	4b20      	ldr	r3, [pc, #128]	@ (8002d34 <HAL_TIM_Base_MspInit+0x94>)
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	4a1f      	ldr	r2, [pc, #124]	@ (8002d34 <HAL_TIM_Base_MspInit+0x94>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	61d3      	str	r3, [r2, #28]
 8002cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002d34 <HAL_TIM_Base_MspInit+0x94>)
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002cca:	4b1b      	ldr	r3, [pc, #108]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002ccc:	4a1b      	ldr	r2, [pc, #108]	@ (8002d3c <HAL_TIM_Base_MspInit+0x9c>)
 8002cce:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cd0:	4b19      	ldr	r3, [pc, #100]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002cd2:	2210      	movs	r2, #16
 8002cd4:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cd6:	4b18      	ldr	r3, [pc, #96]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002cdc:	4b16      	ldr	r3, [pc, #88]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002cde:	2280      	movs	r2, #128	@ 0x80
 8002ce0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ce2:	4b15      	ldr	r3, [pc, #84]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002ce4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ce8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002cea:	4b13      	ldr	r3, [pc, #76]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002cec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cf0:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002cf2:	4b11      	ldr	r3, [pc, #68]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002cfe:	480e      	ldr	r0, [pc, #56]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002d00:	f001 f89a 	bl	8003e38 <HAL_DMA_Init>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8002d0a:	f7ff fafa 	bl	8002302 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a09      	ldr	r2, [pc, #36]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002d12:	625a      	str	r2, [r3, #36]	@ 0x24
 8002d14:	4a08      	ldr	r2, [pc, #32]	@ (8002d38 <HAL_TIM_Base_MspInit+0x98>)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6253      	str	r3, [r2, #36]	@ 0x24

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	2102      	movs	r1, #2
 8002d1e:	201c      	movs	r0, #28
 8002d20:	f001 f853 	bl	8003dca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d24:	201c      	movs	r0, #28
 8002d26:	f001 f86c 	bl	8003e02 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002d2a:	bf00      	nop
 8002d2c:	3710      	adds	r7, #16
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	40021000 	.word	0x40021000
 8002d38:	200002b8 	.word	0x200002b8
 8002d3c:	40020058 	.word	0x40020058

08002d40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b088      	sub	sp, #32
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d48:	f107 0310 	add.w	r3, r7, #16
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	605a      	str	r2, [r3, #4]
 8002d52:	609a      	str	r2, [r3, #8]
 8002d54:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d5e:	d117      	bne.n	8002d90 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d60:	4b0d      	ldr	r3, [pc, #52]	@ (8002d98 <HAL_TIM_MspPostInit+0x58>)
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	4a0c      	ldr	r2, [pc, #48]	@ (8002d98 <HAL_TIM_MspPostInit+0x58>)
 8002d66:	f043 0304 	orr.w	r3, r3, #4
 8002d6a:	6193      	str	r3, [r2, #24]
 8002d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d98 <HAL_TIM_MspPostInit+0x58>)
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	f003 0304 	and.w	r3, r3, #4
 8002d74:	60fb      	str	r3, [r7, #12]
 8002d76:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = LED_DATA_Pin;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d80:	2303      	movs	r3, #3
 8002d82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED_DATA_GPIO_Port, &GPIO_InitStruct);
 8002d84:	f107 0310 	add.w	r3, r7, #16
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4804      	ldr	r0, [pc, #16]	@ (8002d9c <HAL_TIM_MspPostInit+0x5c>)
 8002d8c:	f001 faf6 	bl	800437c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002d90:	bf00      	nop
 8002d92:	3720      	adds	r7, #32
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	40010800 	.word	0x40010800

08002da0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b088      	sub	sp, #32
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da8:	f107 0310 	add.w	r3, r7, #16
 8002dac:	2200      	movs	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	605a      	str	r2, [r3, #4]
 8002db2:	609a      	str	r2, [r3, #8]
 8002db4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a20      	ldr	r2, [pc, #128]	@ (8002e3c <HAL_UART_MspInit+0x9c>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d139      	bne.n	8002e34 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e40 <HAL_UART_MspInit+0xa0>)
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	4a1e      	ldr	r2, [pc, #120]	@ (8002e40 <HAL_UART_MspInit+0xa0>)
 8002dc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dca:	6193      	str	r3, [r2, #24]
 8002dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8002e40 <HAL_UART_MspInit+0xa0>)
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd8:	4b19      	ldr	r3, [pc, #100]	@ (8002e40 <HAL_UART_MspInit+0xa0>)
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	4a18      	ldr	r2, [pc, #96]	@ (8002e40 <HAL_UART_MspInit+0xa0>)
 8002dde:	f043 0304 	orr.w	r3, r3, #4
 8002de2:	6193      	str	r3, [r2, #24]
 8002de4:	4b16      	ldr	r3, [pc, #88]	@ (8002e40 <HAL_UART_MspInit+0xa0>)
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f003 0304 	and.w	r3, r3, #4
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = PC_TX_Pin;
 8002df0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002df4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df6:	2302      	movs	r3, #2
 8002df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PC_TX_GPIO_Port, &GPIO_InitStruct);
 8002dfe:	f107 0310 	add.w	r3, r7, #16
 8002e02:	4619      	mov	r1, r3
 8002e04:	480f      	ldr	r0, [pc, #60]	@ (8002e44 <HAL_UART_MspInit+0xa4>)
 8002e06:	f001 fab9 	bl	800437c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PC_RX_Pin;
 8002e0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e10:	2300      	movs	r3, #0
 8002e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	2300      	movs	r3, #0
 8002e16:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PC_RX_GPIO_Port, &GPIO_InitStruct);
 8002e18:	f107 0310 	add.w	r3, r7, #16
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4809      	ldr	r0, [pc, #36]	@ (8002e44 <HAL_UART_MspInit+0xa4>)
 8002e20:	f001 faac 	bl	800437c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002e24:	2200      	movs	r2, #0
 8002e26:	2101      	movs	r1, #1
 8002e28:	2025      	movs	r0, #37	@ 0x25
 8002e2a:	f000 ffce 	bl	8003dca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e2e:	2025      	movs	r0, #37	@ 0x25
 8002e30:	f000 ffe7 	bl	8003e02 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002e34:	bf00      	nop
 8002e36:	3720      	adds	r7, #32
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	40013800 	.word	0x40013800
 8002e40:	40021000 	.word	0x40021000
 8002e44:	40010800 	.word	0x40010800

08002e48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e4c:	bf00      	nop
 8002e4e:	e7fd      	b.n	8002e4c <NMI_Handler+0x4>

08002e50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e54:	bf00      	nop
 8002e56:	e7fd      	b.n	8002e54 <HardFault_Handler+0x4>

08002e58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e5c:	bf00      	nop
 8002e5e:	e7fd      	b.n	8002e5c <MemManage_Handler+0x4>

08002e60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e64:	bf00      	nop
 8002e66:	e7fd      	b.n	8002e64 <BusFault_Handler+0x4>

08002e68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e6c:	bf00      	nop
 8002e6e:	e7fd      	b.n	8002e6c <UsageFault_Handler+0x4>

08002e70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e74:	bf00      	nop
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e80:	bf00      	nop
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr

08002e88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e8c:	bf00      	nop
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr

08002e94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e98:	f000 fe80 	bl	8003b9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e9c:	bf00      	nop
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002ea4:	4802      	ldr	r0, [pc, #8]	@ (8002eb0 <DMA1_Channel5_IRQHandler+0x10>)
 8002ea6:	f001 f935 	bl	8004114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	200002b8 	.word	0x200002b8

08002eb4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002eb8:	4802      	ldr	r0, [pc, #8]	@ (8002ec4 <TIM2_IRQHandler+0x10>)
 8002eba:	f002 fb33 	bl	8005524 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000270 	.word	0x20000270

08002ec8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ecc:	4802      	ldr	r0, [pc, #8]	@ (8002ed8 <USART1_IRQHandler+0x10>)
 8002ece:	f003 fac9 	bl	8006464 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	200002fc 	.word	0x200002fc

08002edc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ee4:	4a14      	ldr	r2, [pc, #80]	@ (8002f38 <_sbrk+0x5c>)
 8002ee6:	4b15      	ldr	r3, [pc, #84]	@ (8002f3c <_sbrk+0x60>)
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ef0:	4b13      	ldr	r3, [pc, #76]	@ (8002f40 <_sbrk+0x64>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d102      	bne.n	8002efe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ef8:	4b11      	ldr	r3, [pc, #68]	@ (8002f40 <_sbrk+0x64>)
 8002efa:	4a12      	ldr	r2, [pc, #72]	@ (8002f44 <_sbrk+0x68>)
 8002efc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002efe:	4b10      	ldr	r3, [pc, #64]	@ (8002f40 <_sbrk+0x64>)
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4413      	add	r3, r2
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d207      	bcs.n	8002f1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f0c:	f004 f852 	bl	8006fb4 <__errno>
 8002f10:	4603      	mov	r3, r0
 8002f12:	220c      	movs	r2, #12
 8002f14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f16:	f04f 33ff 	mov.w	r3, #4294967295
 8002f1a:	e009      	b.n	8002f30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f1c:	4b08      	ldr	r3, [pc, #32]	@ (8002f40 <_sbrk+0x64>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f22:	4b07      	ldr	r3, [pc, #28]	@ (8002f40 <_sbrk+0x64>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4413      	add	r3, r2
 8002f2a:	4a05      	ldr	r2, [pc, #20]	@ (8002f40 <_sbrk+0x64>)
 8002f2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3718      	adds	r7, #24
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	20005000 	.word	0x20005000
 8002f3c:	00000400 	.word	0x00000400
 8002f40:	2000043c 	.word	0x2000043c
 8002f44:	200015d8 	.word	0x200015d8

08002f48 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f4c:	bf00      	nop
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bc80      	pop	{r7}
 8002f52:	4770      	bx	lr

08002f54 <Protocol_Init>:

/**
 * @brief Initialize UART protocol
 */
Protocol_Status_t Protocol_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
    if (protocol_state.initialized) {
 8002f58:	4b12      	ldr	r3, [pc, #72]	@ (8002fa4 <Protocol_Init+0x50>)
 8002f5a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <Protocol_Init+0x12>
        return PROTOCOL_OK;
 8002f62:	2300      	movs	r3, #0
 8002f64:	e01c      	b.n	8002fa0 <Protocol_Init+0x4c>
    }

    // Initialize protocol state
    memset(&protocol_state, 0, sizeof(Protocol_State_t));
 8002f66:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	480d      	ldr	r0, [pc, #52]	@ (8002fa4 <Protocol_Init+0x50>)
 8002f6e:	f004 f819 	bl	8006fa4 <memset>

    // Reset RX buffer
    Protocol_ResetRxBuffer();
 8002f72:	f000 fba7 	bl	80036c4 <Protocol_ResetRxBuffer>

    // Start UART reception in interrupt mode
    if (HAL_UART_Receive_IT(&huart1, &protocol_state.rx_byte, 1) != HAL_OK) {
 8002f76:	2201      	movs	r2, #1
 8002f78:	490b      	ldr	r1, [pc, #44]	@ (8002fa8 <Protocol_Init+0x54>)
 8002f7a:	480c      	ldr	r0, [pc, #48]	@ (8002fac <Protocol_Init+0x58>)
 8002f7c:	f003 fa4d 	bl	800641a <HAL_UART_Receive_IT>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <Protocol_Init+0x36>
        return PROTOCOL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e00a      	b.n	8002fa0 <Protocol_Init+0x4c>
    }

    protocol_state.last_heartbeat = HAL_GetTick();
 8002f8a:	f000 fe19 	bl	8003bc0 <HAL_GetTick>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	4a04      	ldr	r2, [pc, #16]	@ (8002fa4 <Protocol_Init+0x50>)
 8002f92:	f8c2 3330 	str.w	r3, [r2, #816]	@ 0x330
    protocol_state.initialized = true;
 8002f96:	4b03      	ldr	r3, [pc, #12]	@ (8002fa4 <Protocol_Init+0x50>)
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334

    return PROTOCOL_OK;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	20000440 	.word	0x20000440
 8002fa8:	20000775 	.word	0x20000775
 8002fac:	200002fc 	.word	0x200002fc

08002fb0 <Protocol_SendPacket>:

/**
 * @brief Send packet over UART
 */
Protocol_Status_t Protocol_SendPacket(Protocol_Command_t cmd, uint8_t* data, uint8_t len)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002fbc:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8002fc0:	6019      	str	r1, [r3, #0]
 8002fc2:	4611      	mov	r1, r2
 8002fc4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002fc8:	f2a3 2311 	subw	r3, r3, #529	@ 0x211
 8002fcc:	4602      	mov	r2, r0
 8002fce:	701a      	strb	r2, [r3, #0]
 8002fd0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002fd4:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002fd8:	460a      	mov	r2, r1
 8002fda:	701a      	strb	r2, [r3, #0]
    if (!protocol_state.initialized || len > PROTOCOL_MAX_DATA_LEN) {
 8002fdc:	4b74      	ldr	r3, [pc, #464]	@ (80031b0 <Protocol_SendPacket+0x200>)
 8002fde:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8002fe2:	f083 0301 	eor.w	r3, r3, #1
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <Protocol_SendPacket+0x40>
        return PROTOCOL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e0da      	b.n	80031a6 <Protocol_SendPacket+0x1f6>
    }

    Protocol_Packet_t packet;
    uint8_t tx_data[PROTOCOL_MAX_DATA_LEN + 6]; // STX + CMD + LEN + DATA + CHK + ETX
    uint16_t tx_len = 0;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216

    // Build packet
    packet.stx = PROTOCOL_STX;
 8002ff6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002ffa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002ffe:	2202      	movs	r2, #2
 8003000:	701a      	strb	r2, [r3, #0]
    packet.cmd = cmd;
 8003002:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8003006:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800300a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 800300e:	f2a2 2211 	subw	r2, r2, #529	@ 0x211
 8003012:	7812      	ldrb	r2, [r2, #0]
 8003014:	705a      	strb	r2, [r3, #1]
    packet.len = len;
 8003016:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800301a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800301e:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8003022:	f2a2 2212 	subw	r2, r2, #530	@ 0x212
 8003026:	7812      	ldrb	r2, [r2, #0]
 8003028:	709a      	strb	r2, [r3, #2]
    if (data && len > 0) {
 800302a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800302e:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d016      	beq.n	8003066 <Protocol_SendPacket+0xb6>
 8003038:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800303c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00f      	beq.n	8003066 <Protocol_SendPacket+0xb6>
        memcpy(packet.data, data, len);
 8003046:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800304a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800304e:	7819      	ldrb	r1, [r3, #0]
 8003050:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8003054:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8003058:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800305c:	1cd0      	adds	r0, r2, #3
 800305e:	460a      	mov	r2, r1
 8003060:	6819      	ldr	r1, [r3, #0]
 8003062:	f003 ffd3 	bl	800700c <memcpy>
    }
    packet.checksum = Protocol_CalculateChecksum(&packet);
 8003066:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800306a:	4618      	mov	r0, r3
 800306c:	f000 fb40 	bl	80036f0 <Protocol_CalculateChecksum>
 8003070:	4603      	mov	r3, r0
 8003072:	461a      	mov	r2, r3
 8003074:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8003078:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800307c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    packet.etx = PROTOCOL_ETX;
 8003080:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8003084:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003088:	2203      	movs	r2, #3
 800308a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104

    // Serialize packet
    tx_data[tx_len++] = packet.stx;
 800308e:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8003092:	1c5a      	adds	r2, r3, #1
 8003094:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8003098:	461a      	mov	r2, r3
 800309a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800309e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80030a2:	7819      	ldrb	r1, [r3, #0]
 80030a4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80030a8:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80030ac:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.cmd;
 80030ae:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 80030b2:	1c5a      	adds	r2, r3, #1
 80030b4:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 80030b8:	461a      	mov	r2, r3
 80030ba:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80030be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80030c2:	7859      	ldrb	r1, [r3, #1]
 80030c4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80030c8:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80030cc:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.len;
 80030ce:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 80030d8:	461a      	mov	r2, r3
 80030da:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80030de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80030e2:	7899      	ldrb	r1, [r3, #2]
 80030e4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80030e8:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80030ec:	5499      	strb	r1, [r3, r2]

    if (len > 0) {
 80030ee:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80030f2:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d01a      	beq.n	8003132 <Protocol_SendPacket+0x182>
        memcpy(&tx_data[tx_len], packet.data, len);
 80030fc:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8003100:	f107 0208 	add.w	r2, r7, #8
 8003104:	18d0      	adds	r0, r2, r3
 8003106:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800310a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800310e:	781a      	ldrb	r2, [r3, #0]
 8003110:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003114:	3303      	adds	r3, #3
 8003116:	4619      	mov	r1, r3
 8003118:	f003 ff78 	bl	800700c <memcpy>
        tx_len += len;
 800311c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8003120:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	b29a      	uxth	r2, r3
 8003128:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 800312c:	4413      	add	r3, r2
 800312e:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
    }

    tx_data[tx_len++] = packet.checksum;
 8003132:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8003136:	1c5a      	adds	r2, r3, #1
 8003138:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 800313c:	461a      	mov	r2, r3
 800313e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8003142:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003146:	f893 1103 	ldrb.w	r1, [r3, #259]	@ 0x103
 800314a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800314e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8003152:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.etx;
 8003154:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8003158:	1c5a      	adds	r2, r3, #1
 800315a:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 800315e:	461a      	mov	r2, r3
 8003160:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8003164:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003168:	f893 1104 	ldrb.w	r1, [r3, #260]	@ 0x104
 800316c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8003170:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8003174:	5499      	strb	r1, [r3, r2]

    // Transmit
    Protocol_Status_t status = Protocol_TransmitBytes(tx_data, tx_len);
 8003176:	f8b7 2216 	ldrh.w	r2, [r7, #534]	@ 0x216
 800317a:	f107 0308 	add.w	r3, r7, #8
 800317e:	4611      	mov	r1, r2
 8003180:	4618      	mov	r0, r3
 8003182:	f000 fad7 	bl	8003734 <Protocol_TransmitBytes>
 8003186:	4603      	mov	r3, r0
 8003188:	f887 3215 	strb.w	r3, [r7, #533]	@ 0x215
    if (status == PROTOCOL_OK) {
 800318c:	f897 3215 	ldrb.w	r3, [r7, #533]	@ 0x215
 8003190:	2b00      	cmp	r3, #0
 8003192:	d106      	bne.n	80031a2 <Protocol_SendPacket+0x1f2>
        protocol_state.stats.packets_sent++;
 8003194:	4b06      	ldr	r3, [pc, #24]	@ (80031b0 <Protocol_SendPacket+0x200>)
 8003196:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800319a:	3301      	adds	r3, #1
 800319c:	4a04      	ldr	r2, [pc, #16]	@ (80031b0 <Protocol_SendPacket+0x200>)
 800319e:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
    }

    return status;
 80031a2:	f897 3215 	ldrb.w	r3, [r7, #533]	@ 0x215
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	20000440 	.word	0x20000440

080031b4 <Protocol_ProcessByte>:

/**
 * @brief Process received UART byte
 */
Protocol_Status_t Protocol_ProcessByte(uint8_t byte)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	71fb      	strb	r3, [r7, #7]
    if (!protocol_state.initialized) {
 80031be:	4b6b      	ldr	r3, [pc, #428]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 80031c0:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80031c4:	f083 0301 	eor.w	r3, r3, #1
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <Protocol_ProcessByte+0x1e>
        return PROTOCOL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e0c8      	b.n	8003364 <Protocol_ProcessByte+0x1b0>
    }

    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 80031d2:	4b66      	ldr	r3, [pc, #408]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 80031d4:	617b      	str	r3, [r7, #20]
    uint32_t current_time = HAL_GetTick();
 80031d6:	f000 fcf3 	bl	8003bc0 <HAL_GetTick>
 80031da:	6138      	str	r0, [r7, #16]

    // Check for timeout
    if (buf->state != PACKET_STATE_WAIT_STX &&
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d010      	beq.n	8003208 <Protocol_ProcessByte+0x54>
        (current_time - buf->timeout_timer) > PROTOCOL_TIMEOUT_MS) {
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	1ad3      	subs	r3, r2, r3
    if (buf->state != PACKET_STATE_WAIT_STX &&
 80031f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031f4:	d908      	bls.n	8003208 <Protocol_ProcessByte+0x54>
        Protocol_ResetRxBuffer();
 80031f6:	f000 fa65 	bl	80036c4 <Protocol_ResetRxBuffer>
        protocol_state.stats.timeout_errors++;
 80031fa:	4b5c      	ldr	r3, [pc, #368]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 80031fc:	f8d3 3328 	ldr.w	r3, [r3, #808]	@ 0x328
 8003200:	3301      	adds	r3, #1
 8003202:	4a5a      	ldr	r2, [pc, #360]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 8003204:	f8c2 3328 	str.w	r3, [r2, #808]	@ 0x328
    }

    switch (buf->state) {
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800320e:	2b05      	cmp	r3, #5
 8003210:	f200 80a1 	bhi.w	8003356 <Protocol_ProcessByte+0x1a2>
 8003214:	a201      	add	r2, pc, #4	@ (adr r2, 800321c <Protocol_ProcessByte+0x68>)
 8003216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321a:	bf00      	nop
 800321c:	08003235 	.word	0x08003235
 8003220:	08003255 	.word	0x08003255
 8003224:	08003265 	.word	0x08003265
 8003228:	0800328d 	.word	0x0800328d
 800322c:	080032e1 	.word	0x080032e1
 8003230:	080032f3 	.word	0x080032f3
        case PACKET_STATE_WAIT_STX:
            if (byte == PROTOCOL_STX) {
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	2b02      	cmp	r3, #2
 8003238:	f040 8090 	bne.w	800335c <Protocol_ProcessByte+0x1a8>
                buf->packet.stx = byte;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	79fa      	ldrb	r2, [r7, #7]
 8003240:	701a      	strb	r2, [r3, #0]
                buf->state = PACKET_STATE_WAIT_CMD;
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
                buf->timeout_timer = current_time;
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            }
            break;
 8003252:	e083      	b.n	800335c <Protocol_ProcessByte+0x1a8>

        case PACKET_STATE_WAIT_CMD:
            buf->packet.cmd = byte;
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	79fa      	ldrb	r2, [r7, #7]
 8003258:	705a      	strb	r2, [r3, #1]
            buf->state = PACKET_STATE_WAIT_LEN;
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2202      	movs	r2, #2
 800325e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 8003262:	e07e      	b.n	8003362 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_LEN:
            buf->packet.len = byte;
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	79fa      	ldrb	r2, [r7, #7]
 8003268:	709a      	strb	r2, [r3, #2]
            buf->data_index = 0;
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
            if (byte > 0) {
 8003272:	79fb      	ldrb	r3, [r7, #7]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d004      	beq.n	8003282 <Protocol_ProcessByte+0xce>
                buf->state = PACKET_STATE_WAIT_DATA;
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	2203      	movs	r2, #3
 800327c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            } else {
                buf->state = PACKET_STATE_WAIT_CHK;
            }
            break;
 8003280:	e06f      	b.n	8003362 <Protocol_ProcessByte+0x1ae>
                buf->state = PACKET_STATE_WAIT_CHK;
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	2204      	movs	r2, #4
 8003286:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 800328a:	e06a      	b.n	8003362 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_DATA:
            if (buf->data_index < buf->packet.len) {
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	789b      	ldrb	r3, [r3, #2]
 8003296:	429a      	cmp	r2, r3
 8003298:	d218      	bcs.n	80032cc <Protocol_ProcessByte+0x118>
                buf->packet.data[buf->data_index++] = byte;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80032a0:	1c5a      	adds	r2, r3, #1
 80032a2:	b2d1      	uxtb	r1, r2
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	f882 1106 	strb.w	r1, [r2, #262]	@ 0x106
 80032aa:	461a      	mov	r2, r3
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	4413      	add	r3, r2
 80032b0:	79fa      	ldrb	r2, [r7, #7]
 80032b2:	70da      	strb	r2, [r3, #3]
                if (buf->data_index >= buf->packet.len) {
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	789b      	ldrb	r3, [r3, #2]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d34e      	bcc.n	8003360 <Protocol_ProcessByte+0x1ac>
                    buf->state = PACKET_STATE_WAIT_CHK;
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	2204      	movs	r2, #4
 80032c6:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            } else {
                // Data overflow
                Protocol_ResetRxBuffer();
                protocol_state.stats.buffer_overruns++;
            }
            break;
 80032ca:	e049      	b.n	8003360 <Protocol_ProcessByte+0x1ac>
                Protocol_ResetRxBuffer();
 80032cc:	f000 f9fa 	bl	80036c4 <Protocol_ResetRxBuffer>
                protocol_state.stats.buffer_overruns++;
 80032d0:	4b26      	ldr	r3, [pc, #152]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 80032d2:	f8d3 332c 	ldr.w	r3, [r3, #812]	@ 0x32c
 80032d6:	3301      	adds	r3, #1
 80032d8:	4a24      	ldr	r2, [pc, #144]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 80032da:	f8c2 332c 	str.w	r3, [r2, #812]	@ 0x32c
            break;
 80032de:	e03f      	b.n	8003360 <Protocol_ProcessByte+0x1ac>

        case PACKET_STATE_WAIT_CHK:
            buf->packet.checksum = byte;
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	79fa      	ldrb	r2, [r7, #7]
 80032e4:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
            buf->state = PACKET_STATE_WAIT_ETX;
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	2205      	movs	r2, #5
 80032ec:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 80032f0:	e037      	b.n	8003362 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_ETX:
            if (byte == PROTOCOL_ETX) {
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	2b03      	cmp	r3, #3
 80032f6:	d12b      	bne.n	8003350 <Protocol_ProcessByte+0x19c>
                buf->packet.etx = byte;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	79fa      	ldrb	r2, [r7, #7]
 80032fc:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
                buf->state = PACKET_STATE_COMPLETE;
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	2206      	movs	r2, #6
 8003304:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105

                // Verify checksum
                uint8_t calc_checksum = Protocol_CalculateChecksum(&buf->packet);
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	4618      	mov	r0, r3
 800330c:	f000 f9f0 	bl	80036f0 <Protocol_CalculateChecksum>
 8003310:	4603      	mov	r3, r0
 8003312:	73fb      	strb	r3, [r7, #15]
                if (calc_checksum == buf->packet.checksum) {
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 800331a:	7bfa      	ldrb	r2, [r7, #15]
 800331c:	429a      	cmp	r2, r3
 800331e:	d10d      	bne.n	800333c <Protocol_ProcessByte+0x188>
                    buf->packet_ready = true;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
                    protocol_state.stats.packets_received++;
 8003328:	4b10      	ldr	r3, [pc, #64]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 800332a:	f8d3 3320 	ldr.w	r3, [r3, #800]	@ 0x320
 800332e:	3301      	adds	r3, #1
 8003330:	4a0e      	ldr	r2, [pc, #56]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 8003332:	f8c2 3320 	str.w	r3, [r2, #800]	@ 0x320
                    Protocol_HandleCompletePacket();
 8003336:	f000 fa21 	bl	800377c <Protocol_HandleCompletePacket>
                }
            } else {
                // Invalid ETX
                Protocol_ResetRxBuffer();
            }
            break;
 800333a:	e012      	b.n	8003362 <Protocol_ProcessByte+0x1ae>
                    protocol_state.stats.checksum_errors++;
 800333c:	4b0b      	ldr	r3, [pc, #44]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 800333e:	f8d3 3324 	ldr.w	r3, [r3, #804]	@ 0x324
 8003342:	3301      	adds	r3, #1
 8003344:	4a09      	ldr	r2, [pc, #36]	@ (800336c <Protocol_ProcessByte+0x1b8>)
 8003346:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
                    Protocol_ResetRxBuffer();
 800334a:	f000 f9bb 	bl	80036c4 <Protocol_ResetRxBuffer>
            break;
 800334e:	e008      	b.n	8003362 <Protocol_ProcessByte+0x1ae>
                Protocol_ResetRxBuffer();
 8003350:	f000 f9b8 	bl	80036c4 <Protocol_ResetRxBuffer>
            break;
 8003354:	e005      	b.n	8003362 <Protocol_ProcessByte+0x1ae>

        default:
            Protocol_ResetRxBuffer();
 8003356:	f000 f9b5 	bl	80036c4 <Protocol_ResetRxBuffer>
            break;
 800335a:	e002      	b.n	8003362 <Protocol_ProcessByte+0x1ae>
            break;
 800335c:	bf00      	nop
 800335e:	e000      	b.n	8003362 <Protocol_ProcessByte+0x1ae>
            break;
 8003360:	bf00      	nop
    }

    return PROTOCOL_OK;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3718      	adds	r7, #24
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	20000440 	.word	0x20000440

08003370 <Protocol_RegisterCallback>:

/**
 * @brief Register callback for received packets
 */
Protocol_Status_t Protocol_RegisterCallback(Protocol_Callback_t callback)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
    if (!protocol_state.initialized) {
 8003378:	4b09      	ldr	r3, [pc, #36]	@ (80033a0 <Protocol_RegisterCallback+0x30>)
 800337a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800337e:	f083 0301 	eor.w	r3, r3, #1
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <Protocol_RegisterCallback+0x1c>
        return PROTOCOL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e004      	b.n	8003396 <Protocol_RegisterCallback+0x26>
    }

    protocol_state.callback = callback;
 800338c:	4a04      	ldr	r2, [pc, #16]	@ (80033a0 <Protocol_RegisterCallback+0x30>)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f8c2 3318 	str.w	r3, [r2, #792]	@ 0x318
    return PROTOCOL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	bc80      	pop	{r7}
 800339e:	4770      	bx	lr
 80033a0:	20000440 	.word	0x20000440

080033a4 <Protocol_SendAck>:

/**
 * @brief Send acknowledgment packet
 */
Protocol_Status_t Protocol_SendAck(Protocol_Command_t original_cmd, uint8_t status)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	4603      	mov	r3, r0
 80033ac:	460a      	mov	r2, r1
 80033ae:	71fb      	strb	r3, [r7, #7]
 80033b0:	4613      	mov	r3, r2
 80033b2:	71bb      	strb	r3, [r7, #6]
    uint8_t ack_data[2] = {original_cmd, status};
 80033b4:	79fb      	ldrb	r3, [r7, #7]
 80033b6:	733b      	strb	r3, [r7, #12]
 80033b8:	79bb      	ldrb	r3, [r7, #6]
 80033ba:	737b      	strb	r3, [r7, #13]
    return Protocol_SendPacket(CMD_ACK, ack_data, sizeof(ack_data));
 80033bc:	f107 030c 	add.w	r3, r7, #12
 80033c0:	2202      	movs	r2, #2
 80033c2:	4619      	mov	r1, r3
 80033c4:	2008      	movs	r0, #8
 80033c6:	f7ff fdf3 	bl	8002fb0 <Protocol_SendPacket>
 80033ca:	4603      	mov	r3, r0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <Protocol_SendError>:

/**
 * @brief Send error packet
 */
Protocol_Status_t Protocol_SendError(uint8_t error_code, uint8_t* error_data, uint8_t error_len)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b0c2      	sub	sp, #264	@ 0x108
 80033d8:	af00      	add	r7, sp, #0
 80033da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80033de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80033e2:	6019      	str	r1, [r3, #0]
 80033e4:	4611      	mov	r1, r2
 80033e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80033ea:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 80033ee:	4602      	mov	r2, r0
 80033f0:	701a      	strb	r2, [r3, #0]
 80033f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80033f6:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 80033fa:	460a      	mov	r2, r1
 80033fc:	701a      	strb	r2, [r3, #0]
    uint8_t err_packet[256];
    err_packet[0] = error_code;
 80033fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003402:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003406:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800340a:	f2a2 1201 	subw	r2, r2, #257	@ 0x101
 800340e:	7812      	ldrb	r2, [r2, #0]
 8003410:	701a      	strb	r2, [r3, #0]

    if (error_data && error_len > 0 && error_len < 255) {
 8003412:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003416:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d029      	beq.n	8003474 <Protocol_SendError+0xa0>
 8003420:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003424:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d022      	beq.n	8003474 <Protocol_SendError+0xa0>
 800342e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003432:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	2bff      	cmp	r3, #255	@ 0xff
 800343a:	d01b      	beq.n	8003474 <Protocol_SendError+0xa0>
        memcpy(&err_packet[1], error_data, error_len);
 800343c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003440:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8003444:	7819      	ldrb	r1, [r3, #0]
 8003446:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800344a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800344e:	f107 0208 	add.w	r2, r7, #8
 8003452:	1c50      	adds	r0, r2, #1
 8003454:	460a      	mov	r2, r1
 8003456:	6819      	ldr	r1, [r3, #0]
 8003458:	f003 fdd8 	bl	800700c <memcpy>
        error_len += 1;
 800345c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003460:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8003464:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8003468:	f5a2 7281 	sub.w	r2, r2, #258	@ 0x102
 800346c:	7812      	ldrb	r2, [r2, #0]
 800346e:	3201      	adds	r2, #1
 8003470:	701a      	strb	r2, [r3, #0]
 8003472:	e005      	b.n	8003480 <Protocol_SendError+0xac>
    } else {
        error_len = 1;
 8003474:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003478:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 800347c:	2201      	movs	r2, #1
 800347e:	701a      	strb	r2, [r3, #0]
    }

    return Protocol_SendPacket(CMD_ERROR, err_packet, error_len);
 8003480:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003484:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8003488:	781a      	ldrb	r2, [r3, #0]
 800348a:	f107 0308 	add.w	r3, r7, #8
 800348e:	4619      	mov	r1, r3
 8003490:	20ff      	movs	r0, #255	@ 0xff
 8003492:	f7ff fd8d 	bl	8002fb0 <Protocol_SendPacket>
 8003496:	4603      	mov	r3, r0
}
 8003498:	4618      	mov	r0, r3
 800349a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <Protocol_SendHeartbeat>:

/**
 * @brief Send heartbeat packet
 */
Protocol_Status_t Protocol_SendHeartbeat(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
    uint32_t uptime = HAL_GetTick() / 1000; // Convert to seconds
 80034aa:	f000 fb89 	bl	8003bc0 <HAL_GetTick>
 80034ae:	4603      	mov	r3, r0
 80034b0:	4a07      	ldr	r2, [pc, #28]	@ (80034d0 <Protocol_SendHeartbeat+0x2c>)
 80034b2:	fba2 2303 	umull	r2, r3, r2, r3
 80034b6:	099b      	lsrs	r3, r3, #6
 80034b8:	607b      	str	r3, [r7, #4]
    return Protocol_SendPacket(CMD_HEARTBEAT, (uint8_t*)&uptime, sizeof(uptime));
 80034ba:	1d3b      	adds	r3, r7, #4
 80034bc:	2204      	movs	r2, #4
 80034be:	4619      	mov	r1, r3
 80034c0:	2007      	movs	r0, #7
 80034c2:	f7ff fd75 	bl	8002fb0 <Protocol_SendPacket>
 80034c6:	4603      	mov	r3, r0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	10624dd3 	.word	0x10624dd3

080034d4 <Protocol_Task>:

/**
 * @brief Process protocol timeouts and maintenance
 */
void Protocol_Task(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
    if (!protocol_state.initialized) {
 80034da:	4b1b      	ldr	r3, [pc, #108]	@ (8003548 <Protocol_Task+0x74>)
 80034dc:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80034e0:	f083 0301 	eor.w	r3, r3, #1
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d12a      	bne.n	8003540 <Protocol_Task+0x6c>
        return;
    }

    uint32_t current_time = HAL_GetTick();
 80034ea:	f000 fb69 	bl	8003bc0 <HAL_GetTick>
 80034ee:	6078      	str	r0, [r7, #4]

    // Send periodic heartbeat
    if ((current_time - protocol_state.last_heartbeat) >= PROTOCOL_HEARTBEAT_INTERVAL_MS) {
 80034f0:	4b15      	ldr	r3, [pc, #84]	@ (8003548 <Protocol_Task+0x74>)
 80034f2:	f8d3 3330 	ldr.w	r3, [r3, #816]	@ 0x330
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	f241 3287 	movw	r2, #4999	@ 0x1387
 80034fe:	4293      	cmp	r3, r2
 8003500:	d905      	bls.n	800350e <Protocol_Task+0x3a>
        Protocol_SendHeartbeat();
 8003502:	f7ff ffcf 	bl	80034a4 <Protocol_SendHeartbeat>
        protocol_state.last_heartbeat = current_time;
 8003506:	4a10      	ldr	r2, [pc, #64]	@ (8003548 <Protocol_Task+0x74>)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f8c2 3330 	str.w	r3, [r2, #816]	@ 0x330
    }

    // Check for RX timeout
    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 800350e:	4b0e      	ldr	r3, [pc, #56]	@ (8003548 <Protocol_Task+0x74>)
 8003510:	603b      	str	r3, [r7, #0]
    if (buf->state != PACKET_STATE_WAIT_STX &&
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003518:	2b00      	cmp	r3, #0
 800351a:	d012      	beq.n	8003542 <Protocol_Task+0x6e>
        (current_time - buf->timeout_timer) > PROTOCOL_TIMEOUT_MS) {
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	1ad3      	subs	r3, r2, r3
    if (buf->state != PACKET_STATE_WAIT_STX &&
 8003526:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800352a:	d90a      	bls.n	8003542 <Protocol_Task+0x6e>
        Protocol_ResetRxBuffer();
 800352c:	f000 f8ca 	bl	80036c4 <Protocol_ResetRxBuffer>
        protocol_state.stats.timeout_errors++;
 8003530:	4b05      	ldr	r3, [pc, #20]	@ (8003548 <Protocol_Task+0x74>)
 8003532:	f8d3 3328 	ldr.w	r3, [r3, #808]	@ 0x328
 8003536:	3301      	adds	r3, #1
 8003538:	4a03      	ldr	r2, [pc, #12]	@ (8003548 <Protocol_Task+0x74>)
 800353a:	f8c2 3328 	str.w	r3, [r2, #808]	@ 0x328
 800353e:	e000      	b.n	8003542 <Protocol_Task+0x6e>
        return;
 8003540:	bf00      	nop
    }
}
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	20000440 	.word	0x20000440

0800354c <Protocol_SendGameState>:

/**
 * @brief Send current game state
 */
Protocol_Status_t Protocol_SendGameState(const Game_State_Data_t* game_state)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
    if (!game_state) {
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <Protocol_SendGameState+0x12>
        return PROTOCOL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e005      	b.n	800356a <Protocol_SendGameState+0x1e>
    }

    return Protocol_SendPacket(CMD_BOARD_STATE, (uint8_t*)game_state, sizeof(Game_State_Data_t));
 800355e:	2248      	movs	r2, #72	@ 0x48
 8003560:	6879      	ldr	r1, [r7, #4]
 8003562:	2001      	movs	r0, #1
 8003564:	f7ff fd24 	bl	8002fb0 <Protocol_SendPacket>
 8003568:	4603      	mov	r3, r0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3708      	adds	r7, #8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <Protocol_SendKeyEvent>:

/**
 * @brief Send key event
 */
Protocol_Status_t Protocol_SendKeyEvent(uint8_t row, uint8_t col, uint8_t state, uint8_t logical_key)
{
 8003572:	b590      	push	{r4, r7, lr}
 8003574:	b085      	sub	sp, #20
 8003576:	af00      	add	r7, sp, #0
 8003578:	4604      	mov	r4, r0
 800357a:	4608      	mov	r0, r1
 800357c:	4611      	mov	r1, r2
 800357e:	461a      	mov	r2, r3
 8003580:	4623      	mov	r3, r4
 8003582:	71fb      	strb	r3, [r7, #7]
 8003584:	4603      	mov	r3, r0
 8003586:	71bb      	strb	r3, [r7, #6]
 8003588:	460b      	mov	r3, r1
 800358a:	717b      	strb	r3, [r7, #5]
 800358c:	4613      	mov	r3, r2
 800358e:	713b      	strb	r3, [r7, #4]
    Key_Event_Data_t key_event = {
 8003590:	79fb      	ldrb	r3, [r7, #7]
 8003592:	723b      	strb	r3, [r7, #8]
 8003594:	79bb      	ldrb	r3, [r7, #6]
 8003596:	727b      	strb	r3, [r7, #9]
 8003598:	797b      	ldrb	r3, [r7, #5]
 800359a:	72bb      	strb	r3, [r7, #10]
 800359c:	793b      	ldrb	r3, [r7, #4]
 800359e:	72fb      	strb	r3, [r7, #11]
        .row = row,
        .col = col,
        .state = state,
        .logical_key = logical_key,
        .timestamp = HAL_GetTick()
 80035a0:	f000 fb0e 	bl	8003bc0 <HAL_GetTick>
 80035a4:	4603      	mov	r3, r0
    Key_Event_Data_t key_event = {
 80035a6:	60fb      	str	r3, [r7, #12]
    };

    return Protocol_SendPacket(CMD_KEY_EVENT, (uint8_t*)&key_event, sizeof(Key_Event_Data_t));
 80035a8:	f107 0308 	add.w	r3, r7, #8
 80035ac:	2208      	movs	r2, #8
 80035ae:	4619      	mov	r1, r3
 80035b0:	200a      	movs	r0, #10
 80035b2:	f7ff fcfd 	bl	8002fb0 <Protocol_SendPacket>
 80035b6:	4603      	mov	r3, r0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3714      	adds	r7, #20
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd90      	pop	{r4, r7, pc}

080035c0 <Protocol_SendSystemInfo>:

/**
 * @brief Send system information
 */
Protocol_Status_t Protocol_SendSystemInfo(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
    System_Info_Data_t sys_info = {
        .uptime = HAL_GetTick() / 1000,
 80035c6:	f000 fafb 	bl	8003bc0 <HAL_GetTick>
 80035ca:	4603      	mov	r3, r0
 80035cc:	4a0e      	ldr	r2, [pc, #56]	@ (8003608 <Protocol_SendSystemInfo+0x48>)
 80035ce:	fba2 2303 	umull	r2, r3, r2, r3
 80035d2:	099b      	lsrs	r3, r3, #6
    System_Info_Data_t sys_info = {
 80035d4:	607b      	str	r3, [r7, #4]
 80035d6:	4b0d      	ldr	r3, [pc, #52]	@ (800360c <Protocol_SendSystemInfo+0x4c>)
 80035d8:	60bb      	str	r3, [r7, #8]
        .firmware_version = {FIRMWARE_VERSION_MAJOR, FIRMWARE_VERSION_MINOR,
                           FIRMWARE_VERSION_PATCH, FIRMWARE_VERSION_BUILD},
        .free_memory = Protocol_GetFreeMemory(),
 80035da:	f000 f8e9 	bl	80037b0 <Protocol_GetFreeMemory>
 80035de:	4603      	mov	r3, r0
    System_Info_Data_t sys_info = {
 80035e0:	60fb      	str	r3, [r7, #12]
        .cpu_usage = Protocol_GetCpuUsage(),
 80035e2:	f000 f8ed 	bl	80037c0 <Protocol_GetCpuUsage>
 80035e6:	4603      	mov	r3, r0
    System_Info_Data_t sys_info = {
 80035e8:	743b      	strb	r3, [r7, #16]
 80035ea:	23c8      	movs	r3, #200	@ 0xc8
 80035ec:	827b      	strh	r3, [r7, #18]
 80035ee:	231e      	movs	r3, #30
 80035f0:	82bb      	strh	r3, [r7, #20]
        .keypad_scans = 200, // Approximate scans per second
        .led_updates = 30    // Approximate updates per second
    };

    return Protocol_SendPacket(CMD_SYSTEM_INFO, (uint8_t*)&sys_info, sizeof(System_Info_Data_t));
 80035f2:	1d3b      	adds	r3, r7, #4
 80035f4:	2214      	movs	r2, #20
 80035f6:	4619      	mov	r1, r3
 80035f8:	2005      	movs	r0, #5
 80035fa:	f7ff fcd9 	bl	8002fb0 <Protocol_SendPacket>
 80035fe:	4603      	mov	r3, r0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3718      	adds	r7, #24
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	10624dd3 	.word	0x10624dd3
 800360c:	01000001 	.word	0x01000001

08003610 <Protocol_SendDebugMessage>:

/**
 * @brief Send debug message
 */
Protocol_Status_t Protocol_SendDebugMessage(const char* message)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
    if (!message) {
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <Protocol_SendDebugMessage+0x12>
        return PROTOCOL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e00b      	b.n	800363a <Protocol_SendDebugMessage+0x2a>
    }

    uint8_t len = strlen(message);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7fc fd92 	bl	800014c <strlen>
 8003628:	4603      	mov	r3, r0
 800362a:	73fb      	strb	r3, [r7, #15]
    if (len > PROTOCOL_MAX_DATA_LEN) {
        len = PROTOCOL_MAX_DATA_LEN;
    }

    return Protocol_SendPacket(CMD_DEBUG_INFO, (uint8_t*)message, len);
 800362c:	7bfb      	ldrb	r3, [r7, #15]
 800362e:	461a      	mov	r2, r3
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	2009      	movs	r0, #9
 8003634:	f7ff fcbc 	bl	8002fb0 <Protocol_SendPacket>
 8003638:	4603      	mov	r3, r0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <Protocol_SendScoreUpdate>:
/**
 * @brief Send score update
 */
Protocol_Status_t Protocol_SendScoreUpdate(uint8_t black_score, uint8_t white_score,
                                          uint16_t total_score, uint8_t game_result)
{
 8003642:	b590      	push	{r4, r7, lr}
 8003644:	b085      	sub	sp, #20
 8003646:	af00      	add	r7, sp, #0
 8003648:	4604      	mov	r4, r0
 800364a:	4608      	mov	r0, r1
 800364c:	4611      	mov	r1, r2
 800364e:	461a      	mov	r2, r3
 8003650:	4623      	mov	r3, r4
 8003652:	71fb      	strb	r3, [r7, #7]
 8003654:	4603      	mov	r3, r0
 8003656:	71bb      	strb	r3, [r7, #6]
 8003658:	460b      	mov	r3, r1
 800365a:	80bb      	strh	r3, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	70fb      	strb	r3, [r7, #3]
    Score_Update_Data_t score_data = {
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	723b      	strb	r3, [r7, #8]
 8003664:	79bb      	ldrb	r3, [r7, #6]
 8003666:	727b      	strb	r3, [r7, #9]
 8003668:	88bb      	ldrh	r3, [r7, #4]
 800366a:	817b      	strh	r3, [r7, #10]
 800366c:	78fb      	ldrb	r3, [r7, #3]
 800366e:	733b      	strb	r3, [r7, #12]
        .white_score = white_score,
        .total_score = total_score,
        .game_result = game_result
    };

    return Protocol_SendPacket(CMD_SCORE_UPDATE, (uint8_t*)&score_data, sizeof(Score_Update_Data_t));
 8003670:	f107 0308 	add.w	r3, r7, #8
 8003674:	2206      	movs	r2, #6
 8003676:	4619      	mov	r1, r3
 8003678:	200e      	movs	r0, #14
 800367a:	f7ff fc99 	bl	8002fb0 <Protocol_SendPacket>
 800367e:	4603      	mov	r3, r0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	bd90      	pop	{r4, r7, pc}

08003688 <Protocol_UART_RxCallback>:

/**
 * @brief UART RX interrupt callback
 */
void Protocol_UART_RxCallback(UART_HandleTypeDef *huart)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a09      	ldr	r2, [pc, #36]	@ (80036b8 <Protocol_UART_RxCallback+0x30>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d10a      	bne.n	80036ae <Protocol_UART_RxCallback+0x26>
        // Process the received byte
        Protocol_ProcessByte(protocol_state.rx_byte);
 8003698:	4b08      	ldr	r3, [pc, #32]	@ (80036bc <Protocol_UART_RxCallback+0x34>)
 800369a:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff fd88 	bl	80031b4 <Protocol_ProcessByte>

        // Restart reception for next byte
        HAL_UART_Receive_IT(&huart1, &protocol_state.rx_byte, 1);
 80036a4:	2201      	movs	r2, #1
 80036a6:	4906      	ldr	r1, [pc, #24]	@ (80036c0 <Protocol_UART_RxCallback+0x38>)
 80036a8:	4803      	ldr	r0, [pc, #12]	@ (80036b8 <Protocol_UART_RxCallback+0x30>)
 80036aa:	f002 feb6 	bl	800641a <HAL_UART_Receive_IT>
    }
}
 80036ae:	bf00      	nop
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	200002fc 	.word	0x200002fc
 80036bc:	20000440 	.word	0x20000440
 80036c0:	20000775 	.word	0x20000775

080036c4 <Protocol_ResetRxBuffer>:

/**
 * @brief Reset reception buffer
 */
static void Protocol_ResetRxBuffer(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 80036ca:	4b08      	ldr	r3, [pc, #32]	@ (80036ec <Protocol_ResetRxBuffer+0x28>)
 80036cc:	607b      	str	r3, [r7, #4]
    memset(buf, 0, sizeof(Packet_Buffer_t));
 80036ce:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80036d2:	2100      	movs	r1, #0
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f003 fc65 	bl	8006fa4 <memset>
    buf->state = PACKET_STATE_WAIT_STX;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	20000440 	.word	0x20000440

080036f0 <Protocol_CalculateChecksum>:

/**
 * @brief Calculate packet checksum
 */
static uint8_t Protocol_CalculateChecksum(const Protocol_Packet_t* packet)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
    uint8_t checksum = packet->cmd ^ packet->len;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	785a      	ldrb	r2, [r3, #1]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	789b      	ldrb	r3, [r3, #2]
 8003700:	4053      	eors	r3, r2
 8003702:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < packet->len; i++) {
 8003704:	2300      	movs	r3, #0
 8003706:	73bb      	strb	r3, [r7, #14]
 8003708:	e009      	b.n	800371e <Protocol_CalculateChecksum+0x2e>
        checksum ^= packet->data[i];
 800370a:	7bbb      	ldrb	r3, [r7, #14]
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	4413      	add	r3, r2
 8003710:	78da      	ldrb	r2, [r3, #3]
 8003712:	7bfb      	ldrb	r3, [r7, #15]
 8003714:	4053      	eors	r3, r2
 8003716:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < packet->len; i++) {
 8003718:	7bbb      	ldrb	r3, [r7, #14]
 800371a:	3301      	adds	r3, #1
 800371c:	73bb      	strb	r3, [r7, #14]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	789b      	ldrb	r3, [r3, #2]
 8003722:	7bba      	ldrb	r2, [r7, #14]
 8003724:	429a      	cmp	r2, r3
 8003726:	d3f0      	bcc.n	800370a <Protocol_CalculateChecksum+0x1a>
    }

    return checksum;
 8003728:	7bfb      	ldrb	r3, [r7, #15]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr

08003734 <Protocol_TransmitBytes>:

/**
 * @brief Transmit bytes over UART
 */
static Protocol_Status_t Protocol_TransmitBytes(uint8_t* data, uint16_t len)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	460b      	mov	r3, r1
 800373e:	807b      	strh	r3, [r7, #2]
    if (!data || len == 0) {
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d002      	beq.n	800374c <Protocol_TransmitBytes+0x18>
 8003746:	887b      	ldrh	r3, [r7, #2]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d101      	bne.n	8003750 <Protocol_TransmitBytes+0x1c>
        return PROTOCOL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e00e      	b.n	800376e <Protocol_TransmitBytes+0x3a>
    }

    // Use blocking transmission for simplicity
    // In production, consider using DMA or interrupt-driven TX
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, data, len, 1000);
 8003750:	887a      	ldrh	r2, [r7, #2]
 8003752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003756:	6879      	ldr	r1, [r7, #4]
 8003758:	4807      	ldr	r0, [pc, #28]	@ (8003778 <Protocol_TransmitBytes+0x44>)
 800375a:	f002 fdd3 	bl	8006304 <HAL_UART_Transmit>
 800375e:	4603      	mov	r3, r0
 8003760:	73fb      	strb	r3, [r7, #15]

    return (status == HAL_OK) ? PROTOCOL_OK : PROTOCOL_ERROR;
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	2b00      	cmp	r3, #0
 8003766:	bf14      	ite	ne
 8003768:	2301      	movne	r3, #1
 800376a:	2300      	moveq	r3, #0
 800376c:	b2db      	uxtb	r3, r3
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	200002fc 	.word	0x200002fc

0800377c <Protocol_HandleCompletePacket>:

/**
 * @brief Handle complete packet reception
 */
static void Protocol_HandleCompletePacket(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
    if (protocol_state.callback) {
 8003782:	4b0a      	ldr	r3, [pc, #40]	@ (80037ac <Protocol_HandleCompletePacket+0x30>)
 8003784:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00b      	beq.n	80037a4 <Protocol_HandleCompletePacket+0x28>
        Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 800378c:	4b07      	ldr	r3, [pc, #28]	@ (80037ac <Protocol_HandleCompletePacket+0x30>)
 800378e:	607b      	str	r3, [r7, #4]
        protocol_state.callback((Protocol_Command_t)buf->packet.cmd,
 8003790:	4b06      	ldr	r3, [pc, #24]	@ (80037ac <Protocol_HandleCompletePacket+0x30>)
 8003792:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	7850      	ldrb	r0, [r2, #1]
                              buf->packet.data,
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	1cd1      	adds	r1, r2, #3
        protocol_state.callback((Protocol_Command_t)buf->packet.cmd,
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	7892      	ldrb	r2, [r2, #2]
 80037a2:	4798      	blx	r3
                              buf->packet.len);
    }
}
 80037a4:	bf00      	nop
 80037a6:	3708      	adds	r7, #8
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	20000440 	.word	0x20000440

080037b0 <Protocol_GetFreeMemory>:

/**
 * @brief Get approximate free memory (placeholder)
 */
static uint32_t Protocol_GetFreeMemory(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
    // Simplified memory estimation
    // In production, implement proper heap monitoring
    return 1024; // Placeholder value
 80037b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bc80      	pop	{r7}
 80037be:	4770      	bx	lr

080037c0 <Protocol_GetCpuUsage>:

/**
 * @brief Get approximate CPU usage (placeholder)
 */
static uint8_t Protocol_GetCpuUsage(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
    // Simplified CPU usage estimation
    // In production, implement proper CPU load monitoring
    return 25; // Placeholder value (25%)
 80037c4:	2319      	movs	r3, #25
 80037c6:	4618      	mov	r0, r3
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr
	...

080037d0 <WS2812B_Init>:

/**
 * @brief Initialize WS2812B driver
 */
WS2812B_Status_t WS2812B_Init(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
    /* Check if TIM2 and DMA are properly configured */
    if (htim2.Instance != TIM2) {
 80037d6:	4b18      	ldr	r3, [pc, #96]	@ (8003838 <WS2812B_Init+0x68>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037de:	d001      	beq.n	80037e4 <WS2812B_Init+0x14>
        return WS2812B_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e024      	b.n	800382e <WS2812B_Init+0x5e>
    }

    /* Clear all buffers */
    memset(pwm_buffer, 0, sizeof(pwm_buffer));
 80037e4:	f44f 6245 	mov.w	r2, #3152	@ 0xc50
 80037e8:	2100      	movs	r1, #0
 80037ea:	4814      	ldr	r0, [pc, #80]	@ (800383c <WS2812B_Init+0x6c>)
 80037ec:	f003 fbda 	bl	8006fa4 <memset>
    memset(led_buffer, 0, sizeof(led_buffer));
 80037f0:	22c0      	movs	r2, #192	@ 0xc0
 80037f2:	2100      	movs	r1, #0
 80037f4:	4812      	ldr	r0, [pc, #72]	@ (8003840 <WS2812B_Init+0x70>)
 80037f6:	f003 fbd5 	bl	8006fa4 <memset>

    /* Initialize reset pulse at the end of buffer */
    for (uint16_t i = WS2812B_LED_COUNT * WS2812B_BITS_PER_LED; i < WS2812B_BUFFER_SIZE; i++) {
 80037fa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80037fe:	80fb      	strh	r3, [r7, #6]
 8003800:	e007      	b.n	8003812 <WS2812B_Init+0x42>
        pwm_buffer[i] = WS2812B_RESET_VAL;
 8003802:	88fb      	ldrh	r3, [r7, #6]
 8003804:	4a0d      	ldr	r2, [pc, #52]	@ (800383c <WS2812B_Init+0x6c>)
 8003806:	2100      	movs	r1, #0
 8003808:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint16_t i = WS2812B_LED_COUNT * WS2812B_BITS_PER_LED; i < WS2812B_BUFFER_SIZE; i++) {
 800380c:	88fb      	ldrh	r3, [r7, #6]
 800380e:	3301      	adds	r3, #1
 8003810:	80fb      	strh	r3, [r7, #6]
 8003812:	88fb      	ldrh	r3, [r7, #6]
 8003814:	f5b3 6fc5 	cmp.w	r3, #1576	@ 0x628
 8003818:	d3f3      	bcc.n	8003802 <WS2812B_Init+0x32>
    }

    /* Set driver state */
    ws2812b_state.brightness = WS2812B_DEFAULT_BRIGHTNESS;
 800381a:	4b0a      	ldr	r3, [pc, #40]	@ (8003844 <WS2812B_Init+0x74>)
 800381c:	22ff      	movs	r2, #255	@ 0xff
 800381e:	701a      	strb	r2, [r3, #0]
    ws2812b_state.is_busy = 0;
 8003820:	4b08      	ldr	r3, [pc, #32]	@ (8003844 <WS2812B_Init+0x74>)
 8003822:	2200      	movs	r2, #0
 8003824:	705a      	strb	r2, [r3, #1]
    ws2812b_state.initialized = 1;
 8003826:	4b07      	ldr	r3, [pc, #28]	@ (8003844 <WS2812B_Init+0x74>)
 8003828:	2201      	movs	r2, #1
 800382a:	709a      	strb	r2, [r3, #2]

    /* PWM will be started together with DMA in WS2812B_Update() */
    /* Don't start PWM here to avoid HAL_TIM_PWM_Start_DMA() failure */
    /* This allows proper coordination between PWM and DMA lifecycle */

    return WS2812B_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20000270 	.word	0x20000270
 800383c:	20000778 	.word	0x20000778
 8003840:	200013c8 	.word	0x200013c8
 8003844:	2000002c 	.word	0x2000002c

08003848 <WS2812B_SetPixel>:

/**
 * @brief Set color of specific LED at row,col position
 */
WS2812B_Status_t WS2812B_SetPixel(uint8_t row, uint8_t col, RGB_Color_t color)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	4603      	mov	r3, r0
 8003850:	603a      	str	r2, [r7, #0]
 8003852:	71fb      	strb	r3, [r7, #7]
 8003854:	460b      	mov	r3, r1
 8003856:	71bb      	strb	r3, [r7, #6]
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 8003858:	4b12      	ldr	r3, [pc, #72]	@ (80038a4 <WS2812B_SetPixel+0x5c>)
 800385a:	789b      	ldrb	r3, [r3, #2]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <WS2812B_SetPixel+0x1c>
        return WS2812B_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e01a      	b.n	800389a <WS2812B_SetPixel+0x52>
    }

    /* Validate coordinates */
    if (!WS2812B_IS_VALID_COORD(row, col)) {
 8003864:	79fb      	ldrb	r3, [r7, #7]
 8003866:	2b07      	cmp	r3, #7
 8003868:	d802      	bhi.n	8003870 <WS2812B_SetPixel+0x28>
 800386a:	79bb      	ldrb	r3, [r7, #6]
 800386c:	2b07      	cmp	r3, #7
 800386e:	d901      	bls.n	8003874 <WS2812B_SetPixel+0x2c>
        return WS2812B_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e012      	b.n	800389a <WS2812B_SetPixel+0x52>
    }

    /* Convert to linear index */
    uint8_t index = WS2812B_GET_LED_INDEX(row, col);
 8003874:	79fb      	ldrb	r3, [r7, #7]
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	b2da      	uxtb	r2, r3
 800387a:	79bb      	ldrb	r3, [r7, #6]
 800387c:	4413      	add	r3, r2
 800387e:	73fb      	strb	r3, [r7, #15]

    /* Set color in buffer */
    led_buffer[index] = color;
 8003880:	7bfa      	ldrb	r2, [r7, #15]
 8003882:	4909      	ldr	r1, [pc, #36]	@ (80038a8 <WS2812B_SetPixel+0x60>)
 8003884:	4613      	mov	r3, r2
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	4413      	add	r3, r2
 800388a:	440b      	add	r3, r1
 800388c:	461a      	mov	r2, r3
 800388e:	463b      	mov	r3, r7
 8003890:	8819      	ldrh	r1, [r3, #0]
 8003892:	789b      	ldrb	r3, [r3, #2]
 8003894:	8011      	strh	r1, [r2, #0]
 8003896:	7093      	strb	r3, [r2, #2]

    return WS2812B_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3714      	adds	r7, #20
 800389e:	46bd      	mov	sp, r7
 80038a0:	bc80      	pop	{r7}
 80038a2:	4770      	bx	lr
 80038a4:	2000002c 	.word	0x2000002c
 80038a8:	200013c8 	.word	0x200013c8

080038ac <WS2812B_Clear>:

/**
 * @brief Clear all LEDs
 */
WS2812B_Status_t WS2812B_Clear(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 80038b0:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <WS2812B_Clear+0x20>)
 80038b2:	789b      	ldrb	r3, [r3, #2]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d101      	bne.n	80038bc <WS2812B_Clear+0x10>
        return WS2812B_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e005      	b.n	80038c8 <WS2812B_Clear+0x1c>
    }

    /* Clear LED buffer */
    memset(led_buffer, 0, sizeof(led_buffer));
 80038bc:	22c0      	movs	r2, #192	@ 0xc0
 80038be:	2100      	movs	r1, #0
 80038c0:	4803      	ldr	r0, [pc, #12]	@ (80038d0 <WS2812B_Clear+0x24>)
 80038c2:	f003 fb6f 	bl	8006fa4 <memset>

    return WS2812B_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	2000002c 	.word	0x2000002c
 80038d0:	200013c8 	.word	0x200013c8

080038d4 <WS2812B_Update>:

/**
 * @brief Update LED matrix display
 */
WS2812B_Status_t WS2812B_Update(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 80038d8:	4b11      	ldr	r3, [pc, #68]	@ (8003920 <WS2812B_Update+0x4c>)
 80038da:	789b      	ldrb	r3, [r3, #2]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d101      	bne.n	80038e4 <WS2812B_Update+0x10>
        return WS2812B_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e01a      	b.n	800391a <WS2812B_Update+0x46>
    }

    /* Check if DMA is busy */
    if (ws2812b_state.is_busy) {
 80038e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003920 <WS2812B_Update+0x4c>)
 80038e6:	785b      	ldrb	r3, [r3, #1]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <WS2812B_Update+0x1c>
        return WS2812B_BUSY;
 80038ec:	2302      	movs	r3, #2
 80038ee:	e014      	b.n	800391a <WS2812B_Update+0x46>
    }

    /* Convert RGB values to PWM data */
    WS2812B_Convert_RGB_to_PWM();
 80038f0:	f000 f86a 	bl	80039c8 <WS2812B_Convert_RGB_to_PWM>

    /* Set busy flag */
    ws2812b_state.is_busy = 1;
 80038f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003920 <WS2812B_Update+0x4c>)
 80038f6:	2201      	movs	r2, #1
 80038f8:	705a      	strb	r2, [r3, #1]

    DEBUG_INFO("[LED] DMA Start, size=%d\r\n", WS2812B_BUFFER_SIZE);

    /* Start DMA transfer */
    if (HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*)pwm_buffer, WS2812B_BUFFER_SIZE) != HAL_OK) {
 80038fa:	f44f 63c5 	mov.w	r3, #1576	@ 0x628
 80038fe:	4a09      	ldr	r2, [pc, #36]	@ (8003924 <WS2812B_Update+0x50>)
 8003900:	2100      	movs	r1, #0
 8003902:	4809      	ldr	r0, [pc, #36]	@ (8003928 <WS2812B_Update+0x54>)
 8003904:	f001 fba6 	bl	8005054 <HAL_TIM_PWM_Start_DMA>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d004      	beq.n	8003918 <WS2812B_Update+0x44>
        ws2812b_state.is_busy = 0;
 800390e:	4b04      	ldr	r3, [pc, #16]	@ (8003920 <WS2812B_Update+0x4c>)
 8003910:	2200      	movs	r2, #0
 8003912:	705a      	strb	r2, [r3, #1]
        DEBUG_ERROR("[LED] DMA Start FAILED\r\n");
        return WS2812B_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e000      	b.n	800391a <WS2812B_Update+0x46>
    }

    return WS2812B_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	2000002c 	.word	0x2000002c
 8003924:	20000778 	.word	0x20000778
 8003928:	20000270 	.word	0x20000270

0800392c <WS2812B_IsBusy>:

/**
 * @brief Check if WS2812B driver is busy
 */
uint8_t WS2812B_IsBusy(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
    return ws2812b_state.is_busy;
 8003930:	4b02      	ldr	r3, [pc, #8]	@ (800393c <WS2812B_IsBusy+0x10>)
 8003932:	785b      	ldrb	r3, [r3, #1]
}
 8003934:	4618      	mov	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr
 800393c:	2000002c 	.word	0x2000002c

08003940 <WS2812B_Fill>:

/**
 * @brief Fill entire matrix with single color
 */
WS2812B_Status_t WS2812B_Fill(RGB_Color_t color)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 8003948:	4b10      	ldr	r3, [pc, #64]	@ (800398c <WS2812B_Fill+0x4c>)
 800394a:	789b      	ldrb	r3, [r3, #2]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d101      	bne.n	8003954 <WS2812B_Fill+0x14>
        return WS2812B_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e015      	b.n	8003980 <WS2812B_Fill+0x40>
    }

    /* Fill all LEDs with the same color */
    for (uint8_t i = 0; i < WS2812B_LED_COUNT; i++) {
 8003954:	2300      	movs	r3, #0
 8003956:	73fb      	strb	r3, [r7, #15]
 8003958:	e00e      	b.n	8003978 <WS2812B_Fill+0x38>
        led_buffer[i] = color;
 800395a:	7bfa      	ldrb	r2, [r7, #15]
 800395c:	490c      	ldr	r1, [pc, #48]	@ (8003990 <WS2812B_Fill+0x50>)
 800395e:	4613      	mov	r3, r2
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	4413      	add	r3, r2
 8003964:	440b      	add	r3, r1
 8003966:	461a      	mov	r2, r3
 8003968:	1d3b      	adds	r3, r7, #4
 800396a:	8819      	ldrh	r1, [r3, #0]
 800396c:	789b      	ldrb	r3, [r3, #2]
 800396e:	8011      	strh	r1, [r2, #0]
 8003970:	7093      	strb	r3, [r2, #2]
    for (uint8_t i = 0; i < WS2812B_LED_COUNT; i++) {
 8003972:	7bfb      	ldrb	r3, [r7, #15]
 8003974:	3301      	adds	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
 8003978:	7bfb      	ldrb	r3, [r7, #15]
 800397a:	2b3f      	cmp	r3, #63	@ 0x3f
 800397c:	d9ed      	bls.n	800395a <WS2812B_Fill+0x1a>
    }

    return WS2812B_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	bc80      	pop	{r7}
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	2000002c 	.word	0x2000002c
 8003990:	200013c8 	.word	0x200013c8

08003994 <WS2812B_DMA_Complete_Callback>:

/**
 * @brief DMA transfer complete callback
 */
void WS2812B_DMA_Complete_Callback(DMA_HandleTypeDef *hdma)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
    /* Check if this is our DMA channel - DMA1_Channel5 for TIM2_CH1 */
    if (hdma->Instance == DMA1_Channel5) {
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a06      	ldr	r2, [pc, #24]	@ (80039bc <WS2812B_DMA_Complete_Callback+0x28>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d106      	bne.n	80039b4 <WS2812B_DMA_Complete_Callback+0x20>
        DEBUG_INFO("[LED] DMA Complete\r\n");

        /* Stop PWM DMA */
        HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 80039a6:	2100      	movs	r1, #0
 80039a8:	4805      	ldr	r0, [pc, #20]	@ (80039c0 <WS2812B_DMA_Complete_Callback+0x2c>)
 80039aa:	f001 fcf5 	bl	8005398 <HAL_TIM_PWM_Stop_DMA>

        /* Clear busy flag */
        ws2812b_state.is_busy = 0;
 80039ae:	4b05      	ldr	r3, [pc, #20]	@ (80039c4 <WS2812B_DMA_Complete_Callback+0x30>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	705a      	strb	r2, [r3, #1]
    }
}
 80039b4:	bf00      	nop
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40020058 	.word	0x40020058
 80039c0:	20000270 	.word	0x20000270
 80039c4:	2000002c 	.word	0x2000002c

080039c8 <WS2812B_Convert_RGB_to_PWM>:

/**
 * @brief Convert RGB buffer to PWM data buffer
 */
static void WS2812B_Convert_RGB_to_PWM(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
    uint16_t buffer_index = 0;
 80039ce:	2300      	movs	r3, #0
 80039d0:	81fb      	strh	r3, [r7, #14]

    /* Process each LED */
    for (uint8_t led = 0; led < WS2812B_LED_COUNT; led++) {
 80039d2:	2300      	movs	r3, #0
 80039d4:	737b      	strb	r3, [r7, #13]
 80039d6:	e066      	b.n	8003aa6 <WS2812B_Convert_RGB_to_PWM+0xde>
        /* Apply brightness scaling */
        uint8_t red = APPLY_BRIGHTNESS(led_buffer[led].red, ws2812b_state.brightness);
 80039d8:	7b7a      	ldrb	r2, [r7, #13]
 80039da:	4937      	ldr	r1, [pc, #220]	@ (8003ab8 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 80039dc:	4613      	mov	r3, r2
 80039de:	005b      	lsls	r3, r3, #1
 80039e0:	4413      	add	r3, r2
 80039e2:	440b      	add	r3, r1
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	461a      	mov	r2, r3
 80039e8:	4b34      	ldr	r3, [pc, #208]	@ (8003abc <WS2812B_Convert_RGB_to_PWM+0xf4>)
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	fb02 f303 	mul.w	r3, r2, r3
 80039f0:	121b      	asrs	r3, r3, #8
 80039f2:	72bb      	strb	r3, [r7, #10]
        uint8_t green = APPLY_BRIGHTNESS(led_buffer[led].green, ws2812b_state.brightness);
 80039f4:	7b7a      	ldrb	r2, [r7, #13]
 80039f6:	4930      	ldr	r1, [pc, #192]	@ (8003ab8 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 80039f8:	4613      	mov	r3, r2
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	4413      	add	r3, r2
 80039fe:	440b      	add	r3, r1
 8003a00:	3301      	adds	r3, #1
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	461a      	mov	r2, r3
 8003a06:	4b2d      	ldr	r3, [pc, #180]	@ (8003abc <WS2812B_Convert_RGB_to_PWM+0xf4>)
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	fb02 f303 	mul.w	r3, r2, r3
 8003a0e:	121b      	asrs	r3, r3, #8
 8003a10:	727b      	strb	r3, [r7, #9]
        uint8_t blue = APPLY_BRIGHTNESS(led_buffer[led].blue, ws2812b_state.brightness);
 8003a12:	7b7a      	ldrb	r2, [r7, #13]
 8003a14:	4928      	ldr	r1, [pc, #160]	@ (8003ab8 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 8003a16:	4613      	mov	r3, r2
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	4413      	add	r3, r2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	3302      	adds	r3, #2
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	461a      	mov	r2, r3
 8003a24:	4b25      	ldr	r3, [pc, #148]	@ (8003abc <WS2812B_Convert_RGB_to_PWM+0xf4>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	fb02 f303 	mul.w	r3, r2, r3
 8003a2c:	121b      	asrs	r3, r3, #8
 8003a2e:	723b      	strb	r3, [r7, #8]

        /* WS2812B expects GRB order */
        uint8_t grb_data[3] = {green, red, blue};
 8003a30:	7a7b      	ldrb	r3, [r7, #9]
 8003a32:	713b      	strb	r3, [r7, #4]
 8003a34:	7abb      	ldrb	r3, [r7, #10]
 8003a36:	717b      	strb	r3, [r7, #5]
 8003a38:	7a3b      	ldrb	r3, [r7, #8]
 8003a3a:	71bb      	strb	r3, [r7, #6]

        /* Convert each color component to PWM values */
        for (uint8_t color_byte = 0; color_byte < 3; color_byte++) {
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	733b      	strb	r3, [r7, #12]
 8003a40:	e02b      	b.n	8003a9a <WS2812B_Convert_RGB_to_PWM+0xd2>
            for (int8_t bit = 7; bit >= 0; bit--) {
 8003a42:	2307      	movs	r3, #7
 8003a44:	72fb      	strb	r3, [r7, #11]
 8003a46:	e021      	b.n	8003a8c <WS2812B_Convert_RGB_to_PWM+0xc4>
                /* Check if bit is set */
                if (grb_data[color_byte] & (1 << bit)) {
 8003a48:	7b3b      	ldrb	r3, [r7, #12]
 8003a4a:	3310      	adds	r3, #16
 8003a4c:	443b      	add	r3, r7
 8003a4e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003a52:	461a      	mov	r2, r3
 8003a54:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003a58:	fa42 f303 	asr.w	r3, r2, r3
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d005      	beq.n	8003a70 <WS2812B_Convert_RGB_to_PWM+0xa8>
                    pwm_buffer[buffer_index] = WS2812B_LOGIC_1;  /* ~0.8s high */
 8003a64:	89fb      	ldrh	r3, [r7, #14]
 8003a66:	4a16      	ldr	r2, [pc, #88]	@ (8003ac0 <WS2812B_Convert_RGB_to_PWM+0xf8>)
 8003a68:	213a      	movs	r1, #58	@ 0x3a
 8003a6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003a6e:	e004      	b.n	8003a7a <WS2812B_Convert_RGB_to_PWM+0xb2>
                } else {
                    pwm_buffer[buffer_index] = WS2812B_LOGIC_0;  /* ~0.4s high */
 8003a70:	89fb      	ldrh	r3, [r7, #14]
 8003a72:	4a13      	ldr	r2, [pc, #76]	@ (8003ac0 <WS2812B_Convert_RGB_to_PWM+0xf8>)
 8003a74:	211d      	movs	r1, #29
 8003a76:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                }
                buffer_index++;
 8003a7a:	89fb      	ldrh	r3, [r7, #14]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	81fb      	strh	r3, [r7, #14]
            for (int8_t bit = 7; bit >= 0; bit--) {
 8003a80:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	3b01      	subs	r3, #1
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	72fb      	strb	r3, [r7, #11]
 8003a8c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	dad9      	bge.n	8003a48 <WS2812B_Convert_RGB_to_PWM+0x80>
        for (uint8_t color_byte = 0; color_byte < 3; color_byte++) {
 8003a94:	7b3b      	ldrb	r3, [r7, #12]
 8003a96:	3301      	adds	r3, #1
 8003a98:	733b      	strb	r3, [r7, #12]
 8003a9a:	7b3b      	ldrb	r3, [r7, #12]
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d9d0      	bls.n	8003a42 <WS2812B_Convert_RGB_to_PWM+0x7a>
    for (uint8_t led = 0; led < WS2812B_LED_COUNT; led++) {
 8003aa0:	7b7b      	ldrb	r3, [r7, #13]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	737b      	strb	r3, [r7, #13]
 8003aa6:	7b7b      	ldrb	r3, [r7, #13]
 8003aa8:	2b3f      	cmp	r3, #63	@ 0x3f
 8003aaa:	d995      	bls.n	80039d8 <WS2812B_Convert_RGB_to_PWM+0x10>
            }
        }
    }

    /* Reset pulse is already set during initialization */
}
 8003aac:	bf00      	nop
 8003aae:	bf00      	nop
 8003ab0:	3714      	adds	r7, #20
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bc80      	pop	{r7}
 8003ab6:	4770      	bx	lr
 8003ab8:	200013c8 	.word	0x200013c8
 8003abc:	2000002c 	.word	0x2000002c
 8003ac0:	20000778 	.word	0x20000778

08003ac4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003ac4:	f7ff fa40 	bl	8002f48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ac8:	480b      	ldr	r0, [pc, #44]	@ (8003af8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003aca:	490c      	ldr	r1, [pc, #48]	@ (8003afc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003acc:	4a0c      	ldr	r2, [pc, #48]	@ (8003b00 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ad0:	e002      	b.n	8003ad8 <LoopCopyDataInit>

08003ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ad6:	3304      	adds	r3, #4

08003ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003adc:	d3f9      	bcc.n	8003ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ade:	4a09      	ldr	r2, [pc, #36]	@ (8003b04 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003ae0:	4c09      	ldr	r4, [pc, #36]	@ (8003b08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ae4:	e001      	b.n	8003aea <LoopFillZerobss>

08003ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ae8:	3204      	adds	r2, #4

08003aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003aec:	d3fb      	bcc.n	8003ae6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003aee:	f003 fa67 	bl	8006fc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003af2:	f7fd fb4d 	bl	8001190 <main>
  bx lr
 8003af6:	4770      	bx	lr
  ldr r0, =_sdata
 8003af8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003afc:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8003b00:	08007d10 	.word	0x08007d10
  ldr r2, =_sbss
 8003b04:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8003b08:	200015d4 	.word	0x200015d4

08003b0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b0c:	e7fe      	b.n	8003b0c <ADC1_2_IRQHandler>
	...

08003b10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b14:	4b08      	ldr	r3, [pc, #32]	@ (8003b38 <HAL_Init+0x28>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a07      	ldr	r2, [pc, #28]	@ (8003b38 <HAL_Init+0x28>)
 8003b1a:	f043 0310 	orr.w	r3, r3, #16
 8003b1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b20:	2003      	movs	r0, #3
 8003b22:	f000 f947 	bl	8003db4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b26:	200f      	movs	r0, #15
 8003b28:	f000 f808 	bl	8003b3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b2c:	f7ff f886 	bl	8002c3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	40022000 	.word	0x40022000

08003b3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b44:	4b12      	ldr	r3, [pc, #72]	@ (8003b90 <HAL_InitTick+0x54>)
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	4b12      	ldr	r3, [pc, #72]	@ (8003b94 <HAL_InitTick+0x58>)
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b52:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 f95f 	bl	8003e1e <HAL_SYSTICK_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e00e      	b.n	8003b88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b0f      	cmp	r3, #15
 8003b6e:	d80a      	bhi.n	8003b86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b70:	2200      	movs	r2, #0
 8003b72:	6879      	ldr	r1, [r7, #4]
 8003b74:	f04f 30ff 	mov.w	r0, #4294967295
 8003b78:	f000 f927 	bl	8003dca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b7c:	4a06      	ldr	r2, [pc, #24]	@ (8003b98 <HAL_InitTick+0x5c>)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
 8003b84:	e000      	b.n	8003b88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	20000028 	.word	0x20000028
 8003b94:	20000034 	.word	0x20000034
 8003b98:	20000030 	.word	0x20000030

08003b9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ba0:	4b05      	ldr	r3, [pc, #20]	@ (8003bb8 <HAL_IncTick+0x1c>)
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	4b05      	ldr	r3, [pc, #20]	@ (8003bbc <HAL_IncTick+0x20>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4413      	add	r3, r2
 8003bac:	4a03      	ldr	r2, [pc, #12]	@ (8003bbc <HAL_IncTick+0x20>)
 8003bae:	6013      	str	r3, [r2, #0]
}
 8003bb0:	bf00      	nop
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bc80      	pop	{r7}
 8003bb6:	4770      	bx	lr
 8003bb8:	20000034 	.word	0x20000034
 8003bbc:	20001488 	.word	0x20001488

08003bc0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8003bc4:	4b02      	ldr	r3, [pc, #8]	@ (8003bd0 <HAL_GetTick+0x10>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr
 8003bd0:	20001488 	.word	0x20001488

08003bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bdc:	f7ff fff0 	bl	8003bc0 <HAL_GetTick>
 8003be0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bec:	d005      	beq.n	8003bfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bee:	4b0a      	ldr	r3, [pc, #40]	@ (8003c18 <HAL_Delay+0x44>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003bfa:	bf00      	nop
 8003bfc:	f7ff ffe0 	bl	8003bc0 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d8f7      	bhi.n	8003bfc <HAL_Delay+0x28>
  {
  }
}
 8003c0c:	bf00      	nop
 8003c0e:	bf00      	nop
 8003c10:	3710      	adds	r7, #16
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20000034 	.word	0x20000034

08003c1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f003 0307 	and.w	r3, r3, #7
 8003c2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c60 <__NVIC_SetPriorityGrouping+0x44>)
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c32:	68ba      	ldr	r2, [r7, #8]
 8003c34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c38:	4013      	ands	r3, r2
 8003c3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c4e:	4a04      	ldr	r2, [pc, #16]	@ (8003c60 <__NVIC_SetPriorityGrouping+0x44>)
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	60d3      	str	r3, [r2, #12]
}
 8003c54:	bf00      	nop
 8003c56:	3714      	adds	r7, #20
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bc80      	pop	{r7}
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	e000ed00 	.word	0xe000ed00

08003c64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c64:	b480      	push	{r7}
 8003c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c68:	4b04      	ldr	r3, [pc, #16]	@ (8003c7c <__NVIC_GetPriorityGrouping+0x18>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	0a1b      	lsrs	r3, r3, #8
 8003c6e:	f003 0307 	and.w	r3, r3, #7
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bc80      	pop	{r7}
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	e000ed00 	.word	0xe000ed00

08003c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	4603      	mov	r3, r0
 8003c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	db0b      	blt.n	8003caa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c92:	79fb      	ldrb	r3, [r7, #7]
 8003c94:	f003 021f 	and.w	r2, r3, #31
 8003c98:	4906      	ldr	r1, [pc, #24]	@ (8003cb4 <__NVIC_EnableIRQ+0x34>)
 8003c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c9e:	095b      	lsrs	r3, r3, #5
 8003ca0:	2001      	movs	r0, #1
 8003ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003caa:	bf00      	nop
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bc80      	pop	{r7}
 8003cb2:	4770      	bx	lr
 8003cb4:	e000e100 	.word	0xe000e100

08003cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	6039      	str	r1, [r7, #0]
 8003cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	db0a      	blt.n	8003ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	490c      	ldr	r1, [pc, #48]	@ (8003d04 <__NVIC_SetPriority+0x4c>)
 8003cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cd6:	0112      	lsls	r2, r2, #4
 8003cd8:	b2d2      	uxtb	r2, r2
 8003cda:	440b      	add	r3, r1
 8003cdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ce0:	e00a      	b.n	8003cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	4908      	ldr	r1, [pc, #32]	@ (8003d08 <__NVIC_SetPriority+0x50>)
 8003ce8:	79fb      	ldrb	r3, [r7, #7]
 8003cea:	f003 030f 	and.w	r3, r3, #15
 8003cee:	3b04      	subs	r3, #4
 8003cf0:	0112      	lsls	r2, r2, #4
 8003cf2:	b2d2      	uxtb	r2, r2
 8003cf4:	440b      	add	r3, r1
 8003cf6:	761a      	strb	r2, [r3, #24]
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	e000e100 	.word	0xe000e100
 8003d08:	e000ed00 	.word	0xe000ed00

08003d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b089      	sub	sp, #36	@ 0x24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f003 0307 	and.w	r3, r3, #7
 8003d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	f1c3 0307 	rsb	r3, r3, #7
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	bf28      	it	cs
 8003d2a:	2304      	movcs	r3, #4
 8003d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	3304      	adds	r3, #4
 8003d32:	2b06      	cmp	r3, #6
 8003d34:	d902      	bls.n	8003d3c <NVIC_EncodePriority+0x30>
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	3b03      	subs	r3, #3
 8003d3a:	e000      	b.n	8003d3e <NVIC_EncodePriority+0x32>
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d40:	f04f 32ff 	mov.w	r2, #4294967295
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4a:	43da      	mvns	r2, r3
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	401a      	ands	r2, r3
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d54:	f04f 31ff 	mov.w	r1, #4294967295
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5e:	43d9      	mvns	r1, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d64:	4313      	orrs	r3, r2
         );
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3724      	adds	r7, #36	@ 0x24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bc80      	pop	{r7}
 8003d6e:	4770      	bx	lr

08003d70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d80:	d301      	bcc.n	8003d86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d82:	2301      	movs	r3, #1
 8003d84:	e00f      	b.n	8003da6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d86:	4a0a      	ldr	r2, [pc, #40]	@ (8003db0 <SysTick_Config+0x40>)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d8e:	210f      	movs	r1, #15
 8003d90:	f04f 30ff 	mov.w	r0, #4294967295
 8003d94:	f7ff ff90 	bl	8003cb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d98:	4b05      	ldr	r3, [pc, #20]	@ (8003db0 <SysTick_Config+0x40>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d9e:	4b04      	ldr	r3, [pc, #16]	@ (8003db0 <SysTick_Config+0x40>)
 8003da0:	2207      	movs	r2, #7
 8003da2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3708      	adds	r7, #8
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	e000e010 	.word	0xe000e010

08003db4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff ff2d 	bl	8003c1c <__NVIC_SetPriorityGrouping>
}
 8003dc2:	bf00      	nop
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b086      	sub	sp, #24
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	607a      	str	r2, [r7, #4]
 8003dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ddc:	f7ff ff42 	bl	8003c64 <__NVIC_GetPriorityGrouping>
 8003de0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	68b9      	ldr	r1, [r7, #8]
 8003de6:	6978      	ldr	r0, [r7, #20]
 8003de8:	f7ff ff90 	bl	8003d0c <NVIC_EncodePriority>
 8003dec:	4602      	mov	r2, r0
 8003dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003df2:	4611      	mov	r1, r2
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7ff ff5f 	bl	8003cb8 <__NVIC_SetPriority>
}
 8003dfa:	bf00      	nop
 8003dfc:	3718      	adds	r7, #24
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}

08003e02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b082      	sub	sp, #8
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	4603      	mov	r3, r0
 8003e0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7ff ff35 	bl	8003c80 <__NVIC_EnableIRQ>
}
 8003e16:	bf00      	nop
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b082      	sub	sp, #8
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7ff ffa2 	bl	8003d70 <SysTick_Config>
 8003e2c:	4603      	mov	r3, r0
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3708      	adds	r7, #8
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
	...

08003e38 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b085      	sub	sp, #20
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e40:	2300      	movs	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e043      	b.n	8003ed6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	461a      	mov	r2, r3
 8003e54:	4b22      	ldr	r3, [pc, #136]	@ (8003ee0 <HAL_DMA_Init+0xa8>)
 8003e56:	4413      	add	r3, r2
 8003e58:	4a22      	ldr	r2, [pc, #136]	@ (8003ee4 <HAL_DMA_Init+0xac>)
 8003e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5e:	091b      	lsrs	r3, r3, #4
 8003e60:	009a      	lsls	r2, r3, #2
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a1f      	ldr	r2, [pc, #124]	@ (8003ee8 <HAL_DMA_Init+0xb0>)
 8003e6a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2202      	movs	r2, #2
 8003e70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003e82:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003e86:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003e90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ea8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3714      	adds	r7, #20
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bc80      	pop	{r7}
 8003ede:	4770      	bx	lr
 8003ee0:	bffdfff8 	.word	0xbffdfff8
 8003ee4:	cccccccd 	.word	0xcccccccd
 8003ee8:	40020000 	.word	0x40020000

08003eec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	607a      	str	r2, [r7, #4]
 8003ef8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003efa:	2300      	movs	r3, #0
 8003efc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d101      	bne.n	8003f0c <HAL_DMA_Start_IT+0x20>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	e04b      	b.n	8003fa4 <HAL_DMA_Start_IT+0xb8>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d13a      	bne.n	8003f96 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0201 	bic.w	r2, r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	68b9      	ldr	r1, [r7, #8]
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 f9eb 	bl	8004320 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d008      	beq.n	8003f64 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f042 020e 	orr.w	r2, r2, #14
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	e00f      	b.n	8003f84 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0204 	bic.w	r2, r2, #4
 8003f72:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 020a 	orr.w	r2, r2, #10
 8003f82:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f042 0201 	orr.w	r2, r2, #1
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	e005      	b.n	8003fa2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3718      	adds	r7, #24
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d008      	beq.n	8003fd6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2204      	movs	r2, #4
 8003fc8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e020      	b.n	8004018 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 020e 	bic.w	r2, r2, #14
 8003fe4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0201 	bic.w	r2, r2, #1
 8003ff4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ffe:	2101      	movs	r1, #1
 8004000:	fa01 f202 	lsl.w	r2, r1, r2
 8004004:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004016:	7bfb      	ldrb	r3, [r7, #15]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr
	...

08004024 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800402c:	2300      	movs	r3, #0
 800402e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d005      	beq.n	8004048 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2204      	movs	r2, #4
 8004040:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	73fb      	strb	r3, [r7, #15]
 8004046:	e051      	b.n	80040ec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f022 020e 	bic.w	r2, r2, #14
 8004056:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0201 	bic.w	r2, r2, #1
 8004066:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a22      	ldr	r2, [pc, #136]	@ (80040f8 <HAL_DMA_Abort_IT+0xd4>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d029      	beq.n	80040c6 <HAL_DMA_Abort_IT+0xa2>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a21      	ldr	r2, [pc, #132]	@ (80040fc <HAL_DMA_Abort_IT+0xd8>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d022      	beq.n	80040c2 <HAL_DMA_Abort_IT+0x9e>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a1f      	ldr	r2, [pc, #124]	@ (8004100 <HAL_DMA_Abort_IT+0xdc>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d01a      	beq.n	80040bc <HAL_DMA_Abort_IT+0x98>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a1e      	ldr	r2, [pc, #120]	@ (8004104 <HAL_DMA_Abort_IT+0xe0>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d012      	beq.n	80040b6 <HAL_DMA_Abort_IT+0x92>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a1c      	ldr	r2, [pc, #112]	@ (8004108 <HAL_DMA_Abort_IT+0xe4>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d00a      	beq.n	80040b0 <HAL_DMA_Abort_IT+0x8c>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a1b      	ldr	r2, [pc, #108]	@ (800410c <HAL_DMA_Abort_IT+0xe8>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d102      	bne.n	80040aa <HAL_DMA_Abort_IT+0x86>
 80040a4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80040a8:	e00e      	b.n	80040c8 <HAL_DMA_Abort_IT+0xa4>
 80040aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040ae:	e00b      	b.n	80040c8 <HAL_DMA_Abort_IT+0xa4>
 80040b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80040b4:	e008      	b.n	80040c8 <HAL_DMA_Abort_IT+0xa4>
 80040b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040ba:	e005      	b.n	80040c8 <HAL_DMA_Abort_IT+0xa4>
 80040bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80040c0:	e002      	b.n	80040c8 <HAL_DMA_Abort_IT+0xa4>
 80040c2:	2310      	movs	r3, #16
 80040c4:	e000      	b.n	80040c8 <HAL_DMA_Abort_IT+0xa4>
 80040c6:	2301      	movs	r3, #1
 80040c8:	4a11      	ldr	r2, [pc, #68]	@ (8004110 <HAL_DMA_Abort_IT+0xec>)
 80040ca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	4798      	blx	r3
    } 
  }
  return status;
 80040ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	40020008 	.word	0x40020008
 80040fc:	4002001c 	.word	0x4002001c
 8004100:	40020030 	.word	0x40020030
 8004104:	40020044 	.word	0x40020044
 8004108:	40020058 	.word	0x40020058
 800410c:	4002006c 	.word	0x4002006c
 8004110:	40020000 	.word	0x40020000

08004114 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004130:	2204      	movs	r2, #4
 8004132:	409a      	lsls	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	4013      	ands	r3, r2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d04f      	beq.n	80041dc <HAL_DMA_IRQHandler+0xc8>
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	f003 0304 	and.w	r3, r3, #4
 8004142:	2b00      	cmp	r3, #0
 8004144:	d04a      	beq.n	80041dc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0320 	and.w	r3, r3, #32
 8004150:	2b00      	cmp	r3, #0
 8004152:	d107      	bne.n	8004164 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 0204 	bic.w	r2, r2, #4
 8004162:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a66      	ldr	r2, [pc, #408]	@ (8004304 <HAL_DMA_IRQHandler+0x1f0>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d029      	beq.n	80041c2 <HAL_DMA_IRQHandler+0xae>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a65      	ldr	r2, [pc, #404]	@ (8004308 <HAL_DMA_IRQHandler+0x1f4>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d022      	beq.n	80041be <HAL_DMA_IRQHandler+0xaa>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a63      	ldr	r2, [pc, #396]	@ (800430c <HAL_DMA_IRQHandler+0x1f8>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d01a      	beq.n	80041b8 <HAL_DMA_IRQHandler+0xa4>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a62      	ldr	r2, [pc, #392]	@ (8004310 <HAL_DMA_IRQHandler+0x1fc>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d012      	beq.n	80041b2 <HAL_DMA_IRQHandler+0x9e>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a60      	ldr	r2, [pc, #384]	@ (8004314 <HAL_DMA_IRQHandler+0x200>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d00a      	beq.n	80041ac <HAL_DMA_IRQHandler+0x98>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a5f      	ldr	r2, [pc, #380]	@ (8004318 <HAL_DMA_IRQHandler+0x204>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d102      	bne.n	80041a6 <HAL_DMA_IRQHandler+0x92>
 80041a0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80041a4:	e00e      	b.n	80041c4 <HAL_DMA_IRQHandler+0xb0>
 80041a6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80041aa:	e00b      	b.n	80041c4 <HAL_DMA_IRQHandler+0xb0>
 80041ac:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80041b0:	e008      	b.n	80041c4 <HAL_DMA_IRQHandler+0xb0>
 80041b2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80041b6:	e005      	b.n	80041c4 <HAL_DMA_IRQHandler+0xb0>
 80041b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041bc:	e002      	b.n	80041c4 <HAL_DMA_IRQHandler+0xb0>
 80041be:	2340      	movs	r3, #64	@ 0x40
 80041c0:	e000      	b.n	80041c4 <HAL_DMA_IRQHandler+0xb0>
 80041c2:	2304      	movs	r3, #4
 80041c4:	4a55      	ldr	r2, [pc, #340]	@ (800431c <HAL_DMA_IRQHandler+0x208>)
 80041c6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f000 8094 	beq.w	80042fa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80041da:	e08e      	b.n	80042fa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	2202      	movs	r2, #2
 80041e2:	409a      	lsls	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d056      	beq.n	800429a <HAL_DMA_IRQHandler+0x186>
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d051      	beq.n	800429a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0320 	and.w	r3, r3, #32
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10b      	bne.n	800421c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 020a 	bic.w	r2, r2, #10
 8004212:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a38      	ldr	r2, [pc, #224]	@ (8004304 <HAL_DMA_IRQHandler+0x1f0>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d029      	beq.n	800427a <HAL_DMA_IRQHandler+0x166>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a37      	ldr	r2, [pc, #220]	@ (8004308 <HAL_DMA_IRQHandler+0x1f4>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d022      	beq.n	8004276 <HAL_DMA_IRQHandler+0x162>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a35      	ldr	r2, [pc, #212]	@ (800430c <HAL_DMA_IRQHandler+0x1f8>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d01a      	beq.n	8004270 <HAL_DMA_IRQHandler+0x15c>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a34      	ldr	r2, [pc, #208]	@ (8004310 <HAL_DMA_IRQHandler+0x1fc>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d012      	beq.n	800426a <HAL_DMA_IRQHandler+0x156>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a32      	ldr	r2, [pc, #200]	@ (8004314 <HAL_DMA_IRQHandler+0x200>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d00a      	beq.n	8004264 <HAL_DMA_IRQHandler+0x150>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a31      	ldr	r2, [pc, #196]	@ (8004318 <HAL_DMA_IRQHandler+0x204>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d102      	bne.n	800425e <HAL_DMA_IRQHandler+0x14a>
 8004258:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800425c:	e00e      	b.n	800427c <HAL_DMA_IRQHandler+0x168>
 800425e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004262:	e00b      	b.n	800427c <HAL_DMA_IRQHandler+0x168>
 8004264:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004268:	e008      	b.n	800427c <HAL_DMA_IRQHandler+0x168>
 800426a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800426e:	e005      	b.n	800427c <HAL_DMA_IRQHandler+0x168>
 8004270:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004274:	e002      	b.n	800427c <HAL_DMA_IRQHandler+0x168>
 8004276:	2320      	movs	r3, #32
 8004278:	e000      	b.n	800427c <HAL_DMA_IRQHandler+0x168>
 800427a:	2302      	movs	r3, #2
 800427c:	4a27      	ldr	r2, [pc, #156]	@ (800431c <HAL_DMA_IRQHandler+0x208>)
 800427e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428c:	2b00      	cmp	r3, #0
 800428e:	d034      	beq.n	80042fa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004298:	e02f      	b.n	80042fa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429e:	2208      	movs	r2, #8
 80042a0:	409a      	lsls	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	4013      	ands	r3, r2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d028      	beq.n	80042fc <HAL_DMA_IRQHandler+0x1e8>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	f003 0308 	and.w	r3, r3, #8
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d023      	beq.n	80042fc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f022 020e 	bic.w	r2, r2, #14
 80042c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042cc:	2101      	movs	r1, #1
 80042ce:	fa01 f202 	lsl.w	r2, r1, r2
 80042d2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d004      	beq.n	80042fc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	4798      	blx	r3
    }
  }
  return;
 80042fa:	bf00      	nop
 80042fc:	bf00      	nop
}
 80042fe:	3710      	adds	r7, #16
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	40020008 	.word	0x40020008
 8004308:	4002001c 	.word	0x4002001c
 800430c:	40020030 	.word	0x40020030
 8004310:	40020044 	.word	0x40020044
 8004314:	40020058 	.word	0x40020058
 8004318:	4002006c 	.word	0x4002006c
 800431c:	40020000 	.word	0x40020000

08004320 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004336:	2101      	movs	r1, #1
 8004338:	fa01 f202 	lsl.w	r2, r1, r2
 800433c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b10      	cmp	r3, #16
 800434c:	d108      	bne.n	8004360 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800435e:	e007      	b.n	8004370 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	60da      	str	r2, [r3, #12]
}
 8004370:	bf00      	nop
 8004372:	3714      	adds	r7, #20
 8004374:	46bd      	mov	sp, r7
 8004376:	bc80      	pop	{r7}
 8004378:	4770      	bx	lr
	...

0800437c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800437c:	b480      	push	{r7}
 800437e:	b08b      	sub	sp, #44	@ 0x2c
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004386:	2300      	movs	r3, #0
 8004388:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800438a:	2300      	movs	r3, #0
 800438c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800438e:	e169      	b.n	8004664 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004390:	2201      	movs	r2, #1
 8004392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004394:	fa02 f303 	lsl.w	r3, r2, r3
 8004398:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69fa      	ldr	r2, [r7, #28]
 80043a0:	4013      	ands	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	f040 8158 	bne.w	800465e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	4a9a      	ldr	r2, [pc, #616]	@ (800461c <HAL_GPIO_Init+0x2a0>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d05e      	beq.n	8004476 <HAL_GPIO_Init+0xfa>
 80043b8:	4a98      	ldr	r2, [pc, #608]	@ (800461c <HAL_GPIO_Init+0x2a0>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d875      	bhi.n	80044aa <HAL_GPIO_Init+0x12e>
 80043be:	4a98      	ldr	r2, [pc, #608]	@ (8004620 <HAL_GPIO_Init+0x2a4>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d058      	beq.n	8004476 <HAL_GPIO_Init+0xfa>
 80043c4:	4a96      	ldr	r2, [pc, #600]	@ (8004620 <HAL_GPIO_Init+0x2a4>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d86f      	bhi.n	80044aa <HAL_GPIO_Init+0x12e>
 80043ca:	4a96      	ldr	r2, [pc, #600]	@ (8004624 <HAL_GPIO_Init+0x2a8>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d052      	beq.n	8004476 <HAL_GPIO_Init+0xfa>
 80043d0:	4a94      	ldr	r2, [pc, #592]	@ (8004624 <HAL_GPIO_Init+0x2a8>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d869      	bhi.n	80044aa <HAL_GPIO_Init+0x12e>
 80043d6:	4a94      	ldr	r2, [pc, #592]	@ (8004628 <HAL_GPIO_Init+0x2ac>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d04c      	beq.n	8004476 <HAL_GPIO_Init+0xfa>
 80043dc:	4a92      	ldr	r2, [pc, #584]	@ (8004628 <HAL_GPIO_Init+0x2ac>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d863      	bhi.n	80044aa <HAL_GPIO_Init+0x12e>
 80043e2:	4a92      	ldr	r2, [pc, #584]	@ (800462c <HAL_GPIO_Init+0x2b0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d046      	beq.n	8004476 <HAL_GPIO_Init+0xfa>
 80043e8:	4a90      	ldr	r2, [pc, #576]	@ (800462c <HAL_GPIO_Init+0x2b0>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d85d      	bhi.n	80044aa <HAL_GPIO_Init+0x12e>
 80043ee:	2b12      	cmp	r3, #18
 80043f0:	d82a      	bhi.n	8004448 <HAL_GPIO_Init+0xcc>
 80043f2:	2b12      	cmp	r3, #18
 80043f4:	d859      	bhi.n	80044aa <HAL_GPIO_Init+0x12e>
 80043f6:	a201      	add	r2, pc, #4	@ (adr r2, 80043fc <HAL_GPIO_Init+0x80>)
 80043f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043fc:	08004477 	.word	0x08004477
 8004400:	08004451 	.word	0x08004451
 8004404:	08004463 	.word	0x08004463
 8004408:	080044a5 	.word	0x080044a5
 800440c:	080044ab 	.word	0x080044ab
 8004410:	080044ab 	.word	0x080044ab
 8004414:	080044ab 	.word	0x080044ab
 8004418:	080044ab 	.word	0x080044ab
 800441c:	080044ab 	.word	0x080044ab
 8004420:	080044ab 	.word	0x080044ab
 8004424:	080044ab 	.word	0x080044ab
 8004428:	080044ab 	.word	0x080044ab
 800442c:	080044ab 	.word	0x080044ab
 8004430:	080044ab 	.word	0x080044ab
 8004434:	080044ab 	.word	0x080044ab
 8004438:	080044ab 	.word	0x080044ab
 800443c:	080044ab 	.word	0x080044ab
 8004440:	08004459 	.word	0x08004459
 8004444:	0800446d 	.word	0x0800446d
 8004448:	4a79      	ldr	r2, [pc, #484]	@ (8004630 <HAL_GPIO_Init+0x2b4>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d013      	beq.n	8004476 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800444e:	e02c      	b.n	80044aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	623b      	str	r3, [r7, #32]
          break;
 8004456:	e029      	b.n	80044ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	3304      	adds	r3, #4
 800445e:	623b      	str	r3, [r7, #32]
          break;
 8004460:	e024      	b.n	80044ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	3308      	adds	r3, #8
 8004468:	623b      	str	r3, [r7, #32]
          break;
 800446a:	e01f      	b.n	80044ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	330c      	adds	r3, #12
 8004472:	623b      	str	r3, [r7, #32]
          break;
 8004474:	e01a      	b.n	80044ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d102      	bne.n	8004484 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800447e:	2304      	movs	r3, #4
 8004480:	623b      	str	r3, [r7, #32]
          break;
 8004482:	e013      	b.n	80044ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d105      	bne.n	8004498 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800448c:	2308      	movs	r3, #8
 800448e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	69fa      	ldr	r2, [r7, #28]
 8004494:	611a      	str	r2, [r3, #16]
          break;
 8004496:	e009      	b.n	80044ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004498:	2308      	movs	r3, #8
 800449a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	69fa      	ldr	r2, [r7, #28]
 80044a0:	615a      	str	r2, [r3, #20]
          break;
 80044a2:	e003      	b.n	80044ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80044a4:	2300      	movs	r3, #0
 80044a6:	623b      	str	r3, [r7, #32]
          break;
 80044a8:	e000      	b.n	80044ac <HAL_GPIO_Init+0x130>
          break;
 80044aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	2bff      	cmp	r3, #255	@ 0xff
 80044b0:	d801      	bhi.n	80044b6 <HAL_GPIO_Init+0x13a>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	e001      	b.n	80044ba <HAL_GPIO_Init+0x13e>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	3304      	adds	r3, #4
 80044ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80044bc:	69bb      	ldr	r3, [r7, #24]
 80044be:	2bff      	cmp	r3, #255	@ 0xff
 80044c0:	d802      	bhi.n	80044c8 <HAL_GPIO_Init+0x14c>
 80044c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	e002      	b.n	80044ce <HAL_GPIO_Init+0x152>
 80044c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ca:	3b08      	subs	r3, #8
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	210f      	movs	r1, #15
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	fa01 f303 	lsl.w	r3, r1, r3
 80044dc:	43db      	mvns	r3, r3
 80044de:	401a      	ands	r2, r3
 80044e0:	6a39      	ldr	r1, [r7, #32]
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	fa01 f303 	lsl.w	r3, r1, r3
 80044e8:	431a      	orrs	r2, r3
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f000 80b1 	beq.w	800465e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80044fc:	4b4d      	ldr	r3, [pc, #308]	@ (8004634 <HAL_GPIO_Init+0x2b8>)
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	4a4c      	ldr	r2, [pc, #304]	@ (8004634 <HAL_GPIO_Init+0x2b8>)
 8004502:	f043 0301 	orr.w	r3, r3, #1
 8004506:	6193      	str	r3, [r2, #24]
 8004508:	4b4a      	ldr	r3, [pc, #296]	@ (8004634 <HAL_GPIO_Init+0x2b8>)
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	f003 0301 	and.w	r3, r3, #1
 8004510:	60bb      	str	r3, [r7, #8]
 8004512:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004514:	4a48      	ldr	r2, [pc, #288]	@ (8004638 <HAL_GPIO_Init+0x2bc>)
 8004516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004518:	089b      	lsrs	r3, r3, #2
 800451a:	3302      	adds	r3, #2
 800451c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004520:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	f003 0303 	and.w	r3, r3, #3
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	220f      	movs	r2, #15
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	43db      	mvns	r3, r3
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	4013      	ands	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a40      	ldr	r2, [pc, #256]	@ (800463c <HAL_GPIO_Init+0x2c0>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d013      	beq.n	8004568 <HAL_GPIO_Init+0x1ec>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a3f      	ldr	r2, [pc, #252]	@ (8004640 <HAL_GPIO_Init+0x2c4>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d00d      	beq.n	8004564 <HAL_GPIO_Init+0x1e8>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	4a3e      	ldr	r2, [pc, #248]	@ (8004644 <HAL_GPIO_Init+0x2c8>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d007      	beq.n	8004560 <HAL_GPIO_Init+0x1e4>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4a3d      	ldr	r2, [pc, #244]	@ (8004648 <HAL_GPIO_Init+0x2cc>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d101      	bne.n	800455c <HAL_GPIO_Init+0x1e0>
 8004558:	2303      	movs	r3, #3
 800455a:	e006      	b.n	800456a <HAL_GPIO_Init+0x1ee>
 800455c:	2304      	movs	r3, #4
 800455e:	e004      	b.n	800456a <HAL_GPIO_Init+0x1ee>
 8004560:	2302      	movs	r3, #2
 8004562:	e002      	b.n	800456a <HAL_GPIO_Init+0x1ee>
 8004564:	2301      	movs	r3, #1
 8004566:	e000      	b.n	800456a <HAL_GPIO_Init+0x1ee>
 8004568:	2300      	movs	r3, #0
 800456a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800456c:	f002 0203 	and.w	r2, r2, #3
 8004570:	0092      	lsls	r2, r2, #2
 8004572:	4093      	lsls	r3, r2
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	4313      	orrs	r3, r2
 8004578:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800457a:	492f      	ldr	r1, [pc, #188]	@ (8004638 <HAL_GPIO_Init+0x2bc>)
 800457c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457e:	089b      	lsrs	r3, r3, #2
 8004580:	3302      	adds	r3, #2
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d006      	beq.n	80045a2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004594:	4b2d      	ldr	r3, [pc, #180]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	492c      	ldr	r1, [pc, #176]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	4313      	orrs	r3, r2
 800459e:	608b      	str	r3, [r1, #8]
 80045a0:	e006      	b.n	80045b0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80045a2:	4b2a      	ldr	r3, [pc, #168]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	43db      	mvns	r3, r3
 80045aa:	4928      	ldr	r1, [pc, #160]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045ac:	4013      	ands	r3, r2
 80045ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d006      	beq.n	80045ca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80045bc:	4b23      	ldr	r3, [pc, #140]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045be:	68da      	ldr	r2, [r3, #12]
 80045c0:	4922      	ldr	r1, [pc, #136]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60cb      	str	r3, [r1, #12]
 80045c8:	e006      	b.n	80045d8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80045ca:	4b20      	ldr	r3, [pc, #128]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045cc:	68da      	ldr	r2, [r3, #12]
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	43db      	mvns	r3, r3
 80045d2:	491e      	ldr	r1, [pc, #120]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045d4:	4013      	ands	r3, r2
 80045d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d006      	beq.n	80045f2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80045e4:	4b19      	ldr	r3, [pc, #100]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	4918      	ldr	r1, [pc, #96]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	604b      	str	r3, [r1, #4]
 80045f0:	e006      	b.n	8004600 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80045f2:	4b16      	ldr	r3, [pc, #88]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	43db      	mvns	r3, r3
 80045fa:	4914      	ldr	r1, [pc, #80]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 80045fc:	4013      	ands	r3, r2
 80045fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d021      	beq.n	8004650 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800460c:	4b0f      	ldr	r3, [pc, #60]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	490e      	ldr	r1, [pc, #56]	@ (800464c <HAL_GPIO_Init+0x2d0>)
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	4313      	orrs	r3, r2
 8004616:	600b      	str	r3, [r1, #0]
 8004618:	e021      	b.n	800465e <HAL_GPIO_Init+0x2e2>
 800461a:	bf00      	nop
 800461c:	10320000 	.word	0x10320000
 8004620:	10310000 	.word	0x10310000
 8004624:	10220000 	.word	0x10220000
 8004628:	10210000 	.word	0x10210000
 800462c:	10120000 	.word	0x10120000
 8004630:	10110000 	.word	0x10110000
 8004634:	40021000 	.word	0x40021000
 8004638:	40010000 	.word	0x40010000
 800463c:	40010800 	.word	0x40010800
 8004640:	40010c00 	.word	0x40010c00
 8004644:	40011000 	.word	0x40011000
 8004648:	40011400 	.word	0x40011400
 800464c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004650:	4b0b      	ldr	r3, [pc, #44]	@ (8004680 <HAL_GPIO_Init+0x304>)
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	69bb      	ldr	r3, [r7, #24]
 8004656:	43db      	mvns	r3, r3
 8004658:	4909      	ldr	r1, [pc, #36]	@ (8004680 <HAL_GPIO_Init+0x304>)
 800465a:	4013      	ands	r3, r2
 800465c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800465e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004660:	3301      	adds	r3, #1
 8004662:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466a:	fa22 f303 	lsr.w	r3, r2, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	f47f ae8e 	bne.w	8004390 <HAL_GPIO_Init+0x14>
  }
}
 8004674:	bf00      	nop
 8004676:	bf00      	nop
 8004678:	372c      	adds	r7, #44	@ 0x2c
 800467a:	46bd      	mov	sp, r7
 800467c:	bc80      	pop	{r7}
 800467e:	4770      	bx	lr
 8004680:	40010400 	.word	0x40010400

08004684 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	460b      	mov	r3, r1
 800468e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	887b      	ldrh	r3, [r7, #2]
 8004696:	4013      	ands	r3, r2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800469c:	2301      	movs	r3, #1
 800469e:	73fb      	strb	r3, [r7, #15]
 80046a0:	e001      	b.n	80046a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046a2:	2300      	movs	r3, #0
 80046a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3714      	adds	r7, #20
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bc80      	pop	{r7}
 80046b0:	4770      	bx	lr

080046b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
 80046ba:	460b      	mov	r3, r1
 80046bc:	807b      	strh	r3, [r7, #2]
 80046be:	4613      	mov	r3, r2
 80046c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80046c2:	787b      	ldrb	r3, [r7, #1]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d003      	beq.n	80046d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046c8:	887a      	ldrh	r2, [r7, #2]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80046ce:	e003      	b.n	80046d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80046d0:	887b      	ldrh	r3, [r7, #2]
 80046d2:	041a      	lsls	r2, r3, #16
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	611a      	str	r2, [r3, #16]
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr
	...

080046e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d101      	bne.n	80046f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e272      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f000 8087 	beq.w	8004812 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004704:	4b92      	ldr	r3, [pc, #584]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f003 030c 	and.w	r3, r3, #12
 800470c:	2b04      	cmp	r3, #4
 800470e:	d00c      	beq.n	800472a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004710:	4b8f      	ldr	r3, [pc, #572]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f003 030c 	and.w	r3, r3, #12
 8004718:	2b08      	cmp	r3, #8
 800471a:	d112      	bne.n	8004742 <HAL_RCC_OscConfig+0x5e>
 800471c:	4b8c      	ldr	r3, [pc, #560]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004728:	d10b      	bne.n	8004742 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800472a:	4b89      	ldr	r3, [pc, #548]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d06c      	beq.n	8004810 <HAL_RCC_OscConfig+0x12c>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d168      	bne.n	8004810 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e24c      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800474a:	d106      	bne.n	800475a <HAL_RCC_OscConfig+0x76>
 800474c:	4b80      	ldr	r3, [pc, #512]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a7f      	ldr	r2, [pc, #508]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004752:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004756:	6013      	str	r3, [r2, #0]
 8004758:	e02e      	b.n	80047b8 <HAL_RCC_OscConfig+0xd4>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d10c      	bne.n	800477c <HAL_RCC_OscConfig+0x98>
 8004762:	4b7b      	ldr	r3, [pc, #492]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a7a      	ldr	r2, [pc, #488]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004768:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800476c:	6013      	str	r3, [r2, #0]
 800476e:	4b78      	ldr	r3, [pc, #480]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a77      	ldr	r2, [pc, #476]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004774:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004778:	6013      	str	r3, [r2, #0]
 800477a:	e01d      	b.n	80047b8 <HAL_RCC_OscConfig+0xd4>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004784:	d10c      	bne.n	80047a0 <HAL_RCC_OscConfig+0xbc>
 8004786:	4b72      	ldr	r3, [pc, #456]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a71      	ldr	r2, [pc, #452]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 800478c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004790:	6013      	str	r3, [r2, #0]
 8004792:	4b6f      	ldr	r3, [pc, #444]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a6e      	ldr	r2, [pc, #440]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800479c:	6013      	str	r3, [r2, #0]
 800479e:	e00b      	b.n	80047b8 <HAL_RCC_OscConfig+0xd4>
 80047a0:	4b6b      	ldr	r3, [pc, #428]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a6a      	ldr	r2, [pc, #424]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 80047a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047aa:	6013      	str	r3, [r2, #0]
 80047ac:	4b68      	ldr	r3, [pc, #416]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a67      	ldr	r2, [pc, #412]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 80047b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d013      	beq.n	80047e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c0:	f7ff f9fe 	bl	8003bc0 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047c6:	e008      	b.n	80047da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047c8:	f7ff f9fa 	bl	8003bc0 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b64      	cmp	r3, #100	@ 0x64
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e200      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047da:	4b5d      	ldr	r3, [pc, #372]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0f0      	beq.n	80047c8 <HAL_RCC_OscConfig+0xe4>
 80047e6:	e014      	b.n	8004812 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e8:	f7ff f9ea 	bl	8003bc0 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047f0:	f7ff f9e6 	bl	8003bc0 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b64      	cmp	r3, #100	@ 0x64
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e1ec      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004802:	4b53      	ldr	r3, [pc, #332]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1f0      	bne.n	80047f0 <HAL_RCC_OscConfig+0x10c>
 800480e:	e000      	b.n	8004812 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d063      	beq.n	80048e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800481e:	4b4c      	ldr	r3, [pc, #304]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f003 030c 	and.w	r3, r3, #12
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00b      	beq.n	8004842 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800482a:	4b49      	ldr	r3, [pc, #292]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f003 030c 	and.w	r3, r3, #12
 8004832:	2b08      	cmp	r3, #8
 8004834:	d11c      	bne.n	8004870 <HAL_RCC_OscConfig+0x18c>
 8004836:	4b46      	ldr	r3, [pc, #280]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d116      	bne.n	8004870 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004842:	4b43      	ldr	r3, [pc, #268]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <HAL_RCC_OscConfig+0x176>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d001      	beq.n	800485a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e1c0      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800485a:	4b3d      	ldr	r3, [pc, #244]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	00db      	lsls	r3, r3, #3
 8004868:	4939      	ldr	r1, [pc, #228]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 800486a:	4313      	orrs	r3, r2
 800486c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800486e:	e03a      	b.n	80048e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d020      	beq.n	80048ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004878:	4b36      	ldr	r3, [pc, #216]	@ (8004954 <HAL_RCC_OscConfig+0x270>)
 800487a:	2201      	movs	r2, #1
 800487c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800487e:	f7ff f99f 	bl	8003bc0 <HAL_GetTick>
 8004882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004884:	e008      	b.n	8004898 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004886:	f7ff f99b 	bl	8003bc0 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	2b02      	cmp	r3, #2
 8004892:	d901      	bls.n	8004898 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e1a1      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004898:	4b2d      	ldr	r3, [pc, #180]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0302 	and.w	r3, r3, #2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d0f0      	beq.n	8004886 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	695b      	ldr	r3, [r3, #20]
 80048b0:	00db      	lsls	r3, r3, #3
 80048b2:	4927      	ldr	r1, [pc, #156]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	600b      	str	r3, [r1, #0]
 80048b8:	e015      	b.n	80048e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048ba:	4b26      	ldr	r3, [pc, #152]	@ (8004954 <HAL_RCC_OscConfig+0x270>)
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c0:	f7ff f97e 	bl	8003bc0 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048c8:	f7ff f97a 	bl	8003bc0 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e180      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048da:	4b1d      	ldr	r3, [pc, #116]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1f0      	bne.n	80048c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0308 	and.w	r3, r3, #8
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d03a      	beq.n	8004968 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d019      	beq.n	800492e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048fa:	4b17      	ldr	r3, [pc, #92]	@ (8004958 <HAL_RCC_OscConfig+0x274>)
 80048fc:	2201      	movs	r2, #1
 80048fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004900:	f7ff f95e 	bl	8003bc0 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004908:	f7ff f95a 	bl	8003bc0 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e160      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800491a:	4b0d      	ldr	r3, [pc, #52]	@ (8004950 <HAL_RCC_OscConfig+0x26c>)
 800491c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d0f0      	beq.n	8004908 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004926:	2001      	movs	r0, #1
 8004928:	f000 face 	bl	8004ec8 <RCC_Delay>
 800492c:	e01c      	b.n	8004968 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800492e:	4b0a      	ldr	r3, [pc, #40]	@ (8004958 <HAL_RCC_OscConfig+0x274>)
 8004930:	2200      	movs	r2, #0
 8004932:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004934:	f7ff f944 	bl	8003bc0 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800493a:	e00f      	b.n	800495c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800493c:	f7ff f940 	bl	8003bc0 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d908      	bls.n	800495c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e146      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
 800494e:	bf00      	nop
 8004950:	40021000 	.word	0x40021000
 8004954:	42420000 	.word	0x42420000
 8004958:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800495c:	4b92      	ldr	r3, [pc, #584]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 800495e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d1e9      	bne.n	800493c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0304 	and.w	r3, r3, #4
 8004970:	2b00      	cmp	r3, #0
 8004972:	f000 80a6 	beq.w	8004ac2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004976:	2300      	movs	r3, #0
 8004978:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800497a:	4b8b      	ldr	r3, [pc, #556]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d10d      	bne.n	80049a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004986:	4b88      	ldr	r3, [pc, #544]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	4a87      	ldr	r2, [pc, #540]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 800498c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004990:	61d3      	str	r3, [r2, #28]
 8004992:	4b85      	ldr	r3, [pc, #532]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004994:	69db      	ldr	r3, [r3, #28]
 8004996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800499a:	60bb      	str	r3, [r7, #8]
 800499c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800499e:	2301      	movs	r3, #1
 80049a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049a2:	4b82      	ldr	r3, [pc, #520]	@ (8004bac <HAL_RCC_OscConfig+0x4c8>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d118      	bne.n	80049e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049ae:	4b7f      	ldr	r3, [pc, #508]	@ (8004bac <HAL_RCC_OscConfig+0x4c8>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a7e      	ldr	r2, [pc, #504]	@ (8004bac <HAL_RCC_OscConfig+0x4c8>)
 80049b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ba:	f7ff f901 	bl	8003bc0 <HAL_GetTick>
 80049be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049c0:	e008      	b.n	80049d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049c2:	f7ff f8fd 	bl	8003bc0 <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	2b64      	cmp	r3, #100	@ 0x64
 80049ce:	d901      	bls.n	80049d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e103      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d4:	4b75      	ldr	r3, [pc, #468]	@ (8004bac <HAL_RCC_OscConfig+0x4c8>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d0f0      	beq.n	80049c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d106      	bne.n	80049f6 <HAL_RCC_OscConfig+0x312>
 80049e8:	4b6f      	ldr	r3, [pc, #444]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 80049ea:	6a1b      	ldr	r3, [r3, #32]
 80049ec:	4a6e      	ldr	r2, [pc, #440]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 80049ee:	f043 0301 	orr.w	r3, r3, #1
 80049f2:	6213      	str	r3, [r2, #32]
 80049f4:	e02d      	b.n	8004a52 <HAL_RCC_OscConfig+0x36e>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10c      	bne.n	8004a18 <HAL_RCC_OscConfig+0x334>
 80049fe:	4b6a      	ldr	r3, [pc, #424]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	4a69      	ldr	r2, [pc, #420]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a04:	f023 0301 	bic.w	r3, r3, #1
 8004a08:	6213      	str	r3, [r2, #32]
 8004a0a:	4b67      	ldr	r3, [pc, #412]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	4a66      	ldr	r2, [pc, #408]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a10:	f023 0304 	bic.w	r3, r3, #4
 8004a14:	6213      	str	r3, [r2, #32]
 8004a16:	e01c      	b.n	8004a52 <HAL_RCC_OscConfig+0x36e>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	2b05      	cmp	r3, #5
 8004a1e:	d10c      	bne.n	8004a3a <HAL_RCC_OscConfig+0x356>
 8004a20:	4b61      	ldr	r3, [pc, #388]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a22:	6a1b      	ldr	r3, [r3, #32]
 8004a24:	4a60      	ldr	r2, [pc, #384]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a26:	f043 0304 	orr.w	r3, r3, #4
 8004a2a:	6213      	str	r3, [r2, #32]
 8004a2c:	4b5e      	ldr	r3, [pc, #376]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	4a5d      	ldr	r2, [pc, #372]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a32:	f043 0301 	orr.w	r3, r3, #1
 8004a36:	6213      	str	r3, [r2, #32]
 8004a38:	e00b      	b.n	8004a52 <HAL_RCC_OscConfig+0x36e>
 8004a3a:	4b5b      	ldr	r3, [pc, #364]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	4a5a      	ldr	r2, [pc, #360]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a40:	f023 0301 	bic.w	r3, r3, #1
 8004a44:	6213      	str	r3, [r2, #32]
 8004a46:	4b58      	ldr	r3, [pc, #352]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	4a57      	ldr	r2, [pc, #348]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a4c:	f023 0304 	bic.w	r3, r3, #4
 8004a50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d015      	beq.n	8004a86 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a5a:	f7ff f8b1 	bl	8003bc0 <HAL_GetTick>
 8004a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a60:	e00a      	b.n	8004a78 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a62:	f7ff f8ad 	bl	8003bc0 <HAL_GetTick>
 8004a66:	4602      	mov	r2, r0
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d901      	bls.n	8004a78 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e0b1      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a78:	4b4b      	ldr	r3, [pc, #300]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d0ee      	beq.n	8004a62 <HAL_RCC_OscConfig+0x37e>
 8004a84:	e014      	b.n	8004ab0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a86:	f7ff f89b 	bl	8003bc0 <HAL_GetTick>
 8004a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a8c:	e00a      	b.n	8004aa4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a8e:	f7ff f897 	bl	8003bc0 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d901      	bls.n	8004aa4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e09b      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004aa4:	4b40      	ldr	r3, [pc, #256]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d1ee      	bne.n	8004a8e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ab0:	7dfb      	ldrb	r3, [r7, #23]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d105      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ab6:	4b3c      	ldr	r3, [pc, #240]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	4a3b      	ldr	r2, [pc, #236]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004abc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ac0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	69db      	ldr	r3, [r3, #28]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f000 8087 	beq.w	8004bda <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004acc:	4b36      	ldr	r3, [pc, #216]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f003 030c 	and.w	r3, r3, #12
 8004ad4:	2b08      	cmp	r3, #8
 8004ad6:	d061      	beq.n	8004b9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	69db      	ldr	r3, [r3, #28]
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d146      	bne.n	8004b6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ae0:	4b33      	ldr	r3, [pc, #204]	@ (8004bb0 <HAL_RCC_OscConfig+0x4cc>)
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae6:	f7ff f86b 	bl	8003bc0 <HAL_GetTick>
 8004aea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004aec:	e008      	b.n	8004b00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aee:	f7ff f867 	bl	8003bc0 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d901      	bls.n	8004b00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e06d      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b00:	4b29      	ldr	r3, [pc, #164]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1f0      	bne.n	8004aee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b14:	d108      	bne.n	8004b28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b16:	4b24      	ldr	r3, [pc, #144]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	4921      	ldr	r1, [pc, #132]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b28:	4b1f      	ldr	r3, [pc, #124]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a19      	ldr	r1, [r3, #32]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b38:	430b      	orrs	r3, r1
 8004b3a:	491b      	ldr	r1, [pc, #108]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b40:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb0 <HAL_RCC_OscConfig+0x4cc>)
 8004b42:	2201      	movs	r2, #1
 8004b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b46:	f7ff f83b 	bl	8003bc0 <HAL_GetTick>
 8004b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b4e:	f7ff f837 	bl	8003bc0 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e03d      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b60:	4b11      	ldr	r3, [pc, #68]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0f0      	beq.n	8004b4e <HAL_RCC_OscConfig+0x46a>
 8004b6c:	e035      	b.n	8004bda <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b6e:	4b10      	ldr	r3, [pc, #64]	@ (8004bb0 <HAL_RCC_OscConfig+0x4cc>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b74:	f7ff f824 	bl	8003bc0 <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b7a:	e008      	b.n	8004b8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b7c:	f7ff f820 	bl	8003bc0 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e026      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b8e:	4b06      	ldr	r3, [pc, #24]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1f0      	bne.n	8004b7c <HAL_RCC_OscConfig+0x498>
 8004b9a:	e01e      	b.n	8004bda <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	69db      	ldr	r3, [r3, #28]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d107      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e019      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
 8004ba8:	40021000 	.word	0x40021000
 8004bac:	40007000 	.word	0x40007000
 8004bb0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004be4 <HAL_RCC_OscConfig+0x500>)
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d106      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d001      	beq.n	8004bda <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e000      	b.n	8004bdc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3718      	adds	r7, #24
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	40021000 	.word	0x40021000

08004be8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d101      	bne.n	8004bfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e0d0      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bfc:	4b6a      	ldr	r3, [pc, #424]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c0>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0307 	and.w	r3, r3, #7
 8004c04:	683a      	ldr	r2, [r7, #0]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d910      	bls.n	8004c2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c0a:	4b67      	ldr	r3, [pc, #412]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f023 0207 	bic.w	r2, r3, #7
 8004c12:	4965      	ldr	r1, [pc, #404]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c1a:	4b63      	ldr	r3, [pc, #396]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0307 	and.w	r3, r3, #7
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d001      	beq.n	8004c2c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e0b8      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d020      	beq.n	8004c7a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d005      	beq.n	8004c50 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c44:	4b59      	ldr	r3, [pc, #356]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	4a58      	ldr	r2, [pc, #352]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c4a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004c4e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0308 	and.w	r3, r3, #8
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d005      	beq.n	8004c68 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c5c:	4b53      	ldr	r3, [pc, #332]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	4a52      	ldr	r2, [pc, #328]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c62:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004c66:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c68:	4b50      	ldr	r3, [pc, #320]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	494d      	ldr	r1, [pc, #308]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d040      	beq.n	8004d08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d107      	bne.n	8004c9e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c8e:	4b47      	ldr	r3, [pc, #284]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d115      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e07f      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d107      	bne.n	8004cb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ca6:	4b41      	ldr	r3, [pc, #260]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d109      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e073      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cb6:	4b3d      	ldr	r3, [pc, #244]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e06b      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cc6:	4b39      	ldr	r3, [pc, #228]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	f023 0203 	bic.w	r2, r3, #3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	4936      	ldr	r1, [pc, #216]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cd8:	f7fe ff72 	bl	8003bc0 <HAL_GetTick>
 8004cdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cde:	e00a      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ce0:	f7fe ff6e 	bl	8003bc0 <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d901      	bls.n	8004cf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e053      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cf6:	4b2d      	ldr	r3, [pc, #180]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f003 020c 	and.w	r2, r3, #12
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d1eb      	bne.n	8004ce0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d08:	4b27      	ldr	r3, [pc, #156]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d210      	bcs.n	8004d38 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d16:	4b24      	ldr	r3, [pc, #144]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f023 0207 	bic.w	r2, r3, #7
 8004d1e:	4922      	ldr	r1, [pc, #136]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d26:	4b20      	ldr	r3, [pc, #128]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d001      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e032      	b.n	8004d9e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0304 	and.w	r3, r3, #4
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d008      	beq.n	8004d56 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d44:	4b19      	ldr	r3, [pc, #100]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	4916      	ldr	r1, [pc, #88]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004d52:	4313      	orrs	r3, r2
 8004d54:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0308 	and.w	r3, r3, #8
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d009      	beq.n	8004d76 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d62:	4b12      	ldr	r3, [pc, #72]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	490e      	ldr	r1, [pc, #56]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d76:	f000 f821 	bl	8004dbc <HAL_RCC_GetSysClockFreq>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	091b      	lsrs	r3, r3, #4
 8004d82:	f003 030f 	and.w	r3, r3, #15
 8004d86:	490a      	ldr	r1, [pc, #40]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004d88:	5ccb      	ldrb	r3, [r1, r3]
 8004d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d8e:	4a09      	ldr	r2, [pc, #36]	@ (8004db4 <HAL_RCC_ClockConfig+0x1cc>)
 8004d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d92:	4b09      	ldr	r3, [pc, #36]	@ (8004db8 <HAL_RCC_ClockConfig+0x1d0>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7fe fed0 	bl	8003b3c <HAL_InitTick>

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40022000 	.word	0x40022000
 8004dac:	40021000 	.word	0x40021000
 8004db0:	08007ba0 	.word	0x08007ba0
 8004db4:	20000028 	.word	0x20000028
 8004db8:	20000030 	.word	0x20000030

08004dbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b087      	sub	sp, #28
 8004dc0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	60bb      	str	r3, [r7, #8]
 8004dca:	2300      	movs	r3, #0
 8004dcc:	617b      	str	r3, [r7, #20]
 8004dce:	2300      	movs	r3, #0
 8004dd0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x94>)
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f003 030c 	and.w	r3, r3, #12
 8004de2:	2b04      	cmp	r3, #4
 8004de4:	d002      	beq.n	8004dec <HAL_RCC_GetSysClockFreq+0x30>
 8004de6:	2b08      	cmp	r3, #8
 8004de8:	d003      	beq.n	8004df2 <HAL_RCC_GetSysClockFreq+0x36>
 8004dea:	e027      	b.n	8004e3c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004dec:	4b19      	ldr	r3, [pc, #100]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x98>)
 8004dee:	613b      	str	r3, [r7, #16]
      break;
 8004df0:	e027      	b.n	8004e42 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	0c9b      	lsrs	r3, r3, #18
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	4a17      	ldr	r2, [pc, #92]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004dfc:	5cd3      	ldrb	r3, [r2, r3]
 8004dfe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d010      	beq.n	8004e2c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004e0a:	4b11      	ldr	r3, [pc, #68]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x94>)
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	0c5b      	lsrs	r3, r3, #17
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	4a11      	ldr	r2, [pc, #68]	@ (8004e5c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004e16:	5cd3      	ldrb	r3, [r2, r3]
 8004e18:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a0d      	ldr	r2, [pc, #52]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e1e:	fb03 f202 	mul.w	r2, r3, r2
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e28:	617b      	str	r3, [r7, #20]
 8004e2a:	e004      	b.n	8004e36 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a0c      	ldr	r2, [pc, #48]	@ (8004e60 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004e30:	fb02 f303 	mul.w	r3, r2, r3
 8004e34:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	613b      	str	r3, [r7, #16]
      break;
 8004e3a:	e002      	b.n	8004e42 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e3c:	4b05      	ldr	r3, [pc, #20]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e3e:	613b      	str	r3, [r7, #16]
      break;
 8004e40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e42:	693b      	ldr	r3, [r7, #16]
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	371c      	adds	r7, #28
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	40021000 	.word	0x40021000
 8004e54:	007a1200 	.word	0x007a1200
 8004e58:	08007bb8 	.word	0x08007bb8
 8004e5c:	08007bc8 	.word	0x08007bc8
 8004e60:	003d0900 	.word	0x003d0900

08004e64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e68:	4b02      	ldr	r3, [pc, #8]	@ (8004e74 <HAL_RCC_GetHCLKFreq+0x10>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bc80      	pop	{r7}
 8004e72:	4770      	bx	lr
 8004e74:	20000028 	.word	0x20000028

08004e78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e7c:	f7ff fff2 	bl	8004e64 <HAL_RCC_GetHCLKFreq>
 8004e80:	4602      	mov	r2, r0
 8004e82:	4b05      	ldr	r3, [pc, #20]	@ (8004e98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	0a1b      	lsrs	r3, r3, #8
 8004e88:	f003 0307 	and.w	r3, r3, #7
 8004e8c:	4903      	ldr	r1, [pc, #12]	@ (8004e9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e8e:	5ccb      	ldrb	r3, [r1, r3]
 8004e90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	40021000 	.word	0x40021000
 8004e9c:	08007bb0 	.word	0x08007bb0

08004ea0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ea4:	f7ff ffde 	bl	8004e64 <HAL_RCC_GetHCLKFreq>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	4b05      	ldr	r3, [pc, #20]	@ (8004ec0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	0adb      	lsrs	r3, r3, #11
 8004eb0:	f003 0307 	and.w	r3, r3, #7
 8004eb4:	4903      	ldr	r1, [pc, #12]	@ (8004ec4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004eb6:	5ccb      	ldrb	r3, [r1, r3]
 8004eb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	08007bb0 	.word	0x08007bb0

08004ec8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b085      	sub	sp, #20
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8004efc <RCC_Delay+0x34>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8004f00 <RCC_Delay+0x38>)
 8004ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eda:	0a5b      	lsrs	r3, r3, #9
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	fb02 f303 	mul.w	r3, r2, r3
 8004ee2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ee4:	bf00      	nop
  }
  while (Delay --);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	1e5a      	subs	r2, r3, #1
 8004eea:	60fa      	str	r2, [r7, #12]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1f9      	bne.n	8004ee4 <RCC_Delay+0x1c>
}
 8004ef0:	bf00      	nop
 8004ef2:	bf00      	nop
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bc80      	pop	{r7}
 8004efa:	4770      	bx	lr
 8004efc:	20000028 	.word	0x20000028
 8004f00:	10624dd3 	.word	0x10624dd3

08004f04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d101      	bne.n	8004f16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e041      	b.n	8004f9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d106      	bne.n	8004f30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fd feb8 	bl	8002ca0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2202      	movs	r2, #2
 8004f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3304      	adds	r3, #4
 8004f40:	4619      	mov	r1, r3
 8004f42:	4610      	mov	r0, r2
 8004f44:	f000 fe6e 	bl	8005c24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3708      	adds	r7, #8
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b082      	sub	sp, #8
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e041      	b.n	8005038 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d106      	bne.n	8004fce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f000 f839 	bl	8005040 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2202      	movs	r2, #2
 8004fd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	3304      	adds	r3, #4
 8004fde:	4619      	mov	r1, r3
 8004fe0:	4610      	mov	r0, r2
 8004fe2:	f000 fe1f 	bl	8005c24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2201      	movs	r2, #1
 8005022:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	bc80      	pop	{r7}
 8005050:	4770      	bx	lr
	...

08005054 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
 8005060:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8005062:	2300      	movs	r3, #0
 8005064:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d109      	bne.n	8005080 <HAL_TIM_PWM_Start_DMA+0x2c>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005072:	b2db      	uxtb	r3, r3
 8005074:	2b02      	cmp	r3, #2
 8005076:	bf0c      	ite	eq
 8005078:	2301      	moveq	r3, #1
 800507a:	2300      	movne	r3, #0
 800507c:	b2db      	uxtb	r3, r3
 800507e:	e022      	b.n	80050c6 <HAL_TIM_PWM_Start_DMA+0x72>
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2b04      	cmp	r3, #4
 8005084:	d109      	bne.n	800509a <HAL_TIM_PWM_Start_DMA+0x46>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800508c:	b2db      	uxtb	r3, r3
 800508e:	2b02      	cmp	r3, #2
 8005090:	bf0c      	ite	eq
 8005092:	2301      	moveq	r3, #1
 8005094:	2300      	movne	r3, #0
 8005096:	b2db      	uxtb	r3, r3
 8005098:	e015      	b.n	80050c6 <HAL_TIM_PWM_Start_DMA+0x72>
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	2b08      	cmp	r3, #8
 800509e:	d109      	bne.n	80050b4 <HAL_TIM_PWM_Start_DMA+0x60>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	bf0c      	ite	eq
 80050ac:	2301      	moveq	r3, #1
 80050ae:	2300      	movne	r3, #0
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	e008      	b.n	80050c6 <HAL_TIM_PWM_Start_DMA+0x72>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	bf0c      	ite	eq
 80050c0:	2301      	moveq	r3, #1
 80050c2:	2300      	movne	r3, #0
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80050ca:	2302      	movs	r3, #2
 80050cc:	e153      	b.n	8005376 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d109      	bne.n	80050e8 <HAL_TIM_PWM_Start_DMA+0x94>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	2b01      	cmp	r3, #1
 80050de:	bf0c      	ite	eq
 80050e0:	2301      	moveq	r3, #1
 80050e2:	2300      	movne	r3, #0
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	e022      	b.n	800512e <HAL_TIM_PWM_Start_DMA+0xda>
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	2b04      	cmp	r3, #4
 80050ec:	d109      	bne.n	8005102 <HAL_TIM_PWM_Start_DMA+0xae>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	bf0c      	ite	eq
 80050fa:	2301      	moveq	r3, #1
 80050fc:	2300      	movne	r3, #0
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	e015      	b.n	800512e <HAL_TIM_PWM_Start_DMA+0xda>
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	2b08      	cmp	r3, #8
 8005106:	d109      	bne.n	800511c <HAL_TIM_PWM_Start_DMA+0xc8>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b01      	cmp	r3, #1
 8005112:	bf0c      	ite	eq
 8005114:	2301      	moveq	r3, #1
 8005116:	2300      	movne	r3, #0
 8005118:	b2db      	uxtb	r3, r3
 800511a:	e008      	b.n	800512e <HAL_TIM_PWM_Start_DMA+0xda>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005122:	b2db      	uxtb	r3, r3
 8005124:	2b01      	cmp	r3, #1
 8005126:	bf0c      	ite	eq
 8005128:	2301      	moveq	r3, #1
 800512a:	2300      	movne	r3, #0
 800512c:	b2db      	uxtb	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d024      	beq.n	800517c <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d002      	beq.n	800513e <HAL_TIM_PWM_Start_DMA+0xea>
 8005138:	887b      	ldrh	r3, [r7, #2]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e119      	b.n	8005376 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d104      	bne.n	8005152 <HAL_TIM_PWM_Start_DMA+0xfe>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005150:	e016      	b.n	8005180 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	2b04      	cmp	r3, #4
 8005156:	d104      	bne.n	8005162 <HAL_TIM_PWM_Start_DMA+0x10e>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2202      	movs	r2, #2
 800515c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005160:	e00e      	b.n	8005180 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	2b08      	cmp	r3, #8
 8005166:	d104      	bne.n	8005172 <HAL_TIM_PWM_Start_DMA+0x11e>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2202      	movs	r2, #2
 800516c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005170:	e006      	b.n	8005180 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2202      	movs	r2, #2
 8005176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800517a:	e001      	b.n	8005180 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e0fa      	b.n	8005376 <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b0c      	cmp	r3, #12
 8005184:	f200 80ae 	bhi.w	80052e4 <HAL_TIM_PWM_Start_DMA+0x290>
 8005188:	a201      	add	r2, pc, #4	@ (adr r2, 8005190 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800518a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518e:	bf00      	nop
 8005190:	080051c5 	.word	0x080051c5
 8005194:	080052e5 	.word	0x080052e5
 8005198:	080052e5 	.word	0x080052e5
 800519c:	080052e5 	.word	0x080052e5
 80051a0:	0800520d 	.word	0x0800520d
 80051a4:	080052e5 	.word	0x080052e5
 80051a8:	080052e5 	.word	0x080052e5
 80051ac:	080052e5 	.word	0x080052e5
 80051b0:	08005255 	.word	0x08005255
 80051b4:	080052e5 	.word	0x080052e5
 80051b8:	080052e5 	.word	0x080052e5
 80051bc:	080052e5 	.word	0x080052e5
 80051c0:	0800529d 	.word	0x0800529d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c8:	4a6d      	ldr	r2, [pc, #436]	@ (8005380 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80051ca:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d0:	4a6c      	ldr	r2, [pc, #432]	@ (8005384 <HAL_TIM_PWM_Start_DMA+0x330>)
 80051d2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d8:	4a6b      	ldr	r2, [pc, #428]	@ (8005388 <HAL_TIM_PWM_Start_DMA+0x334>)
 80051da:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80051e0:	6879      	ldr	r1, [r7, #4]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3334      	adds	r3, #52	@ 0x34
 80051e8:	461a      	mov	r2, r3
 80051ea:	887b      	ldrh	r3, [r7, #2]
 80051ec:	f7fe fe7e 	bl	8003eec <HAL_DMA_Start_IT>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d001      	beq.n	80051fa <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e0bd      	b.n	8005376 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68da      	ldr	r2, [r3, #12]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005208:	60da      	str	r2, [r3, #12]
      break;
 800520a:	e06e      	b.n	80052ea <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005210:	4a5b      	ldr	r2, [pc, #364]	@ (8005380 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8005212:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005218:	4a5a      	ldr	r2, [pc, #360]	@ (8005384 <HAL_TIM_PWM_Start_DMA+0x330>)
 800521a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005220:	4a59      	ldr	r2, [pc, #356]	@ (8005388 <HAL_TIM_PWM_Start_DMA+0x334>)
 8005222:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8005228:	6879      	ldr	r1, [r7, #4]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3338      	adds	r3, #56	@ 0x38
 8005230:	461a      	mov	r2, r3
 8005232:	887b      	ldrh	r3, [r7, #2]
 8005234:	f7fe fe5a 	bl	8003eec <HAL_DMA_Start_IT>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d001      	beq.n	8005242 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e099      	b.n	8005376 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68da      	ldr	r2, [r3, #12]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005250:	60da      	str	r2, [r3, #12]
      break;
 8005252:	e04a      	b.n	80052ea <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005258:	4a49      	ldr	r2, [pc, #292]	@ (8005380 <HAL_TIM_PWM_Start_DMA+0x32c>)
 800525a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005260:	4a48      	ldr	r2, [pc, #288]	@ (8005384 <HAL_TIM_PWM_Start_DMA+0x330>)
 8005262:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005268:	4a47      	ldr	r2, [pc, #284]	@ (8005388 <HAL_TIM_PWM_Start_DMA+0x334>)
 800526a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8005270:	6879      	ldr	r1, [r7, #4]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	333c      	adds	r3, #60	@ 0x3c
 8005278:	461a      	mov	r2, r3
 800527a:	887b      	ldrh	r3, [r7, #2]
 800527c:	f7fe fe36 	bl	8003eec <HAL_DMA_Start_IT>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d001      	beq.n	800528a <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e075      	b.n	8005376 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68da      	ldr	r2, [r3, #12]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005298:	60da      	str	r2, [r3, #12]
      break;
 800529a:	e026      	b.n	80052ea <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a0:	4a37      	ldr	r2, [pc, #220]	@ (8005380 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80052a2:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a8:	4a36      	ldr	r2, [pc, #216]	@ (8005384 <HAL_TIM_PWM_Start_DMA+0x330>)
 80052aa:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052b0:	4a35      	ldr	r2, [pc, #212]	@ (8005388 <HAL_TIM_PWM_Start_DMA+0x334>)
 80052b2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80052b8:	6879      	ldr	r1, [r7, #4]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	3340      	adds	r3, #64	@ 0x40
 80052c0:	461a      	mov	r2, r3
 80052c2:	887b      	ldrh	r3, [r7, #2]
 80052c4:	f7fe fe12 	bl	8003eec <HAL_DMA_Start_IT>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e051      	b.n	8005376 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68da      	ldr	r2, [r3, #12]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80052e0:	60da      	str	r2, [r3, #12]
      break;
 80052e2:	e002      	b.n	80052ea <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	75fb      	strb	r3, [r7, #23]
      break;
 80052e8:	bf00      	nop
  }

  if (status == HAL_OK)
 80052ea:	7dfb      	ldrb	r3, [r7, #23]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d141      	bne.n	8005374 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2201      	movs	r2, #1
 80052f6:	68b9      	ldr	r1, [r7, #8]
 80052f8:	4618      	mov	r0, r3
 80052fa:	f000 ff1f 	bl	800613c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a22      	ldr	r2, [pc, #136]	@ (800538c <HAL_TIM_PWM_Start_DMA+0x338>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d107      	bne.n	8005318 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005316:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a1b      	ldr	r2, [pc, #108]	@ (800538c <HAL_TIM_PWM_Start_DMA+0x338>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d00e      	beq.n	8005340 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800532a:	d009      	beq.n	8005340 <HAL_TIM_PWM_Start_DMA+0x2ec>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a17      	ldr	r2, [pc, #92]	@ (8005390 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d004      	beq.n	8005340 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a16      	ldr	r2, [pc, #88]	@ (8005394 <HAL_TIM_PWM_Start_DMA+0x340>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d111      	bne.n	8005364 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f003 0307 	and.w	r3, r3, #7
 800534a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	2b06      	cmp	r3, #6
 8005350:	d010      	beq.n	8005374 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0201 	orr.w	r2, r2, #1
 8005360:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005362:	e007      	b.n	8005374 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f042 0201 	orr.w	r2, r2, #1
 8005372:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005374:	7dfb      	ldrb	r3, [r7, #23]
}
 8005376:	4618      	mov	r0, r3
 8005378:	3718      	adds	r7, #24
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	08005b15 	.word	0x08005b15
 8005384:	08005bbd 	.word	0x08005bbd
 8005388:	08005a83 	.word	0x08005a83
 800538c:	40012c00 	.word	0x40012c00
 8005390:	40000400 	.word	0x40000400
 8005394:	40000800 	.word	0x40000800

08005398 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053a2:	2300      	movs	r3, #0
 80053a4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b0c      	cmp	r3, #12
 80053aa:	d855      	bhi.n	8005458 <HAL_TIM_PWM_Stop_DMA+0xc0>
 80053ac:	a201      	add	r2, pc, #4	@ (adr r2, 80053b4 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80053ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b2:	bf00      	nop
 80053b4:	080053e9 	.word	0x080053e9
 80053b8:	08005459 	.word	0x08005459
 80053bc:	08005459 	.word	0x08005459
 80053c0:	08005459 	.word	0x08005459
 80053c4:	08005405 	.word	0x08005405
 80053c8:	08005459 	.word	0x08005459
 80053cc:	08005459 	.word	0x08005459
 80053d0:	08005459 	.word	0x08005459
 80053d4:	08005421 	.word	0x08005421
 80053d8:	08005459 	.word	0x08005459
 80053dc:	08005459 	.word	0x08005459
 80053e0:	08005459 	.word	0x08005459
 80053e4:	0800543d 	.word	0x0800543d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68da      	ldr	r2, [r3, #12]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80053f6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7fe fe11 	bl	8004024 <HAL_DMA_Abort_IT>
      break;
 8005402:	e02c      	b.n	800545e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68da      	ldr	r2, [r3, #12]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005412:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005418:	4618      	mov	r0, r3
 800541a:	f7fe fe03 	bl	8004024 <HAL_DMA_Abort_IT>
      break;
 800541e:	e01e      	b.n	800545e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68da      	ldr	r2, [r3, #12]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800542e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005434:	4618      	mov	r0, r3
 8005436:	f7fe fdf5 	bl	8004024 <HAL_DMA_Abort_IT>
      break;
 800543a:	e010      	b.n	800545e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68da      	ldr	r2, [r3, #12]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800544a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005450:	4618      	mov	r0, r3
 8005452:	f7fe fde7 	bl	8004024 <HAL_DMA_Abort_IT>
      break;
 8005456:	e002      	b.n	800545e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	73fb      	strb	r3, [r7, #15]
      break;
 800545c:	bf00      	nop
  }

  if (status == HAL_OK)
 800545e:	7bfb      	ldrb	r3, [r7, #15]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d157      	bne.n	8005514 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2200      	movs	r2, #0
 800546a:	6839      	ldr	r1, [r7, #0]
 800546c:	4618      	mov	r0, r3
 800546e:	f000 fe65 	bl	800613c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a2a      	ldr	r2, [pc, #168]	@ (8005520 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d117      	bne.n	80054ac <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6a1a      	ldr	r2, [r3, #32]
 8005482:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005486:	4013      	ands	r3, r2
 8005488:	2b00      	cmp	r3, #0
 800548a:	d10f      	bne.n	80054ac <HAL_TIM_PWM_Stop_DMA+0x114>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6a1a      	ldr	r2, [r3, #32]
 8005492:	f240 4344 	movw	r3, #1092	@ 0x444
 8005496:	4013      	ands	r3, r2
 8005498:	2b00      	cmp	r3, #0
 800549a:	d107      	bne.n	80054ac <HAL_TIM_PWM_Stop_DMA+0x114>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80054aa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6a1a      	ldr	r2, [r3, #32]
 80054b2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80054b6:	4013      	ands	r3, r2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10f      	bne.n	80054dc <HAL_TIM_PWM_Stop_DMA+0x144>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6a1a      	ldr	r2, [r3, #32]
 80054c2:	f240 4344 	movw	r3, #1092	@ 0x444
 80054c6:	4013      	ands	r3, r2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d107      	bne.n	80054dc <HAL_TIM_PWM_Stop_DMA+0x144>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f022 0201 	bic.w	r2, r2, #1
 80054da:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d104      	bne.n	80054ec <HAL_TIM_PWM_Stop_DMA+0x154>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054ea:	e013      	b.n	8005514 <HAL_TIM_PWM_Stop_DMA+0x17c>
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	2b04      	cmp	r3, #4
 80054f0:	d104      	bne.n	80054fc <HAL_TIM_PWM_Stop_DMA+0x164>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054fa:	e00b      	b.n	8005514 <HAL_TIM_PWM_Stop_DMA+0x17c>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	2b08      	cmp	r3, #8
 8005500:	d104      	bne.n	800550c <HAL_TIM_PWM_Stop_DMA+0x174>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800550a:	e003      	b.n	8005514 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8005514:	7bfb      	ldrb	r3, [r7, #15]
}
 8005516:	4618      	mov	r0, r3
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	40012c00 	.word	0x40012c00

08005524 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	691b      	ldr	r3, [r3, #16]
 800553a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	f003 0302 	and.w	r3, r3, #2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d020      	beq.n	8005588 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d01b      	beq.n	8005588 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f06f 0202 	mvn.w	r2, #2
 8005558:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2201      	movs	r2, #1
 800555e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	f003 0303 	and.w	r3, r3, #3
 800556a:	2b00      	cmp	r3, #0
 800556c:	d003      	beq.n	8005576 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 fa63 	bl	8005a3a <HAL_TIM_IC_CaptureCallback>
 8005574:	e005      	b.n	8005582 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 fa56 	bl	8005a28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7fb ffe1 	bl	8001544 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f003 0304 	and.w	r3, r3, #4
 800558e:	2b00      	cmp	r3, #0
 8005590:	d020      	beq.n	80055d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f003 0304 	and.w	r3, r3, #4
 8005598:	2b00      	cmp	r3, #0
 800559a:	d01b      	beq.n	80055d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f06f 0204 	mvn.w	r2, #4
 80055a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2202      	movs	r2, #2
 80055aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d003      	beq.n	80055c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 fa3d 	bl	8005a3a <HAL_TIM_IC_CaptureCallback>
 80055c0:	e005      	b.n	80055ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 fa30 	bl	8005a28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f7fb ffbb 	bl	8001544 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	f003 0308 	and.w	r3, r3, #8
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d020      	beq.n	8005620 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f003 0308 	and.w	r3, r3, #8
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d01b      	beq.n	8005620 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f06f 0208 	mvn.w	r2, #8
 80055f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2204      	movs	r2, #4
 80055f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	69db      	ldr	r3, [r3, #28]
 80055fe:	f003 0303 	and.w	r3, r3, #3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d003      	beq.n	800560e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 fa17 	bl	8005a3a <HAL_TIM_IC_CaptureCallback>
 800560c:	e005      	b.n	800561a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 fa0a 	bl	8005a28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7fb ff95 	bl	8001544 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	f003 0310 	and.w	r3, r3, #16
 8005626:	2b00      	cmp	r3, #0
 8005628:	d020      	beq.n	800566c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f003 0310 	and.w	r3, r3, #16
 8005630:	2b00      	cmp	r3, #0
 8005632:	d01b      	beq.n	800566c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f06f 0210 	mvn.w	r2, #16
 800563c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2208      	movs	r2, #8
 8005642:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	69db      	ldr	r3, [r3, #28]
 800564a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800564e:	2b00      	cmp	r3, #0
 8005650:	d003      	beq.n	800565a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f9f1 	bl	8005a3a <HAL_TIM_IC_CaptureCallback>
 8005658:	e005      	b.n	8005666 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f000 f9e4 	bl	8005a28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f7fb ff6f 	bl	8001544 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00c      	beq.n	8005690 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f003 0301 	and.w	r3, r3, #1
 800567c:	2b00      	cmp	r3, #0
 800567e:	d007      	beq.n	8005690 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f06f 0201 	mvn.w	r2, #1
 8005688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f9c3 	bl	8005a16 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00c      	beq.n	80056b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d007      	beq.n	80056b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80056ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 fdcf 	bl	8006252 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d00c      	beq.n	80056d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d007      	beq.n	80056d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80056d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f9c3 	bl	8005a5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	f003 0320 	and.w	r3, r3, #32
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00c      	beq.n	80056fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f003 0320 	and.w	r3, r3, #32
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d007      	beq.n	80056fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f06f 0220 	mvn.w	r2, #32
 80056f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 fda2 	bl	8006240 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056fc:	bf00      	nop
 80056fe:	3710      	adds	r7, #16
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005710:	2300      	movs	r3, #0
 8005712:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800571a:	2b01      	cmp	r3, #1
 800571c:	d101      	bne.n	8005722 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800571e:	2302      	movs	r3, #2
 8005720:	e0ae      	b.n	8005880 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2201      	movs	r2, #1
 8005726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b0c      	cmp	r3, #12
 800572e:	f200 809f 	bhi.w	8005870 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005732:	a201      	add	r2, pc, #4	@ (adr r2, 8005738 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005738:	0800576d 	.word	0x0800576d
 800573c:	08005871 	.word	0x08005871
 8005740:	08005871 	.word	0x08005871
 8005744:	08005871 	.word	0x08005871
 8005748:	080057ad 	.word	0x080057ad
 800574c:	08005871 	.word	0x08005871
 8005750:	08005871 	.word	0x08005871
 8005754:	08005871 	.word	0x08005871
 8005758:	080057ef 	.word	0x080057ef
 800575c:	08005871 	.word	0x08005871
 8005760:	08005871 	.word	0x08005871
 8005764:	08005871 	.word	0x08005871
 8005768:	0800582f 	.word	0x0800582f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68b9      	ldr	r1, [r7, #8]
 8005772:	4618      	mov	r0, r3
 8005774:	f000 fac4 	bl	8005d00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	699a      	ldr	r2, [r3, #24]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f042 0208 	orr.w	r2, r2, #8
 8005786:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699a      	ldr	r2, [r3, #24]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f022 0204 	bic.w	r2, r2, #4
 8005796:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6999      	ldr	r1, [r3, #24]
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	691a      	ldr	r2, [r3, #16]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	430a      	orrs	r2, r1
 80057a8:	619a      	str	r2, [r3, #24]
      break;
 80057aa:	e064      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68b9      	ldr	r1, [r7, #8]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f000 fb0a 	bl	8005dcc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	699a      	ldr	r2, [r3, #24]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	6999      	ldr	r1, [r3, #24]
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	021a      	lsls	r2, r3, #8
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	430a      	orrs	r2, r1
 80057ea:	619a      	str	r2, [r3, #24]
      break;
 80057ec:	e043      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68b9      	ldr	r1, [r7, #8]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f000 fb53 	bl	8005ea0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	69da      	ldr	r2, [r3, #28]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f042 0208 	orr.w	r2, r2, #8
 8005808:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	69da      	ldr	r2, [r3, #28]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 0204 	bic.w	r2, r2, #4
 8005818:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	69d9      	ldr	r1, [r3, #28]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	691a      	ldr	r2, [r3, #16]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	61da      	str	r2, [r3, #28]
      break;
 800582c:	e023      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68b9      	ldr	r1, [r7, #8]
 8005834:	4618      	mov	r0, r3
 8005836:	f000 fb9d 	bl	8005f74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	69da      	ldr	r2, [r3, #28]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005848:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	69da      	ldr	r2, [r3, #28]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005858:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	69d9      	ldr	r1, [r3, #28]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	021a      	lsls	r2, r3, #8
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	61da      	str	r2, [r3, #28]
      break;
 800586e:	e002      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	75fb      	strb	r3, [r7, #23]
      break;
 8005874:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800587e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005880:	4618      	mov	r0, r3
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005892:	2300      	movs	r3, #0
 8005894:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800589c:	2b01      	cmp	r3, #1
 800589e:	d101      	bne.n	80058a4 <HAL_TIM_ConfigClockSource+0x1c>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e0b4      	b.n	8005a0e <HAL_TIM_ConfigClockSource+0x186>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2202      	movs	r2, #2
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80058c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058dc:	d03e      	beq.n	800595c <HAL_TIM_ConfigClockSource+0xd4>
 80058de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058e2:	f200 8087 	bhi.w	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 80058e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058ea:	f000 8086 	beq.w	80059fa <HAL_TIM_ConfigClockSource+0x172>
 80058ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058f2:	d87f      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 80058f4:	2b70      	cmp	r3, #112	@ 0x70
 80058f6:	d01a      	beq.n	800592e <HAL_TIM_ConfigClockSource+0xa6>
 80058f8:	2b70      	cmp	r3, #112	@ 0x70
 80058fa:	d87b      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 80058fc:	2b60      	cmp	r3, #96	@ 0x60
 80058fe:	d050      	beq.n	80059a2 <HAL_TIM_ConfigClockSource+0x11a>
 8005900:	2b60      	cmp	r3, #96	@ 0x60
 8005902:	d877      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005904:	2b50      	cmp	r3, #80	@ 0x50
 8005906:	d03c      	beq.n	8005982 <HAL_TIM_ConfigClockSource+0xfa>
 8005908:	2b50      	cmp	r3, #80	@ 0x50
 800590a:	d873      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 800590c:	2b40      	cmp	r3, #64	@ 0x40
 800590e:	d058      	beq.n	80059c2 <HAL_TIM_ConfigClockSource+0x13a>
 8005910:	2b40      	cmp	r3, #64	@ 0x40
 8005912:	d86f      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005914:	2b30      	cmp	r3, #48	@ 0x30
 8005916:	d064      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005918:	2b30      	cmp	r3, #48	@ 0x30
 800591a:	d86b      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 800591c:	2b20      	cmp	r3, #32
 800591e:	d060      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005920:	2b20      	cmp	r3, #32
 8005922:	d867      	bhi.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005924:	2b00      	cmp	r3, #0
 8005926:	d05c      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005928:	2b10      	cmp	r3, #16
 800592a:	d05a      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0x15a>
 800592c:	e062      	b.n	80059f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800593e:	f000 fbde 	bl	80060fe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005950:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	609a      	str	r2, [r3, #8]
      break;
 800595a:	e04f      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800596c:	f000 fbc7 	bl	80060fe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689a      	ldr	r2, [r3, #8]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800597e:	609a      	str	r2, [r3, #8]
      break;
 8005980:	e03c      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800598e:	461a      	mov	r2, r3
 8005990:	f000 fb3e 	bl	8006010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2150      	movs	r1, #80	@ 0x50
 800599a:	4618      	mov	r0, r3
 800599c:	f000 fb95 	bl	80060ca <TIM_ITRx_SetConfig>
      break;
 80059a0:	e02c      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059ae:	461a      	mov	r2, r3
 80059b0:	f000 fb5c 	bl	800606c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2160      	movs	r1, #96	@ 0x60
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 fb85 	bl	80060ca <TIM_ITRx_SetConfig>
      break;
 80059c0:	e01c      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ce:	461a      	mov	r2, r3
 80059d0:	f000 fb1e 	bl	8006010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2140      	movs	r1, #64	@ 0x40
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 fb75 	bl	80060ca <TIM_ITRx_SetConfig>
      break;
 80059e0:	e00c      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4619      	mov	r1, r3
 80059ec:	4610      	mov	r0, r2
 80059ee:	f000 fb6c 	bl	80060ca <TIM_ITRx_SetConfig>
      break;
 80059f2:	e003      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	73fb      	strb	r3, [r7, #15]
      break;
 80059f8:	e000      	b.n	80059fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80059fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b083      	sub	sp, #12
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bc80      	pop	{r7}
 8005a26:	4770      	bx	lr

08005a28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bc80      	pop	{r7}
 8005a38:	4770      	bx	lr

08005a3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b083      	sub	sp, #12
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a42:	bf00      	nop
 8005a44:	370c      	adds	r7, #12
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bc80      	pop	{r7}
 8005a4a:	4770      	bx	lr

08005a4c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bc80      	pop	{r7}
 8005a5c:	4770      	bx	lr

08005a5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a5e:	b480      	push	{r7}
 8005a60:	b083      	sub	sp, #12
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a66:	bf00      	nop
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bc80      	pop	{r7}
 8005a6e:	4770      	bx	lr

08005a70 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bc80      	pop	{r7}
 8005a80:	4770      	bx	lr

08005a82 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b084      	sub	sp, #16
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d107      	bne.n	8005aaa <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005aa8:	e02a      	b.n	8005b00 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d107      	bne.n	8005ac4 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ac2:	e01d      	b.n	8005b00 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d107      	bne.n	8005ade <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2204      	movs	r2, #4
 8005ad2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005adc:	e010      	b.n	8005b00 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d107      	bne.n	8005af8 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2208      	movs	r2, #8
 8005aec:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2201      	movs	r2, #1
 8005af2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005af6:	e003      	b.n	8005b00 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f7ff ffb5 	bl	8005a70 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	771a      	strb	r2, [r3, #28]
}
 8005b0c:	bf00      	nop
 8005b0e:	3710      	adds	r7, #16
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b20:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d10b      	bne.n	8005b44 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d136      	bne.n	8005ba8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b42:	e031      	b.n	8005ba8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d10b      	bne.n	8005b66 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2202      	movs	r2, #2
 8005b52:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d125      	bne.n	8005ba8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b64:	e020      	b.n	8005ba8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d10b      	bne.n	8005b88 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2204      	movs	r2, #4
 8005b74:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d114      	bne.n	8005ba8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b86:	e00f      	b.n	8005ba8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d10a      	bne.n	8005ba8 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2208      	movs	r2, #8
 8005b96:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d103      	bne.n	8005ba8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f7fb fccb 	bl	8001544 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	771a      	strb	r2, [r3, #28]
}
 8005bb4:	bf00      	nop
 8005bb6:	3710      	adds	r7, #16
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b084      	sub	sp, #16
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d103      	bne.n	8005bdc <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	771a      	strb	r2, [r3, #28]
 8005bda:	e019      	b.n	8005c10 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d103      	bne.n	8005bee <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2202      	movs	r2, #2
 8005bea:	771a      	strb	r2, [r3, #28]
 8005bec:	e010      	b.n	8005c10 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d103      	bne.n	8005c00 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2204      	movs	r2, #4
 8005bfc:	771a      	strb	r2, [r3, #28]
 8005bfe:	e007      	b.n	8005c10 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d102      	bne.n	8005c10 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2208      	movs	r2, #8
 8005c0e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f7ff ff1b 	bl	8005a4c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	771a      	strb	r2, [r3, #28]
}
 8005c1c:	bf00      	nop
 8005c1e:	3710      	adds	r7, #16
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a2f      	ldr	r2, [pc, #188]	@ (8005cf4 <TIM_Base_SetConfig+0xd0>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d00b      	beq.n	8005c54 <TIM_Base_SetConfig+0x30>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c42:	d007      	beq.n	8005c54 <TIM_Base_SetConfig+0x30>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a2c      	ldr	r2, [pc, #176]	@ (8005cf8 <TIM_Base_SetConfig+0xd4>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d003      	beq.n	8005c54 <TIM_Base_SetConfig+0x30>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a2b      	ldr	r2, [pc, #172]	@ (8005cfc <TIM_Base_SetConfig+0xd8>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d108      	bne.n	8005c66 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	68fa      	ldr	r2, [r7, #12]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a22      	ldr	r2, [pc, #136]	@ (8005cf4 <TIM_Base_SetConfig+0xd0>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d00b      	beq.n	8005c86 <TIM_Base_SetConfig+0x62>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c74:	d007      	beq.n	8005c86 <TIM_Base_SetConfig+0x62>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a1f      	ldr	r2, [pc, #124]	@ (8005cf8 <TIM_Base_SetConfig+0xd4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d003      	beq.n	8005c86 <TIM_Base_SetConfig+0x62>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a1e      	ldr	r2, [pc, #120]	@ (8005cfc <TIM_Base_SetConfig+0xd8>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d108      	bne.n	8005c98 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	689a      	ldr	r2, [r3, #8]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a0d      	ldr	r2, [pc, #52]	@ (8005cf4 <TIM_Base_SetConfig+0xd0>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d103      	bne.n	8005ccc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	691a      	ldr	r2, [r3, #16]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	691b      	ldr	r3, [r3, #16]
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d005      	beq.n	8005cea <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	f023 0201 	bic.w	r2, r3, #1
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	611a      	str	r2, [r3, #16]
  }
}
 8005cea:	bf00      	nop
 8005cec:	3714      	adds	r7, #20
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bc80      	pop	{r7}
 8005cf2:	4770      	bx	lr
 8005cf4:	40012c00 	.word	0x40012c00
 8005cf8:	40000400 	.word	0x40000400
 8005cfc:	40000800 	.word	0x40000800

08005d00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	f023 0201 	bic.w	r2, r3, #1
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f023 0303 	bic.w	r3, r3, #3
 8005d36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f023 0302 	bic.w	r3, r3, #2
 8005d48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a1c      	ldr	r2, [pc, #112]	@ (8005dc8 <TIM_OC1_SetConfig+0xc8>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d10c      	bne.n	8005d76 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f023 0308 	bic.w	r3, r3, #8
 8005d62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	f023 0304 	bic.w	r3, r3, #4
 8005d74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a13      	ldr	r2, [pc, #76]	@ (8005dc8 <TIM_OC1_SetConfig+0xc8>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d111      	bne.n	8005da2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	699b      	ldr	r3, [r3, #24]
 8005d9c:	693a      	ldr	r2, [r7, #16]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	697a      	ldr	r2, [r7, #20]
 8005dba:	621a      	str	r2, [r3, #32]
}
 8005dbc:	bf00      	nop
 8005dbe:	371c      	adds	r7, #28
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bc80      	pop	{r7}
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	40012c00 	.word	0x40012c00

08005dcc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b087      	sub	sp, #28
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a1b      	ldr	r3, [r3, #32]
 8005de0:	f023 0210 	bic.w	r2, r3, #16
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	021b      	lsls	r3, r3, #8
 8005e0a:	68fa      	ldr	r2, [r7, #12]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	f023 0320 	bic.w	r3, r3, #32
 8005e16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	011b      	lsls	r3, r3, #4
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	4a1d      	ldr	r2, [pc, #116]	@ (8005e9c <TIM_OC2_SetConfig+0xd0>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d10d      	bne.n	8005e48 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	011b      	lsls	r3, r3, #4
 8005e3a:	697a      	ldr	r2, [r7, #20]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a14      	ldr	r2, [pc, #80]	@ (8005e9c <TIM_OC2_SetConfig+0xd0>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d113      	bne.n	8005e78 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	695b      	ldr	r3, [r3, #20]
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	699b      	ldr	r3, [r3, #24]
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	685a      	ldr	r2, [r3, #4]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	697a      	ldr	r2, [r7, #20]
 8005e90:	621a      	str	r2, [r3, #32]
}
 8005e92:	bf00      	nop
 8005e94:	371c      	adds	r7, #28
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bc80      	pop	{r7}
 8005e9a:	4770      	bx	lr
 8005e9c:	40012c00 	.word	0x40012c00

08005ea0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b087      	sub	sp, #28
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a1b      	ldr	r3, [r3, #32]
 8005eae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a1b      	ldr	r3, [r3, #32]
 8005eb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f023 0303 	bic.w	r3, r3, #3
 8005ed6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ee8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8005f70 <TIM_OC3_SetConfig+0xd0>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d10d      	bne.n	8005f1a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	021b      	lsls	r3, r3, #8
 8005f0c:	697a      	ldr	r2, [r7, #20]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a14      	ldr	r2, [pc, #80]	@ (8005f70 <TIM_OC3_SetConfig+0xd0>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d113      	bne.n	8005f4a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	011b      	lsls	r3, r3, #4
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	699b      	ldr	r3, [r3, #24]
 8005f42:	011b      	lsls	r3, r3, #4
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	685a      	ldr	r2, [r3, #4]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	621a      	str	r2, [r3, #32]
}
 8005f64:	bf00      	nop
 8005f66:	371c      	adds	r7, #28
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bc80      	pop	{r7}
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	40012c00 	.word	0x40012c00

08005f74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b087      	sub	sp, #28
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6a1b      	ldr	r3, [r3, #32]
 8005f88:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	69db      	ldr	r3, [r3, #28]
 8005f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005faa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	021b      	lsls	r3, r3, #8
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	031b      	lsls	r3, r3, #12
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a0f      	ldr	r2, [pc, #60]	@ (800600c <TIM_OC4_SetConfig+0x98>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d109      	bne.n	8005fe8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005fda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	019b      	lsls	r3, r3, #6
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	685a      	ldr	r2, [r3, #4]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	621a      	str	r2, [r3, #32]
}
 8006002:	bf00      	nop
 8006004:	371c      	adds	r7, #28
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr
 800600c:	40012c00 	.word	0x40012c00

08006010 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	f023 0201 	bic.w	r2, r3, #1
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800603a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	011b      	lsls	r3, r3, #4
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	4313      	orrs	r3, r2
 8006044:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f023 030a 	bic.w	r3, r3, #10
 800604c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800604e:	697a      	ldr	r2, [r7, #20]
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	4313      	orrs	r3, r2
 8006054:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	621a      	str	r2, [r3, #32]
}
 8006062:	bf00      	nop
 8006064:	371c      	adds	r7, #28
 8006066:	46bd      	mov	sp, r7
 8006068:	bc80      	pop	{r7}
 800606a:	4770      	bx	lr

0800606c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800606c:	b480      	push	{r7}
 800606e:	b087      	sub	sp, #28
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6a1b      	ldr	r3, [r3, #32]
 800607c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	f023 0210 	bic.w	r2, r3, #16
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006096:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	031b      	lsls	r3, r3, #12
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	4313      	orrs	r3, r2
 80060a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80060a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	011b      	lsls	r3, r3, #4
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	697a      	ldr	r2, [r7, #20]
 80060be:	621a      	str	r2, [r3, #32]
}
 80060c0:	bf00      	nop
 80060c2:	371c      	adds	r7, #28
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bc80      	pop	{r7}
 80060c8:	4770      	bx	lr

080060ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b085      	sub	sp, #20
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
 80060d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060e2:	683a      	ldr	r2, [r7, #0]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	f043 0307 	orr.w	r3, r3, #7
 80060ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	609a      	str	r2, [r3, #8]
}
 80060f4:	bf00      	nop
 80060f6:	3714      	adds	r7, #20
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bc80      	pop	{r7}
 80060fc:	4770      	bx	lr

080060fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060fe:	b480      	push	{r7}
 8006100:	b087      	sub	sp, #28
 8006102:	af00      	add	r7, sp, #0
 8006104:	60f8      	str	r0, [r7, #12]
 8006106:	60b9      	str	r1, [r7, #8]
 8006108:	607a      	str	r2, [r7, #4]
 800610a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006118:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	021a      	lsls	r2, r3, #8
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	431a      	orrs	r2, r3
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	4313      	orrs	r3, r2
 8006126:	697a      	ldr	r2, [r7, #20]
 8006128:	4313      	orrs	r3, r2
 800612a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	609a      	str	r2, [r3, #8]
}
 8006132:	bf00      	nop
 8006134:	371c      	adds	r7, #28
 8006136:	46bd      	mov	sp, r7
 8006138:	bc80      	pop	{r7}
 800613a:	4770      	bx	lr

0800613c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	f003 031f 	and.w	r3, r3, #31
 800614e:	2201      	movs	r2, #1
 8006150:	fa02 f303 	lsl.w	r3, r2, r3
 8006154:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6a1a      	ldr	r2, [r3, #32]
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	43db      	mvns	r3, r3
 800615e:	401a      	ands	r2, r3
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6a1a      	ldr	r2, [r3, #32]
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	f003 031f 	and.w	r3, r3, #31
 800616e:	6879      	ldr	r1, [r7, #4]
 8006170:	fa01 f303 	lsl.w	r3, r1, r3
 8006174:	431a      	orrs	r2, r3
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	621a      	str	r2, [r3, #32]
}
 800617a:	bf00      	nop
 800617c:	371c      	adds	r7, #28
 800617e:	46bd      	mov	sp, r7
 8006180:	bc80      	pop	{r7}
 8006182:	4770      	bx	lr

08006184 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006194:	2b01      	cmp	r3, #1
 8006196:	d101      	bne.n	800619c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006198:	2302      	movs	r3, #2
 800619a:	e046      	b.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a16      	ldr	r2, [pc, #88]	@ (8006234 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d00e      	beq.n	80061fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061e8:	d009      	beq.n	80061fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a12      	ldr	r2, [pc, #72]	@ (8006238 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d004      	beq.n	80061fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a10      	ldr	r2, [pc, #64]	@ (800623c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d10c      	bne.n	8006218 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006204:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	4313      	orrs	r3, r2
 800620e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68ba      	ldr	r2, [r7, #8]
 8006216:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2200      	movs	r2, #0
 8006224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3714      	adds	r7, #20
 800622e:	46bd      	mov	sp, r7
 8006230:	bc80      	pop	{r7}
 8006232:	4770      	bx	lr
 8006234:	40012c00 	.word	0x40012c00
 8006238:	40000400 	.word	0x40000400
 800623c:	40000800 	.word	0x40000800

08006240 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	bc80      	pop	{r7}
 8006250:	4770      	bx	lr

08006252 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006252:	b480      	push	{r7}
 8006254:	b083      	sub	sp, #12
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800625a:	bf00      	nop
 800625c:	370c      	adds	r7, #12
 800625e:	46bd      	mov	sp, r7
 8006260:	bc80      	pop	{r7}
 8006262:	4770      	bx	lr

08006264 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d101      	bne.n	8006276 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e042      	b.n	80062fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d106      	bne.n	8006290 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f7fc fd88 	bl	8002da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2224      	movs	r2, #36	@ 0x24
 8006294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68da      	ldr	r2, [r3, #12]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80062a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 fdb7 	bl	8006e1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	691a      	ldr	r2, [r3, #16]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	695a      	ldr	r2, [r3, #20]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68da      	ldr	r2, [r3, #12]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2200      	movs	r2, #0
 80062e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2220      	movs	r2, #32
 80062e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2220      	movs	r2, #32
 80062f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3708      	adds	r7, #8
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}

08006304 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b08a      	sub	sp, #40	@ 0x28
 8006308:	af02      	add	r7, sp, #8
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	603b      	str	r3, [r7, #0]
 8006310:	4613      	mov	r3, r2
 8006312:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006314:	2300      	movs	r3, #0
 8006316:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2b20      	cmp	r3, #32
 8006322:	d175      	bne.n	8006410 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d002      	beq.n	8006330 <HAL_UART_Transmit+0x2c>
 800632a:	88fb      	ldrh	r3, [r7, #6]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d101      	bne.n	8006334 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e06e      	b.n	8006412 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2221      	movs	r2, #33	@ 0x21
 800633e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006342:	f7fd fc3d 	bl	8003bc0 <HAL_GetTick>
 8006346:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	88fa      	ldrh	r2, [r7, #6]
 800634c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	88fa      	ldrh	r2, [r7, #6]
 8006352:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800635c:	d108      	bne.n	8006370 <HAL_UART_Transmit+0x6c>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d104      	bne.n	8006370 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006366:	2300      	movs	r3, #0
 8006368:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	61bb      	str	r3, [r7, #24]
 800636e:	e003      	b.n	8006378 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006374:	2300      	movs	r3, #0
 8006376:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006378:	e02e      	b.n	80063d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	2200      	movs	r2, #0
 8006382:	2180      	movs	r1, #128	@ 0x80
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f000 fb1c 	bl	80069c2 <UART_WaitOnFlagUntilTimeout>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d005      	beq.n	800639c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2220      	movs	r2, #32
 8006394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006398:	2303      	movs	r3, #3
 800639a:	e03a      	b.n	8006412 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d10b      	bne.n	80063ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	881b      	ldrh	r3, [r3, #0]
 80063a6:	461a      	mov	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	3302      	adds	r3, #2
 80063b6:	61bb      	str	r3, [r7, #24]
 80063b8:	e007      	b.n	80063ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80063ba:	69fb      	ldr	r3, [r7, #28]
 80063bc:	781a      	ldrb	r2, [r3, #0]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	3301      	adds	r3, #1
 80063c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	3b01      	subs	r3, #1
 80063d2:	b29a      	uxth	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80063dc:	b29b      	uxth	r3, r3
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1cb      	bne.n	800637a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	9300      	str	r3, [sp, #0]
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	2200      	movs	r2, #0
 80063ea:	2140      	movs	r1, #64	@ 0x40
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f000 fae8 	bl	80069c2 <UART_WaitOnFlagUntilTimeout>
 80063f2:	4603      	mov	r3, r0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d005      	beq.n	8006404 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2220      	movs	r2, #32
 80063fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006400:	2303      	movs	r3, #3
 8006402:	e006      	b.n	8006412 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2220      	movs	r2, #32
 8006408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800640c:	2300      	movs	r3, #0
 800640e:	e000      	b.n	8006412 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006410:	2302      	movs	r3, #2
  }
}
 8006412:	4618      	mov	r0, r3
 8006414:	3720      	adds	r7, #32
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}

0800641a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800641a:	b580      	push	{r7, lr}
 800641c:	b084      	sub	sp, #16
 800641e:	af00      	add	r7, sp, #0
 8006420:	60f8      	str	r0, [r7, #12]
 8006422:	60b9      	str	r1, [r7, #8]
 8006424:	4613      	mov	r3, r2
 8006426:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800642e:	b2db      	uxtb	r3, r3
 8006430:	2b20      	cmp	r3, #32
 8006432:	d112      	bne.n	800645a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d002      	beq.n	8006440 <HAL_UART_Receive_IT+0x26>
 800643a:	88fb      	ldrh	r3, [r7, #6]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d101      	bne.n	8006444 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e00b      	b.n	800645c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800644a:	88fb      	ldrh	r3, [r7, #6]
 800644c:	461a      	mov	r2, r3
 800644e:	68b9      	ldr	r1, [r7, #8]
 8006450:	68f8      	ldr	r0, [r7, #12]
 8006452:	f000 fb0f 	bl	8006a74 <UART_Start_Receive_IT>
 8006456:	4603      	mov	r3, r0
 8006458:	e000      	b.n	800645c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800645a:	2302      	movs	r3, #2
  }
}
 800645c:	4618      	mov	r0, r3
 800645e:	3710      	adds	r7, #16
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}

08006464 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b0ba      	sub	sp, #232	@ 0xe8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800648a:	2300      	movs	r3, #0
 800648c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006490:	2300      	movs	r3, #0
 8006492:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800649a:	f003 030f 	and.w	r3, r3, #15
 800649e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80064a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d10f      	bne.n	80064ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ae:	f003 0320 	and.w	r3, r3, #32
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d009      	beq.n	80064ca <HAL_UART_IRQHandler+0x66>
 80064b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064ba:	f003 0320 	and.w	r3, r3, #32
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d003      	beq.n	80064ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 fbec 	bl	8006ca0 <UART_Receive_IT>
      return;
 80064c8:	e25b      	b.n	8006982 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80064ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	f000 80de 	beq.w	8006690 <HAL_UART_IRQHandler+0x22c>
 80064d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064d8:	f003 0301 	and.w	r3, r3, #1
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d106      	bne.n	80064ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f000 80d1 	beq.w	8006690 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00b      	beq.n	8006512 <HAL_UART_IRQHandler+0xae>
 80064fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006502:	2b00      	cmp	r3, #0
 8006504:	d005      	beq.n	8006512 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800650a:	f043 0201 	orr.w	r2, r3, #1
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006516:	f003 0304 	and.w	r3, r3, #4
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00b      	beq.n	8006536 <HAL_UART_IRQHandler+0xd2>
 800651e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	2b00      	cmp	r3, #0
 8006528:	d005      	beq.n	8006536 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800652e:	f043 0202 	orr.w	r2, r3, #2
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800653a:	f003 0302 	and.w	r3, r3, #2
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00b      	beq.n	800655a <HAL_UART_IRQHandler+0xf6>
 8006542:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b00      	cmp	r3, #0
 800654c:	d005      	beq.n	800655a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006552:	f043 0204 	orr.w	r2, r3, #4
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800655a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800655e:	f003 0308 	and.w	r3, r3, #8
 8006562:	2b00      	cmp	r3, #0
 8006564:	d011      	beq.n	800658a <HAL_UART_IRQHandler+0x126>
 8006566:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800656a:	f003 0320 	and.w	r3, r3, #32
 800656e:	2b00      	cmp	r3, #0
 8006570:	d105      	bne.n	800657e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006572:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006576:	f003 0301 	and.w	r3, r3, #1
 800657a:	2b00      	cmp	r3, #0
 800657c:	d005      	beq.n	800658a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006582:	f043 0208 	orr.w	r2, r3, #8
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800658e:	2b00      	cmp	r3, #0
 8006590:	f000 81f2 	beq.w	8006978 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006598:	f003 0320 	and.w	r3, r3, #32
 800659c:	2b00      	cmp	r3, #0
 800659e:	d008      	beq.n	80065b2 <HAL_UART_IRQHandler+0x14e>
 80065a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065a4:	f003 0320 	and.w	r3, r3, #32
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d002      	beq.n	80065b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 fb77 	bl	8006ca0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	695b      	ldr	r3, [r3, #20]
 80065b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065bc:	2b00      	cmp	r3, #0
 80065be:	bf14      	ite	ne
 80065c0:	2301      	movne	r3, #1
 80065c2:	2300      	moveq	r3, #0
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ce:	f003 0308 	and.w	r3, r3, #8
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d103      	bne.n	80065de <HAL_UART_IRQHandler+0x17a>
 80065d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d04f      	beq.n	800667e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 fa81 	bl	8006ae6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d041      	beq.n	8006676 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	3314      	adds	r3, #20
 80065f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006600:	e853 3f00 	ldrex	r3, [r3]
 8006604:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006608:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800660c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006610:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	3314      	adds	r3, #20
 800661a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800661e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006622:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006626:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800662a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800662e:	e841 2300 	strex	r3, r2, [r1]
 8006632:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006636:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1d9      	bne.n	80065f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006642:	2b00      	cmp	r3, #0
 8006644:	d013      	beq.n	800666e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800664a:	4a7e      	ldr	r2, [pc, #504]	@ (8006844 <HAL_UART_IRQHandler+0x3e0>)
 800664c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006652:	4618      	mov	r0, r3
 8006654:	f7fd fce6 	bl	8004024 <HAL_DMA_Abort_IT>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d016      	beq.n	800668c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006662:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006668:	4610      	mov	r0, r2
 800666a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800666c:	e00e      	b.n	800668c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 f993 	bl	800699a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006674:	e00a      	b.n	800668c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 f98f 	bl	800699a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800667c:	e006      	b.n	800668c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f98b 	bl	800699a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800668a:	e175      	b.n	8006978 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800668c:	bf00      	nop
    return;
 800668e:	e173      	b.n	8006978 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006694:	2b01      	cmp	r3, #1
 8006696:	f040 814f 	bne.w	8006938 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800669a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800669e:	f003 0310 	and.w	r3, r3, #16
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	f000 8148 	beq.w	8006938 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80066a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066ac:	f003 0310 	and.w	r3, r3, #16
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 8141 	beq.w	8006938 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066b6:	2300      	movs	r3, #0
 80066b8:	60bb      	str	r3, [r7, #8]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	60bb      	str	r3, [r7, #8]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	60bb      	str	r3, [r7, #8]
 80066ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f000 80b6 	beq.w	8006848 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	f000 8145 	beq.w	800697c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066fa:	429a      	cmp	r2, r3
 80066fc:	f080 813e 	bcs.w	800697c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006706:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	2b20      	cmp	r3, #32
 8006710:	f000 8088 	beq.w	8006824 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006722:	e853 3f00 	ldrex	r3, [r3]
 8006726:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800672a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800672e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006732:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	330c      	adds	r3, #12
 800673c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006740:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006744:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006748:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800674c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006750:	e841 2300 	strex	r3, r2, [r1]
 8006754:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006758:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800675c:	2b00      	cmp	r3, #0
 800675e:	d1d9      	bne.n	8006714 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	3314      	adds	r3, #20
 8006766:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006768:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800676a:	e853 3f00 	ldrex	r3, [r3]
 800676e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006770:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006772:	f023 0301 	bic.w	r3, r3, #1
 8006776:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	3314      	adds	r3, #20
 8006780:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006784:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006788:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800678c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006790:	e841 2300 	strex	r3, r2, [r1]
 8006794:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006796:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006798:	2b00      	cmp	r3, #0
 800679a:	d1e1      	bne.n	8006760 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	3314      	adds	r3, #20
 80067a2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067a6:	e853 3f00 	ldrex	r3, [r3]
 80067aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80067ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	3314      	adds	r3, #20
 80067bc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80067c0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80067c2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80067c6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80067c8:	e841 2300 	strex	r3, r2, [r1]
 80067cc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80067ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1e3      	bne.n	800679c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2220      	movs	r2, #32
 80067d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	330c      	adds	r3, #12
 80067e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ec:	e853 3f00 	ldrex	r3, [r3]
 80067f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80067f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067f4:	f023 0310 	bic.w	r3, r3, #16
 80067f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	330c      	adds	r3, #12
 8006802:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006806:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006808:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800680c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800680e:	e841 2300 	strex	r3, r2, [r1]
 8006812:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006814:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006816:	2b00      	cmp	r3, #0
 8006818:	d1e3      	bne.n	80067e2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800681e:	4618      	mov	r0, r3
 8006820:	f7fd fbc4 	bl	8003fac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2202      	movs	r2, #2
 8006828:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006832:	b29b      	uxth	r3, r3
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	b29b      	uxth	r3, r3
 8006838:	4619      	mov	r1, r3
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 f8b6 	bl	80069ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006840:	e09c      	b.n	800697c <HAL_UART_IRQHandler+0x518>
 8006842:	bf00      	nop
 8006844:	08006bab 	.word	0x08006bab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006850:	b29b      	uxth	r3, r3
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800685c:	b29b      	uxth	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	f000 808e 	beq.w	8006980 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006864:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006868:	2b00      	cmp	r3, #0
 800686a:	f000 8089 	beq.w	8006980 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	330c      	adds	r3, #12
 8006874:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800687e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006880:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006884:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	330c      	adds	r3, #12
 800688e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006892:	647a      	str	r2, [r7, #68]	@ 0x44
 8006894:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006898:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e3      	bne.n	800686e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	3314      	adds	r3, #20
 80068ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b0:	e853 3f00 	ldrex	r3, [r3]
 80068b4:	623b      	str	r3, [r7, #32]
   return(result);
 80068b6:	6a3b      	ldr	r3, [r7, #32]
 80068b8:	f023 0301 	bic.w	r3, r3, #1
 80068bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	3314      	adds	r3, #20
 80068c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80068ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80068cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068d2:	e841 2300 	strex	r3, r2, [r1]
 80068d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1e3      	bne.n	80068a6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2220      	movs	r2, #32
 80068e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	330c      	adds	r3, #12
 80068f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	e853 3f00 	ldrex	r3, [r3]
 80068fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f023 0310 	bic.w	r3, r3, #16
 8006902:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	330c      	adds	r3, #12
 800690c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006910:	61fa      	str	r2, [r7, #28]
 8006912:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006914:	69b9      	ldr	r1, [r7, #24]
 8006916:	69fa      	ldr	r2, [r7, #28]
 8006918:	e841 2300 	strex	r3, r2, [r1]
 800691c:	617b      	str	r3, [r7, #20]
   return(result);
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1e3      	bne.n	80068ec <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2202      	movs	r2, #2
 8006928:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800692a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800692e:	4619      	mov	r1, r3
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 f83b 	bl	80069ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006936:	e023      	b.n	8006980 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800693c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006940:	2b00      	cmp	r3, #0
 8006942:	d009      	beq.n	8006958 <HAL_UART_IRQHandler+0x4f4>
 8006944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006948:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 f93e 	bl	8006bd2 <UART_Transmit_IT>
    return;
 8006956:	e014      	b.n	8006982 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800695c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006960:	2b00      	cmp	r3, #0
 8006962:	d00e      	beq.n	8006982 <HAL_UART_IRQHandler+0x51e>
 8006964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800696c:	2b00      	cmp	r3, #0
 800696e:	d008      	beq.n	8006982 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f000 f97d 	bl	8006c70 <UART_EndTransmit_IT>
    return;
 8006976:	e004      	b.n	8006982 <HAL_UART_IRQHandler+0x51e>
    return;
 8006978:	bf00      	nop
 800697a:	e002      	b.n	8006982 <HAL_UART_IRQHandler+0x51e>
      return;
 800697c:	bf00      	nop
 800697e:	e000      	b.n	8006982 <HAL_UART_IRQHandler+0x51e>
      return;
 8006980:	bf00      	nop
  }
}
 8006982:	37e8      	adds	r7, #232	@ 0xe8
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006988:	b480      	push	{r7}
 800698a:	b083      	sub	sp, #12
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006990:	bf00      	nop
 8006992:	370c      	adds	r7, #12
 8006994:	46bd      	mov	sp, r7
 8006996:	bc80      	pop	{r7}
 8006998:	4770      	bx	lr

0800699a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800699a:	b480      	push	{r7}
 800699c:	b083      	sub	sp, #12
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80069a2:	bf00      	nop
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bc80      	pop	{r7}
 80069aa:	4770      	bx	lr

080069ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	460b      	mov	r3, r1
 80069b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069b8:	bf00      	nop
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	bc80      	pop	{r7}
 80069c0:	4770      	bx	lr

080069c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80069c2:	b580      	push	{r7, lr}
 80069c4:	b086      	sub	sp, #24
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	60f8      	str	r0, [r7, #12]
 80069ca:	60b9      	str	r1, [r7, #8]
 80069cc:	603b      	str	r3, [r7, #0]
 80069ce:	4613      	mov	r3, r2
 80069d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069d2:	e03b      	b.n	8006a4c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069da:	d037      	beq.n	8006a4c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069dc:	f7fd f8f0 	bl	8003bc0 <HAL_GetTick>
 80069e0:	4602      	mov	r2, r0
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	6a3a      	ldr	r2, [r7, #32]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d302      	bcc.n	80069f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80069ec:	6a3b      	ldr	r3, [r7, #32]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d101      	bne.n	80069f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069f2:	2303      	movs	r3, #3
 80069f4:	e03a      	b.n	8006a6c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	f003 0304 	and.w	r3, r3, #4
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d023      	beq.n	8006a4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	2b80      	cmp	r3, #128	@ 0x80
 8006a08:	d020      	beq.n	8006a4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	2b40      	cmp	r3, #64	@ 0x40
 8006a0e:	d01d      	beq.n	8006a4c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f003 0308 	and.w	r3, r3, #8
 8006a1a:	2b08      	cmp	r3, #8
 8006a1c:	d116      	bne.n	8006a4c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006a1e:	2300      	movs	r3, #0
 8006a20:	617b      	str	r3, [r7, #20]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	617b      	str	r3, [r7, #20]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	617b      	str	r3, [r7, #20]
 8006a32:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a34:	68f8      	ldr	r0, [r7, #12]
 8006a36:	f000 f856 	bl	8006ae6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2208      	movs	r2, #8
 8006a3e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e00f      	b.n	8006a6c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	4013      	ands	r3, r2
 8006a56:	68ba      	ldr	r2, [r7, #8]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	bf0c      	ite	eq
 8006a5c:	2301      	moveq	r3, #1
 8006a5e:	2300      	movne	r3, #0
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	461a      	mov	r2, r3
 8006a64:	79fb      	ldrb	r3, [r7, #7]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d0b4      	beq.n	80069d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3718      	adds	r7, #24
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	68ba      	ldr	r2, [r7, #8]
 8006a86:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	88fa      	ldrh	r2, [r7, #6]
 8006a8c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	88fa      	ldrh	r2, [r7, #6]
 8006a92:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2200      	movs	r2, #0
 8006a98:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2222      	movs	r2, #34	@ 0x22
 8006a9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d007      	beq.n	8006aba <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	68da      	ldr	r2, [r3, #12]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ab8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	695a      	ldr	r2, [r3, #20]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f042 0201 	orr.w	r2, r2, #1
 8006ac8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68da      	ldr	r2, [r3, #12]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f042 0220 	orr.w	r2, r2, #32
 8006ad8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bc80      	pop	{r7}
 8006ae4:	4770      	bx	lr

08006ae6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ae6:	b480      	push	{r7}
 8006ae8:	b095      	sub	sp, #84	@ 0x54
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	330c      	adds	r3, #12
 8006af4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006af8:	e853 3f00 	ldrex	r3, [r3]
 8006afc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	330c      	adds	r3, #12
 8006b0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b0e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b16:	e841 2300 	strex	r3, r2, [r1]
 8006b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d1e5      	bne.n	8006aee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	3314      	adds	r3, #20
 8006b28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2a:	6a3b      	ldr	r3, [r7, #32]
 8006b2c:	e853 3f00 	ldrex	r3, [r3]
 8006b30:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	f023 0301 	bic.w	r3, r3, #1
 8006b38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	3314      	adds	r3, #20
 8006b40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b4a:	e841 2300 	strex	r3, r2, [r1]
 8006b4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1e5      	bne.n	8006b22 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d119      	bne.n	8006b92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	330c      	adds	r3, #12
 8006b64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	e853 3f00 	ldrex	r3, [r3]
 8006b6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	f023 0310 	bic.w	r3, r3, #16
 8006b74:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	330c      	adds	r3, #12
 8006b7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b7e:	61ba      	str	r2, [r7, #24]
 8006b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b82:	6979      	ldr	r1, [r7, #20]
 8006b84:	69ba      	ldr	r2, [r7, #24]
 8006b86:	e841 2300 	strex	r3, r2, [r1]
 8006b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1e5      	bne.n	8006b5e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2220      	movs	r2, #32
 8006b96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006ba0:	bf00      	nop
 8006ba2:	3754      	adds	r7, #84	@ 0x54
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bc80      	pop	{r7}
 8006ba8:	4770      	bx	lr

08006baa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b084      	sub	sp, #16
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bc4:	68f8      	ldr	r0, [r7, #12]
 8006bc6:	f7ff fee8 	bl	800699a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bca:	bf00      	nop
 8006bcc:	3710      	adds	r7, #16
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}

08006bd2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006bd2:	b480      	push	{r7}
 8006bd4:	b085      	sub	sp, #20
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b21      	cmp	r3, #33	@ 0x21
 8006be4:	d13e      	bne.n	8006c64 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bee:	d114      	bne.n	8006c1a <UART_Transmit_IT+0x48>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	691b      	ldr	r3, [r3, #16]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d110      	bne.n	8006c1a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6a1b      	ldr	r3, [r3, #32]
 8006bfc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	881b      	ldrh	r3, [r3, #0]
 8006c02:	461a      	mov	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c0c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	1c9a      	adds	r2, r3, #2
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	621a      	str	r2, [r3, #32]
 8006c18:	e008      	b.n	8006c2c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a1b      	ldr	r3, [r3, #32]
 8006c1e:	1c59      	adds	r1, r3, #1
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	6211      	str	r1, [r2, #32]
 8006c24:	781a      	ldrb	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	3b01      	subs	r3, #1
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	4619      	mov	r1, r3
 8006c3a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10f      	bne.n	8006c60 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	68da      	ldr	r2, [r3, #12]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c4e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68da      	ldr	r2, [r3, #12]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c5e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c60:	2300      	movs	r3, #0
 8006c62:	e000      	b.n	8006c66 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c64:	2302      	movs	r3, #2
  }
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3714      	adds	r7, #20
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bc80      	pop	{r7}
 8006c6e:	4770      	bx	lr

08006c70 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68da      	ldr	r2, [r3, #12]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c86:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2220      	movs	r2, #32
 8006c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f7ff fe79 	bl	8006988 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b08c      	sub	sp, #48	@ 0x30
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	2b22      	cmp	r3, #34	@ 0x22
 8006cb2:	f040 80ae 	bne.w	8006e12 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cbe:	d117      	bne.n	8006cf0 <UART_Receive_IT+0x50>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d113      	bne.n	8006cf0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce8:	1c9a      	adds	r2, r3, #2
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	629a      	str	r2, [r3, #40]	@ 0x28
 8006cee:	e026      	b.n	8006d3e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d02:	d007      	beq.n	8006d14 <UART_Receive_IT+0x74>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d10a      	bne.n	8006d22 <UART_Receive_IT+0x82>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	691b      	ldr	r3, [r3, #16]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d106      	bne.n	8006d22 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	b2da      	uxtb	r2, r3
 8006d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d1e:	701a      	strb	r2, [r3, #0]
 8006d20:	e008      	b.n	8006d34 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d2e:	b2da      	uxtb	r2, r3
 8006d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d32:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d38:	1c5a      	adds	r2, r3, #1
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	3b01      	subs	r3, #1
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d15d      	bne.n	8006e0e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	68da      	ldr	r2, [r3, #12]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f022 0220 	bic.w	r2, r2, #32
 8006d60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68da      	ldr	r2, [r3, #12]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	695a      	ldr	r2, [r3, #20]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f022 0201 	bic.w	r2, r2, #1
 8006d80:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2220      	movs	r2, #32
 8006d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d135      	bne.n	8006e04 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	330c      	adds	r3, #12
 8006da4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	e853 3f00 	ldrex	r3, [r3]
 8006dac:	613b      	str	r3, [r7, #16]
   return(result);
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	f023 0310 	bic.w	r3, r3, #16
 8006db4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	330c      	adds	r3, #12
 8006dbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dbe:	623a      	str	r2, [r7, #32]
 8006dc0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc2:	69f9      	ldr	r1, [r7, #28]
 8006dc4:	6a3a      	ldr	r2, [r7, #32]
 8006dc6:	e841 2300 	strex	r3, r2, [r1]
 8006dca:	61bb      	str	r3, [r7, #24]
   return(result);
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1e5      	bne.n	8006d9e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 0310 	and.w	r3, r3, #16
 8006ddc:	2b10      	cmp	r3, #16
 8006dde:	d10a      	bne.n	8006df6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006de0:	2300      	movs	r3, #0
 8006de2:	60fb      	str	r3, [r7, #12]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	60fb      	str	r3, [r7, #12]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	60fb      	str	r3, [r7, #12]
 8006df4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006dfa:	4619      	mov	r1, r3
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f7ff fdd5 	bl	80069ac <HAL_UARTEx_RxEventCallback>
 8006e02:	e002      	b.n	8006e0a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f7fb fa71 	bl	80022ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	e002      	b.n	8006e14 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	e000      	b.n	8006e14 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006e12:	2302      	movs	r3, #2
  }
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3730      	adds	r7, #48	@ 0x30
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	68da      	ldr	r2, [r3, #12]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	689a      	ldr	r2, [r3, #8]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	691b      	ldr	r3, [r3, #16]
 8006e42:	431a      	orrs	r2, r3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006e56:	f023 030c 	bic.w	r3, r3, #12
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	6812      	ldr	r2, [r2, #0]
 8006e5e:	68b9      	ldr	r1, [r7, #8]
 8006e60:	430b      	orrs	r3, r1
 8006e62:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	695b      	ldr	r3, [r3, #20]
 8006e6a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	699a      	ldr	r2, [r3, #24]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	430a      	orrs	r2, r1
 8006e78:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a2c      	ldr	r2, [pc, #176]	@ (8006f30 <UART_SetConfig+0x114>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d103      	bne.n	8006e8c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006e84:	f7fe f80c 	bl	8004ea0 <HAL_RCC_GetPCLK2Freq>
 8006e88:	60f8      	str	r0, [r7, #12]
 8006e8a:	e002      	b.n	8006e92 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006e8c:	f7fd fff4 	bl	8004e78 <HAL_RCC_GetPCLK1Freq>
 8006e90:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	4613      	mov	r3, r2
 8006e96:	009b      	lsls	r3, r3, #2
 8006e98:	4413      	add	r3, r2
 8006e9a:	009a      	lsls	r2, r3, #2
 8006e9c:	441a      	add	r2, r3
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea8:	4a22      	ldr	r2, [pc, #136]	@ (8006f34 <UART_SetConfig+0x118>)
 8006eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8006eae:	095b      	lsrs	r3, r3, #5
 8006eb0:	0119      	lsls	r1, r3, #4
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	4413      	add	r3, r2
 8006eba:	009a      	lsls	r2, r3, #2
 8006ebc:	441a      	add	r2, r3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ec8:	4b1a      	ldr	r3, [pc, #104]	@ (8006f34 <UART_SetConfig+0x118>)
 8006eca:	fba3 0302 	umull	r0, r3, r3, r2
 8006ece:	095b      	lsrs	r3, r3, #5
 8006ed0:	2064      	movs	r0, #100	@ 0x64
 8006ed2:	fb00 f303 	mul.w	r3, r0, r3
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	011b      	lsls	r3, r3, #4
 8006eda:	3332      	adds	r3, #50	@ 0x32
 8006edc:	4a15      	ldr	r2, [pc, #84]	@ (8006f34 <UART_SetConfig+0x118>)
 8006ede:	fba2 2303 	umull	r2, r3, r2, r3
 8006ee2:	095b      	lsrs	r3, r3, #5
 8006ee4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ee8:	4419      	add	r1, r3
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	4613      	mov	r3, r2
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	4413      	add	r3, r2
 8006ef2:	009a      	lsls	r2, r3, #2
 8006ef4:	441a      	add	r2, r3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006f00:	4b0c      	ldr	r3, [pc, #48]	@ (8006f34 <UART_SetConfig+0x118>)
 8006f02:	fba3 0302 	umull	r0, r3, r3, r2
 8006f06:	095b      	lsrs	r3, r3, #5
 8006f08:	2064      	movs	r0, #100	@ 0x64
 8006f0a:	fb00 f303 	mul.w	r3, r0, r3
 8006f0e:	1ad3      	subs	r3, r2, r3
 8006f10:	011b      	lsls	r3, r3, #4
 8006f12:	3332      	adds	r3, #50	@ 0x32
 8006f14:	4a07      	ldr	r2, [pc, #28]	@ (8006f34 <UART_SetConfig+0x118>)
 8006f16:	fba2 2303 	umull	r2, r3, r2, r3
 8006f1a:	095b      	lsrs	r3, r3, #5
 8006f1c:	f003 020f 	and.w	r2, r3, #15
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	440a      	add	r2, r1
 8006f26:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006f28:	bf00      	nop
 8006f2a:	3710      	adds	r7, #16
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	40013800 	.word	0x40013800
 8006f34:	51eb851f 	.word	0x51eb851f

08006f38 <sniprintf>:
 8006f38:	b40c      	push	{r2, r3}
 8006f3a:	b530      	push	{r4, r5, lr}
 8006f3c:	4b18      	ldr	r3, [pc, #96]	@ (8006fa0 <sniprintf+0x68>)
 8006f3e:	1e0c      	subs	r4, r1, #0
 8006f40:	681d      	ldr	r5, [r3, #0]
 8006f42:	b09d      	sub	sp, #116	@ 0x74
 8006f44:	da08      	bge.n	8006f58 <sniprintf+0x20>
 8006f46:	238b      	movs	r3, #139	@ 0x8b
 8006f48:	f04f 30ff 	mov.w	r0, #4294967295
 8006f4c:	602b      	str	r3, [r5, #0]
 8006f4e:	b01d      	add	sp, #116	@ 0x74
 8006f50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f54:	b002      	add	sp, #8
 8006f56:	4770      	bx	lr
 8006f58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006f5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f60:	f04f 0300 	mov.w	r3, #0
 8006f64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006f66:	bf0c      	ite	eq
 8006f68:	4623      	moveq	r3, r4
 8006f6a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f6e:	9304      	str	r3, [sp, #16]
 8006f70:	9307      	str	r3, [sp, #28]
 8006f72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006f76:	9002      	str	r0, [sp, #8]
 8006f78:	9006      	str	r0, [sp, #24]
 8006f7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f7e:	4628      	mov	r0, r5
 8006f80:	ab21      	add	r3, sp, #132	@ 0x84
 8006f82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006f84:	a902      	add	r1, sp, #8
 8006f86:	9301      	str	r3, [sp, #4]
 8006f88:	f000 f9a0 	bl	80072cc <_svfiprintf_r>
 8006f8c:	1c43      	adds	r3, r0, #1
 8006f8e:	bfbc      	itt	lt
 8006f90:	238b      	movlt	r3, #139	@ 0x8b
 8006f92:	602b      	strlt	r3, [r5, #0]
 8006f94:	2c00      	cmp	r4, #0
 8006f96:	d0da      	beq.n	8006f4e <sniprintf+0x16>
 8006f98:	2200      	movs	r2, #0
 8006f9a:	9b02      	ldr	r3, [sp, #8]
 8006f9c:	701a      	strb	r2, [r3, #0]
 8006f9e:	e7d6      	b.n	8006f4e <sniprintf+0x16>
 8006fa0:	20000038 	.word	0x20000038

08006fa4 <memset>:
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	4402      	add	r2, r0
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d100      	bne.n	8006fae <memset+0xa>
 8006fac:	4770      	bx	lr
 8006fae:	f803 1b01 	strb.w	r1, [r3], #1
 8006fb2:	e7f9      	b.n	8006fa8 <memset+0x4>

08006fb4 <__errno>:
 8006fb4:	4b01      	ldr	r3, [pc, #4]	@ (8006fbc <__errno+0x8>)
 8006fb6:	6818      	ldr	r0, [r3, #0]
 8006fb8:	4770      	bx	lr
 8006fba:	bf00      	nop
 8006fbc:	20000038 	.word	0x20000038

08006fc0 <__libc_init_array>:
 8006fc0:	b570      	push	{r4, r5, r6, lr}
 8006fc2:	2600      	movs	r6, #0
 8006fc4:	4d0c      	ldr	r5, [pc, #48]	@ (8006ff8 <__libc_init_array+0x38>)
 8006fc6:	4c0d      	ldr	r4, [pc, #52]	@ (8006ffc <__libc_init_array+0x3c>)
 8006fc8:	1b64      	subs	r4, r4, r5
 8006fca:	10a4      	asrs	r4, r4, #2
 8006fcc:	42a6      	cmp	r6, r4
 8006fce:	d109      	bne.n	8006fe4 <__libc_init_array+0x24>
 8006fd0:	f000 fc76 	bl	80078c0 <_init>
 8006fd4:	2600      	movs	r6, #0
 8006fd6:	4d0a      	ldr	r5, [pc, #40]	@ (8007000 <__libc_init_array+0x40>)
 8006fd8:	4c0a      	ldr	r4, [pc, #40]	@ (8007004 <__libc_init_array+0x44>)
 8006fda:	1b64      	subs	r4, r4, r5
 8006fdc:	10a4      	asrs	r4, r4, #2
 8006fde:	42a6      	cmp	r6, r4
 8006fe0:	d105      	bne.n	8006fee <__libc_init_array+0x2e>
 8006fe2:	bd70      	pop	{r4, r5, r6, pc}
 8006fe4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fe8:	4798      	blx	r3
 8006fea:	3601      	adds	r6, #1
 8006fec:	e7ee      	b.n	8006fcc <__libc_init_array+0xc>
 8006fee:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ff2:	4798      	blx	r3
 8006ff4:	3601      	adds	r6, #1
 8006ff6:	e7f2      	b.n	8006fde <__libc_init_array+0x1e>
 8006ff8:	08007d08 	.word	0x08007d08
 8006ffc:	08007d08 	.word	0x08007d08
 8007000:	08007d08 	.word	0x08007d08
 8007004:	08007d0c 	.word	0x08007d0c

08007008 <__retarget_lock_acquire_recursive>:
 8007008:	4770      	bx	lr

0800700a <__retarget_lock_release_recursive>:
 800700a:	4770      	bx	lr

0800700c <memcpy>:
 800700c:	440a      	add	r2, r1
 800700e:	4291      	cmp	r1, r2
 8007010:	f100 33ff 	add.w	r3, r0, #4294967295
 8007014:	d100      	bne.n	8007018 <memcpy+0xc>
 8007016:	4770      	bx	lr
 8007018:	b510      	push	{r4, lr}
 800701a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800701e:	4291      	cmp	r1, r2
 8007020:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007024:	d1f9      	bne.n	800701a <memcpy+0xe>
 8007026:	bd10      	pop	{r4, pc}

08007028 <_free_r>:
 8007028:	b538      	push	{r3, r4, r5, lr}
 800702a:	4605      	mov	r5, r0
 800702c:	2900      	cmp	r1, #0
 800702e:	d040      	beq.n	80070b2 <_free_r+0x8a>
 8007030:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007034:	1f0c      	subs	r4, r1, #4
 8007036:	2b00      	cmp	r3, #0
 8007038:	bfb8      	it	lt
 800703a:	18e4      	addlt	r4, r4, r3
 800703c:	f000 f8de 	bl	80071fc <__malloc_lock>
 8007040:	4a1c      	ldr	r2, [pc, #112]	@ (80070b4 <_free_r+0x8c>)
 8007042:	6813      	ldr	r3, [r2, #0]
 8007044:	b933      	cbnz	r3, 8007054 <_free_r+0x2c>
 8007046:	6063      	str	r3, [r4, #4]
 8007048:	6014      	str	r4, [r2, #0]
 800704a:	4628      	mov	r0, r5
 800704c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007050:	f000 b8da 	b.w	8007208 <__malloc_unlock>
 8007054:	42a3      	cmp	r3, r4
 8007056:	d908      	bls.n	800706a <_free_r+0x42>
 8007058:	6820      	ldr	r0, [r4, #0]
 800705a:	1821      	adds	r1, r4, r0
 800705c:	428b      	cmp	r3, r1
 800705e:	bf01      	itttt	eq
 8007060:	6819      	ldreq	r1, [r3, #0]
 8007062:	685b      	ldreq	r3, [r3, #4]
 8007064:	1809      	addeq	r1, r1, r0
 8007066:	6021      	streq	r1, [r4, #0]
 8007068:	e7ed      	b.n	8007046 <_free_r+0x1e>
 800706a:	461a      	mov	r2, r3
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	b10b      	cbz	r3, 8007074 <_free_r+0x4c>
 8007070:	42a3      	cmp	r3, r4
 8007072:	d9fa      	bls.n	800706a <_free_r+0x42>
 8007074:	6811      	ldr	r1, [r2, #0]
 8007076:	1850      	adds	r0, r2, r1
 8007078:	42a0      	cmp	r0, r4
 800707a:	d10b      	bne.n	8007094 <_free_r+0x6c>
 800707c:	6820      	ldr	r0, [r4, #0]
 800707e:	4401      	add	r1, r0
 8007080:	1850      	adds	r0, r2, r1
 8007082:	4283      	cmp	r3, r0
 8007084:	6011      	str	r1, [r2, #0]
 8007086:	d1e0      	bne.n	800704a <_free_r+0x22>
 8007088:	6818      	ldr	r0, [r3, #0]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	4408      	add	r0, r1
 800708e:	6010      	str	r0, [r2, #0]
 8007090:	6053      	str	r3, [r2, #4]
 8007092:	e7da      	b.n	800704a <_free_r+0x22>
 8007094:	d902      	bls.n	800709c <_free_r+0x74>
 8007096:	230c      	movs	r3, #12
 8007098:	602b      	str	r3, [r5, #0]
 800709a:	e7d6      	b.n	800704a <_free_r+0x22>
 800709c:	6820      	ldr	r0, [r4, #0]
 800709e:	1821      	adds	r1, r4, r0
 80070a0:	428b      	cmp	r3, r1
 80070a2:	bf01      	itttt	eq
 80070a4:	6819      	ldreq	r1, [r3, #0]
 80070a6:	685b      	ldreq	r3, [r3, #4]
 80070a8:	1809      	addeq	r1, r1, r0
 80070aa:	6021      	streq	r1, [r4, #0]
 80070ac:	6063      	str	r3, [r4, #4]
 80070ae:	6054      	str	r4, [r2, #4]
 80070b0:	e7cb      	b.n	800704a <_free_r+0x22>
 80070b2:	bd38      	pop	{r3, r4, r5, pc}
 80070b4:	200015d0 	.word	0x200015d0

080070b8 <sbrk_aligned>:
 80070b8:	b570      	push	{r4, r5, r6, lr}
 80070ba:	4e0f      	ldr	r6, [pc, #60]	@ (80070f8 <sbrk_aligned+0x40>)
 80070bc:	460c      	mov	r4, r1
 80070be:	6831      	ldr	r1, [r6, #0]
 80070c0:	4605      	mov	r5, r0
 80070c2:	b911      	cbnz	r1, 80070ca <sbrk_aligned+0x12>
 80070c4:	f000 fba8 	bl	8007818 <_sbrk_r>
 80070c8:	6030      	str	r0, [r6, #0]
 80070ca:	4621      	mov	r1, r4
 80070cc:	4628      	mov	r0, r5
 80070ce:	f000 fba3 	bl	8007818 <_sbrk_r>
 80070d2:	1c43      	adds	r3, r0, #1
 80070d4:	d103      	bne.n	80070de <sbrk_aligned+0x26>
 80070d6:	f04f 34ff 	mov.w	r4, #4294967295
 80070da:	4620      	mov	r0, r4
 80070dc:	bd70      	pop	{r4, r5, r6, pc}
 80070de:	1cc4      	adds	r4, r0, #3
 80070e0:	f024 0403 	bic.w	r4, r4, #3
 80070e4:	42a0      	cmp	r0, r4
 80070e6:	d0f8      	beq.n	80070da <sbrk_aligned+0x22>
 80070e8:	1a21      	subs	r1, r4, r0
 80070ea:	4628      	mov	r0, r5
 80070ec:	f000 fb94 	bl	8007818 <_sbrk_r>
 80070f0:	3001      	adds	r0, #1
 80070f2:	d1f2      	bne.n	80070da <sbrk_aligned+0x22>
 80070f4:	e7ef      	b.n	80070d6 <sbrk_aligned+0x1e>
 80070f6:	bf00      	nop
 80070f8:	200015cc 	.word	0x200015cc

080070fc <_malloc_r>:
 80070fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007100:	1ccd      	adds	r5, r1, #3
 8007102:	f025 0503 	bic.w	r5, r5, #3
 8007106:	3508      	adds	r5, #8
 8007108:	2d0c      	cmp	r5, #12
 800710a:	bf38      	it	cc
 800710c:	250c      	movcc	r5, #12
 800710e:	2d00      	cmp	r5, #0
 8007110:	4606      	mov	r6, r0
 8007112:	db01      	blt.n	8007118 <_malloc_r+0x1c>
 8007114:	42a9      	cmp	r1, r5
 8007116:	d904      	bls.n	8007122 <_malloc_r+0x26>
 8007118:	230c      	movs	r3, #12
 800711a:	6033      	str	r3, [r6, #0]
 800711c:	2000      	movs	r0, #0
 800711e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007122:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80071f8 <_malloc_r+0xfc>
 8007126:	f000 f869 	bl	80071fc <__malloc_lock>
 800712a:	f8d8 3000 	ldr.w	r3, [r8]
 800712e:	461c      	mov	r4, r3
 8007130:	bb44      	cbnz	r4, 8007184 <_malloc_r+0x88>
 8007132:	4629      	mov	r1, r5
 8007134:	4630      	mov	r0, r6
 8007136:	f7ff ffbf 	bl	80070b8 <sbrk_aligned>
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	4604      	mov	r4, r0
 800713e:	d158      	bne.n	80071f2 <_malloc_r+0xf6>
 8007140:	f8d8 4000 	ldr.w	r4, [r8]
 8007144:	4627      	mov	r7, r4
 8007146:	2f00      	cmp	r7, #0
 8007148:	d143      	bne.n	80071d2 <_malloc_r+0xd6>
 800714a:	2c00      	cmp	r4, #0
 800714c:	d04b      	beq.n	80071e6 <_malloc_r+0xea>
 800714e:	6823      	ldr	r3, [r4, #0]
 8007150:	4639      	mov	r1, r7
 8007152:	4630      	mov	r0, r6
 8007154:	eb04 0903 	add.w	r9, r4, r3
 8007158:	f000 fb5e 	bl	8007818 <_sbrk_r>
 800715c:	4581      	cmp	r9, r0
 800715e:	d142      	bne.n	80071e6 <_malloc_r+0xea>
 8007160:	6821      	ldr	r1, [r4, #0]
 8007162:	4630      	mov	r0, r6
 8007164:	1a6d      	subs	r5, r5, r1
 8007166:	4629      	mov	r1, r5
 8007168:	f7ff ffa6 	bl	80070b8 <sbrk_aligned>
 800716c:	3001      	adds	r0, #1
 800716e:	d03a      	beq.n	80071e6 <_malloc_r+0xea>
 8007170:	6823      	ldr	r3, [r4, #0]
 8007172:	442b      	add	r3, r5
 8007174:	6023      	str	r3, [r4, #0]
 8007176:	f8d8 3000 	ldr.w	r3, [r8]
 800717a:	685a      	ldr	r2, [r3, #4]
 800717c:	bb62      	cbnz	r2, 80071d8 <_malloc_r+0xdc>
 800717e:	f8c8 7000 	str.w	r7, [r8]
 8007182:	e00f      	b.n	80071a4 <_malloc_r+0xa8>
 8007184:	6822      	ldr	r2, [r4, #0]
 8007186:	1b52      	subs	r2, r2, r5
 8007188:	d420      	bmi.n	80071cc <_malloc_r+0xd0>
 800718a:	2a0b      	cmp	r2, #11
 800718c:	d917      	bls.n	80071be <_malloc_r+0xc2>
 800718e:	1961      	adds	r1, r4, r5
 8007190:	42a3      	cmp	r3, r4
 8007192:	6025      	str	r5, [r4, #0]
 8007194:	bf18      	it	ne
 8007196:	6059      	strne	r1, [r3, #4]
 8007198:	6863      	ldr	r3, [r4, #4]
 800719a:	bf08      	it	eq
 800719c:	f8c8 1000 	streq.w	r1, [r8]
 80071a0:	5162      	str	r2, [r4, r5]
 80071a2:	604b      	str	r3, [r1, #4]
 80071a4:	4630      	mov	r0, r6
 80071a6:	f000 f82f 	bl	8007208 <__malloc_unlock>
 80071aa:	f104 000b 	add.w	r0, r4, #11
 80071ae:	1d23      	adds	r3, r4, #4
 80071b0:	f020 0007 	bic.w	r0, r0, #7
 80071b4:	1ac2      	subs	r2, r0, r3
 80071b6:	bf1c      	itt	ne
 80071b8:	1a1b      	subne	r3, r3, r0
 80071ba:	50a3      	strne	r3, [r4, r2]
 80071bc:	e7af      	b.n	800711e <_malloc_r+0x22>
 80071be:	6862      	ldr	r2, [r4, #4]
 80071c0:	42a3      	cmp	r3, r4
 80071c2:	bf0c      	ite	eq
 80071c4:	f8c8 2000 	streq.w	r2, [r8]
 80071c8:	605a      	strne	r2, [r3, #4]
 80071ca:	e7eb      	b.n	80071a4 <_malloc_r+0xa8>
 80071cc:	4623      	mov	r3, r4
 80071ce:	6864      	ldr	r4, [r4, #4]
 80071d0:	e7ae      	b.n	8007130 <_malloc_r+0x34>
 80071d2:	463c      	mov	r4, r7
 80071d4:	687f      	ldr	r7, [r7, #4]
 80071d6:	e7b6      	b.n	8007146 <_malloc_r+0x4a>
 80071d8:	461a      	mov	r2, r3
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	42a3      	cmp	r3, r4
 80071de:	d1fb      	bne.n	80071d8 <_malloc_r+0xdc>
 80071e0:	2300      	movs	r3, #0
 80071e2:	6053      	str	r3, [r2, #4]
 80071e4:	e7de      	b.n	80071a4 <_malloc_r+0xa8>
 80071e6:	230c      	movs	r3, #12
 80071e8:	4630      	mov	r0, r6
 80071ea:	6033      	str	r3, [r6, #0]
 80071ec:	f000 f80c 	bl	8007208 <__malloc_unlock>
 80071f0:	e794      	b.n	800711c <_malloc_r+0x20>
 80071f2:	6005      	str	r5, [r0, #0]
 80071f4:	e7d6      	b.n	80071a4 <_malloc_r+0xa8>
 80071f6:	bf00      	nop
 80071f8:	200015d0 	.word	0x200015d0

080071fc <__malloc_lock>:
 80071fc:	4801      	ldr	r0, [pc, #4]	@ (8007204 <__malloc_lock+0x8>)
 80071fe:	f7ff bf03 	b.w	8007008 <__retarget_lock_acquire_recursive>
 8007202:	bf00      	nop
 8007204:	200015c8 	.word	0x200015c8

08007208 <__malloc_unlock>:
 8007208:	4801      	ldr	r0, [pc, #4]	@ (8007210 <__malloc_unlock+0x8>)
 800720a:	f7ff befe 	b.w	800700a <__retarget_lock_release_recursive>
 800720e:	bf00      	nop
 8007210:	200015c8 	.word	0x200015c8

08007214 <__ssputs_r>:
 8007214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007218:	461f      	mov	r7, r3
 800721a:	688e      	ldr	r6, [r1, #8]
 800721c:	4682      	mov	sl, r0
 800721e:	42be      	cmp	r6, r7
 8007220:	460c      	mov	r4, r1
 8007222:	4690      	mov	r8, r2
 8007224:	680b      	ldr	r3, [r1, #0]
 8007226:	d82d      	bhi.n	8007284 <__ssputs_r+0x70>
 8007228:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800722c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007230:	d026      	beq.n	8007280 <__ssputs_r+0x6c>
 8007232:	6965      	ldr	r5, [r4, #20]
 8007234:	6909      	ldr	r1, [r1, #16]
 8007236:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800723a:	eba3 0901 	sub.w	r9, r3, r1
 800723e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007242:	1c7b      	adds	r3, r7, #1
 8007244:	444b      	add	r3, r9
 8007246:	106d      	asrs	r5, r5, #1
 8007248:	429d      	cmp	r5, r3
 800724a:	bf38      	it	cc
 800724c:	461d      	movcc	r5, r3
 800724e:	0553      	lsls	r3, r2, #21
 8007250:	d527      	bpl.n	80072a2 <__ssputs_r+0x8e>
 8007252:	4629      	mov	r1, r5
 8007254:	f7ff ff52 	bl	80070fc <_malloc_r>
 8007258:	4606      	mov	r6, r0
 800725a:	b360      	cbz	r0, 80072b6 <__ssputs_r+0xa2>
 800725c:	464a      	mov	r2, r9
 800725e:	6921      	ldr	r1, [r4, #16]
 8007260:	f7ff fed4 	bl	800700c <memcpy>
 8007264:	89a3      	ldrh	r3, [r4, #12]
 8007266:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800726a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800726e:	81a3      	strh	r3, [r4, #12]
 8007270:	6126      	str	r6, [r4, #16]
 8007272:	444e      	add	r6, r9
 8007274:	6026      	str	r6, [r4, #0]
 8007276:	463e      	mov	r6, r7
 8007278:	6165      	str	r5, [r4, #20]
 800727a:	eba5 0509 	sub.w	r5, r5, r9
 800727e:	60a5      	str	r5, [r4, #8]
 8007280:	42be      	cmp	r6, r7
 8007282:	d900      	bls.n	8007286 <__ssputs_r+0x72>
 8007284:	463e      	mov	r6, r7
 8007286:	4632      	mov	r2, r6
 8007288:	4641      	mov	r1, r8
 800728a:	6820      	ldr	r0, [r4, #0]
 800728c:	f000 faaa 	bl	80077e4 <memmove>
 8007290:	2000      	movs	r0, #0
 8007292:	68a3      	ldr	r3, [r4, #8]
 8007294:	1b9b      	subs	r3, r3, r6
 8007296:	60a3      	str	r3, [r4, #8]
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	4433      	add	r3, r6
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072a2:	462a      	mov	r2, r5
 80072a4:	f000 fad6 	bl	8007854 <_realloc_r>
 80072a8:	4606      	mov	r6, r0
 80072aa:	2800      	cmp	r0, #0
 80072ac:	d1e0      	bne.n	8007270 <__ssputs_r+0x5c>
 80072ae:	4650      	mov	r0, sl
 80072b0:	6921      	ldr	r1, [r4, #16]
 80072b2:	f7ff feb9 	bl	8007028 <_free_r>
 80072b6:	230c      	movs	r3, #12
 80072b8:	f8ca 3000 	str.w	r3, [sl]
 80072bc:	89a3      	ldrh	r3, [r4, #12]
 80072be:	f04f 30ff 	mov.w	r0, #4294967295
 80072c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072c6:	81a3      	strh	r3, [r4, #12]
 80072c8:	e7e9      	b.n	800729e <__ssputs_r+0x8a>
	...

080072cc <_svfiprintf_r>:
 80072cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072d0:	4698      	mov	r8, r3
 80072d2:	898b      	ldrh	r3, [r1, #12]
 80072d4:	4607      	mov	r7, r0
 80072d6:	061b      	lsls	r3, r3, #24
 80072d8:	460d      	mov	r5, r1
 80072da:	4614      	mov	r4, r2
 80072dc:	b09d      	sub	sp, #116	@ 0x74
 80072de:	d510      	bpl.n	8007302 <_svfiprintf_r+0x36>
 80072e0:	690b      	ldr	r3, [r1, #16]
 80072e2:	b973      	cbnz	r3, 8007302 <_svfiprintf_r+0x36>
 80072e4:	2140      	movs	r1, #64	@ 0x40
 80072e6:	f7ff ff09 	bl	80070fc <_malloc_r>
 80072ea:	6028      	str	r0, [r5, #0]
 80072ec:	6128      	str	r0, [r5, #16]
 80072ee:	b930      	cbnz	r0, 80072fe <_svfiprintf_r+0x32>
 80072f0:	230c      	movs	r3, #12
 80072f2:	603b      	str	r3, [r7, #0]
 80072f4:	f04f 30ff 	mov.w	r0, #4294967295
 80072f8:	b01d      	add	sp, #116	@ 0x74
 80072fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072fe:	2340      	movs	r3, #64	@ 0x40
 8007300:	616b      	str	r3, [r5, #20]
 8007302:	2300      	movs	r3, #0
 8007304:	9309      	str	r3, [sp, #36]	@ 0x24
 8007306:	2320      	movs	r3, #32
 8007308:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800730c:	2330      	movs	r3, #48	@ 0x30
 800730e:	f04f 0901 	mov.w	r9, #1
 8007312:	f8cd 800c 	str.w	r8, [sp, #12]
 8007316:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80074b0 <_svfiprintf_r+0x1e4>
 800731a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800731e:	4623      	mov	r3, r4
 8007320:	469a      	mov	sl, r3
 8007322:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007326:	b10a      	cbz	r2, 800732c <_svfiprintf_r+0x60>
 8007328:	2a25      	cmp	r2, #37	@ 0x25
 800732a:	d1f9      	bne.n	8007320 <_svfiprintf_r+0x54>
 800732c:	ebba 0b04 	subs.w	fp, sl, r4
 8007330:	d00b      	beq.n	800734a <_svfiprintf_r+0x7e>
 8007332:	465b      	mov	r3, fp
 8007334:	4622      	mov	r2, r4
 8007336:	4629      	mov	r1, r5
 8007338:	4638      	mov	r0, r7
 800733a:	f7ff ff6b 	bl	8007214 <__ssputs_r>
 800733e:	3001      	adds	r0, #1
 8007340:	f000 80a7 	beq.w	8007492 <_svfiprintf_r+0x1c6>
 8007344:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007346:	445a      	add	r2, fp
 8007348:	9209      	str	r2, [sp, #36]	@ 0x24
 800734a:	f89a 3000 	ldrb.w	r3, [sl]
 800734e:	2b00      	cmp	r3, #0
 8007350:	f000 809f 	beq.w	8007492 <_svfiprintf_r+0x1c6>
 8007354:	2300      	movs	r3, #0
 8007356:	f04f 32ff 	mov.w	r2, #4294967295
 800735a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800735e:	f10a 0a01 	add.w	sl, sl, #1
 8007362:	9304      	str	r3, [sp, #16]
 8007364:	9307      	str	r3, [sp, #28]
 8007366:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800736a:	931a      	str	r3, [sp, #104]	@ 0x68
 800736c:	4654      	mov	r4, sl
 800736e:	2205      	movs	r2, #5
 8007370:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007374:	484e      	ldr	r0, [pc, #312]	@ (80074b0 <_svfiprintf_r+0x1e4>)
 8007376:	f000 fa5f 	bl	8007838 <memchr>
 800737a:	9a04      	ldr	r2, [sp, #16]
 800737c:	b9d8      	cbnz	r0, 80073b6 <_svfiprintf_r+0xea>
 800737e:	06d0      	lsls	r0, r2, #27
 8007380:	bf44      	itt	mi
 8007382:	2320      	movmi	r3, #32
 8007384:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007388:	0711      	lsls	r1, r2, #28
 800738a:	bf44      	itt	mi
 800738c:	232b      	movmi	r3, #43	@ 0x2b
 800738e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007392:	f89a 3000 	ldrb.w	r3, [sl]
 8007396:	2b2a      	cmp	r3, #42	@ 0x2a
 8007398:	d015      	beq.n	80073c6 <_svfiprintf_r+0xfa>
 800739a:	4654      	mov	r4, sl
 800739c:	2000      	movs	r0, #0
 800739e:	f04f 0c0a 	mov.w	ip, #10
 80073a2:	9a07      	ldr	r2, [sp, #28]
 80073a4:	4621      	mov	r1, r4
 80073a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073aa:	3b30      	subs	r3, #48	@ 0x30
 80073ac:	2b09      	cmp	r3, #9
 80073ae:	d94b      	bls.n	8007448 <_svfiprintf_r+0x17c>
 80073b0:	b1b0      	cbz	r0, 80073e0 <_svfiprintf_r+0x114>
 80073b2:	9207      	str	r2, [sp, #28]
 80073b4:	e014      	b.n	80073e0 <_svfiprintf_r+0x114>
 80073b6:	eba0 0308 	sub.w	r3, r0, r8
 80073ba:	fa09 f303 	lsl.w	r3, r9, r3
 80073be:	4313      	orrs	r3, r2
 80073c0:	46a2      	mov	sl, r4
 80073c2:	9304      	str	r3, [sp, #16]
 80073c4:	e7d2      	b.n	800736c <_svfiprintf_r+0xa0>
 80073c6:	9b03      	ldr	r3, [sp, #12]
 80073c8:	1d19      	adds	r1, r3, #4
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	9103      	str	r1, [sp, #12]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	bfbb      	ittet	lt
 80073d2:	425b      	neglt	r3, r3
 80073d4:	f042 0202 	orrlt.w	r2, r2, #2
 80073d8:	9307      	strge	r3, [sp, #28]
 80073da:	9307      	strlt	r3, [sp, #28]
 80073dc:	bfb8      	it	lt
 80073de:	9204      	strlt	r2, [sp, #16]
 80073e0:	7823      	ldrb	r3, [r4, #0]
 80073e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80073e4:	d10a      	bne.n	80073fc <_svfiprintf_r+0x130>
 80073e6:	7863      	ldrb	r3, [r4, #1]
 80073e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80073ea:	d132      	bne.n	8007452 <_svfiprintf_r+0x186>
 80073ec:	9b03      	ldr	r3, [sp, #12]
 80073ee:	3402      	adds	r4, #2
 80073f0:	1d1a      	adds	r2, r3, #4
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	9203      	str	r2, [sp, #12]
 80073f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073fa:	9305      	str	r3, [sp, #20]
 80073fc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80074b4 <_svfiprintf_r+0x1e8>
 8007400:	2203      	movs	r2, #3
 8007402:	4650      	mov	r0, sl
 8007404:	7821      	ldrb	r1, [r4, #0]
 8007406:	f000 fa17 	bl	8007838 <memchr>
 800740a:	b138      	cbz	r0, 800741c <_svfiprintf_r+0x150>
 800740c:	2240      	movs	r2, #64	@ 0x40
 800740e:	9b04      	ldr	r3, [sp, #16]
 8007410:	eba0 000a 	sub.w	r0, r0, sl
 8007414:	4082      	lsls	r2, r0
 8007416:	4313      	orrs	r3, r2
 8007418:	3401      	adds	r4, #1
 800741a:	9304      	str	r3, [sp, #16]
 800741c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007420:	2206      	movs	r2, #6
 8007422:	4825      	ldr	r0, [pc, #148]	@ (80074b8 <_svfiprintf_r+0x1ec>)
 8007424:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007428:	f000 fa06 	bl	8007838 <memchr>
 800742c:	2800      	cmp	r0, #0
 800742e:	d036      	beq.n	800749e <_svfiprintf_r+0x1d2>
 8007430:	4b22      	ldr	r3, [pc, #136]	@ (80074bc <_svfiprintf_r+0x1f0>)
 8007432:	bb1b      	cbnz	r3, 800747c <_svfiprintf_r+0x1b0>
 8007434:	9b03      	ldr	r3, [sp, #12]
 8007436:	3307      	adds	r3, #7
 8007438:	f023 0307 	bic.w	r3, r3, #7
 800743c:	3308      	adds	r3, #8
 800743e:	9303      	str	r3, [sp, #12]
 8007440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007442:	4433      	add	r3, r6
 8007444:	9309      	str	r3, [sp, #36]	@ 0x24
 8007446:	e76a      	b.n	800731e <_svfiprintf_r+0x52>
 8007448:	460c      	mov	r4, r1
 800744a:	2001      	movs	r0, #1
 800744c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007450:	e7a8      	b.n	80073a4 <_svfiprintf_r+0xd8>
 8007452:	2300      	movs	r3, #0
 8007454:	f04f 0c0a 	mov.w	ip, #10
 8007458:	4619      	mov	r1, r3
 800745a:	3401      	adds	r4, #1
 800745c:	9305      	str	r3, [sp, #20]
 800745e:	4620      	mov	r0, r4
 8007460:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007464:	3a30      	subs	r2, #48	@ 0x30
 8007466:	2a09      	cmp	r2, #9
 8007468:	d903      	bls.n	8007472 <_svfiprintf_r+0x1a6>
 800746a:	2b00      	cmp	r3, #0
 800746c:	d0c6      	beq.n	80073fc <_svfiprintf_r+0x130>
 800746e:	9105      	str	r1, [sp, #20]
 8007470:	e7c4      	b.n	80073fc <_svfiprintf_r+0x130>
 8007472:	4604      	mov	r4, r0
 8007474:	2301      	movs	r3, #1
 8007476:	fb0c 2101 	mla	r1, ip, r1, r2
 800747a:	e7f0      	b.n	800745e <_svfiprintf_r+0x192>
 800747c:	ab03      	add	r3, sp, #12
 800747e:	9300      	str	r3, [sp, #0]
 8007480:	462a      	mov	r2, r5
 8007482:	4638      	mov	r0, r7
 8007484:	4b0e      	ldr	r3, [pc, #56]	@ (80074c0 <_svfiprintf_r+0x1f4>)
 8007486:	a904      	add	r1, sp, #16
 8007488:	f3af 8000 	nop.w
 800748c:	1c42      	adds	r2, r0, #1
 800748e:	4606      	mov	r6, r0
 8007490:	d1d6      	bne.n	8007440 <_svfiprintf_r+0x174>
 8007492:	89ab      	ldrh	r3, [r5, #12]
 8007494:	065b      	lsls	r3, r3, #25
 8007496:	f53f af2d 	bmi.w	80072f4 <_svfiprintf_r+0x28>
 800749a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800749c:	e72c      	b.n	80072f8 <_svfiprintf_r+0x2c>
 800749e:	ab03      	add	r3, sp, #12
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	462a      	mov	r2, r5
 80074a4:	4638      	mov	r0, r7
 80074a6:	4b06      	ldr	r3, [pc, #24]	@ (80074c0 <_svfiprintf_r+0x1f4>)
 80074a8:	a904      	add	r1, sp, #16
 80074aa:	f000 f87d 	bl	80075a8 <_printf_i>
 80074ae:	e7ed      	b.n	800748c <_svfiprintf_r+0x1c0>
 80074b0:	08007ccb 	.word	0x08007ccb
 80074b4:	08007cd1 	.word	0x08007cd1
 80074b8:	08007cd5 	.word	0x08007cd5
 80074bc:	00000000 	.word	0x00000000
 80074c0:	08007215 	.word	0x08007215

080074c4 <_printf_common>:
 80074c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074c8:	4616      	mov	r6, r2
 80074ca:	4698      	mov	r8, r3
 80074cc:	688a      	ldr	r2, [r1, #8]
 80074ce:	690b      	ldr	r3, [r1, #16]
 80074d0:	4607      	mov	r7, r0
 80074d2:	4293      	cmp	r3, r2
 80074d4:	bfb8      	it	lt
 80074d6:	4613      	movlt	r3, r2
 80074d8:	6033      	str	r3, [r6, #0]
 80074da:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80074de:	460c      	mov	r4, r1
 80074e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074e4:	b10a      	cbz	r2, 80074ea <_printf_common+0x26>
 80074e6:	3301      	adds	r3, #1
 80074e8:	6033      	str	r3, [r6, #0]
 80074ea:	6823      	ldr	r3, [r4, #0]
 80074ec:	0699      	lsls	r1, r3, #26
 80074ee:	bf42      	ittt	mi
 80074f0:	6833      	ldrmi	r3, [r6, #0]
 80074f2:	3302      	addmi	r3, #2
 80074f4:	6033      	strmi	r3, [r6, #0]
 80074f6:	6825      	ldr	r5, [r4, #0]
 80074f8:	f015 0506 	ands.w	r5, r5, #6
 80074fc:	d106      	bne.n	800750c <_printf_common+0x48>
 80074fe:	f104 0a19 	add.w	sl, r4, #25
 8007502:	68e3      	ldr	r3, [r4, #12]
 8007504:	6832      	ldr	r2, [r6, #0]
 8007506:	1a9b      	subs	r3, r3, r2
 8007508:	42ab      	cmp	r3, r5
 800750a:	dc2b      	bgt.n	8007564 <_printf_common+0xa0>
 800750c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007510:	6822      	ldr	r2, [r4, #0]
 8007512:	3b00      	subs	r3, #0
 8007514:	bf18      	it	ne
 8007516:	2301      	movne	r3, #1
 8007518:	0692      	lsls	r2, r2, #26
 800751a:	d430      	bmi.n	800757e <_printf_common+0xba>
 800751c:	4641      	mov	r1, r8
 800751e:	4638      	mov	r0, r7
 8007520:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007524:	47c8      	blx	r9
 8007526:	3001      	adds	r0, #1
 8007528:	d023      	beq.n	8007572 <_printf_common+0xae>
 800752a:	6823      	ldr	r3, [r4, #0]
 800752c:	6922      	ldr	r2, [r4, #16]
 800752e:	f003 0306 	and.w	r3, r3, #6
 8007532:	2b04      	cmp	r3, #4
 8007534:	bf14      	ite	ne
 8007536:	2500      	movne	r5, #0
 8007538:	6833      	ldreq	r3, [r6, #0]
 800753a:	f04f 0600 	mov.w	r6, #0
 800753e:	bf08      	it	eq
 8007540:	68e5      	ldreq	r5, [r4, #12]
 8007542:	f104 041a 	add.w	r4, r4, #26
 8007546:	bf08      	it	eq
 8007548:	1aed      	subeq	r5, r5, r3
 800754a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800754e:	bf08      	it	eq
 8007550:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007554:	4293      	cmp	r3, r2
 8007556:	bfc4      	itt	gt
 8007558:	1a9b      	subgt	r3, r3, r2
 800755a:	18ed      	addgt	r5, r5, r3
 800755c:	42b5      	cmp	r5, r6
 800755e:	d11a      	bne.n	8007596 <_printf_common+0xd2>
 8007560:	2000      	movs	r0, #0
 8007562:	e008      	b.n	8007576 <_printf_common+0xb2>
 8007564:	2301      	movs	r3, #1
 8007566:	4652      	mov	r2, sl
 8007568:	4641      	mov	r1, r8
 800756a:	4638      	mov	r0, r7
 800756c:	47c8      	blx	r9
 800756e:	3001      	adds	r0, #1
 8007570:	d103      	bne.n	800757a <_printf_common+0xb6>
 8007572:	f04f 30ff 	mov.w	r0, #4294967295
 8007576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800757a:	3501      	adds	r5, #1
 800757c:	e7c1      	b.n	8007502 <_printf_common+0x3e>
 800757e:	2030      	movs	r0, #48	@ 0x30
 8007580:	18e1      	adds	r1, r4, r3
 8007582:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007586:	1c5a      	adds	r2, r3, #1
 8007588:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800758c:	4422      	add	r2, r4
 800758e:	3302      	adds	r3, #2
 8007590:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007594:	e7c2      	b.n	800751c <_printf_common+0x58>
 8007596:	2301      	movs	r3, #1
 8007598:	4622      	mov	r2, r4
 800759a:	4641      	mov	r1, r8
 800759c:	4638      	mov	r0, r7
 800759e:	47c8      	blx	r9
 80075a0:	3001      	adds	r0, #1
 80075a2:	d0e6      	beq.n	8007572 <_printf_common+0xae>
 80075a4:	3601      	adds	r6, #1
 80075a6:	e7d9      	b.n	800755c <_printf_common+0x98>

080075a8 <_printf_i>:
 80075a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075ac:	7e0f      	ldrb	r7, [r1, #24]
 80075ae:	4691      	mov	r9, r2
 80075b0:	2f78      	cmp	r7, #120	@ 0x78
 80075b2:	4680      	mov	r8, r0
 80075b4:	460c      	mov	r4, r1
 80075b6:	469a      	mov	sl, r3
 80075b8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80075ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80075be:	d807      	bhi.n	80075d0 <_printf_i+0x28>
 80075c0:	2f62      	cmp	r7, #98	@ 0x62
 80075c2:	d80a      	bhi.n	80075da <_printf_i+0x32>
 80075c4:	2f00      	cmp	r7, #0
 80075c6:	f000 80d1 	beq.w	800776c <_printf_i+0x1c4>
 80075ca:	2f58      	cmp	r7, #88	@ 0x58
 80075cc:	f000 80b8 	beq.w	8007740 <_printf_i+0x198>
 80075d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80075d8:	e03a      	b.n	8007650 <_printf_i+0xa8>
 80075da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075de:	2b15      	cmp	r3, #21
 80075e0:	d8f6      	bhi.n	80075d0 <_printf_i+0x28>
 80075e2:	a101      	add	r1, pc, #4	@ (adr r1, 80075e8 <_printf_i+0x40>)
 80075e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075e8:	08007641 	.word	0x08007641
 80075ec:	08007655 	.word	0x08007655
 80075f0:	080075d1 	.word	0x080075d1
 80075f4:	080075d1 	.word	0x080075d1
 80075f8:	080075d1 	.word	0x080075d1
 80075fc:	080075d1 	.word	0x080075d1
 8007600:	08007655 	.word	0x08007655
 8007604:	080075d1 	.word	0x080075d1
 8007608:	080075d1 	.word	0x080075d1
 800760c:	080075d1 	.word	0x080075d1
 8007610:	080075d1 	.word	0x080075d1
 8007614:	08007753 	.word	0x08007753
 8007618:	0800767f 	.word	0x0800767f
 800761c:	0800770d 	.word	0x0800770d
 8007620:	080075d1 	.word	0x080075d1
 8007624:	080075d1 	.word	0x080075d1
 8007628:	08007775 	.word	0x08007775
 800762c:	080075d1 	.word	0x080075d1
 8007630:	0800767f 	.word	0x0800767f
 8007634:	080075d1 	.word	0x080075d1
 8007638:	080075d1 	.word	0x080075d1
 800763c:	08007715 	.word	0x08007715
 8007640:	6833      	ldr	r3, [r6, #0]
 8007642:	1d1a      	adds	r2, r3, #4
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	6032      	str	r2, [r6, #0]
 8007648:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800764c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007650:	2301      	movs	r3, #1
 8007652:	e09c      	b.n	800778e <_printf_i+0x1e6>
 8007654:	6833      	ldr	r3, [r6, #0]
 8007656:	6820      	ldr	r0, [r4, #0]
 8007658:	1d19      	adds	r1, r3, #4
 800765a:	6031      	str	r1, [r6, #0]
 800765c:	0606      	lsls	r6, r0, #24
 800765e:	d501      	bpl.n	8007664 <_printf_i+0xbc>
 8007660:	681d      	ldr	r5, [r3, #0]
 8007662:	e003      	b.n	800766c <_printf_i+0xc4>
 8007664:	0645      	lsls	r5, r0, #25
 8007666:	d5fb      	bpl.n	8007660 <_printf_i+0xb8>
 8007668:	f9b3 5000 	ldrsh.w	r5, [r3]
 800766c:	2d00      	cmp	r5, #0
 800766e:	da03      	bge.n	8007678 <_printf_i+0xd0>
 8007670:	232d      	movs	r3, #45	@ 0x2d
 8007672:	426d      	negs	r5, r5
 8007674:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007678:	230a      	movs	r3, #10
 800767a:	4858      	ldr	r0, [pc, #352]	@ (80077dc <_printf_i+0x234>)
 800767c:	e011      	b.n	80076a2 <_printf_i+0xfa>
 800767e:	6821      	ldr	r1, [r4, #0]
 8007680:	6833      	ldr	r3, [r6, #0]
 8007682:	0608      	lsls	r0, r1, #24
 8007684:	f853 5b04 	ldr.w	r5, [r3], #4
 8007688:	d402      	bmi.n	8007690 <_printf_i+0xe8>
 800768a:	0649      	lsls	r1, r1, #25
 800768c:	bf48      	it	mi
 800768e:	b2ad      	uxthmi	r5, r5
 8007690:	2f6f      	cmp	r7, #111	@ 0x6f
 8007692:	6033      	str	r3, [r6, #0]
 8007694:	bf14      	ite	ne
 8007696:	230a      	movne	r3, #10
 8007698:	2308      	moveq	r3, #8
 800769a:	4850      	ldr	r0, [pc, #320]	@ (80077dc <_printf_i+0x234>)
 800769c:	2100      	movs	r1, #0
 800769e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076a2:	6866      	ldr	r6, [r4, #4]
 80076a4:	2e00      	cmp	r6, #0
 80076a6:	60a6      	str	r6, [r4, #8]
 80076a8:	db05      	blt.n	80076b6 <_printf_i+0x10e>
 80076aa:	6821      	ldr	r1, [r4, #0]
 80076ac:	432e      	orrs	r6, r5
 80076ae:	f021 0104 	bic.w	r1, r1, #4
 80076b2:	6021      	str	r1, [r4, #0]
 80076b4:	d04b      	beq.n	800774e <_printf_i+0x1a6>
 80076b6:	4616      	mov	r6, r2
 80076b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80076bc:	fb03 5711 	mls	r7, r3, r1, r5
 80076c0:	5dc7      	ldrb	r7, [r0, r7]
 80076c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076c6:	462f      	mov	r7, r5
 80076c8:	42bb      	cmp	r3, r7
 80076ca:	460d      	mov	r5, r1
 80076cc:	d9f4      	bls.n	80076b8 <_printf_i+0x110>
 80076ce:	2b08      	cmp	r3, #8
 80076d0:	d10b      	bne.n	80076ea <_printf_i+0x142>
 80076d2:	6823      	ldr	r3, [r4, #0]
 80076d4:	07df      	lsls	r7, r3, #31
 80076d6:	d508      	bpl.n	80076ea <_printf_i+0x142>
 80076d8:	6923      	ldr	r3, [r4, #16]
 80076da:	6861      	ldr	r1, [r4, #4]
 80076dc:	4299      	cmp	r1, r3
 80076de:	bfde      	ittt	le
 80076e0:	2330      	movle	r3, #48	@ 0x30
 80076e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80076ea:	1b92      	subs	r2, r2, r6
 80076ec:	6122      	str	r2, [r4, #16]
 80076ee:	464b      	mov	r3, r9
 80076f0:	4621      	mov	r1, r4
 80076f2:	4640      	mov	r0, r8
 80076f4:	f8cd a000 	str.w	sl, [sp]
 80076f8:	aa03      	add	r2, sp, #12
 80076fa:	f7ff fee3 	bl	80074c4 <_printf_common>
 80076fe:	3001      	adds	r0, #1
 8007700:	d14a      	bne.n	8007798 <_printf_i+0x1f0>
 8007702:	f04f 30ff 	mov.w	r0, #4294967295
 8007706:	b004      	add	sp, #16
 8007708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800770c:	6823      	ldr	r3, [r4, #0]
 800770e:	f043 0320 	orr.w	r3, r3, #32
 8007712:	6023      	str	r3, [r4, #0]
 8007714:	2778      	movs	r7, #120	@ 0x78
 8007716:	4832      	ldr	r0, [pc, #200]	@ (80077e0 <_printf_i+0x238>)
 8007718:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800771c:	6823      	ldr	r3, [r4, #0]
 800771e:	6831      	ldr	r1, [r6, #0]
 8007720:	061f      	lsls	r7, r3, #24
 8007722:	f851 5b04 	ldr.w	r5, [r1], #4
 8007726:	d402      	bmi.n	800772e <_printf_i+0x186>
 8007728:	065f      	lsls	r7, r3, #25
 800772a:	bf48      	it	mi
 800772c:	b2ad      	uxthmi	r5, r5
 800772e:	6031      	str	r1, [r6, #0]
 8007730:	07d9      	lsls	r1, r3, #31
 8007732:	bf44      	itt	mi
 8007734:	f043 0320 	orrmi.w	r3, r3, #32
 8007738:	6023      	strmi	r3, [r4, #0]
 800773a:	b11d      	cbz	r5, 8007744 <_printf_i+0x19c>
 800773c:	2310      	movs	r3, #16
 800773e:	e7ad      	b.n	800769c <_printf_i+0xf4>
 8007740:	4826      	ldr	r0, [pc, #152]	@ (80077dc <_printf_i+0x234>)
 8007742:	e7e9      	b.n	8007718 <_printf_i+0x170>
 8007744:	6823      	ldr	r3, [r4, #0]
 8007746:	f023 0320 	bic.w	r3, r3, #32
 800774a:	6023      	str	r3, [r4, #0]
 800774c:	e7f6      	b.n	800773c <_printf_i+0x194>
 800774e:	4616      	mov	r6, r2
 8007750:	e7bd      	b.n	80076ce <_printf_i+0x126>
 8007752:	6833      	ldr	r3, [r6, #0]
 8007754:	6825      	ldr	r5, [r4, #0]
 8007756:	1d18      	adds	r0, r3, #4
 8007758:	6961      	ldr	r1, [r4, #20]
 800775a:	6030      	str	r0, [r6, #0]
 800775c:	062e      	lsls	r6, r5, #24
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	d501      	bpl.n	8007766 <_printf_i+0x1be>
 8007762:	6019      	str	r1, [r3, #0]
 8007764:	e002      	b.n	800776c <_printf_i+0x1c4>
 8007766:	0668      	lsls	r0, r5, #25
 8007768:	d5fb      	bpl.n	8007762 <_printf_i+0x1ba>
 800776a:	8019      	strh	r1, [r3, #0]
 800776c:	2300      	movs	r3, #0
 800776e:	4616      	mov	r6, r2
 8007770:	6123      	str	r3, [r4, #16]
 8007772:	e7bc      	b.n	80076ee <_printf_i+0x146>
 8007774:	6833      	ldr	r3, [r6, #0]
 8007776:	2100      	movs	r1, #0
 8007778:	1d1a      	adds	r2, r3, #4
 800777a:	6032      	str	r2, [r6, #0]
 800777c:	681e      	ldr	r6, [r3, #0]
 800777e:	6862      	ldr	r2, [r4, #4]
 8007780:	4630      	mov	r0, r6
 8007782:	f000 f859 	bl	8007838 <memchr>
 8007786:	b108      	cbz	r0, 800778c <_printf_i+0x1e4>
 8007788:	1b80      	subs	r0, r0, r6
 800778a:	6060      	str	r0, [r4, #4]
 800778c:	6863      	ldr	r3, [r4, #4]
 800778e:	6123      	str	r3, [r4, #16]
 8007790:	2300      	movs	r3, #0
 8007792:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007796:	e7aa      	b.n	80076ee <_printf_i+0x146>
 8007798:	4632      	mov	r2, r6
 800779a:	4649      	mov	r1, r9
 800779c:	4640      	mov	r0, r8
 800779e:	6923      	ldr	r3, [r4, #16]
 80077a0:	47d0      	blx	sl
 80077a2:	3001      	adds	r0, #1
 80077a4:	d0ad      	beq.n	8007702 <_printf_i+0x15a>
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	079b      	lsls	r3, r3, #30
 80077aa:	d413      	bmi.n	80077d4 <_printf_i+0x22c>
 80077ac:	68e0      	ldr	r0, [r4, #12]
 80077ae:	9b03      	ldr	r3, [sp, #12]
 80077b0:	4298      	cmp	r0, r3
 80077b2:	bfb8      	it	lt
 80077b4:	4618      	movlt	r0, r3
 80077b6:	e7a6      	b.n	8007706 <_printf_i+0x15e>
 80077b8:	2301      	movs	r3, #1
 80077ba:	4632      	mov	r2, r6
 80077bc:	4649      	mov	r1, r9
 80077be:	4640      	mov	r0, r8
 80077c0:	47d0      	blx	sl
 80077c2:	3001      	adds	r0, #1
 80077c4:	d09d      	beq.n	8007702 <_printf_i+0x15a>
 80077c6:	3501      	adds	r5, #1
 80077c8:	68e3      	ldr	r3, [r4, #12]
 80077ca:	9903      	ldr	r1, [sp, #12]
 80077cc:	1a5b      	subs	r3, r3, r1
 80077ce:	42ab      	cmp	r3, r5
 80077d0:	dcf2      	bgt.n	80077b8 <_printf_i+0x210>
 80077d2:	e7eb      	b.n	80077ac <_printf_i+0x204>
 80077d4:	2500      	movs	r5, #0
 80077d6:	f104 0619 	add.w	r6, r4, #25
 80077da:	e7f5      	b.n	80077c8 <_printf_i+0x220>
 80077dc:	08007cdc 	.word	0x08007cdc
 80077e0:	08007ced 	.word	0x08007ced

080077e4 <memmove>:
 80077e4:	4288      	cmp	r0, r1
 80077e6:	b510      	push	{r4, lr}
 80077e8:	eb01 0402 	add.w	r4, r1, r2
 80077ec:	d902      	bls.n	80077f4 <memmove+0x10>
 80077ee:	4284      	cmp	r4, r0
 80077f0:	4623      	mov	r3, r4
 80077f2:	d807      	bhi.n	8007804 <memmove+0x20>
 80077f4:	1e43      	subs	r3, r0, #1
 80077f6:	42a1      	cmp	r1, r4
 80077f8:	d008      	beq.n	800780c <memmove+0x28>
 80077fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007802:	e7f8      	b.n	80077f6 <memmove+0x12>
 8007804:	4601      	mov	r1, r0
 8007806:	4402      	add	r2, r0
 8007808:	428a      	cmp	r2, r1
 800780a:	d100      	bne.n	800780e <memmove+0x2a>
 800780c:	bd10      	pop	{r4, pc}
 800780e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007812:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007816:	e7f7      	b.n	8007808 <memmove+0x24>

08007818 <_sbrk_r>:
 8007818:	b538      	push	{r3, r4, r5, lr}
 800781a:	2300      	movs	r3, #0
 800781c:	4d05      	ldr	r5, [pc, #20]	@ (8007834 <_sbrk_r+0x1c>)
 800781e:	4604      	mov	r4, r0
 8007820:	4608      	mov	r0, r1
 8007822:	602b      	str	r3, [r5, #0]
 8007824:	f7fb fb5a 	bl	8002edc <_sbrk>
 8007828:	1c43      	adds	r3, r0, #1
 800782a:	d102      	bne.n	8007832 <_sbrk_r+0x1a>
 800782c:	682b      	ldr	r3, [r5, #0]
 800782e:	b103      	cbz	r3, 8007832 <_sbrk_r+0x1a>
 8007830:	6023      	str	r3, [r4, #0]
 8007832:	bd38      	pop	{r3, r4, r5, pc}
 8007834:	200015c4 	.word	0x200015c4

08007838 <memchr>:
 8007838:	4603      	mov	r3, r0
 800783a:	b510      	push	{r4, lr}
 800783c:	b2c9      	uxtb	r1, r1
 800783e:	4402      	add	r2, r0
 8007840:	4293      	cmp	r3, r2
 8007842:	4618      	mov	r0, r3
 8007844:	d101      	bne.n	800784a <memchr+0x12>
 8007846:	2000      	movs	r0, #0
 8007848:	e003      	b.n	8007852 <memchr+0x1a>
 800784a:	7804      	ldrb	r4, [r0, #0]
 800784c:	3301      	adds	r3, #1
 800784e:	428c      	cmp	r4, r1
 8007850:	d1f6      	bne.n	8007840 <memchr+0x8>
 8007852:	bd10      	pop	{r4, pc}

08007854 <_realloc_r>:
 8007854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007858:	4607      	mov	r7, r0
 800785a:	4614      	mov	r4, r2
 800785c:	460d      	mov	r5, r1
 800785e:	b921      	cbnz	r1, 800786a <_realloc_r+0x16>
 8007860:	4611      	mov	r1, r2
 8007862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007866:	f7ff bc49 	b.w	80070fc <_malloc_r>
 800786a:	b92a      	cbnz	r2, 8007878 <_realloc_r+0x24>
 800786c:	f7ff fbdc 	bl	8007028 <_free_r>
 8007870:	4625      	mov	r5, r4
 8007872:	4628      	mov	r0, r5
 8007874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007878:	f000 f81a 	bl	80078b0 <_malloc_usable_size_r>
 800787c:	4284      	cmp	r4, r0
 800787e:	4606      	mov	r6, r0
 8007880:	d802      	bhi.n	8007888 <_realloc_r+0x34>
 8007882:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007886:	d8f4      	bhi.n	8007872 <_realloc_r+0x1e>
 8007888:	4621      	mov	r1, r4
 800788a:	4638      	mov	r0, r7
 800788c:	f7ff fc36 	bl	80070fc <_malloc_r>
 8007890:	4680      	mov	r8, r0
 8007892:	b908      	cbnz	r0, 8007898 <_realloc_r+0x44>
 8007894:	4645      	mov	r5, r8
 8007896:	e7ec      	b.n	8007872 <_realloc_r+0x1e>
 8007898:	42b4      	cmp	r4, r6
 800789a:	4622      	mov	r2, r4
 800789c:	4629      	mov	r1, r5
 800789e:	bf28      	it	cs
 80078a0:	4632      	movcs	r2, r6
 80078a2:	f7ff fbb3 	bl	800700c <memcpy>
 80078a6:	4629      	mov	r1, r5
 80078a8:	4638      	mov	r0, r7
 80078aa:	f7ff fbbd 	bl	8007028 <_free_r>
 80078ae:	e7f1      	b.n	8007894 <_realloc_r+0x40>

080078b0 <_malloc_usable_size_r>:
 80078b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078b4:	1f18      	subs	r0, r3, #4
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	bfbc      	itt	lt
 80078ba:	580b      	ldrlt	r3, [r1, r0]
 80078bc:	18c0      	addlt	r0, r0, r3
 80078be:	4770      	bx	lr

080078c0 <_init>:
 80078c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078c2:	bf00      	nop
 80078c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078c6:	bc08      	pop	{r3}
 80078c8:	469e      	mov	lr, r3
 80078ca:	4770      	bx	lr

080078cc <_fini>:
 80078cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ce:	bf00      	nop
 80078d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078d2:	bc08      	pop	{r3}
 80078d4:	469e      	mov	lr, r3
 80078d6:	4770      	bx	lr
