{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703698883436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703698883436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 01:41:22 2023 " "Processing started: Thu Dec 28 01:41:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703698883436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703698883436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703698883436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1703698884035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_top.v 1 1 " "Using design file de0_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698884894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698884894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703698884911 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[9..4\] de0_top.v(142) " "Output port \"LEDG\[9..4\]\" at de0_top.v(142) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884971 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR de0_top.v(164) " "Output port \"FL_ADDR\" at de0_top.v(164) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884971 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de0_top.v(192) " "Output port \"VGA_R\" at de0_top.v(192) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884971 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de0_top.v(193) " "Output port \"VGA_G\" at de0_top.v(193) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884971 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de0_top.v(194) " "Output port \"VGA_B\" at de0_top.v(194) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884971 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT de0_top.v(197) " "Output port \"GPIO0_CLKOUT\" at de0_top.v(197) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884971 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT de0_top.v(200) " "Output port \"GPIO1_CLKOUT\" at de0_top.v(200) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS de0_top.v(146) " "Output port \"UART_CTS\" at de0_top.v(146) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N de0_top.v(165) " "Output port \"FL_WE_N\" at de0_top.v(165) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N de0_top.v(166) " "Output port \"FL_RST_N\" at de0_top.v(166) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N de0_top.v(167) " "Output port \"FL_OE_N\" at de0_top.v(167) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N de0_top.v(168) " "Output port \"FL_CE_N\" at de0_top.v(168) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N de0_top.v(169) " "Output port \"FL_WP_N\" at de0_top.v(169) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N de0_top.v(170) " "Output port \"FL_BYTE_N\" at de0_top.v(170) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON de0_top.v(174) " "Output port \"LCD_BLON\" at de0_top.v(174) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de0_top.v(175) " "Output port \"LCD_RW\" at de0_top.v(175) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de0_top.v(176) " "Output port \"LCD_EN\" at de0_top.v(176) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de0_top.v(177) " "Output port \"LCD_RS\" at de0_top.v(177) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de0_top.v(182) " "Output port \"SD_CLK\" at de0_top.v(182) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de0_top.v(190) " "Output port \"VGA_HS\" at de0_top.v(190) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de0_top.v(191) " "Output port \"VGA_VS\" at de0_top.v(191) has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703698884972 "|DE0_TOP"}
{ "Warning" "WSGN_SEARCH_FILE" "button_debouncer.v 1 1 " "Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "F:/git_file/robot/DE0_TOP_New/button_debouncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698885203 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698885203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_inst0 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_inst0\"" {  } { { "de0_top.v" "button_debouncer_inst0" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698885205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(78) " "Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "F:/git_file/robot/DE0_TOP_New/button_debouncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703698885231 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(79) " "Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "F:/git_file/robot/DE0_TOP_New/button_debouncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703698885231 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(88) " "Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "F:/git_file/robot/DE0_TOP_New/button_debouncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703698885237 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(90) " "Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "F:/git_file/robot/DE0_TOP_New/button_debouncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703698885237 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/de0qsys.v 1 1 " "Using design file qsys/de0qsys/synthesis/de0qsys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys " "Found entity 1: DE0Qsys" {  } { { "de0qsys.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698885324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698885324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys DE0Qsys:u0 " "Elaborating entity \"DE0Qsys\" for hierarchy \"DE0Qsys:u0\"" {  } { { "de0_top.v" "u0" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698885331 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v 4 4 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_syspll_dffpipe_l2c " "Found entity 1: DE0Qsys_syspll_dffpipe_l2c" {  } { { "de0qsys_syspll.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698885826 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_syspll_stdsync_sv6 " "Found entity 2: DE0Qsys_syspll_stdsync_sv6" {  } { { "de0qsys_syspll.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698885826 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0Qsys_syspll_altpll_fbh2 " "Found entity 3: DE0Qsys_syspll_altpll_fbh2" {  } { { "de0qsys_syspll.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698885826 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0Qsys_syspll " "Found entity 4: DE0Qsys_syspll" {  } { { "de0qsys_syspll.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698885826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698885826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_syspll DE0Qsys:u0\|DE0Qsys_syspll:syspll " "Elaborating entity \"DE0Qsys_syspll\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_syspll:syspll\"" {  } { { "de0qsys.v" "syspll" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698885828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_syspll_stdsync_sv6 DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_stdsync_sv6:stdsync2 " "Elaborating entity \"DE0Qsys_syspll_stdsync_sv6\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_stdsync_sv6:stdsync2\"" {  } { { "de0qsys_syspll.v" "stdsync2" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698885835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_syspll_dffpipe_l2c DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_stdsync_sv6:stdsync2\|DE0Qsys_syspll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE0Qsys_syspll_dffpipe_l2c\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_stdsync_sv6:stdsync2\|DE0Qsys_syspll_dffpipe_l2c:dffpipe3\"" {  } { { "de0qsys_syspll.v" "dffpipe3" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698885840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_syspll_altpll_fbh2 DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_altpll_fbh2:sd1 " "Elaborating entity \"DE0Qsys_syspll_altpll_fbh2\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_altpll_fbh2:sd1\"" {  } { { "de0qsys_syspll.v" "sd1" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698885846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v 21 21 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_register_bank_a_module " "Found entity 1: DE0Qsys_nios2cpu_register_bank_a_module" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_nios2cpu_register_bank_b_module " "Found entity 2: DE0Qsys_nios2cpu_register_bank_b_module" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0Qsys_nios2cpu_nios2_oci_debug " "Found entity 3: DE0Qsys_nios2cpu_nios2_oci_debug" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0Qsys_nios2cpu_ociram_sp_ram_module " "Found entity 4: DE0Qsys_nios2cpu_ociram_sp_ram_module" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0Qsys_nios2cpu_nios2_ocimem " "Found entity 5: DE0Qsys_nios2cpu_nios2_ocimem" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0Qsys_nios2cpu_nios2_avalon_reg " "Found entity 6: DE0Qsys_nios2cpu_nios2_avalon_reg" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0Qsys_nios2cpu_nios2_oci_break " "Found entity 7: DE0Qsys_nios2cpu_nios2_oci_break" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0Qsys_nios2cpu_nios2_oci_xbrk " "Found entity 8: DE0Qsys_nios2cpu_nios2_oci_xbrk" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0Qsys_nios2cpu_nios2_oci_dbrk " "Found entity 9: DE0Qsys_nios2cpu_nios2_oci_dbrk" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0Qsys_nios2cpu_nios2_oci_itrace " "Found entity 10: DE0Qsys_nios2cpu_nios2_oci_itrace" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0Qsys_nios2cpu_nios2_oci_td_mode " "Found entity 11: DE0Qsys_nios2cpu_nios2_oci_td_mode" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0Qsys_nios2cpu_nios2_oci_dtrace " "Found entity 12: DE0Qsys_nios2cpu_nios2_oci_dtrace" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0Qsys_nios2cpu_nios2_oci_compute_tm_count " "Found entity 13: DE0Qsys_nios2cpu_nios2_oci_compute_tm_count" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0Qsys_nios2cpu_nios2_oci_fifowp_inc " "Found entity 14: DE0Qsys_nios2cpu_nios2_oci_fifowp_inc" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0Qsys_nios2cpu_nios2_oci_fifocount_inc " "Found entity 15: DE0Qsys_nios2cpu_nios2_oci_fifocount_inc" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0Qsys_nios2cpu_nios2_oci_fifo " "Found entity 16: DE0Qsys_nios2cpu_nios2_oci_fifo" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0Qsys_nios2cpu_nios2_oci_pib " "Found entity 17: DE0Qsys_nios2cpu_nios2_oci_pib" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0Qsys_nios2cpu_nios2_oci_im " "Found entity 18: DE0Qsys_nios2cpu_nios2_oci_im" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0Qsys_nios2cpu_nios2_performance_monitors " "Found entity 19: DE0Qsys_nios2cpu_nios2_performance_monitors" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0Qsys_nios2cpu_nios2_oci " "Found entity 20: DE0Qsys_nios2cpu_nios2_oci" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0Qsys_nios2cpu " "Found entity 21: DE0Qsys_nios2cpu" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886013 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698886013 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_nios2cpu.v(1567) " "Verilog HDL or VHDL warning at de0qsys_nios2cpu.v(1567): conditional expression evaluates to a constant" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1703698886018 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_nios2cpu.v(1569) " "Verilog HDL or VHDL warning at de0qsys_nios2cpu.v(1569): conditional expression evaluates to a constant" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1703698886018 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_nios2cpu.v(1725) " "Verilog HDL or VHDL warning at de0qsys_nios2cpu.v(1725): conditional expression evaluates to a constant" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1703698886019 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_nios2cpu.v(2553) " "Verilog HDL or VHDL warning at de0qsys_nios2cpu.v(2553): conditional expression evaluates to a constant" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1703698886021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu " "Elaborating entity \"DE0Qsys_nios2cpu\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\"" {  } { { "de0qsys.v" "nios2cpu" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_test_bench.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_test_bench " "Found entity 1: DE0Qsys_nios2cpu_test_bench" {  } { { "de0qsys_nios2cpu_test_bench.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698886146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698886146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_test_bench DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_test_bench:the_DE0Qsys_nios2cpu_test_bench " "Elaborating entity \"DE0Qsys_nios2cpu_test_bench\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_test_bench:the_DE0Qsys_nios2cpu_test_bench\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_test_bench" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_register_bank_a_module DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a " "Elaborating entity \"DE0Qsys_nios2cpu_register_bank_a_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_register_bank_a" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "the_altsyncram" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698886896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0Qsys_nios2cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"DE0Qsys_nios2cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698886897 ""}  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703698886897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cig1 " "Found entity 1: altsyncram_cig1" {  } { { "db/altsyncram_cig1.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/altsyncram_cig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698887262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698887262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cig1 DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cig1:auto_generated " "Elaborating entity \"altsyncram_cig1\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_register_bank_b_module DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b " "Elaborating entity \"DE0Qsys_nios2cpu_register_bank_b_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_register_bank_b" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "the_altsyncram" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0Qsys_nios2cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"DE0Qsys_nios2cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887420 ""}  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703698887420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dig1 " "Found entity 1: altsyncram_dig1" {  } { { "db/altsyncram_dig1.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/altsyncram_dig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698887475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698887475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dig1 DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dig1:auto_generated " "Elaborating entity \"altsyncram_dig1\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_debug DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_debug\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_debug" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de0qsys_nios2cpu.v" "the_altera_std_synchronizer" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698887578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887578 ""}  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703698887578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_ocimem DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_ocimem\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_ocimem" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_ociram_sp_ram_module DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram " "Elaborating entity \"DE0Qsys_nios2cpu_ociram_sp_ram_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_ociram_sp_ram" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "the_altsyncram" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698887668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0Qsys_nios2cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE0Qsys_nios2cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887669 ""}  } { { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703698887669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv71 " "Found entity 1: altsyncram_gv71" {  } { { "db/altsyncram_gv71.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/altsyncram_gv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698887723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698887723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv71 DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gv71:auto_generated " "Elaborating entity \"altsyncram_gv71\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_avalon_reg DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_avalon_reg:the_DE0Qsys_nios2cpu_nios2_avalon_reg " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_avalon_reg\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_avalon_reg:the_DE0Qsys_nios2cpu_nios2_avalon_reg\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_avalon_reg" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_break DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_break:the_DE0Qsys_nios2cpu_nios2_oci_break " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_break\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_break:the_DE0Qsys_nios2cpu_nios2_oci_break\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_break" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_xbrk DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_xbrk:the_DE0Qsys_nios2cpu_nios2_oci_xbrk " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_xbrk\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_xbrk:the_DE0Qsys_nios2cpu_nios2_oci_xbrk\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_xbrk" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_dbrk DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_dbrk\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_dbrk" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_itrace DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_itrace:the_DE0Qsys_nios2cpu_nios2_oci_itrace " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_itrace\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_itrace:the_DE0Qsys_nios2cpu_nios2_oci_itrace\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_itrace" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_dtrace DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_dtrace\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_dtrace" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_td_mode DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace\|DE0Qsys_nios2cpu_nios2_oci_td_mode:DE0Qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_td_mode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace\|DE0Qsys_nios2cpu_nios2_oci_td_mode:DE0Qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_fifo DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_fifo\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_fifo" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_compute_tm_count DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_compute_tm_count:DE0Qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_compute_tm_count:DE0Qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_fifowp_inc DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_fifowp_inc:DE0Qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_fifowp_inc:DE0Qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_fifocount_inc DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_fifocount_inc:DE0Qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_fifocount_inc:DE0Qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_oci_test_bench.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_oci_test_bench " "Found entity 1: DE0Qsys_nios2cpu_oci_test_bench" {  } { { "de0qsys_nios2cpu_oci_test_bench.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698887939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698887939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_oci_test_bench DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_oci_test_bench:the_DE0Qsys_nios2cpu_oci_test_bench " "Elaborating entity \"DE0Qsys_nios2cpu_oci_test_bench\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_oci_test_bench:the_DE0Qsys_nios2cpu_oci_test_bench\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_oci_test_bench" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887941 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE0Qsys_nios2cpu_oci_test_bench " "Entity \"DE0Qsys_nios2cpu_oci_test_bench\" contains only dangling pins" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_oci_test_bench" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1703698887961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_pib DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_pib:the_DE0Qsys_nios2cpu_nios2_oci_pib " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_pib\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_pib:the_DE0Qsys_nios2cpu_nios2_oci_pib\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_pib" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_im DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_im:the_DE0Qsys_nios2cpu_nios2_oci_im " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_im\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_im:the_DE0Qsys_nios2cpu_nios2_oci_im\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_im" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698887973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_jtag_debug_module_wrapper " "Found entity 1: DE0Qsys_nios2cpu_jtag_debug_module_wrapper" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698888059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_jtag_debug_module_wrapper DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE0Qsys_nios2cpu_jtag_debug_module_wrapper\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_tck.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_jtag_debug_module_tck " "Found entity 1: DE0Qsys_nios2cpu_jtag_debug_module_tck" {  } { { "de0qsys_nios2cpu_jtag_debug_module_tck.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888117 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698888117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_jtag_debug_module_tck DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck " "Elaborating entity \"DE0Qsys_nios2cpu_jtag_debug_module_tck\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck\"" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "the_DE0Qsys_nios2cpu_jtag_debug_module_tck" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888119 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_sysclk.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_jtag_debug_module_sysclk " "Found entity 1: DE0Qsys_nios2cpu_jtag_debug_module_sysclk" {  } { { "de0qsys_nios2cpu_jtag_debug_module_sysclk.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698888179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_jtag_debug_module_sysclk DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE0Qsys_nios2cpu_jtag_debug_module_sysclk\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk\"" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\"" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "DE0Qsys_nios2cpu_jtag_debug_module_phy" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\"" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888235 ""}  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703698888235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/quatus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888236 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/quatus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888243 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_sdram_ctrl_input_efifo_module " "Found entity 1: DE0Qsys_sdram_ctrl_input_efifo_module" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888280 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_sdram_ctrl " "Found entity 2: DE0Qsys_sdram_ctrl" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698888280 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_sdram_ctrl.v(316) " "Verilog HDL or VHDL warning at de0qsys_sdram_ctrl.v(316): conditional expression evaluates to a constant" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1703698888281 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_sdram_ctrl.v(326) " "Verilog HDL or VHDL warning at de0qsys_sdram_ctrl.v(326): conditional expression evaluates to a constant" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1703698888281 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_sdram_ctrl.v(336) " "Verilog HDL or VHDL warning at de0qsys_sdram_ctrl.v(336): conditional expression evaluates to a constant" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1703698888281 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_sdram_ctrl.v(680) " "Verilog HDL or VHDL warning at de0qsys_sdram_ctrl.v(680): conditional expression evaluates to a constant" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1703698888282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_sdram_ctrl DE0Qsys:u0\|DE0Qsys_sdram_ctrl:sdram_ctrl " "Elaborating entity \"DE0Qsys_sdram_ctrl\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_sdram_ctrl:sdram_ctrl\"" {  } { { "de0qsys.v" "sdram_ctrl" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_sdram_ctrl_input_efifo_module DE0Qsys:u0\|DE0Qsys_sdram_ctrl:sdram_ctrl\|DE0Qsys_sdram_ctrl_input_efifo_module:the_DE0Qsys_sdram_ctrl_input_efifo_module " "Elaborating entity \"DE0Qsys_sdram_ctrl_input_efifo_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_sdram_ctrl:sdram_ctrl\|DE0Qsys_sdram_ctrl_input_efifo_module:the_DE0Qsys_sdram_ctrl_input_efifo_module\"" {  } { { "de0qsys_sdram_ctrl.v" "the_DE0Qsys_sdram_ctrl_input_efifo_module" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_dma.v 7 7 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_dma.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_dma_read_data_mux " "Found entity 1: DE0Qsys_dma_read_data_mux" {  } { { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888923 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_dma_byteenables " "Found entity 2: DE0Qsys_dma_byteenables" {  } { { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888923 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0Qsys_dma_fifo_module_fifo_ram_module " "Found entity 3: DE0Qsys_dma_fifo_module_fifo_ram_module" {  } { { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888923 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0Qsys_dma_fifo_module " "Found entity 4: DE0Qsys_dma_fifo_module" {  } { { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888923 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0Qsys_dma_mem_read " "Found entity 5: DE0Qsys_dma_mem_read" {  } { { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888923 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0Qsys_dma_mem_write " "Found entity 6: DE0Qsys_dma_mem_write" {  } { { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888923 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0Qsys_dma " "Found entity 7: DE0Qsys_dma" {  } { { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698888923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698888923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma DE0Qsys:u0\|DE0Qsys_dma:dma " "Elaborating entity \"DE0Qsys_dma\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\"" {  } { { "de0qsys.v" "dma" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698888926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_read_data_mux DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_read_data_mux:the_DE0Qsys_dma_read_data_mux " "Elaborating entity \"DE0Qsys_dma_read_data_mux\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_read_data_mux:the_DE0Qsys_dma_read_data_mux\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_read_data_mux" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_byteenables DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_byteenables:the_DE0Qsys_dma_byteenables " "Elaborating entity \"DE0Qsys_dma_byteenables\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_byteenables:the_DE0Qsys_dma_byteenables\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_byteenables" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_fifo_module DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module " "Elaborating entity \"DE0Qsys_dma_fifo_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_fifo_module" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_fifo_module_fifo_ram_module DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram " "Elaborating entity \"DE0Qsys_dma_fifo_module_fifo_ram_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\"" {  } { { "de0qsys_dma.v" "DE0Qsys_dma_fifo_module_fifo_ram" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "de0qsys_dma.v" "lpm_ram_dp_component" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 225 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 7 " "Parameter \"lpm_widthad\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889276 ""}  } { { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 225 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703698889276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "f:/quatus/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889601 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "f:/quatus/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 225 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "f:/quatus/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "f:/quatus/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 225 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oeq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oeq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oeq1 " "Found entity 1: altsyncram_oeq1" {  } { { "db/altsyncram_oeq1.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/altsyncram_oeq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698889868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698889868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oeq1 DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_oeq1:auto_generated " "Elaborating entity \"altsyncram_oeq1\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_oeq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698889869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_mem_read DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_mem_read:the_DE0Qsys_dma_mem_read " "Elaborating entity \"DE0Qsys_dma_mem_read\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_mem_read:the_DE0Qsys_dma_mem_read\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_mem_read" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_mem_write DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_mem_write:the_DE0Qsys_dma_mem_write " "Elaborating entity \"DE0Qsys_dma_mem_write\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_mem_write:the_DE0Qsys_dma_mem_write\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_mem_write" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "altera_avalon_mm_bridge.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698890092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge DE0Qsys:u0\|altera_avalon_mm_bridge:apb " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"DE0Qsys:u0\|altera_avalon_mm_bridge:apb\"" {  } { { "de0qsys.v" "apb" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890094 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v 5 5 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: DE0Qsys_jtag_uart_sim_scfifo_w" {  } { { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890192 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_jtag_uart_scfifo_w " "Found entity 2: DE0Qsys_jtag_uart_scfifo_w" {  } { { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890192 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: DE0Qsys_jtag_uart_sim_scfifo_r" {  } { { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890192 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0Qsys_jtag_uart_scfifo_r " "Found entity 4: DE0Qsys_jtag_uart_scfifo_r" {  } { { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890192 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0Qsys_jtag_uart " "Found entity 5: DE0Qsys_jtag_uart" {  } { { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698890192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_jtag_uart DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart " "Elaborating entity \"DE0Qsys_jtag_uart\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\"" {  } { { "de0qsys.v" "jtag_uart" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_jtag_uart_scfifo_w DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w " "Elaborating entity \"DE0Qsys_jtag_uart_scfifo_w\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\"" {  } { { "de0qsys_jtag_uart.v" "the_DE0Qsys_jtag_uart_scfifo_w" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "de0qsys_jtag_uart.v" "wfifo" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890537 ""}  } { { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703698890537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698890615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quatus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698890656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "F:/git_file/robot/DE0_TOP_New/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698890700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "F:/git_file/robot/DE0_TOP_New/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698890782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/git_file/robot/DE0_TOP_New/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698890981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698890981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "F:/git_file/robot/DE0_TOP_New/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698890982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698891073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "F:/git_file/robot/DE0_TOP_New/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "F:/git_file/robot/DE0_TOP_New/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703698891329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "F:/git_file/robot/DE0_TOP_New/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_jtag_uart_scfifo_r DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r " "Elaborating entity \"DE0Qsys_jtag_uart_scfifo_r\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r\"" {  } { { "de0qsys_jtag_uart.v" "the_DE0Qsys_jtag_uart_scfifo_r" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "de0qsys_jtag_uart.v" "DE0Qsys_jtag_uart_alt_jtag_atlantic" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698891571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891571 ""}  } { { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703698891571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_timer.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_timer " "Found entity 1: DE0Qsys_timer" {  } { { "de0qsys_timer.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891642 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698891642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_timer DE0Qsys:u0\|DE0Qsys_timer:timer " "Elaborating entity \"DE0Qsys_timer\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_timer:timer\"" {  } { { "de0qsys.v" "timer" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891644 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v 5 5 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_uart0_tx " "Found entity 1: DE0Qsys_uart0_tx" {  } { { "de0qsys_uart0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891742 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_uart0_rx_stimulus_source " "Found entity 2: DE0Qsys_uart0_rx_stimulus_source" {  } { { "de0qsys_uart0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891742 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0Qsys_uart0_rx " "Found entity 3: DE0Qsys_uart0_rx" {  } { { "de0qsys_uart0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891742 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0Qsys_uart0_regs " "Found entity 4: DE0Qsys_uart0_regs" {  } { { "de0qsys_uart0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891742 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0Qsys_uart0 " "Found entity 5: DE0Qsys_uart0" {  } { { "de0qsys_uart0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891742 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698891742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_uart0 DE0Qsys:u0\|DE0Qsys_uart0:uart0 " "Elaborating entity \"DE0Qsys_uart0\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_uart0:uart0\"" {  } { { "de0qsys.v" "uart0" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_uart0_tx DE0Qsys:u0\|DE0Qsys_uart0:uart0\|DE0Qsys_uart0_tx:the_DE0Qsys_uart0_tx " "Elaborating entity \"DE0Qsys_uart0_tx\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_uart0:uart0\|DE0Qsys_uart0_tx:the_DE0Qsys_uart0_tx\"" {  } { { "de0qsys_uart0.v" "the_DE0Qsys_uart0_tx" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_uart0_rx DE0Qsys:u0\|DE0Qsys_uart0:uart0\|DE0Qsys_uart0_rx:the_DE0Qsys_uart0_rx " "Elaborating entity \"DE0Qsys_uart0_rx\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_uart0:uart0\|DE0Qsys_uart0_rx:the_DE0Qsys_uart0_rx\"" {  } { { "de0qsys_uart0.v" "the_DE0Qsys_uart0_rx" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_uart0_rx_stimulus_source DE0Qsys:u0\|DE0Qsys_uart0:uart0\|DE0Qsys_uart0_rx:the_DE0Qsys_uart0_rx\|DE0Qsys_uart0_rx_stimulus_source:the_DE0Qsys_uart0_rx_stimulus_source " "Elaborating entity \"DE0Qsys_uart0_rx_stimulus_source\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_uart0:uart0\|DE0Qsys_uart0_rx:the_DE0Qsys_uart0_rx\|DE0Qsys_uart0_rx_stimulus_source:the_DE0Qsys_uart0_rx_stimulus_source\"" {  } { { "de0qsys_uart0.v" "the_DE0Qsys_uart0_rx_stimulus_source" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_uart0_regs DE0Qsys:u0\|DE0Qsys_uart0:uart0\|DE0Qsys_uart0_regs:the_DE0Qsys_uart0_regs " "Elaborating entity \"DE0Qsys_uart0_regs\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_uart0:uart0\|DE0Qsys_uart0_regs:the_DE0Qsys_uart0_regs\"" {  } { { "de0qsys_uart0.v" "the_DE0Qsys_uart0_regs" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_led.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_led " "Found entity 1: DE0Qsys_led" {  } { { "de0qsys_led.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698891810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_led DE0Qsys:u0\|DE0Qsys_led:led " "Elaborating entity \"DE0Qsys_led\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_led:led\"" {  } { { "de0qsys.v" "led" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_sw.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_sw " "Found entity 1: DE0Qsys_sw" {  } { { "de0qsys_sw.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698891855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_sw DE0Qsys:u0\|DE0Qsys_sw:sw " "Elaborating entity \"DE0Qsys_sw\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_sw:sw\"" {  } { { "de0qsys.v" "sw" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891857 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_button1.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_button1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_button1 " "Found entity 1: DE0Qsys_button1" {  } { { "de0qsys_button1.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_button1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891909 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698891909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_button1 DE0Qsys:u0\|DE0Qsys_button1:button1 " "Elaborating entity \"DE0Qsys_button1\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_button1:button1\"" {  } { { "de0qsys.v" "button1" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_button2.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_button2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_button2 " "Found entity 1: DE0Qsys_button2" {  } { { "de0qsys_button2.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_button2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698891943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_button2 DE0Qsys:u0\|DE0Qsys_button2:button2 " "Elaborating entity \"DE0Qsys_button2\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_button2:button2\"" {  } { { "de0qsys.v" "button2" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_hex0.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_hex0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_hex0 " "Found entity 1: DE0Qsys_hex0" {  } { { "de0qsys_hex0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698891976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698891976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_hex0 DE0Qsys:u0\|DE0Qsys_hex0:hex0 " "Elaborating entity \"DE0Qsys_hex0\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_hex0:hex0\"" {  } { { "de0qsys.v" "hex0" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698891978 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "altera_merlin_master_translator.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698892035 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698892035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:nios2cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:nios2cpu_instruction_master_translator\"" {  } { { "de0qsys.v" "nios2cpu_instruction_master_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:dma_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:dma_write_master_translator\"" {  } { { "de0qsys.v" "dma_write_master_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:nios2cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:nios2cpu_data_master_translator\"" {  } { { "de0qsys.v" "nios2cpu_data_master_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:dma_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:dma_read_master_translator\"" {  } { { "de0qsys.v" "dma_read_master_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892088 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "altera_merlin_slave_translator.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698892138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698892138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator\"" {  } { { "de0qsys.v" "nios2cpu_jtag_debug_module_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator\"" {  } { { "de0qsys.v" "sdram_ctrl_s1_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:dma_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:dma_control_port_slave_translator\"" {  } { { "de0qsys.v" "dma_control_port_slave_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:apb_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:apb_s0_translator\"" {  } { { "de0qsys.v" "apb_s0_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:syspll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:syspll_pll_slave_translator\"" {  } { { "de0qsys.v" "syspll_pll_slave_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:apb_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:apb_m0_translator\"" {  } { { "de0qsys.v" "apb_m0_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "de0qsys.v" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "de0qsys.v" "timer_s1_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:uart0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:uart0_s1_translator\"" {  } { { "de0qsys.v" "uart0_s1_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 2333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "de0qsys.v" "sw_s1_translator" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "altera_merlin_master_agent.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698892324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698892324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "dma_write_master_translator_avalon_universal_master_0_agent" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "nios2cpu_data_master_translator_avalon_universal_master_0_agent" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "dma_read_master_translator_avalon_universal_master_0_agent" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892367 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "altera_merlin_slave_agent.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698892413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698892413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0Qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "de0qsys.v" "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892416 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "altera_merlin_burst_uncompressor.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698892623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698892623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0Qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "altera_avalon_sc_fifo.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698892678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698892678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de0qsys.v" "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0Qsys:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "de0qsys.v" "sdram_ctrl_s1_translator_avalon_universal_slave_0_agent" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0Qsys:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de0qsys.v" "sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "de0qsys.v" "sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de0qsys.v" "apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "de0qsys.v" "syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "apb_m0_translator_avalon_universal_master_0_agent" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 3953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698892992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0Qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "de0qsys.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 4034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0Qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de0qsys.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 4075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_addr_router.sv(48) " "Verilog HDL Declaration information at de0qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_addr_router.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_addr_router.sv(49) " "Verilog HDL Declaration information at de0qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_addr_router.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_addr_router_default_decode " "Found entity 1: DE0Qsys_addr_router_default_decode" {  } { { "de0qsys_addr_router.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893256 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_addr_router " "Found entity 2: DE0Qsys_addr_router" {  } { { "de0qsys_addr_router.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router DE0Qsys:u0\|DE0Qsys_addr_router:addr_router " "Elaborating entity \"DE0Qsys_addr_router\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router:addr_router\"" {  } { { "de0qsys.v" "addr_router" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_default_decode DE0Qsys:u0\|DE0Qsys_addr_router:addr_router\|DE0Qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_addr_router_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router:addr_router\|DE0Qsys_addr_router_default_decode:the_default_decode\"" {  } { { "de0qsys_addr_router.sv" "the_default_decode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_addr_router_001.sv(48) " "Verilog HDL Declaration information at de0qsys_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_addr_router_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_addr_router_001.sv(49) " "Verilog HDL Declaration information at de0qsys_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_addr_router_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893388 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_addr_router_001_default_decode " "Found entity 1: DE0Qsys_addr_router_001_default_decode" {  } { { "de0qsys_addr_router_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893388 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_addr_router_001 " "Found entity 2: DE0Qsys_addr_router_001" {  } { { "de0qsys_addr_router_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_001 DE0Qsys:u0\|DE0Qsys_addr_router_001:addr_router_001 " "Elaborating entity \"DE0Qsys_addr_router_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_001:addr_router_001\"" {  } { { "de0qsys.v" "addr_router_001" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_001_default_decode DE0Qsys:u0\|DE0Qsys_addr_router_001:addr_router_001\|DE0Qsys_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_addr_router_001_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_001:addr_router_001\|DE0Qsys_addr_router_001_default_decode:the_default_decode\"" {  } { { "de0qsys_addr_router_001.sv" "the_default_decode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_addr_router_002.sv(48) " "Verilog HDL Declaration information at de0qsys_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_addr_router_002.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_addr_router_002.sv(49) " "Verilog HDL Declaration information at de0qsys_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_addr_router_002.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_addr_router_002_default_decode " "Found entity 1: DE0Qsys_addr_router_002_default_decode" {  } { { "de0qsys_addr_router_002.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893444 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_addr_router_002 " "Found entity 2: DE0Qsys_addr_router_002" {  } { { "de0qsys_addr_router_002.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_002 DE0Qsys:u0\|DE0Qsys_addr_router_002:addr_router_002 " "Elaborating entity \"DE0Qsys_addr_router_002\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_002:addr_router_002\"" {  } { { "de0qsys.v" "addr_router_002" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_002_default_decode DE0Qsys:u0\|DE0Qsys_addr_router_002:addr_router_002\|DE0Qsys_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_addr_router_002_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_002:addr_router_002\|DE0Qsys_addr_router_002_default_decode:the_default_decode\"" {  } { { "de0qsys_addr_router_002.sv" "the_default_decode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_id_router.sv(48) " "Verilog HDL Declaration information at de0qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_id_router.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_id_router.sv(49) " "Verilog HDL Declaration information at de0qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_id_router.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_id_router_default_decode " "Found entity 1: DE0Qsys_id_router_default_decode" {  } { { "de0qsys_id_router.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893511 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_id_router " "Found entity 2: DE0Qsys_id_router" {  } { { "de0qsys_id_router.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router DE0Qsys:u0\|DE0Qsys_id_router:id_router " "Elaborating entity \"DE0Qsys_id_router\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router:id_router\"" {  } { { "de0qsys.v" "id_router" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_default_decode DE0Qsys:u0\|DE0Qsys_id_router:id_router\|DE0Qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_id_router_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router:id_router\|DE0Qsys_id_router_default_decode:the_default_decode\"" {  } { { "de0qsys_id_router.sv" "the_default_decode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_id_router_001.sv(48) " "Verilog HDL Declaration information at de0qsys_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_id_router_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_id_router_001.sv(49) " "Verilog HDL Declaration information at de0qsys_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_id_router_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893566 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_id_router_001_default_decode " "Found entity 1: DE0Qsys_id_router_001_default_decode" {  } { { "de0qsys_id_router_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893566 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_id_router_001 " "Found entity 2: DE0Qsys_id_router_001" {  } { { "de0qsys_id_router_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893566 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_001 DE0Qsys:u0\|DE0Qsys_id_router_001:id_router_001 " "Elaborating entity \"DE0Qsys_id_router_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_001:id_router_001\"" {  } { { "de0qsys.v" "id_router_001" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_001_default_decode DE0Qsys:u0\|DE0Qsys_id_router_001:id_router_001\|DE0Qsys_id_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_id_router_001_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_001:id_router_001\|DE0Qsys_id_router_001_default_decode:the_default_decode\"" {  } { { "de0qsys_id_router_001.sv" "the_default_decode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_id_router_003.sv(48) " "Verilog HDL Declaration information at de0qsys_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_id_router_003.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_id_router_003.sv(49) " "Verilog HDL Declaration information at de0qsys_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_id_router_003.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_id_router_003_default_decode " "Found entity 1: DE0Qsys_id_router_003_default_decode" {  } { { "de0qsys_id_router_003.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893599 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_id_router_003 " "Found entity 2: DE0Qsys_id_router_003" {  } { { "de0qsys_id_router_003.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893599 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_003 DE0Qsys:u0\|DE0Qsys_id_router_003:id_router_003 " "Elaborating entity \"DE0Qsys_id_router_003\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_003:id_router_003\"" {  } { { "de0qsys.v" "id_router_003" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_003_default_decode DE0Qsys:u0\|DE0Qsys_id_router_003:id_router_003\|DE0Qsys_id_router_003_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_id_router_003_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_003:id_router_003\|DE0Qsys_id_router_003_default_decode:the_default_decode\"" {  } { { "de0qsys_id_router_003.sv" "the_default_decode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_id_router_004.sv(48) " "Verilog HDL Declaration information at de0qsys_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_id_router_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_id_router_004.sv(49) " "Verilog HDL Declaration information at de0qsys_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_id_router_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_id_router_004.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_004.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_id_router_004_default_decode " "Found entity 1: DE0Qsys_id_router_004_default_decode" {  } { { "de0qsys_id_router_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893636 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_id_router_004 " "Found entity 2: DE0Qsys_id_router_004" {  } { { "de0qsys_id_router_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_004 DE0Qsys:u0\|DE0Qsys_id_router_004:id_router_004 " "Elaborating entity \"DE0Qsys_id_router_004\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_004:id_router_004\"" {  } { { "de0qsys.v" "id_router_004" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_004_default_decode DE0Qsys:u0\|DE0Qsys_id_router_004:id_router_004\|DE0Qsys_id_router_004_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_id_router_004_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_004:id_router_004\|DE0Qsys_id_router_004_default_decode:the_default_decode\"" {  } { { "de0qsys_id_router_004.sv" "the_default_decode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_addr_router_004.sv(48) " "Verilog HDL Declaration information at de0qsys_addr_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_addr_router_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_addr_router_004.sv(49) " "Verilog HDL Declaration information at de0qsys_addr_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_addr_router_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_addr_router_004_default_decode " "Found entity 1: DE0Qsys_addr_router_004_default_decode" {  } { { "de0qsys_addr_router_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893675 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_addr_router_004 " "Found entity 2: DE0Qsys_addr_router_004" {  } { { "de0qsys_addr_router_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893675 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_004 DE0Qsys:u0\|DE0Qsys_addr_router_004:addr_router_004 " "Elaborating entity \"DE0Qsys_addr_router_004\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_004:addr_router_004\"" {  } { { "de0qsys.v" "addr_router_004" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_004_default_decode DE0Qsys:u0\|DE0Qsys_addr_router_004:addr_router_004\|DE0Qsys_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_addr_router_004_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_004:addr_router_004\|DE0Qsys_addr_router_004_default_decode:the_default_decode\"" {  } { { "de0qsys_addr_router_004.sv" "the_default_decode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_id_router_005.sv(48) " "Verilog HDL Declaration information at de0qsys_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_id_router_005.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_id_router_005.sv(49) " "Verilog HDL Declaration information at de0qsys_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_id_router_005.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703698893715 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_id_router_005_default_decode " "Found entity 1: DE0Qsys_id_router_005_default_decode" {  } { { "de0qsys_id_router_005.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893716 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_id_router_005 " "Found entity 2: DE0Qsys_id_router_005" {  } { { "de0qsys_id_router_005.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_005 DE0Qsys:u0\|DE0Qsys_id_router_005:id_router_005 " "Elaborating entity \"DE0Qsys_id_router_005\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_005:id_router_005\"" {  } { { "de0qsys.v" "id_router_005" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_005_default_decode DE0Qsys:u0\|DE0Qsys_id_router_005:id_router_005\|DE0Qsys_id_router_005_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_id_router_005_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_005:id_router_005\|DE0Qsys_id_router_005_default_decode:the_default_decode\"" {  } { { "de0qsys_id_router_005.sv" "the_default_decode" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "altera_merlin_traffic_limiter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698893789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698893789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0Qsys:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "de0qsys.v" "limiter" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698893791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0Qsys:u0\|altera_merlin_traffic_limiter:limiter_001 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "de0qsys.v" "limiter_001" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894196 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894323 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894323 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894323 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894323 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894323 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894323 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "de0qsys.v" "burst_adapter" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 10 to match size of target (3)" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703698894345 "|DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_address_alignment.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "altera_merlin_address_alignment.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "altera_merlin_burst_adapter.sv" "the_min" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "altera_merlin_burst_adapter.sv" "ab_sub" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "altera_merlin_burst_adapter.sv" "subtract" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "de0qsys.v" "burst_adapter_001" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 10 to match size of target (3)" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703698894541 "|DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894573 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "de0qsys.v" "rst_controller" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0Qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0Qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "de0qsys.v" "rst_controller_001" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894702 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_demux " "Found entity 1: DE0Qsys_cmd_xbar_demux" {  } { { "de0qsys_cmd_xbar_demux.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894722 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_demux DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE0Qsys_cmd_xbar_demux\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "de0qsys.v" "cmd_xbar_demux" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_001.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_demux_001 " "Found entity 1: DE0Qsys_cmd_xbar_demux_001" {  } { { "de0qsys_cmd_xbar_demux_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_demux_001 DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE0Qsys_cmd_xbar_demux_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "de0qsys.v" "cmd_xbar_demux_001" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894754 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_002.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_demux_002 " "Found entity 1: DE0Qsys_cmd_xbar_demux_002" {  } { { "de0qsys_cmd_xbar_demux_002.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_demux_002 DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"DE0Qsys_cmd_xbar_demux_002\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "de0qsys.v" "cmd_xbar_demux_002" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_003.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_003.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_demux_003 " "Found entity 1: DE0Qsys_cmd_xbar_demux_003" {  } { { "de0qsys_cmd_xbar_demux_003.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_demux_003 DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"DE0Qsys_cmd_xbar_demux_003\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "de0qsys.v" "cmd_xbar_demux_003" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 5993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894815 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_mux " "Found entity 1: DE0Qsys_cmd_xbar_mux" {  } { { "de0qsys_cmd_xbar_mux.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_mux DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE0Qsys_cmd_xbar_mux\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "de0qsys.v" "cmd_xbar_mux" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "altera_merlin_arbitrator.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894890 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "altera_merlin_arbitrator.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_cmd_xbar_mux.sv" "arb" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_mux_001 " "Found entity 1: DE0Qsys_cmd_xbar_mux_001" {  } { { "de0qsys_cmd_xbar_mux_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698894937 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698894937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_mux_001 DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"DE0Qsys_cmd_xbar_mux_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "de0qsys.v" "cmd_xbar_mux_001" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_cmd_xbar_mux_001.sv" "arb" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698894970 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_004.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_demux_004 " "Found entity 1: DE0Qsys_rsp_xbar_demux_004" {  } { { "de0qsys_rsp_xbar_demux_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_demux_004 DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"DE0Qsys_rsp_xbar_demux_004\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "de0qsys.v" "rsp_xbar_demux_004" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_mux " "Found entity 1: DE0Qsys_rsp_xbar_mux" {  } { { "de0qsys_rsp_xbar_mux.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895049 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_mux DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE0Qsys_rsp_xbar_mux\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "de0qsys.v" "rsp_xbar_mux" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_rsp_xbar_mux.sv" "arb" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_mux_001 " "Found entity 1: DE0Qsys_rsp_xbar_mux_001" {  } { { "de0qsys_rsp_xbar_mux_001.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_mux_001 DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE0Qsys_rsp_xbar_mux_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "de0qsys.v" "rsp_xbar_mux_001" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_rsp_xbar_mux_001.sv" "arb" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_002.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_mux_002 " "Found entity 1: DE0Qsys_rsp_xbar_mux_002" {  } { { "de0qsys_rsp_xbar_mux_002.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895370 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_mux_002 DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"DE0Qsys_rsp_xbar_mux_002\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "de0qsys.v" "rsp_xbar_mux_002" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_rsp_xbar_mux_002.sv" "arb" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_002.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_004.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_demux_004 " "Found entity 1: DE0Qsys_cmd_xbar_demux_004" {  } { { "de0qsys_cmd_xbar_demux_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895457 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_demux_004 DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_004:cmd_xbar_demux_004 " "Elaborating entity \"DE0Qsys_cmd_xbar_demux_004\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_004:cmd_xbar_demux_004\"" {  } { { "de0qsys.v" "cmd_xbar_demux_004" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_005.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_005.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_demux_005 " "Found entity 1: DE0Qsys_rsp_xbar_demux_005" {  } { { "de0qsys_rsp_xbar_demux_005.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_demux_005 DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"DE0Qsys_rsp_xbar_demux_005\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "de0qsys.v" "rsp_xbar_demux_005" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895515 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_mux_004 " "Found entity 1: DE0Qsys_rsp_xbar_mux_004" {  } { { "de0qsys_rsp_xbar_mux_004.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895551 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_mux_004 DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004 " "Elaborating entity \"DE0Qsys_rsp_xbar_mux_004\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004\"" {  } { { "de0qsys.v" "rsp_xbar_mux_004" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_rsp_xbar_mux_004.sv" "arb" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895604 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "altera_merlin_width_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0Qsys:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "de0qsys.v" "width_adapter" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0Qsys:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "de0qsys.v" "width_adapter_001" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895663 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "altera_merlin_width_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1703698895670 "|DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1703698895671 "|DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1703698895671 "|DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "altera_merlin_width_adapter.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1703698895683 "|DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "de0qsys.v" "crosser" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "altera_avalon_st_clock_crosser.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_irq_mapper.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_irq_mapper " "Found entity 1: DE0Qsys_irq_mapper" {  } { { "de0qsys_irq_mapper.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703698895849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1703698895849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_irq_mapper DE0Qsys:u0\|DE0Qsys_irq_mapper:irq_mapper " "Elaborating entity \"DE0Qsys_irq_mapper\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_irq_mapper:irq_mapper\"" {  } { { "de0qsys.v" "irq_mapper" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 6900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703698895851 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "altera_avalon_sc_fifo.v" "mem" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1703698902835 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1703698902835 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1703698906538 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 162 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 173 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT0 " "Bidir \"SD_DAT0\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 180 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 181 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 186 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 188 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[0\] " "Bidir \"GPIO1_D\[0\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[1\] " "Bidir \"GPIO1_D\[1\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[2\] " "Bidir \"GPIO1_D\[2\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[3\] " "Bidir \"GPIO1_D\[3\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[4\] " "Bidir \"GPIO1_D\[4\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[5\] " "Bidir \"GPIO1_D\[5\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[6\] " "Bidir \"GPIO1_D\[6\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[7\] " "Bidir \"GPIO1_D\[7\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[8\] " "Bidir \"GPIO1_D\[8\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[9\] " "Bidir \"GPIO1_D\[9\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[10\] " "Bidir \"GPIO1_D\[10\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[11\] " "Bidir \"GPIO1_D\[11\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[12\] " "Bidir \"GPIO1_D\[12\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[13\] " "Bidir \"GPIO1_D\[13\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[14\] " "Bidir \"GPIO1_D\[14\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[15\] " "Bidir \"GPIO1_D\[15\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[16\] " "Bidir \"GPIO1_D\[16\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[17\] " "Bidir \"GPIO1_D\[17\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[18\] " "Bidir \"GPIO1_D\[18\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[19\] " "Bidir \"GPIO1_D\[19\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[20\] " "Bidir \"GPIO1_D\[20\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[21\] " "Bidir \"GPIO1_D\[21\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[22\] " "Bidir \"GPIO1_D\[22\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[23\] " "Bidir \"GPIO1_D\[23\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[24\] " "Bidir \"GPIO1_D\[24\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[25\] " "Bidir \"GPIO1_D\[25\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[26\] " "Bidir \"GPIO1_D\[26\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[27\] " "Bidir \"GPIO1_D\[27\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[28\] " "Bidir \"GPIO1_D\[28\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[29\] " "Bidir \"GPIO1_D\[29\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[30\] " "Bidir \"GPIO1_D\[30\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[31\] " "Bidir \"GPIO1_D\[31\]\" has no driver" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 201 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1703698906714 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1703698906714 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "de0qsys_uart0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 44 -1 0 } } { "de0qsys_sdram_ctrl.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 440 -1 0 } } { "altera_reset_synchronizer.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "de0qsys_uart0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 60 -1 0 } } { "de0qsys_sdram_ctrl.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 354 -1 0 } } { "altera_avalon_mm_bridge.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v" 95 -1 0 } } { "altera_merlin_master_agent.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 348 -1 0 } } { "de0qsys_sdram_ctrl.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quatus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 812 -1 0 } } { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3167 -1 0 } } { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 4133 -1 0 } } { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 270 -1 0 } } { "altera_avalon_mm_bridge.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v" 155 -1 0 } } { "altera_merlin_slave_translator.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3740 -1 0 } } { "de0qsys_jtag_uart.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 393 -1 0 } } { "altera_merlin_arbitrator.sv" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 737 -1 0 } } { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 440 -1 0 } } { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 638 -1 0 } } { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 690 -1 0 } } { "de0qsys_uart0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quatus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "de0qsys_dma.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 728 -1 0 } } { "altera_avalon_sc_fifo.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "de0qsys_nios2cpu.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 599 -1 0 } } { "de0qsys_timer.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_timer.v" 166 -1 0 } } { "de0qsys_uart0.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_uart0.v" 43 -1 0 } } { "de0qsys_syspll.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 254 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1703698906826 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1703698906826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N GND " "Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|FL_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|GPIO0_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|GPIO0_CLKOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|GPIO1_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698909252 "|DE0_TOP|GPIO1_CLKOUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1703698909252 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698909900 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "420 " "420 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1703698912739 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1703698913050 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1703698913050 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/quatus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703698913117 "|DE0_TOP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1703698913117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698913249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/git_file/robot/DE0_TOP_New/DE0_TOP.map.smsg " "Generated suppressed messages file F:/git_file/robot/DE0_TOP_New/DE0_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703698913927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703698915037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698915037 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_altpll_fbh2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_altpll_fbh2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "de0qsys_syspll.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 150 -1 0 } } { "de0qsys_syspll.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 276 0 0 } } { "de0qsys.v" "" { Text "F:/git_file/robot/DE0_TOP_New/qsys/de0qsys/synthesis/de0qsys.v" 1263 0 0 } } { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 265 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1703698916017 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|GPIO0_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|GPIO0_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|GPIO1_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "de0_top.v" "" { Text "F:/git_file/robot/DE0_TOP_New/de0_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703698916485 "|DE0_TOP|GPIO1_CLKIN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1703698916485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5700 " "Implemented 5700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703698916498 ""} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Implemented 119 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703698916498 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1703698916498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5298 " "Implemented 5298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703698916498 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1703698916498 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1703698916498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703698916498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 267 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 267 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703698916596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 01:41:56 2023 " "Processing ended: Thu Dec 28 01:41:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703698916596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703698916596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703698916596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703698916596 ""}
