# VHDL Stopwatch

The stopwatch counts from **00.00** seconds to **99.99** seconds. It uses two buttons: one for **start/stop** and another for **reset**. The numbers are displayed on the boardâ€™s seven-segment display using its anodes and cathodes.

## Hardware/Software

- Basys3 Atrix-7 FPGA Board
- Vivado Design Suite from Xilinx

## Block Diagram and State Diagram

ðŸ“Š [](https://github.com/c0smin27/VHDL-Stopwatch/blob/main/cronometru.png)

## Disclaimer

This project was created as part of an academic assignment. Feel free to use it for learning purposes, but please do not submit it as your own work in educational settings.
