<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" title="MsfReference" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="default">
    <Options/>
    <Implementation title="default" dir="default" description="default" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="Bootloader" top="Bootloader"/>
        <Source name="../out/Bootloader.v" type="Verilog" type_short="Verilog">
            <Options top_module="Bootloader"/>
        </Source>
        <Source name="../src/hdl/femtorv32/FemtoRV32.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../src/hdl/Pll100MHz/Pll100MHz.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="simulation/simulation.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="../src/hdl/board.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="../src/hdl/board.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="MsfReference1.sty"/>
</RadiantProject>
