<div class="nav">

⟵ [Up](index.html)  \|  [Index](index.html)

</div>

# riscv

<div class="cards">

<div class="card">

<div class="card-title">

[RISC-V In The Datacenter Is No Risky
Proposition](https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition)

</div>

<div class="card-image">

[![](https://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1024x1024.png)](https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition)

</div>

It was only a matter of time, perhaps, but the skyrocketing costs of
designing chips is colliding with the ever-increasing need for
performance,

</div>

<div class="card">

<div class="card-title">

[SweRV - An Annotated Deep
Dive](https://tomverbeure.github.io/2019/03/13/SweRV.html)

</div>

</div>

<div class="card">

<div class="card-title">

[openhwgroup/cva6: The CORE-V CVA6 is an Application class 6-stage
RISC-V CPU capable of booting
Linux](https://github.com/pulp-platform/ariane)

</div>

<div class="card-image">

[![](https://opengraph.githubassets.com/f8758c88608ca07d85d6ecc7bad65b2c19fdcb03ffff3e784071d3b31be36fb2/openhwgroup/cva6)](https://github.com/pulp-platform/ariane)

</div>

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of
booting Linux - openhwgroup/cva6

</div>

<div class="card">

<div class="card-title">

[Eecs 2016
1](https://people.eecs.berkeley.edu/~krste/papers/EECS-2016-1.pdf)

</div>

</div>

<div class="card">

<div class="card-title">

[RISC-V from scratch 1: Introduction, toolchain setup, and hello
world!](https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html)

</div>

A post that discusses what RISC-V is and why it’s important, teaches
readers how to install the GNU RISC-V toolchain, and walks through
building and running a simple C program on emulated RISC-V hardware.

</div>

<div class="card">

<div class="card-title">

[RISC-V from scratch 2: Hardware layouts, linker scripts, and C
runtimes](https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html)

</div>

A post describing how C programs get to the main function. Devicetree
layouts, linker scripts, minimal C runtimes, GDB and QEMU, basic RISC-V
assembly, and other topics are reviewed along the way.

</div>

</div>
