// Seed: 246396650
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri module_0
    , id_11,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8,
    output supply1 id_9
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_4 = id_4;
  wire id_6;
  wire id_7;
  module_0(
      id_0, id_0, id_1, id_1, id_0, id_1, id_0, id_1, id_0, id_1
  );
  wire id_8, id_9;
endmodule
