/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  reg [8:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  reg [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [10:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_1z | celloutsig_1_18z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z[2] | celloutsig_0_1z[4]) & celloutsig_0_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z[4] | celloutsig_0_8z[2]) & celloutsig_0_6z);
  assign celloutsig_1_18z = celloutsig_1_2z <= in_data[132:126];
  assign celloutsig_1_4z = { in_data[184:183], celloutsig_1_18z, celloutsig_1_2z, celloutsig_1_0z } <= in_data[128:116];
  assign celloutsig_1_19z = { celloutsig_1_8z[13:8], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_18z, celloutsig_1_12z } <= { celloutsig_1_14z[10:9], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3:2], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z } <= { in_data[84:73], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_39z = celloutsig_0_13z % { 1'h1, celloutsig_0_19z[5:0] };
  assign celloutsig_1_9z = { celloutsig_1_6z[6:3], celloutsig_1_6z, celloutsig_1_4z } % { 1'h1, celloutsig_1_5z[3:1], celloutsig_1_6z, in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_9z[10], celloutsig_1_5z, celloutsig_1_10z } % { 1'h1, celloutsig_1_2z[5:0] };
  assign celloutsig_0_8z = { celloutsig_0_4z[4:2], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[16:14] };
  assign celloutsig_0_4z = { in_data[28], celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[10:7], celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_5z[2:1], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_18z } % { 1'h1, in_data[116:104], celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_4z };
  assign celloutsig_0_19z = { celloutsig_0_5z[1:0], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_9z } % { 1'h1, celloutsig_0_14z[6:0], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_10z = celloutsig_1_6z[6] & celloutsig_1_2z[4];
  assign celloutsig_1_13z = celloutsig_1_4z & celloutsig_1_0z[2];
  assign celloutsig_1_16z = celloutsig_1_1z & celloutsig_1_8z[15];
  assign celloutsig_0_7z = celloutsig_0_6z & celloutsig_0_5z[2];
  assign celloutsig_0_11z = celloutsig_0_8z[0] & celloutsig_0_7z;
  assign celloutsig_0_12z = celloutsig_0_5z[0] & celloutsig_0_3z;
  assign celloutsig_0_22z = celloutsig_0_6z & celloutsig_0_2z[1];
  assign celloutsig_0_31z = celloutsig_0_1z[2] & celloutsig_0_6z;
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z[17:3], celloutsig_0_2z };
  assign celloutsig_1_1z = ~^ in_data[160:157];
  assign celloutsig_0_17z = ~^ { celloutsig_0_0z[17:1], celloutsig_0_7z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_1z[3:2], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_23z, celloutsig_0_31z };
  assign celloutsig_0_36z = ^ { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_6z };
  assign celloutsig_0_40z = ^ { in_data[88:69], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_36z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_32z };
  assign celloutsig_1_17z = ^ { celloutsig_1_9z[9:1], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_18z = ^ celloutsig_0_8z;
  assign celloutsig_1_7z = { in_data[128:123], celloutsig_1_1z } >> celloutsig_1_6z;
  assign celloutsig_0_13z = in_data[30:24] >> { celloutsig_0_8z[1:0], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[42:38] >> in_data[92:88];
  assign celloutsig_1_2z = in_data[190:184] >>> { celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } >>> { celloutsig_1_2z[5:0], celloutsig_1_18z };
  assign celloutsig_1_5z = in_data[113:109] ^ celloutsig_1_2z[5:1];
  assign celloutsig_0_5z = celloutsig_0_0z[12:9] ^ in_data[30:27];
  assign celloutsig_0_15z = { celloutsig_0_2z[9], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z } ^ { celloutsig_0_4z[3:0], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_2z = { in_data[78:74], celloutsig_0_1z } ^ celloutsig_0_0z[9:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 19'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[39:21];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[100:98];
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 11'h000;
    else if (clkin_data[0]) celloutsig_1_14z = { celloutsig_1_6z[5:2], celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_13z[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_23z = celloutsig_0_13z[6:4];
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
