

================================================================
== Vivado HLS Report for 'threshold'
================================================================
* Date:           Tue Jul 28 16:40:47 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        otsu_threshold
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.629|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+---------+------+---------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min |   max   |  min |   max   |   Type  |
    +------+---------+------+---------+---------+
    |  9257|  3001865|  9257|  3001865|   none  |
    +------+---------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+---------+-----------+-----------+-----------+----------+----------+
        |                  |     Latency    | Iteration |  Initiation Interval  |   Trip   |          |
        |     Loop Name    |  min |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------------+------+---------+-----------+-----------+-----------+----------+----------+
        |- Loop 1          |   256|      256|          1|          -|          -|       256|    no    |
        |- loop_height     |     0|  2077920|  4 ~ 1924 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width     |     1|     1921|          3|          1|          1| 0 ~ 1920 |    yes   |
        |- Loop 3          |     2|        2|          1|          1|          1|         2|    yes   |
        |- loop_normalize  |   268|      268|         14|          1|          1|       256|    yes   |
        |- loop_forward    |  8448|   923136| 33 ~ 3606 |          -|          -|       256|    no    |
        | + loop_front     |     0|     1278|          9|          5|          5|  0 ~ 255 |    yes   |
        | + loop_back      |     9|     2304|          9|          -|          -|  1 ~ 256 |    no    |
        |- loop_map        |   263|      263|          9|          1|          1|       256|    yes   |
        +------------------+------+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 14
  * Pipeline-3: initiation interval (II) = 5, depth = 9
  * Pipeline-4: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1 : II = 1, D = 1, States = { 8 }
  Pipeline-2 : II = 1, D = 14, States = { 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
  Pipeline-3 : II = 5, D = 9, States = { 37 38 39 40 41 42 43 44 45 }
  Pipeline-4 : II = 1, D = 9, States = { 76 77 78 79 80 81 82 83 84 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond2)
	3  / (exitcond2)
3 --> 
	4  / (tmp_1)
	8  / (!tmp_1)
4 --> 
	5  / true
5 --> 
	7  / (!tmp_2)
	6  / (tmp_2)
6 --> 
	4  / true
7 --> 
	3  / true
8 --> 
	9  / (exitcond3)
	8  / (!exitcond3)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	35  / (exitcond4)
	22  / (!exitcond4)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	21  / true
35 --> 
	36  / true
36 --> 
	37  / (!exitcond5)
	76  / (exitcond5)
37 --> 
	46  / (exitcond6)
	38  / (!exitcond6)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	37  / true
46 --> 
	47  / true
47 --> 
	48  / (!exitcond7)
	56  / (exitcond7)
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	47  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	36  / true
76 --> 
	85  / (exitcond)
	77  / (!exitcond)
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	76  / true
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_cols_V, [1 x i8]* @p_str3, [10 x i8]* @p_str4, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [24 x i8]* @p_str5)"   --->   Operation 86 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_rows_V, [1 x i8]* @p_str3, [10 x i8]* @p_str4, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [24 x i8]* @p_str5)"   --->   Operation 87 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [1 x i8]* @p_str181)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str169, i32 0, i32 0, [1 x i8]* @p_str170, [1 x i8]* @p_str171, [1 x i8]* @p_str172, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str173, [1 x i8]* @p_str174)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_cols_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str113, [1 x i8]* @p_str114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str116)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_rows_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str117, i32 0, i32 0, [1 x i8]* @p_str118, [1 x i8]* @p_str119, [1 x i8]* @p_str120, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str121, [1 x i8]* @p_str122)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_src_cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_cols_V)"   --->   Operation 92 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_src_rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_rows_V)"   --->   Operation 93 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%hist_out_V = alloca [256 x i21], align 4" [otsu_threshold/src/top.cpp:16]   --->   Operation 94 'alloca' 'hist_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%pixelPro = alloca [256 x float], align 16" [otsu_threshold/src/top.cpp:29]   --->   Operation 95 'alloca' 'pixelPro' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_1 : Operation 96 [1/1] (0.83ns)   --->   "br label %.preheader620" [otsu_threshold/src/top.cpp:35]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%i1 = phi i9 [ %i, %0 ], [ 0, %"operator().exit.0" ]"   --->   Operation 97 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.82ns)   --->   "%exitcond2 = icmp eq i9 %i1, -256" [otsu_threshold/src/top.cpp:35]   --->   Operation 98 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 99 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.30ns)   --->   "%i = add i9 %i1, 1" [otsu_threshold/src/top.cpp:35]   --->   Operation 100 'add' 'i' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %._crit_edge.preheader, label %0" [otsu_threshold/src/top.cpp:35]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_8 = zext i9 %i1 to i64" [otsu_threshold/src/top.cpp:36]   --->   Operation 102 'zext' 'tmp_8' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%hist_out_V_addr = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_8" [otsu_threshold/src/top.cpp:36]   --->   Operation 103 'getelementptr' 'hist_out_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.77ns)   --->   "store i21 0, i21* %hist_out_V_addr, align 4" [otsu_threshold/src/top.cpp:36]   --->   Operation 104 'store' <Predicate = (!exitcond2)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%pixelPro_addr = getelementptr inbounds [256 x float]* %pixelPro, i64 0, i64 %tmp_8" [otsu_threshold/src/top.cpp:37]   --->   Operation 105 'getelementptr' 'pixelPro_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.77ns)   --->   "store float 0.000000e+00, float* %pixelPro_addr, align 4" [otsu_threshold/src/top.cpp:37]   --->   Operation 106 'store' <Predicate = (!exitcond2)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader620" [otsu_threshold/src/top.cpp:35]   --->   Operation 107 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_0334_s = alloca i21"   --->   Operation 108 'alloca' 'p_0334_s' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_0337_s = alloca i8"   --->   Operation 109 'alloca' 'p_0337_s' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_2 = alloca i8"   --->   Operation 110 'alloca' 'addr_win_val_0_V_2' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_1 = alloca i8"   --->   Operation 111 'alloca' 'addr_win_val_0_V_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_3 = alloca i8"   --->   Operation 112 'alloca' 'addr_win_val_0_V_3' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%addr_last_V = alloca i8"   --->   Operation 113 'alloca' 'addr_last_V' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_1_1 = alloca i21"   --->   Operation 114 'alloca' 'hist_win_val_0_V_1_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%hist_win_val_V = alloca i21"   --->   Operation 115 'alloca' 'hist_win_val_V' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_2_1 = alloca i21"   --->   Operation 116 'alloca' 'hist_win_val_0_V_2_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_3_1 = alloca i21"   --->   Operation 117 'alloca' 'hist_win_val_0_V_3_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.83ns)   --->   "store i21 0, i21* %hist_win_val_0_V_3_1"   --->   Operation 118 'store' <Predicate = (exitcond2)> <Delay = 0.83>
ST_2 : Operation 119 [1/1] (0.83ns)   --->   "store i21 0, i21* %hist_win_val_0_V_2_1"   --->   Operation 119 'store' <Predicate = (exitcond2)> <Delay = 0.83>
ST_2 : Operation 120 [1/1] (0.83ns)   --->   "store i21 0, i21* %hist_win_val_V"   --->   Operation 120 'store' <Predicate = (exitcond2)> <Delay = 0.83>
ST_2 : Operation 121 [1/1] (0.83ns)   --->   "store i21 0, i21* %hist_win_val_0_V_1_1"   --->   Operation 121 'store' <Predicate = (exitcond2)> <Delay = 0.83>
ST_2 : Operation 122 [1/1] (0.83ns)   --->   "store i8 3, i8* %addr_last_V"   --->   Operation 122 'store' <Predicate = (exitcond2)> <Delay = 0.83>
ST_2 : Operation 123 [1/1] (0.83ns)   --->   "store i8 2, i8* %addr_win_val_0_V_3"   --->   Operation 123 'store' <Predicate = (exitcond2)> <Delay = 0.83>
ST_2 : Operation 124 [1/1] (0.83ns)   --->   "store i8 0, i8* %addr_win_val_0_V_1"   --->   Operation 124 'store' <Predicate = (exitcond2)> <Delay = 0.83>
ST_2 : Operation 125 [1/1] (0.83ns)   --->   "store i8 1, i8* %addr_win_val_0_V_2"   --->   Operation 125 'store' <Predicate = (exitcond2)> <Delay = 0.83>
ST_2 : Operation 126 [1/1] (0.83ns)   --->   "br label %._crit_edge" [otsu_threshold/src/top.cpp:44]   --->   Operation 126 'br' <Predicate = (exitcond2)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 1.48>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%i2 = phi i31 [ %i_1, %3 ], [ 0, %._crit_edge.preheader ]"   --->   Operation 127 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%i2_cast = zext i31 %i2 to i32" [otsu_threshold/src/top.cpp:44]   --->   Operation 128 'zext' 'i2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.14ns)   --->   "%tmp_1 = icmp slt i32 %i2_cast, %p_src_rows_V_read" [otsu_threshold/src/top.cpp:44]   --->   Operation 129 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 130 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.48ns)   --->   "%i_1 = add i31 %i2, 1" [otsu_threshold/src/top.cpp:44]   --->   Operation 131 'add' 'i_1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %.preheader618.preheader" [otsu_threshold/src/top.cpp:44]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [otsu_threshold/src/top.cpp:44]   --->   Operation 133 'specloopname' <Predicate = (tmp_1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [otsu_threshold/src/top.cpp:44]   --->   Operation 134 'specregionbegin' 'tmp' <Predicate = (tmp_1)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.83ns)   --->   "br label %2" [otsu_threshold/src/top.cpp:45]   --->   Operation 135 'br' <Predicate = (tmp_1)> <Delay = 0.83>
ST_3 : Operation 136 [1/1] (0.83ns)   --->   "br label %.preheader618" [otsu_threshold/src/top.cpp:101]   --->   Operation 136 'br' <Predicate = (!tmp_1)> <Delay = 0.83>

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %1 ], [ %j_1, %"operator().exit645.0_ifconv" ]"   --->   Operation 137 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [otsu_threshold/src/top.cpp:45]   --->   Operation 138 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.14ns)   --->   "%tmp_2 = icmp slt i32 %j_cast, %p_src_cols_V_read" [otsu_threshold/src/top.cpp:45]   --->   Operation 139 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (1.48ns)   --->   "%j_1 = add i31 %j, 1" [otsu_threshold/src/top.cpp:45]   --->   Operation 140 'add' 'j_1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.62>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_1_1 = load i8* %addr_win_val_0_V_1"   --->   Operation 141 'load' 'addr_win_val_0_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 142 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit645.0_ifconv", label %3" [otsu_threshold/src/top.cpp:45]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%p_0337_load = load i8* %p_0337_s" [otsu_threshold/src/top.cpp:75]   --->   Operation 144 'load' 'p_0337_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_2_1 = load i8* %addr_win_val_0_V_2" [otsu_threshold/src/top.cpp:81]   --->   Operation 145 'load' 'addr_win_val_0_V_2_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_3_1 = load i8* %addr_win_val_0_V_3" [otsu_threshold/src/top.cpp:81]   --->   Operation 146 'load' 'addr_win_val_0_V_3_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%addr_last_V_load = load i8* %addr_last_V" [otsu_threshold/src/top.cpp:91]   --->   Operation 147 'load' 'addr_last_V_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (2.26ns)   --->   "%tmp_67 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [otsu_threshold/src/top.cpp:52]   --->   Operation 148 'read' 'tmp_67' <Predicate = (tmp_2)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_6 = zext i8 %tmp_67 to i64" [otsu_threshold/src/top.cpp:53]   --->   Operation 149 'zext' 'tmp_6' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%hls_array_data_V_ad = getelementptr [256 x i2]* @hls_array_data_V, i64 0, i64 %tmp_6" [otsu_threshold/src/top.cpp:53]   --->   Operation 150 'getelementptr' 'hls_array_data_V_ad' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (0.84ns)   --->   "%hls_array_data_V_lo = load i2* %hls_array_data_V_ad, align 1" [otsu_threshold/src/top.cpp:53]   --->   Operation 151 'load' 'hls_array_data_V_lo' <Predicate = (tmp_2)> <Delay = 0.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_5 : Operation 152 [1/1] (0.78ns)   --->   "%tmp_9 = icmp eq i8 %tmp_67, %addr_win_val_0_V_1_1" [otsu_threshold/src/top.cpp:56]   --->   Operation 152 'icmp' 'tmp_9' <Predicate = (tmp_2)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.78ns)   --->   "%tmp_23_1 = icmp eq i8 %tmp_67, %addr_win_val_0_V_2_1" [otsu_threshold/src/top.cpp:56]   --->   Operation 153 'icmp' 'tmp_23_1' <Predicate = (tmp_2)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.78ns)   --->   "%tmp_23_2 = icmp eq i8 %tmp_67, %addr_win_val_0_V_3_1" [otsu_threshold/src/top.cpp:56]   --->   Operation 154 'icmp' 'tmp_23_2' <Predicate = (tmp_2)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.78ns)   --->   "%tmp_23_3 = icmp eq i8 %tmp_67, %addr_last_V_load" [otsu_threshold/src/top.cpp:56]   --->   Operation 155 'icmp' 'tmp_23_3' <Predicate = (tmp_2)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%p_cast = select i1 %tmp_9, i3 0, i3 3" [otsu_threshold/src/top.cpp:56]   --->   Operation 156 'select' 'p_cast' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%tmp_11 = or i1 %tmp_9, %tmp_23_3" [otsu_threshold/src/top.cpp:56]   --->   Operation 157 'or' 'tmp_11' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%sel_tmp = select i1 %tmp_11, i3 %p_cast, i3 -4" [otsu_threshold/src/top.cpp:56]   --->   Operation 158 'select' 'sel_tmp' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%sel_tmp1 = xor i1 %tmp_9, true" [otsu_threshold/src/top.cpp:56]   --->   Operation 159 'xor' 'sel_tmp1' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%sel_tmp2 = and i1 %tmp_23_1, %sel_tmp1" [otsu_threshold/src/top.cpp:56]   --->   Operation 160 'and' 'sel_tmp2' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6_demorgan = or i1 %tmp_9, %tmp_23_1" [otsu_threshold/src/top.cpp:56]   --->   Operation 161 'or' 'sel_tmp6_demorgan' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [otsu_threshold/src/top.cpp:56]   --->   Operation 162 'xor' 'sel_tmp6' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_23_2, %sel_tmp6" [otsu_threshold/src/top.cpp:56]   --->   Operation 163 'and' 'sel_tmp7' <Predicate = (tmp_2)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%sel_tmp3_cast = select i1 %sel_tmp7, i3 2, i3 1" [otsu_threshold/src/top.cpp:56]   --->   Operation 164 'select' 'sel_tmp3_cast' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_20 = or i1 %sel_tmp7, %sel_tmp2" [otsu_threshold/src/top.cpp:56]   --->   Operation 165 'or' 'tmp_20' <Predicate = (tmp_2)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.33ns) (out node of the LUT)   --->   "%p_3 = select i1 %tmp_20, i3 %sel_tmp3_cast, i3 %sel_tmp" [otsu_threshold/src/top.cpp:56]   --->   Operation 166 'select' 'p_3' <Predicate = (tmp_2)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str28)" [otsu_threshold/src/top.cpp:60]   --->   Operation 167 'specregionbegin' 'tmp_22' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.83ns)   --->   "%ret_V = add i3 %p_3, 1" [otsu_threshold/src/top.cpp:70]   --->   Operation 168 'add' 'ret_V' <Predicate = (tmp_2)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.72ns)   --->   "%tmp_23 = icmp eq i3 %ret_V, 3" [otsu_threshold/src/top.cpp:75]   --->   Operation 169 'icmp' 'tmp_23' <Predicate = (tmp_2)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node addr_V_1_0337_2_be)   --->   "%p_0337_2_be = select i1 %tmp_23, i8 %addr_win_val_0_V_3_1, i8 %p_0337_load" [otsu_threshold/src/top.cpp:75]   --->   Operation 170 'select' 'p_0337_2_be' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.72ns)   --->   "%tmp_45_1 = icmp eq i3 %ret_V, 2" [otsu_threshold/src/top.cpp:70]   --->   Operation 171 'icmp' 'tmp_45_1' <Predicate = (tmp_2)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.29ns) (out node of the LUT)   --->   "%addr_V_1_0337_2_be = select i1 %tmp_45_1, i8 %addr_win_val_0_V_2_1, i8 %p_0337_2_be" [otsu_threshold/src/top.cpp:75]   --->   Operation 172 'select' 'addr_V_1_0337_2_be' <Predicate = (tmp_2)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.72ns)   --->   "%tmp_47_2 = icmp eq i3 %p_3, 0" [otsu_threshold/src/top.cpp:75]   --->   Operation 173 'icmp' 'tmp_47_2' <Predicate = (tmp_2)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_0337_2_be_2 = select i1 %tmp_47_2, i8 %addr_win_val_0_V_1_1, i8 %addr_V_1_0337_2_be" [otsu_threshold/src/top.cpp:75]   --->   Operation 174 'select' 'p_0337_2_be_2' <Predicate = (tmp_2)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.72ns)   --->   "%tmp_24 = icmp eq i3 %p_3, -4" [otsu_threshold/src/top.cpp:85]   --->   Operation 175 'icmp' 'tmp_24' <Predicate = (tmp_2)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%hist_out_V_addr_4 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_6" [otsu_threshold/src/top.cpp:86]   --->   Operation 176 'getelementptr' 'hist_out_V_addr_4' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 177 [2/2] (1.77ns)   --->   "%hist_out_V_load = load i21* %hist_out_V_addr_4, align 4" [otsu_threshold/src/top.cpp:86]   --->   Operation 177 'load' 'hist_out_V_load' <Predicate = (tmp_2)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_5 : Operation 178 [1/1] (0.72ns)   --->   "%tmp_29 = icmp eq i3 %p_3, 3" [otsu_threshold/src/top.cpp:88]   --->   Operation 178 'icmp' 'tmp_29' <Predicate = (tmp_2)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_3, i32 1, i32 2)" [otsu_threshold/src/top.cpp:91]   --->   Operation 179 'partselect' 'tmp_30' <Predicate = (tmp_2)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.53ns)   --->   "%icmp = icmp ne i2 %tmp_30, 0" [otsu_threshold/src/top.cpp:91]   --->   Operation 180 'icmp' 'icmp' <Predicate = (tmp_2)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%storemerge = select i1 %icmp, i8 %p_0337_2_be_2, i8 %addr_win_val_0_V_2_1" [otsu_threshold/src/top.cpp:91]   --->   Operation 181 'select' 'storemerge' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %tmp_24, true" [otsu_threshold/src/top.cpp:85]   --->   Operation 182 'xor' 'sel_tmp4' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %tmp_29, %sel_tmp4" [otsu_threshold/src/top.cpp:88]   --->   Operation 183 'and' 'sel_tmp5' <Predicate = (tmp_2)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.29ns) (out node of the LUT)   --->   "%sel_tmp8 = select i1 %tmp_24, i8 %tmp_67, i8 %storemerge" [otsu_threshold/src/top.cpp:91]   --->   Operation 184 'select' 'sel_tmp8' <Predicate = (tmp_2)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.29ns) (out node of the LUT)   --->   "%addr_win_val_V_0_0_2 = select i1 %sel_tmp5, i8 %addr_last_V_load, i8 %sel_tmp8" [otsu_threshold/src/top.cpp:91]   --->   Operation 185 'select' 'addr_win_val_V_0_0_2' <Predicate = (tmp_2)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.83ns)   --->   "store i8 %addr_win_val_0_V_3_1, i8* %addr_last_V" [otsu_threshold/src/top.cpp:81]   --->   Operation 186 'store' <Predicate = (tmp_2)> <Delay = 0.83>
ST_5 : Operation 187 [1/1] (0.83ns)   --->   "store i8 %addr_win_val_0_V_2_1, i8* %addr_win_val_0_V_3" [otsu_threshold/src/top.cpp:81]   --->   Operation 187 'store' <Predicate = (tmp_2)> <Delay = 0.83>
ST_5 : Operation 188 [1/1] (0.83ns)   --->   "store i8 %addr_win_val_V_0_0_2, i8* %addr_win_val_0_V_1" [otsu_threshold/src/top.cpp:91]   --->   Operation 188 'store' <Predicate = (tmp_2)> <Delay = 0.83>
ST_5 : Operation 189 [1/1] (0.83ns)   --->   "store i8 %addr_win_val_0_V_1_1, i8* %addr_win_val_0_V_2" [otsu_threshold/src/top.cpp:81]   --->   Operation 189 'store' <Predicate = (tmp_2)> <Delay = 0.83>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "store i8 %p_0337_2_be_2, i8* %p_0337_s" [otsu_threshold/src/top.cpp:75]   --->   Operation 190 'store' <Predicate = (tmp_2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.85>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%p_0334_load = load i21* %p_0334_s" [otsu_threshold/src/top.cpp:75]   --->   Operation 191 'load' 'p_0334_load' <Predicate = (tmp_2 & !tmp_23 & !tmp_45_1 & !tmp_47_2)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_1_2 = load i21* %hist_win_val_0_V_1_1" [otsu_threshold/src/top.cpp:71]   --->   Operation 192 'load' 'hist_win_val_0_V_1_2' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%hist_win_val_V_load_1 = load i21* %hist_win_val_V" [otsu_threshold/src/top.cpp:77]   --->   Operation 193 'load' 'hist_win_val_V_load_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_2_2 = load i21* %hist_win_val_0_V_2_1" [otsu_threshold/src/top.cpp:77]   --->   Operation 194 'load' 'hist_win_val_0_V_2_2' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_3_2 = load i21* %hist_win_val_0_V_3_1" [otsu_threshold/src/top.cpp:63]   --->   Operation 195 'load' 'hist_win_val_0_V_3_2' <Predicate = (tmp_2 & sel_tmp5)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [otsu_threshold/src/top.cpp:45]   --->   Operation 196 'specloopname' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12)" [otsu_threshold/src/top.cpp:45]   --->   Operation 197 'specregionbegin' 'tmp_3' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [otsu_threshold/src/top.cpp:46]   --->   Operation 198 'specpipeline' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 199 [1/2] (0.84ns)   --->   "%hls_array_data_V_lo = load i2* %hls_array_data_V_ad, align 1" [otsu_threshold/src/top.cpp:53]   --->   Operation 199 'load' 'hls_array_data_V_lo' <Predicate = (tmp_2)> <Delay = 0.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%tempdst = sext i2 %hls_array_data_V_lo to i8" [otsu_threshold/src/top.cpp:53]   --->   Operation 200 'sext' 'tempdst' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tempdst)" [otsu_threshold/src/top.cpp:54]   --->   Operation 201 'write' <Predicate = (tmp_2)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str3) nounwind" [otsu_threshold/src/top.cpp:61]   --->   Operation 202 'speclatency' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (1.43ns)   --->   "%hist_last_V = add i21 %hist_win_val_0_V_3_2, 1" [otsu_threshold/src/top.cpp:63]   --->   Operation 203 'add' 'hist_last_V' <Predicate = (tmp_2 & sel_tmp5)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (1.43ns)   --->   "%hist_flag_V = add i21 %hist_win_val_0_V_2_2, 1" [otsu_threshold/src/top.cpp:77]   --->   Operation 204 'add' 'hist_flag_V' <Predicate = (tmp_2)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.40ns)   --->   "%hist_win_val_0_V_3 = select i1 %tmp_23, i21 %hist_flag_V, i21 %hist_win_val_0_V_2_2" [otsu_threshold/src/top.cpp:75]   --->   Operation 205 'select' 'hist_win_val_0_V_3' <Predicate = (tmp_2)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node hist_w_V_172_0334_2)   --->   "%p_0334_2_be = select i1 %tmp_23, i21 %hist_flag_V, i21 %p_0334_load" [otsu_threshold/src/top.cpp:75]   --->   Operation 206 'select' 'p_0334_2_be' <Predicate = (tmp_2 & !tmp_45_1 & !tmp_47_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (1.43ns)   --->   "%hist_w_V_s = add i21 %hist_win_val_0_V_1_2, 1" [otsu_threshold/src/top.cpp:71]   --->   Operation 207 'add' 'hist_w_V_s' <Predicate = (tmp_2)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.40ns)   --->   "%hist_win_val_0_V_2 = select i1 %tmp_45_1, i21 %hist_w_V_s, i21 %hist_win_val_0_V_1_2" [otsu_threshold/src/top.cpp:70]   --->   Operation 208 'select' 'hist_win_val_0_V_2' <Predicate = (tmp_2)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.40ns) (out node of the LUT)   --->   "%hist_w_V_172_0334_2 = select i1 %tmp_45_1, i21 %hist_w_V_s, i21 %p_0334_2_be" [otsu_threshold/src/top.cpp:75]   --->   Operation 209 'select' 'hist_w_V_172_0334_2' <Predicate = (tmp_2 & !tmp_47_2)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (1.43ns)   --->   "%hist_flag_V_2 = add i21 %hist_win_val_V_load_1, 1" [otsu_threshold/src/top.cpp:77]   --->   Operation 210 'add' 'hist_flag_V_2' <Predicate = (tmp_2)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.40ns)   --->   "%hist_win_val_0_V_1 = select i1 %tmp_47_2, i21 %hist_flag_V_2, i21 %hist_win_val_V_load_1" [otsu_threshold/src/top.cpp:75]   --->   Operation 211 'select' 'hist_win_val_0_V_1' <Predicate = (tmp_2)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.40ns) (out node of the LUT)   --->   "%p_0334_2_be_2 = select i1 %tmp_47_2, i21 %hist_flag_V_2, i21 %hist_w_V_172_0334_2" [otsu_threshold/src/top.cpp:75]   --->   Operation 212 'select' 'p_0334_2_be_2' <Predicate = (tmp_2)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/2] (1.77ns)   --->   "%hist_out_V_load = load i21* %hist_out_V_addr_4, align 4" [otsu_threshold/src/top.cpp:86]   --->   Operation 213 'load' 'hist_out_V_load' <Predicate = (tmp_2)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_6 : Operation 214 [1/1] (1.43ns)   --->   "%hist_win_val_0_V_0 = add i21 %hist_out_V_load, 1" [otsu_threshold/src/top.cpp:86]   --->   Operation 214 'add' 'hist_win_val_0_V_0' <Predicate = (tmp_2 & tmp_24 & !sel_tmp5)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%storemerge1 = select i1 %icmp, i21 %p_0334_2_be_2, i21 %hist_win_val_0_V_2" [otsu_threshold/src/top.cpp:91]   --->   Operation 215 'select' 'storemerge1' <Predicate = (tmp_2 & !tmp_24 & !sel_tmp5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.40ns) (out node of the LUT)   --->   "%sel_tmp9 = select i1 %tmp_24, i21 %hist_win_val_0_V_0, i21 %storemerge1" [otsu_threshold/src/top.cpp:91]   --->   Operation 216 'select' 'sel_tmp9' <Predicate = (tmp_2 & !sel_tmp5)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.40ns) (out node of the LUT)   --->   "%hist_win_val_V_0_0_2 = select i1 %sel_tmp5, i21 %hist_last_V, i21 %sel_tmp9" [otsu_threshold/src/top.cpp:91]   --->   Operation 217 'select' 'hist_win_val_V_0_0_2' <Predicate = (tmp_2)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_34 = zext i8 %addr_win_val_0_V_2_1 to i64" [otsu_threshold/src/top.cpp:99]   --->   Operation 218 'zext' 'tmp_34' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%hist_out_V_addr_5 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_34" [otsu_threshold/src/top.cpp:99]   --->   Operation 219 'getelementptr' 'hist_out_V_addr_5' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (1.77ns)   --->   "store i21 %hist_win_val_0_V_2, i21* %hist_out_V_addr_5, align 4" [otsu_threshold/src/top.cpp:99]   --->   Operation 220 'store' <Predicate = (tmp_2)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str28, i32 %tmp_22)" [otsu_threshold/src/top.cpp:100]   --->   Operation 221 'specregionend' 'empty' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_3)" [otsu_threshold/src/top.cpp:100]   --->   Operation 222 'specregionend' 'empty_14' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.83ns)   --->   "store i21 %hist_win_val_0_V_3, i21* %hist_win_val_0_V_3_1" [otsu_threshold/src/top.cpp:79]   --->   Operation 223 'store' <Predicate = (tmp_2)> <Delay = 0.83>
ST_6 : Operation 224 [1/1] (0.83ns)   --->   "store i21 %hist_win_val_0_V_2, i21* %hist_win_val_0_V_2_1" [otsu_threshold/src/top.cpp:79]   --->   Operation 224 'store' <Predicate = (tmp_2)> <Delay = 0.83>
ST_6 : Operation 225 [1/1] (0.83ns)   --->   "store i21 %hist_win_val_V_0_0_2, i21* %hist_win_val_V" [otsu_threshold/src/top.cpp:91]   --->   Operation 225 'store' <Predicate = (tmp_2)> <Delay = 0.83>
ST_6 : Operation 226 [1/1] (0.83ns)   --->   "store i21 %hist_win_val_0_V_1, i21* %hist_win_val_0_V_1_1" [otsu_threshold/src/top.cpp:79]   --->   Operation 226 'store' <Predicate = (tmp_2)> <Delay = 0.83>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "store i21 %p_0334_2_be_2, i21* %p_0334_s" [otsu_threshold/src/top.cpp:75]   --->   Operation 227 'store' <Predicate = (tmp_2)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "br label %2" [otsu_threshold/src/top.cpp:45]   --->   Operation 228 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)" [otsu_threshold/src/top.cpp:100]   --->   Operation 229 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "br label %._crit_edge" [otsu_threshold/src/top.cpp:44]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.71>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%col_assign = phi i2 [ %m, %"operator().exit653" ], [ 0, %.preheader618.preheader ]"   --->   Operation 231 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.53ns)   --->   "%exitcond3 = icmp eq i2 %col_assign, -2" [otsu_threshold/src/top.cpp:101]   --->   Operation 232 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 233 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.72ns)   --->   "%m = add i2 %col_assign, 1" [otsu_threshold/src/top.cpp:101]   --->   Operation 234 'add' 'm' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %"operator().exit653"" [otsu_threshold/src/top.cpp:101]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_2_2 = load i8* %addr_win_val_0_V_2" [otsu_threshold/src/top.cpp:103]   --->   Operation 236 'load' 'addr_win_val_0_V_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_1_2 = load i8* %addr_win_val_0_V_1" [otsu_threshold/src/top.cpp:103]   --->   Operation 237 'load' 'addr_win_val_0_V_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_1_3 = load i21* %hist_win_val_0_V_1_1" [otsu_threshold/src/top.cpp:103]   --->   Operation 238 'load' 'hist_win_val_0_V_1_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%hist_win_val_V_load = load i21* %hist_win_val_V" [otsu_threshold/src/top.cpp:103]   --->   Operation 239 'load' 'hist_win_val_V_load' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)" [otsu_threshold/src/top.cpp:101]   --->   Operation 240 'specregionbegin' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [otsu_threshold/src/top.cpp:102]   --->   Operation 241 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.53ns)   --->   "%cond = icmp eq i2 %col_assign, 0" [otsu_threshold/src/top.cpp:103]   --->   Operation 242 'icmp' 'cond' <Predicate = (!exitcond3)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/1] (0.29ns)   --->   "%addr_win_val_V_load_s = select i1 %cond, i8 %addr_win_val_0_V_1_2, i8 %addr_win_val_0_V_2_2" [otsu_threshold/src/top.cpp:103]   --->   Operation 243 'select' 'addr_win_val_V_load_s' <Predicate = (!exitcond3)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_7 = zext i8 %addr_win_val_V_load_s to i64" [otsu_threshold/src/top.cpp:103]   --->   Operation 244 'zext' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.40ns)   --->   "%hist_win_val_V_load_s = select i1 %cond, i21 %hist_win_val_V_load, i21 %hist_win_val_0_V_1_3" [otsu_threshold/src/top.cpp:103]   --->   Operation 245 'select' 'hist_win_val_V_load_s' <Predicate = (!exitcond3)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%hist_out_V_addr_1 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_7" [otsu_threshold/src/top.cpp:103]   --->   Operation 246 'getelementptr' 'hist_out_V_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (1.77ns)   --->   "store i21 %hist_win_val_V_load_s, i21* %hist_out_V_addr_1, align 4" [otsu_threshold/src/top.cpp:103]   --->   Operation 247 'store' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_5)" [otsu_threshold/src/top.cpp:104]   --->   Operation 248 'specregionend' 'empty_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "br label %.preheader618" [otsu_threshold/src/top.cpp:101]   --->   Operation 249 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 4.82>
ST_9 : Operation 250 [1/1] (4.82ns)   --->   "%tmp_s = mul nsw i32 %p_src_rows_V_read, %p_src_cols_V_read" [otsu_threshold/src/top.cpp:106]   --->   Operation 250 'mul' 'tmp_s' <Predicate = true> <Delay = 4.82> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 7.89>
ST_10 : Operation 251 [3/3] (7.89ns)   --->   "%tmp_4 = sitofp i32 %tmp_s to float" [otsu_threshold/src/top.cpp:106]   --->   Operation 251 'sitofp' 'tmp_4' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 6> <Delay = 7.89>
ST_11 : Operation 252 [2/3] (7.89ns)   --->   "%tmp_4 = sitofp i32 %tmp_s to float" [otsu_threshold/src/top.cpp:106]   --->   Operation 252 'sitofp' 'tmp_4' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.89>
ST_12 : Operation 253 [1/3] (7.89ns)   --->   "%tmp_4 = sitofp i32 %tmp_s to float" [otsu_threshold/src/top.cpp:106]   --->   Operation 253 'sitofp' 'tmp_4' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 8> <Delay = 8.27>
ST_13 : Operation 254 [8/8] (8.27ns)   --->   "%scale = fdiv float 2.550000e+02, %tmp_4" [otsu_threshold/src/top.cpp:106]   --->   Operation 254 'fdiv' 'scale' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 8.27>
ST_14 : Operation 255 [7/8] (8.27ns)   --->   "%scale = fdiv float 2.550000e+02, %tmp_4" [otsu_threshold/src/top.cpp:106]   --->   Operation 255 'fdiv' 'scale' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 8.27>
ST_15 : Operation 256 [6/8] (8.27ns)   --->   "%scale = fdiv float 2.550000e+02, %tmp_4" [otsu_threshold/src/top.cpp:106]   --->   Operation 256 'fdiv' 'scale' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 8.27>
ST_16 : Operation 257 [5/8] (8.27ns)   --->   "%scale = fdiv float 2.550000e+02, %tmp_4" [otsu_threshold/src/top.cpp:106]   --->   Operation 257 'fdiv' 'scale' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 8.27>
ST_17 : Operation 258 [4/8] (8.27ns)   --->   "%scale = fdiv float 2.550000e+02, %tmp_4" [otsu_threshold/src/top.cpp:106]   --->   Operation 258 'fdiv' 'scale' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 8.27>
ST_18 : Operation 259 [3/8] (8.27ns)   --->   "%scale = fdiv float 2.550000e+02, %tmp_4" [otsu_threshold/src/top.cpp:106]   --->   Operation 259 'fdiv' 'scale' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 8.27>
ST_19 : Operation 260 [2/8] (8.27ns)   --->   "%scale = fdiv float 2.550000e+02, %tmp_4" [otsu_threshold/src/top.cpp:106]   --->   Operation 260 'fdiv' 'scale' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 8.27>
ST_20 : Operation 261 [1/8] (8.27ns)   --->   "%scale = fdiv float 2.550000e+02, %tmp_4" [otsu_threshold/src/top.cpp:106]   --->   Operation 261 'fdiv' 'scale' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.83ns)   --->   "br label %5" [otsu_threshold/src/top.cpp:108]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.83>

State 21 <SV = 16> <Delay = 1.77>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%i5 = phi i9 [ 0, %4 ], [ %i_2, %6 ]"   --->   Operation 263 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (0.82ns)   --->   "%exitcond4 = icmp eq i9 %i5, -256" [otsu_threshold/src/top.cpp:108]   --->   Operation 264 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 265 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (1.30ns)   --->   "%i_2 = add i9 %i5, 1" [otsu_threshold/src/top.cpp:108]   --->   Operation 266 'add' 'i_2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader617.preheader, label %6" [otsu_threshold/src/top.cpp:108]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_13 = zext i9 %i5 to i64" [otsu_threshold/src/top.cpp:110]   --->   Operation 268 'zext' 'tmp_13' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%hist_out_V_addr_2 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_13" [otsu_threshold/src/top.cpp:110]   --->   Operation 269 'getelementptr' 'hist_out_V_addr_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 270 [2/2] (1.77ns)   --->   "%tmp_V = load i21* %hist_out_V_addr_2, align 4" [otsu_threshold/src/top.cpp:110]   --->   Operation 270 'load' 'tmp_V' <Predicate = (!exitcond4)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>

State 22 <SV = 17> <Delay = 1.77>
ST_22 : Operation 271 [1/2] (1.77ns)   --->   "%tmp_V = load i21* %hist_out_V_addr_2, align 4" [otsu_threshold/src/top.cpp:110]   --->   Operation 271 'load' 'tmp_V' <Predicate = (!exitcond4)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>

State 23 <SV = 18> <Delay = 7.89>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_38 = zext i21 %tmp_V to i32" [otsu_threshold/src/top.cpp:111]   --->   Operation 272 'zext' 'tmp_38' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_23 : Operation 273 [3/3] (7.89ns)   --->   "%tmp_14 = uitofp i32 %tmp_38 to float" [otsu_threshold/src/top.cpp:111]   --->   Operation 273 'uitofp' 'tmp_14' <Predicate = (!exitcond4)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 19> <Delay = 7.89>
ST_24 : Operation 274 [2/3] (7.89ns)   --->   "%tmp_14 = uitofp i32 %tmp_38 to float" [otsu_threshold/src/top.cpp:111]   --->   Operation 274 'uitofp' 'tmp_14' <Predicate = (!exitcond4)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 20> <Delay = 7.89>
ST_25 : Operation 275 [1/3] (7.89ns)   --->   "%tmp_14 = uitofp i32 %tmp_38 to float" [otsu_threshold/src/top.cpp:111]   --->   Operation 275 'uitofp' 'tmp_14' <Predicate = (!exitcond4)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 21> <Delay = 8.27>
ST_26 : Operation 276 [8/8] (8.27ns)   --->   "%tmp_15 = fdiv float %tmp_14, %tmp_4" [otsu_threshold/src/top.cpp:111]   --->   Operation 276 'fdiv' 'tmp_15' <Predicate = (!exitcond4)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 8.27>
ST_27 : Operation 277 [7/8] (8.27ns)   --->   "%tmp_15 = fdiv float %tmp_14, %tmp_4" [otsu_threshold/src/top.cpp:111]   --->   Operation 277 'fdiv' 'tmp_15' <Predicate = (!exitcond4)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 8.27>
ST_28 : Operation 278 [6/8] (8.27ns)   --->   "%tmp_15 = fdiv float %tmp_14, %tmp_4" [otsu_threshold/src/top.cpp:111]   --->   Operation 278 'fdiv' 'tmp_15' <Predicate = (!exitcond4)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 8.27>
ST_29 : Operation 279 [5/8] (8.27ns)   --->   "%tmp_15 = fdiv float %tmp_14, %tmp_4" [otsu_threshold/src/top.cpp:111]   --->   Operation 279 'fdiv' 'tmp_15' <Predicate = (!exitcond4)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 8.27>
ST_30 : Operation 280 [4/8] (8.27ns)   --->   "%tmp_15 = fdiv float %tmp_14, %tmp_4" [otsu_threshold/src/top.cpp:111]   --->   Operation 280 'fdiv' 'tmp_15' <Predicate = (!exitcond4)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 8.27>
ST_31 : Operation 281 [3/8] (8.27ns)   --->   "%tmp_15 = fdiv float %tmp_14, %tmp_4" [otsu_threshold/src/top.cpp:111]   --->   Operation 281 'fdiv' 'tmp_15' <Predicate = (!exitcond4)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 8.27>
ST_32 : Operation 282 [2/8] (8.27ns)   --->   "%tmp_15 = fdiv float %tmp_14, %tmp_4" [otsu_threshold/src/top.cpp:111]   --->   Operation 282 'fdiv' 'tmp_15' <Predicate = (!exitcond4)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 8.27>
ST_33 : Operation 283 [1/8] (8.27ns)   --->   "%tmp_15 = fdiv float %tmp_14, %tmp_4" [otsu_threshold/src/top.cpp:111]   --->   Operation 283 'fdiv' 'tmp_15' <Predicate = (!exitcond4)> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 1.77>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str30) nounwind" [otsu_threshold/src/top.cpp:108]   --->   Operation 284 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str30)" [otsu_threshold/src/top.cpp:108]   --->   Operation 285 'specregionbegin' 'tmp_12' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [otsu_threshold/src/top.cpp:109]   --->   Operation 286 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (0.00ns)   --->   "%pixelPro_addr_1 = getelementptr inbounds [256 x float]* %pixelPro, i64 0, i64 %tmp_13" [otsu_threshold/src/top.cpp:111]   --->   Operation 287 'getelementptr' 'pixelPro_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_34 : Operation 288 [1/1] (1.77ns)   --->   "store float %tmp_15, float* %pixelPro_addr_1, align 4" [otsu_threshold/src/top.cpp:111]   --->   Operation 288 'store' <Predicate = (!exitcond4)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_34 : Operation 289 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str30, i32 %tmp_12)" [otsu_threshold/src/top.cpp:112]   --->   Operation 289 'specregionend' 'empty_17' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_34 : Operation 290 [1/1] (0.00ns)   --->   "br label %5" [otsu_threshold/src/top.cpp:108]   --->   Operation 290 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 35 <SV = 17> <Delay = 0.83>
ST_35 : Operation 291 [1/1] (0.83ns)   --->   "br label %.preheader617" [otsu_threshold/src/top.cpp:124]   --->   Operation 291 'br' <Predicate = true> <Delay = 0.83>

State 36 <SV = 18> <Delay = 1.30>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%j_4 = phi i9 [ %i_4, %11 ], [ 0, %.preheader617.preheader ]"   --->   Operation 292 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%p_2 = phi i8 [ %threshold_V_1, %11 ], [ 0, %.preheader617.preheader ]"   --->   Operation 293 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%deltaMax = phi float [ %deltaMax_1, %11 ], [ 0.000000e+00, %.preheader617.preheader ]"   --->   Operation 294 'phi' 'deltaMax' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 295 [1/1] (0.00ns)   --->   "%j_5_cast8 = zext i9 %j_4 to i32" [otsu_threshold/src/top.cpp:124]   --->   Operation 295 'zext' 'j_5_cast8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "%j_5_cast = zext i9 %j_4 to i10" [otsu_threshold/src/top.cpp:124]   --->   Operation 296 'zext' 'j_5_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 297 [1/1] (0.82ns)   --->   "%exitcond5 = icmp eq i9 %j_4, -256" [otsu_threshold/src/top.cpp:116]   --->   Operation 297 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 298 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 299 [1/1] (1.30ns)   --->   "%i_4 = add i9 %j_4, 1" [otsu_threshold/src/top.cpp:116]   --->   Operation 299 'add' 'i_4' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader.preheader, label %7" [otsu_threshold/src/top.cpp:116]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31) nounwind" [otsu_threshold/src/top.cpp:116]   --->   Operation 301 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [otsu_threshold/src/top.cpp:116]   --->   Operation 302 'specregionbegin' 'tmp_16' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_36 : Operation 303 [1/1] (0.83ns)   --->   "br label %8" [otsu_threshold/src/top.cpp:119]   --->   Operation 303 'br' <Predicate = (!exitcond5)> <Delay = 0.83>
ST_36 : Operation 304 [1/1] (0.83ns)   --->   "br label %.preheader" [otsu_threshold/src/top.cpp:141]   --->   Operation 304 'br' <Predicate = (exitcond5)> <Delay = 0.83>

State 37 <SV = 19> <Delay = 7.89>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%w0 = phi float [ 0.000000e+00, %7 ], [ %w0_1, %9 ]"   --->   Operation 305 'phi' 'w0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%u0tmp = phi float [ 0.000000e+00, %7 ], [ %u0tmp_1, %9 ]"   --->   Operation 306 'phi' 'u0tmp' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%j7 = phi i8 [ 0, %7 ], [ %j_2, %9 ]"   --->   Operation 307 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%j7_cast = zext i8 %j7 to i10" [otsu_threshold/src/top.cpp:119]   --->   Operation 308 'zext' 'j7_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (0.82ns)   --->   "%exitcond6 = icmp eq i10 %j7_cast, %j_5_cast" [otsu_threshold/src/top.cpp:119]   --->   Operation 309 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 310 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (1.28ns)   --->   "%j_2 = add i8 %j7, 1" [otsu_threshold/src/top.cpp:119]   --->   Operation 311 'add' 'j_2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader616.preheader, label %9" [otsu_threshold/src/top.cpp:119]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "%j7_cast7 = zext i8 %j7 to i32" [otsu_threshold/src/top.cpp:119]   --->   Operation 313 'zext' 'j7_cast7' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_26 = zext i8 %j7 to i64" [otsu_threshold/src/top.cpp:121]   --->   Operation 314 'zext' 'tmp_26' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%pixelPro_addr_2 = getelementptr inbounds [256 x float]* %pixelPro, i64 0, i64 %tmp_26" [otsu_threshold/src/top.cpp:121]   --->   Operation 315 'getelementptr' 'pixelPro_addr_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 316 [2/2] (1.77ns)   --->   "%pixelPro_load = load float* %pixelPro_addr_2, align 4" [otsu_threshold/src/top.cpp:121]   --->   Operation 316 'load' 'pixelPro_load' <Predicate = (!exitcond6)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_37 : Operation 317 [3/3] (7.89ns)   --->   "%tmp_27 = sitofp i32 %j7_cast7 to float" [otsu_threshold/src/top.cpp:122]   --->   Operation 317 'sitofp' 'tmp_27' <Predicate = (!exitcond6)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 20> <Delay = 8.20>
ST_38 : Operation 318 [1/2] (1.77ns)   --->   "%pixelPro_load = load float* %pixelPro_addr_2, align 4" [otsu_threshold/src/top.cpp:121]   --->   Operation 318 'load' 'pixelPro_load' <Predicate = (!exitcond6)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_38 : Operation 319 [4/4] (6.43ns)   --->   "%w0_1 = fadd float %w0, %pixelPro_load" [otsu_threshold/src/top.cpp:121]   --->   Operation 319 'fadd' 'w0_1' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 320 [2/3] (7.89ns)   --->   "%tmp_27 = sitofp i32 %j7_cast7 to float" [otsu_threshold/src/top.cpp:122]   --->   Operation 320 'sitofp' 'tmp_27' <Predicate = (!exitcond6)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 21> <Delay = 7.89>
ST_39 : Operation 321 [3/4] (6.43ns)   --->   "%w0_1 = fadd float %w0, %pixelPro_load" [otsu_threshold/src/top.cpp:121]   --->   Operation 321 'fadd' 'w0_1' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 322 [1/3] (7.89ns)   --->   "%tmp_27 = sitofp i32 %j7_cast7 to float" [otsu_threshold/src/top.cpp:122]   --->   Operation 322 'sitofp' 'tmp_27' <Predicate = (!exitcond6)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 22> <Delay = 8.41>
ST_40 : Operation 323 [2/4] (6.43ns)   --->   "%w0_1 = fadd float %w0, %pixelPro_load" [otsu_threshold/src/top.cpp:121]   --->   Operation 323 'fadd' 'w0_1' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 324 [2/2] (8.41ns)   --->   "%tmp_28 = fmul float %tmp_27, %pixelPro_load" [otsu_threshold/src/top.cpp:122]   --->   Operation 324 'fmul' 'tmp_28' <Predicate = (!exitcond6)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 23> <Delay = 8.41>
ST_41 : Operation 325 [1/4] (6.43ns)   --->   "%w0_1 = fadd float %w0, %pixelPro_load" [otsu_threshold/src/top.cpp:121]   --->   Operation 325 'fadd' 'w0_1' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 326 [1/2] (8.41ns)   --->   "%tmp_28 = fmul float %tmp_27, %pixelPro_load" [otsu_threshold/src/top.cpp:122]   --->   Operation 326 'fmul' 'tmp_28' <Predicate = (!exitcond6)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 24> <Delay = 6.43>
ST_42 : Operation 327 [4/4] (6.43ns)   --->   "%u0tmp_1 = fadd float %u0tmp, %tmp_28" [otsu_threshold/src/top.cpp:122]   --->   Operation 327 'fadd' 'u0tmp_1' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 25> <Delay = 6.43>
ST_43 : Operation 328 [3/4] (6.43ns)   --->   "%u0tmp_1 = fadd float %u0tmp, %tmp_28" [otsu_threshold/src/top.cpp:122]   --->   Operation 328 'fadd' 'u0tmp_1' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 26> <Delay = 6.43>
ST_44 : Operation 329 [2/4] (6.43ns)   --->   "%u0tmp_1 = fadd float %u0tmp, %tmp_28" [otsu_threshold/src/top.cpp:122]   --->   Operation 329 'fadd' 'u0tmp_1' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 27> <Delay = 6.43>
ST_45 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str32) nounwind" [otsu_threshold/src/top.cpp:119]   --->   Operation 330 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str32)" [otsu_threshold/src/top.cpp:119]   --->   Operation 331 'specregionbegin' 'tmp_25' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [otsu_threshold/src/top.cpp:120]   --->   Operation 332 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 333 [1/4] (6.43ns)   --->   "%u0tmp_1 = fadd float %u0tmp, %tmp_28" [otsu_threshold/src/top.cpp:122]   --->   Operation 333 'fadd' 'u0tmp_1' <Predicate = (!exitcond6)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 334 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str32, i32 %tmp_25)" [otsu_threshold/src/top.cpp:123]   --->   Operation 334 'specregionend' 'empty_18' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 335 [1/1] (0.00ns)   --->   "br label %8" [otsu_threshold/src/top.cpp:119]   --->   Operation 335 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 46 <SV = 20> <Delay = 0.83>
ST_46 : Operation 336 [1/1] (0.83ns)   --->   "br label %.preheader616" [otsu_threshold/src/top.cpp:124]   --->   Operation 336 'br' <Predicate = true> <Delay = 0.83>

State 47 <SV = 21> <Delay = 7.89>
ST_47 : Operation 337 [1/1] (0.00ns)   --->   "%u1tmp = phi float [ %u1tmp_1, %10 ], [ 0.000000e+00, %.preheader616.preheader ]"   --->   Operation 337 'phi' 'u1tmp' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 338 [1/1] (0.00ns)   --->   "%j8 = phi i32 [ %j_3, %10 ], [ %j_5_cast8, %.preheader616.preheader ]"   --->   Operation 338 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 339 [1/1] (1.14ns)   --->   "%exitcond7 = icmp eq i32 %j8, 256" [otsu_threshold/src/top.cpp:124]   --->   Operation 339 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 0)"   --->   Operation 340 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 341 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %11, label %10" [otsu_threshold/src/top.cpp:124]   --->   Operation 341 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 342 [3/3] (7.89ns)   --->   "%tmp_35 = sitofp i32 %j8 to float" [otsu_threshold/src/top.cpp:126]   --->   Operation 342 'sitofp' 'tmp_35' <Predicate = (!exitcond7)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 343 [4/4] (6.43ns)   --->   "%w1 = fsub float 1.000000e+00, %w0" [otsu_threshold/src/top.cpp:128]   --->   Operation 343 'fsub' 'w1' <Predicate = (exitcond7)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 344 [1/1] (0.00ns)   --->   "%threshold_V = trunc i9 %j_4 to i8" [otsu_threshold/src/top.cpp:136]   --->   Operation 344 'trunc' 'threshold_V' <Predicate = (exitcond7)> <Delay = 0.00>

State 48 <SV = 22> <Delay = 7.89>
ST_48 : Operation 345 [2/3] (7.89ns)   --->   "%tmp_35 = sitofp i32 %j8 to float" [otsu_threshold/src/top.cpp:126]   --->   Operation 345 'sitofp' 'tmp_35' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_36 = sext i32 %j8 to i64" [otsu_threshold/src/top.cpp:126]   --->   Operation 346 'sext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (0.00ns)   --->   "%pixelPro_addr_3 = getelementptr inbounds [256 x float]* %pixelPro, i64 0, i64 %tmp_36" [otsu_threshold/src/top.cpp:126]   --->   Operation 347 'getelementptr' 'pixelPro_addr_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 348 [2/2] (1.77ns)   --->   "%pixelPro_load_1 = load float* %pixelPro_addr_3, align 4" [otsu_threshold/src/top.cpp:126]   --->   Operation 348 'load' 'pixelPro_load_1' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_48 : Operation 349 [1/1] (1.48ns)   --->   "%j_3 = add nsw i32 %j8, 1" [otsu_threshold/src/top.cpp:124]   --->   Operation 349 'add' 'j_3' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 23> <Delay = 7.89>
ST_49 : Operation 350 [1/3] (7.89ns)   --->   "%tmp_35 = sitofp i32 %j8 to float" [otsu_threshold/src/top.cpp:126]   --->   Operation 350 'sitofp' 'tmp_35' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 351 [1/2] (1.77ns)   --->   "%pixelPro_load_1 = load float* %pixelPro_addr_3, align 4" [otsu_threshold/src/top.cpp:126]   --->   Operation 351 'load' 'pixelPro_load_1' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>

State 50 <SV = 24> <Delay = 8.41>
ST_50 : Operation 352 [2/2] (8.41ns)   --->   "%tmp_37 = fmul float %tmp_35, %pixelPro_load_1" [otsu_threshold/src/top.cpp:126]   --->   Operation 352 'fmul' 'tmp_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 25> <Delay = 8.41>
ST_51 : Operation 353 [1/2] (8.41ns)   --->   "%tmp_37 = fmul float %tmp_35, %pixelPro_load_1" [otsu_threshold/src/top.cpp:126]   --->   Operation 353 'fmul' 'tmp_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 26> <Delay = 6.43>
ST_52 : Operation 354 [4/4] (6.43ns)   --->   "%u1tmp_1 = fadd float %u1tmp, %tmp_37" [otsu_threshold/src/top.cpp:126]   --->   Operation 354 'fadd' 'u1tmp_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 27> <Delay = 6.43>
ST_53 : Operation 355 [3/4] (6.43ns)   --->   "%u1tmp_1 = fadd float %u1tmp, %tmp_37" [otsu_threshold/src/top.cpp:126]   --->   Operation 355 'fadd' 'u1tmp_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 28> <Delay = 6.43>
ST_54 : Operation 356 [2/4] (6.43ns)   --->   "%u1tmp_1 = fadd float %u1tmp, %tmp_37" [otsu_threshold/src/top.cpp:126]   --->   Operation 356 'fadd' 'u1tmp_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 29> <Delay = 6.43>
ST_55 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str33) nounwind" [otsu_threshold/src/top.cpp:124]   --->   Operation 357 'specloopname' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 358 [1/4] (6.43ns)   --->   "%u1tmp_1 = fadd float %u1tmp, %tmp_37" [otsu_threshold/src/top.cpp:126]   --->   Operation 358 'fadd' 'u1tmp_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 359 [1/1] (0.00ns)   --->   "br label %.preheader616" [otsu_threshold/src/top.cpp:124]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 22> <Delay = 6.43>
ST_56 : Operation 360 [3/4] (6.43ns)   --->   "%w1 = fsub float 1.000000e+00, %w0" [otsu_threshold/src/top.cpp:128]   --->   Operation 360 'fsub' 'w1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 23> <Delay = 6.43>
ST_57 : Operation 361 [2/4] (6.43ns)   --->   "%w1 = fsub float 1.000000e+00, %w0" [otsu_threshold/src/top.cpp:128]   --->   Operation 361 'fsub' 'w1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 24> <Delay = 8.27>
ST_58 : Operation 362 [1/4] (6.43ns)   --->   "%w1 = fsub float 1.000000e+00, %w0" [otsu_threshold/src/top.cpp:128]   --->   Operation 362 'fsub' 'w1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 363 [8/8] (8.27ns)   --->   "%u0 = fdiv float %u0tmp, %w0" [otsu_threshold/src/top.cpp:129]   --->   Operation 363 'fdiv' 'u0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 25> <Delay = 8.41>
ST_59 : Operation 364 [7/8] (8.27ns)   --->   "%u0 = fdiv float %u0tmp, %w0" [otsu_threshold/src/top.cpp:129]   --->   Operation 364 'fdiv' 'u0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 365 [8/8] (8.27ns)   --->   "%u1 = fdiv float %u1tmp, %w1" [otsu_threshold/src/top.cpp:130]   --->   Operation 365 'fdiv' 'u1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 366 [2/2] (8.41ns)   --->   "%tmp_31 = fmul float %w0, %w1" [otsu_threshold/src/top.cpp:132]   --->   Operation 366 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 26> <Delay = 8.41>
ST_60 : Operation 367 [6/8] (8.27ns)   --->   "%u0 = fdiv float %u0tmp, %w0" [otsu_threshold/src/top.cpp:129]   --->   Operation 367 'fdiv' 'u0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 368 [7/8] (8.27ns)   --->   "%u1 = fdiv float %u1tmp, %w1" [otsu_threshold/src/top.cpp:130]   --->   Operation 368 'fdiv' 'u1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 369 [1/2] (8.41ns)   --->   "%tmp_31 = fmul float %w0, %w1" [otsu_threshold/src/top.cpp:132]   --->   Operation 369 'fmul' 'tmp_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 27> <Delay = 8.27>
ST_61 : Operation 370 [5/8] (8.27ns)   --->   "%u0 = fdiv float %u0tmp, %w0" [otsu_threshold/src/top.cpp:129]   --->   Operation 370 'fdiv' 'u0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 371 [6/8] (8.27ns)   --->   "%u1 = fdiv float %u1tmp, %w1" [otsu_threshold/src/top.cpp:130]   --->   Operation 371 'fdiv' 'u1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 28> <Delay = 8.27>
ST_62 : Operation 372 [4/8] (8.27ns)   --->   "%u0 = fdiv float %u0tmp, %w0" [otsu_threshold/src/top.cpp:129]   --->   Operation 372 'fdiv' 'u0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 373 [5/8] (8.27ns)   --->   "%u1 = fdiv float %u1tmp, %w1" [otsu_threshold/src/top.cpp:130]   --->   Operation 373 'fdiv' 'u1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 29> <Delay = 8.27>
ST_63 : Operation 374 [3/8] (8.27ns)   --->   "%u0 = fdiv float %u0tmp, %w0" [otsu_threshold/src/top.cpp:129]   --->   Operation 374 'fdiv' 'u0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 375 [4/8] (8.27ns)   --->   "%u1 = fdiv float %u1tmp, %w1" [otsu_threshold/src/top.cpp:130]   --->   Operation 375 'fdiv' 'u1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 30> <Delay = 8.27>
ST_64 : Operation 376 [2/8] (8.27ns)   --->   "%u0 = fdiv float %u0tmp, %w0" [otsu_threshold/src/top.cpp:129]   --->   Operation 376 'fdiv' 'u0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 377 [3/8] (8.27ns)   --->   "%u1 = fdiv float %u1tmp, %w1" [otsu_threshold/src/top.cpp:130]   --->   Operation 377 'fdiv' 'u1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 31> <Delay = 8.27>
ST_65 : Operation 378 [1/8] (8.27ns)   --->   "%u0 = fdiv float %u0tmp, %w0" [otsu_threshold/src/top.cpp:129]   --->   Operation 378 'fdiv' 'u0' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 379 [2/8] (8.27ns)   --->   "%u1 = fdiv float %u1tmp, %w1" [otsu_threshold/src/top.cpp:130]   --->   Operation 379 'fdiv' 'u1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 32> <Delay = 8.27>
ST_66 : Operation 380 [1/8] (8.27ns)   --->   "%u1 = fdiv float %u1tmp, %w1" [otsu_threshold/src/top.cpp:130]   --->   Operation 380 'fdiv' 'u1' <Predicate = true> <Delay = 8.27> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 33> <Delay = 6.43>
ST_67 : Operation 381 [4/4] (6.43ns)   --->   "%tmp_32 = fsub float %u0, %u1" [otsu_threshold/src/top.cpp:132]   --->   Operation 381 'fsub' 'tmp_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 34> <Delay = 6.43>
ST_68 : Operation 382 [3/4] (6.43ns)   --->   "%tmp_32 = fsub float %u0, %u1" [otsu_threshold/src/top.cpp:132]   --->   Operation 382 'fsub' 'tmp_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 35> <Delay = 6.43>
ST_69 : Operation 383 [2/4] (6.43ns)   --->   "%tmp_32 = fsub float %u0, %u1" [otsu_threshold/src/top.cpp:132]   --->   Operation 383 'fsub' 'tmp_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 36> <Delay = 6.43>
ST_70 : Operation 384 [1/4] (6.43ns)   --->   "%tmp_32 = fsub float %u0, %u1" [otsu_threshold/src/top.cpp:132]   --->   Operation 384 'fsub' 'tmp_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 37> <Delay = 8.41>
ST_71 : Operation 385 [2/2] (8.41ns)   --->   "%tmp_33 = fmul float %tmp_31, %tmp_32" [otsu_threshold/src/top.cpp:132]   --->   Operation 385 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 38> <Delay = 8.41>
ST_72 : Operation 386 [1/2] (8.41ns)   --->   "%tmp_33 = fmul float %tmp_31, %tmp_32" [otsu_threshold/src/top.cpp:132]   --->   Operation 386 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 39> <Delay = 8.41>
ST_73 : Operation 387 [2/2] (8.41ns)   --->   "%deltaTmp = fmul float %tmp_33, %tmp_32" [otsu_threshold/src/top.cpp:132]   --->   Operation 387 'fmul' 'deltaTmp' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 40> <Delay = 8.41>
ST_74 : Operation 388 [1/2] (8.41ns)   --->   "%deltaTmp = fmul float %tmp_33, %tmp_32" [otsu_threshold/src/top.cpp:132]   --->   Operation 388 'fmul' 'deltaTmp' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 41> <Delay = 4.25>
ST_75 : Operation 389 [1/1] (0.00ns)   --->   "%deltaTmp_to_int = bitcast float %deltaTmp to i32" [otsu_threshold/src/top.cpp:134]   --->   Operation 389 'bitcast' 'deltaTmp_to_int' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %deltaTmp_to_int, i32 23, i32 30)" [otsu_threshold/src/top.cpp:134]   --->   Operation 390 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i32 %deltaTmp_to_int to i23" [otsu_threshold/src/top.cpp:134]   --->   Operation 391 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 392 [1/1] (0.00ns)   --->   "%deltaMax_to_int = bitcast float %deltaMax to i32" [otsu_threshold/src/top.cpp:134]   --->   Operation 392 'bitcast' 'deltaMax_to_int' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %deltaMax_to_int, i32 23, i32 30)" [otsu_threshold/src/top.cpp:134]   --->   Operation 393 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %deltaMax_to_int to i23" [otsu_threshold/src/top.cpp:134]   --->   Operation 394 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 395 [1/1] (0.78ns)   --->   "%notlhs = icmp ne i8 %tmp_41, -1" [otsu_threshold/src/top.cpp:134]   --->   Operation 395 'icmp' 'notlhs' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 396 [1/1] (1.11ns)   --->   "%notrhs = icmp eq i23 %tmp_64, 0" [otsu_threshold/src/top.cpp:134]   --->   Operation 396 'icmp' 'notrhs' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_45 = or i1 %notrhs, %notlhs" [otsu_threshold/src/top.cpp:134]   --->   Operation 397 'or' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 398 [1/1] (0.78ns)   --->   "%notlhs1 = icmp ne i8 %tmp_43, -1" [otsu_threshold/src/top.cpp:134]   --->   Operation 398 'icmp' 'notlhs1' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 399 [1/1] (1.11ns)   --->   "%notrhs1 = icmp eq i23 %tmp_65, 0" [otsu_threshold/src/top.cpp:134]   --->   Operation 399 'icmp' 'notrhs1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_46 = or i1 %notrhs1, %notlhs1" [otsu_threshold/src/top.cpp:134]   --->   Operation 400 'or' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_47 = and i1 %tmp_45, %tmp_46" [otsu_threshold/src/top.cpp:134]   --->   Operation 401 'and' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 402 [1/1] (3.47ns)   --->   "%tmp_48 = fcmp ogt float %deltaTmp, %deltaMax" [otsu_threshold/src/top.cpp:134]   --->   Operation 402 'fcmp' 'tmp_48' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 403 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_49 = and i1 %tmp_47, %tmp_48" [otsu_threshold/src/top.cpp:134]   --->   Operation 403 'and' 'tmp_49' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 404 [1/1] (0.29ns)   --->   "%threshold_V_1 = select i1 %tmp_49, i8 %threshold_V, i8 %p_2" [otsu_threshold/src/top.cpp:134]   --->   Operation 404 'select' 'threshold_V_1' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 405 [1/1] (0.44ns)   --->   "%deltaMax_1 = select i1 %tmp_49, float %deltaTmp, float %deltaMax" [otsu_threshold/src/top.cpp:134]   --->   Operation 405 'select' 'deltaMax_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 406 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_16)" [otsu_threshold/src/top.cpp:137]   --->   Operation 406 'specregionend' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 407 [1/1] (0.00ns)   --->   "br label %.preheader617" [otsu_threshold/src/top.cpp:116]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>

State 76 <SV = 19> <Delay = 1.77>
ST_76 : Operation 408 [1/1] (0.00ns)   --->   "%p_4 = phi i21 [ %sum_V, %12 ], [ 0, %.preheader.preheader ]"   --->   Operation 408 'phi' 'p_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 409 [1/1] (0.00ns)   --->   "%i9 = phi i9 [ %i_3, %12 ], [ 0, %.preheader.preheader ]"   --->   Operation 409 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 410 [1/1] (0.82ns)   --->   "%exitcond = icmp eq i9 %i9, -256" [otsu_threshold/src/top.cpp:141]   --->   Operation 410 'icmp' 'exitcond' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 411 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 412 [1/1] (1.30ns)   --->   "%i_3 = add i9 %i9, 1" [otsu_threshold/src/top.cpp:141]   --->   Operation 412 'add' 'i_3' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 413 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %13, label %12" [otsu_threshold/src/top.cpp:141]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_18 = zext i9 %i9 to i64" [otsu_threshold/src/top.cpp:143]   --->   Operation 414 'zext' 'tmp_18' <Predicate = (!exitcond)> <Delay = 0.00>
ST_76 : Operation 415 [1/1] (0.00ns)   --->   "%hist_out_V_addr_3 = getelementptr [256 x i21]* %hist_out_V, i64 0, i64 %tmp_18" [otsu_threshold/src/top.cpp:143]   --->   Operation 415 'getelementptr' 'hist_out_V_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_76 : Operation 416 [2/2] (1.77ns)   --->   "%tmp_V_1 = load i21* %hist_out_V_addr_3, align 4" [otsu_threshold/src/top.cpp:143]   --->   Operation 416 'load' 'tmp_V_1' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>

State 77 <SV = 20> <Delay = 3.21>
ST_77 : Operation 417 [1/2] (1.77ns)   --->   "%tmp_V_1 = load i21* %hist_out_V_addr_3, align 4" [otsu_threshold/src/top.cpp:143]   --->   Operation 417 'load' 'tmp_V_1' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_77 : Operation 418 [1/1] (1.43ns)   --->   "%sum_V = add i21 %tmp_V_1, %p_4" [otsu_threshold/src/top.cpp:144]   --->   Operation 418 'add' 'sum_V' <Predicate = (!exitcond)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 21> <Delay = 7.89>
ST_78 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_39 = zext i21 %sum_V to i32" [otsu_threshold/src/top.cpp:145]   --->   Operation 419 'zext' 'tmp_39' <Predicate = (!exitcond)> <Delay = 0.00>
ST_78 : Operation 420 [3/3] (7.89ns)   --->   "%tmp_19 = uitofp i32 %tmp_39 to float" [otsu_threshold/src/top.cpp:145]   --->   Operation 420 'uitofp' 'tmp_19' <Predicate = (!exitcond)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 22> <Delay = 7.89>
ST_79 : Operation 421 [2/3] (7.89ns)   --->   "%tmp_19 = uitofp i32 %tmp_39 to float" [otsu_threshold/src/top.cpp:145]   --->   Operation 421 'uitofp' 'tmp_19' <Predicate = (!exitcond)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 23> <Delay = 7.89>
ST_80 : Operation 422 [1/3] (7.89ns)   --->   "%tmp_19 = uitofp i32 %tmp_39 to float" [otsu_threshold/src/top.cpp:145]   --->   Operation 422 'uitofp' 'tmp_19' <Predicate = (!exitcond)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 24> <Delay = 8.41>
ST_81 : Operation 423 [2/2] (8.41ns)   --->   "%v_assign = fmul float %tmp_19, %scale" [otsu_threshold/src/top.cpp:145]   --->   Operation 423 'fmul' 'v_assign' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 25> <Delay = 8.41>
ST_82 : Operation 424 [1/2] (8.41ns)   --->   "%v_assign = fmul float %tmp_19, %scale" [otsu_threshold/src/top.cpp:145]   --->   Operation 424 'fmul' 'v_assign' <Predicate = (!exitcond)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 26> <Delay = 6.89>
ST_83 : Operation 425 [1/1] (2.88ns)   --->   "%d_assign = fpext float %v_assign to double" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 425 'fpext' 'd_assign' <Predicate = (!exitcond)> <Delay = 2.88> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 426 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 426 'bitcast' 'ireg_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_83 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i64 %ireg_V to i63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 427 'trunc' 'tmp_44' <Predicate = (!exitcond)> <Delay = 0.00>
ST_83 : Operation 428 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 428 'bitselect' 'p_Result_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_83 : Operation 429 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 429 'partselect' 'exp_tmp_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_83 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_i = zext i11 %exp_tmp_V to i12" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 430 'zext' 'tmp_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_83 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i64 %ireg_V to i52" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 431 'trunc' 'tmp_52' <Predicate = (!exitcond)> <Delay = 0.00>
ST_83 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_26_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_52)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 432 'bitconcatenate' 'tmp_26_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_83 : Operation 433 [1/1] (0.00ns)   --->   "%p_Result_8 = zext i53 %tmp_26_i to i54" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 433 'zext' 'p_Result_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_83 : Operation 434 [1/1] (1.59ns)   --->   "%man_V_1 = sub i54 0, %p_Result_8" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 434 'sub' 'man_V_1' <Predicate = (!exitcond)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 435 [1/1] (1.32ns)   --->   "%tmp_40_i = icmp eq i63 %tmp_44, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 435 'icmp' 'tmp_40_i' <Predicate = (!exitcond)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 436 [1/1] (1.35ns)   --->   "%F2 = sub i12 1075, %tmp_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 436 'sub' 'F2' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 437 [1/1] (0.93ns)   --->   "%tmp_41_i = icmp sgt i12 %F2, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 437 'icmp' 'tmp_41_i' <Predicate = (!exitcond)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 438 [1/1] (1.35ns)   --->   "%tmp_42_i = sub i12 0, %F2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 438 'sub' 'tmp_42_i' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 439 [1/1] (0.37ns)   --->   "%F2_2 = select i1 %tmp_41_i, i12 %F2, i12 %tmp_42_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 439 'select' 'F2_2' <Predicate = (!exitcond)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 440 [1/1] (0.89ns)   --->   "%tmp_43_i = icmp eq i11 %exp_tmp_V, -973" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 440 'icmp' 'tmp_43_i' <Predicate = (!exitcond)> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 441 [1/1] (0.93ns)   --->   "%tmp_45_i = icmp ult i12 %F2_2, 54" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 441 'icmp' 'tmp_45_i' <Predicate = (!exitcond)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_55 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 442 'partselect' 'tmp_55' <Predicate = (!exitcond)> <Delay = 0.00>
ST_83 : Operation 443 [1/1] (0.82ns)   --->   "%icmp1 = icmp eq i9 %tmp_55, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 443 'icmp' 'icmp1' <Predicate = (!exitcond)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 27> <Delay = 8.62>
ST_84 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str34) nounwind" [otsu_threshold/src/top.cpp:141]   --->   Operation 444 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str34)" [otsu_threshold/src/top.cpp:141]   --->   Operation 445 'specregionbegin' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [otsu_threshold/src/top.cpp:142]   --->   Operation 446 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 447 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast float %v_assign to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 447 'bitcast' 'p_Val2_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 448 'partselect' 'tmp_V_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i32 %p_Val2_1 to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 449 'trunc' 'tmp_V_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 450 [1/1] (0.78ns)   --->   "%tmp_i_i_i_i = icmp eq i8 %tmp_V_4, -1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 450 'icmp' 'tmp_i_i_i_i' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 451 [1/1] (1.11ns)   --->   "%tmp_i_i_i_i_20 = icmp ne i23 %tmp_V_5, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 451 'icmp' 'tmp_i_i_i_i_20' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 452 [1/1] (0.33ns)   --->   "%tmp_demorgan_i = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_20" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 452 'and' 'tmp_demorgan_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 453 [1/1] (0.49ns)   --->   "%p_Val2_s = select i1 %p_Result_7, i54 %man_V_1, i54 %p_Result_8" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 453 'select' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_53 = trunc i12 %F2_2 to i8" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 454 'trunc' 'tmp_53' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%F2_2_cast_i = sext i12 %F2_2 to i32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 455 'sext' 'F2_2_cast_i' <Predicate = (!exitcond & tmp_45_i)> <Delay = 0.00>
ST_84 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i54 %p_Val2_s to i8" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 456 'trunc' 'tmp_54' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_48_i = zext i32 %F2_2_cast_i to i54" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 457 'zext' 'tmp_48_i' <Predicate = (!exitcond & tmp_45_i)> <Delay = 0.00>
ST_84 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_49_i = ashr i54 %p_Val2_s, %tmp_48_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 458 'ashr' 'tmp_49_i' <Predicate = (!exitcond & tmp_45_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_56 = trunc i54 %tmp_49_i to i8" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 459 'trunc' 'tmp_56' <Predicate = (!exitcond & tmp_45_i)> <Delay = 0.00>
ST_84 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 460 'bitselect' 'tmp_57' <Predicate = (!exitcond & !tmp_45_i)> <Delay = 0.00>
ST_84 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_51_i = select i1 %tmp_57, i8 -1, i8 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 461 'select' 'tmp_51_i' <Predicate = (!exitcond & !tmp_45_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_52_i = shl i8 %tmp_54, %tmp_53" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 462 'shl' 'tmp_52_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 463 [1/1] (1.63ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_45_i, i8 %tmp_56, i8 %tmp_51_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 463 'select' 'p_Val2_3' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 464 [1/1] (0.93ns)   --->   "%tmp_53_i = icmp sgt i12 %F2, 54" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 464 'icmp' 'tmp_53_i' <Predicate = (!exitcond)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 465 [1/1] (1.35ns)   --->   "%tmp_54_i = add i12 -1, %F2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 465 'add' 'tmp_54_i' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_63_cast_i = zext i12 %tmp_54_i to i32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 466 'zext' 'tmp_63_cast_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_63_cast_i) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 467 'bitselect' 'p_Result_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%qb = select i1 %tmp_53_i, i1 %p_Result_7, i1 %p_Result_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 468 'select' 'qb' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 469 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 469 'bitselect' 'p_Result_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_55_i = zext i1 %qb to i8" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 470 'zext' 'tmp_55_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 471 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Val2_4 = add i8 %p_Val2_3, %tmp_55_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 471 'add' 'p_Val2_4' <Predicate = (!exitcond)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i_i)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 472 'bitselect' 'tmp_59' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i_i)   --->   "%rev = xor i1 %tmp_59, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 473 'xor' 'rev' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4_i)   --->   "%sel_tmp_i = select i1 %tmp_43_i, i8 %tmp_54, i8 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 474 'select' 'sel_tmp_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp1_i = xor i1 %tmp_43_i, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 475 'xor' 'sel_tmp1_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 476 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp2_i = and i1 %tmp_41_i, %sel_tmp1_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 476 'and' 'sel_tmp2_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 477 [1/1] (0.33ns)   --->   "%sel_tmp3_i = and i1 %sel_tmp2_i, %p_Result_9" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 477 'and' 'sel_tmp3_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 478 [1/1] (0.29ns) (out node of the LUT)   --->   "%sel_tmp4_i = select i1 %sel_tmp3_i, i8 %p_Val2_4, i8 %sel_tmp_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 478 'select' 'sel_tmp4_i' <Predicate = (!exitcond)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9_i)   --->   "%sel_tmp7_i = xor i1 %p_Result_9, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 479 'xor' 'sel_tmp7_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9_i)   --->   "%sel_tmp8_i = and i1 %sel_tmp2_i, %sel_tmp7_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 480 'and' 'sel_tmp8_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 481 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, i8 %p_Val2_4, i8 %sel_tmp4_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 481 'select' 'sel_tmp9_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 482 [1/1] (0.33ns)   --->   "%sel_tmp12_demorgan_i = or i1 %tmp_43_i, %tmp_41_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 482 'or' 'sel_tmp12_demorgan_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sel_tmp12_i = xor i1 %sel_tmp12_demorgan_i, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 483 'xor' 'sel_tmp12_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sel_tmp13_i = and i1 %icmp1, %sel_tmp12_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 484 'and' 'sel_tmp13_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 485 [1/1] (1.10ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %sel_tmp13_i, i8 %tmp_52_i, i8 %sel_tmp9_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 485 'select' 'p_Val2_5' <Predicate = (!exitcond)> <Delay = 1.10> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i_i)   --->   "%tmp_47_not_i = xor i1 %icmp1, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 486 'xor' 'tmp_47_not_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i_i)   --->   "%not_sel_tmp28_i = or i1 %sel_tmp12_demorgan_i, %tmp_47_not_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 487 'or' 'not_sel_tmp28_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i_i)   --->   "%tmp12 = and i1 %not_sel_tmp28_i, %rev" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 488 'and' 'tmp12' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 489 [1/1] (0.33ns) (out node of the LUT)   --->   "%carry_1_i_i_i = and i1 %tmp12, %sel_tmp3_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 489 'and' 'carry_1_i_i_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 490 [1/1] (1.35ns)   --->   "%pos1 = add i12 8, %F2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 490 'add' 'pos1' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%pos1_cast_i = sext i12 %pos1 to i32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 491 'sext' 'pos1_cast_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 492 [1/1] (1.35ns)   --->   "%pos2 = add i12 9, %F2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 492 'add' 'pos2' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 493 [1/1] (0.00ns)   --->   "%pos2_cast_i = sext i12 %pos2 to i32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 493 'sext' 'pos2_cast_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46_i)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_5, i32 7)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 494 'bitselect' 'p_Result_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 495 [1/1] (0.93ns)   --->   "%tmp_57_i = icmp slt i12 %pos1, 54" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 495 'icmp' 'tmp_57_i' <Predicate = (!exitcond)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 496 'bitselect' 'tmp_61' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 497 [1/1] (0.33ns)   --->   "%rev1 = xor i1 %tmp_61, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 497 'xor' 'rev1' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_59_i = zext i32 %pos1_cast_i to i54" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 498 'zext' 'tmp_59_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_60_i = ashr i54 %p_Val2_s, %tmp_59_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 499 'ashr' 'tmp_60_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %tmp_60_i to i1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 500 'trunc' 'lD' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp13 = and i1 %lD, %rev1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 501 'and' 'tmp13' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 502 [1/1] (1.63ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %tmp13, %tmp_57_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 502 'and' 'Range1_all_ones_1' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 503 'bitselect' 'tmp_63' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 504 [1/1] (0.33ns)   --->   "%rev2 = xor i1 %tmp_63, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 504 'xor' 'rev2' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 505 [1/1] (0.93ns)   --->   "%tmp_62_i = icmp slt i12 %pos2, 54" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 505 'icmp' 'tmp_62_i' <Predicate = (!exitcond)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%or_cond173_i_i_i = and i1 %tmp_62_i, %rev2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 506 'and' 'or_cond173_i_i_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_63_i = zext i32 %pos2_cast_i to i54" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 507 'zext' 'tmp_63_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 508 [1/1] (1.63ns)   --->   "%Range2_V_1 = lshr i54 %p_Val2_s, %tmp_63_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 508 'lshr' 'Range2_V_1' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %tmp_63_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 509 'lshr' 'r_V' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 510 [1/1] (1.49ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 510 'icmp' 'Range2_all_ones' <Predicate = (!exitcond)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_1_i_s = select i1 %or_cond173_i_i_i, i1 %Range2_all_ones, i1 %rev2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 511 'select' 'Range2_all_ones_1_i_s' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 512 [1/1] (0.33ns)   --->   "%or_cond175_i_i_i = and i1 %tmp_62_i, %rev1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 512 'and' 'or_cond175_i_i_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 513 [1/1] (0.41ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %Range2_all_ones_1_i_s, %Range1_all_ones_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 513 'and' 'Range1_all_ones' <Predicate = (!exitcond)> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 514 [1/1] (1.39ns)   --->   "%tmp_64_i = icmp eq i54 %Range2_V_1, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 514 'icmp' 'tmp_64_i' <Predicate = (!exitcond)> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 515 [1/1] (0.33ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 515 'xor' 'Range1_all_zeros' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%p_180_i_i_i = and i1 %tmp_64_i, %Range1_all_zeros" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 516 'and' 'p_180_i_i_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 517 [1/1] (0.93ns)   --->   "%tmp_66_i = icmp eq i12 %pos2, 54" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 517 'icmp' 'tmp_66_i' <Predicate = (!exitcond)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 518 [1/1] (1.39ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 518 'icmp' 'Range1_all_zeros_1' <Predicate = (!exitcond)> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp39_i)   --->   "%p_177_i_i_i = or i1 %Range1_all_zeros_1, %rev1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 519 'or' 'p_177_i_i_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34_i)   --->   "%tmp_62_i_not = xor i1 %tmp_62_i, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 520 'xor' 'tmp_62_i_not' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34_i)   --->   "%sel_tmp33_i = or i1 %tmp_61, %tmp_62_i_not" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 521 'or' 'sel_tmp33_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 522 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp34_i = and i1 %tmp_66_i, %sel_tmp33_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 522 'and' 'sel_tmp34_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_2_i_s)   --->   "%sel_tmp35_i = select i1 %sel_tmp34_i, i1 %Range1_all_ones_1, i1 %rev1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 523 'select' 'sel_tmp35_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 524 [1/1] (0.41ns) (out node of the LUT)   --->   "%Range1_all_ones_2_i_s = select i1 %or_cond175_i_i_i, i1 %Range1_all_ones, i1 %sel_tmp35_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 524 'select' 'Range1_all_ones_2_i_s' <Predicate = (!exitcond)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 525 [1/1] (0.41ns) (out node of the LUT)   --->   "%sel_tmp39_i = select i1 %sel_tmp34_i, i1 %Range1_all_zeros, i1 %p_177_i_i_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 525 'select' 'sel_tmp39_i' <Predicate = (!exitcond)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%Range1_all_zeros_2_i = select i1 %or_cond175_i_i_i, i1 %p_180_i_i_i, i1 %sel_tmp39_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 526 'select' 'Range1_all_zeros_2_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 527 [1/1] (0.41ns) (out node of the LUT)   --->   "%deleted_zeros = select i1 %carry_1_i_i_i, i1 %Range1_all_ones_2_i_s, i1 %Range1_all_zeros_2_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 527 'select' 'deleted_zeros' <Predicate = (!exitcond)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%Range1_all_ones_2_i = and i1 %carry_1_i_i_i, %Range1_all_ones_2_i_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 528 'and' 'Range1_all_ones_2_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_67_i = xor i1 %Range1_all_ones_2_i, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 529 'xor' 'tmp_67_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 530 [1/1] (0.33ns)   --->   "%sel_tmp41_i = xor i1 %tmp_57_i, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 530 'xor' 'sel_tmp41_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46_i)   --->   "%tmp14 = and i1 %p_Result_10, %sel_tmp41_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 531 'and' 'tmp14' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 532 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp46_i = and i1 %tmp14, %p_Result_7" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 532 'and' 'sel_tmp46_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%sel_tmp47_i = and i1 %tmp_57_i, %p_Result_7" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 533 'and' 'sel_tmp47_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 534 [1/1] (0.41ns) (out node of the LUT)   --->   "%underflow = select i1 %sel_tmp47_i, i1 %tmp_67_i, i1 %sel_tmp46_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 534 'select' 'underflow' <Predicate = (!exitcond)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node p_179_demorgan_i_i_i)   --->   "%tmp15 = or i1 %p_Result_7, %sel_tmp41_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 535 'or' 'tmp15' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 536 [1/1] (0.33ns) (out node of the LUT)   --->   "%p_179_demorgan_i_i_i = or i1 %tmp15, %deleted_zeros" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 536 'or' 'p_179_demorgan_i_i_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 537 [1/1] (0.33ns)   --->   "%underflow_not_i = xor i1 %underflow, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 537 'xor' 'underflow_not_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%brmerge_i_i_not_i = and i1 %p_179_demorgan_i_i_i, %underflow_not_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 538 'and' 'brmerge_i_i_not_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%p_179_demorgan_i_i_no = xor i1 %p_179_demorgan_i_i_i, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 539 'xor' 'p_179_demorgan_i_i_no' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%brmerge_i = or i1 %underflow_not_i, %p_179_demorgan_i_i_no" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 540 'or' 'brmerge_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%p_Val2_11_0_i_i_mux = select i1 %brmerge_i_i_not_i, i8 %p_Val2_5, i8 -1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 541 'select' 'p_Val2_11_0_i_i_mux' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp50_i_demorgan = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_20" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 542 'and' 'sel_tmp50_i_demorgan' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp50_i = xor i1 %sel_tmp50_i_demorgan, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 543 'xor' 'sel_tmp50_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp51_i = and i1 %tmp_40_i, %sel_tmp50_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 544 'and' 'sel_tmp51_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%tmp_40 = or i1 %sel_tmp51_i, %tmp_demorgan_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 545 'or' 'tmp_40' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%tmp_42 = or i1 %tmp_40, %underflow" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 546 'or' 'tmp_42' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 547 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp52_i = select i1 %tmp_42, i8 0, i8 %p_Val2_5" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 547 'select' 'sel_tmp52_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%sel_tmp55_demorgan_i = or i1 %tmp_demorgan_i, %tmp_40_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 548 'or' 'sel_tmp55_demorgan_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%sel_tmp55_i = xor i1 %sel_tmp55_demorgan_i, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 549 'xor' 'sel_tmp55_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 550 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp56_i = and i1 %brmerge_i, %sel_tmp55_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 550 'and' 'sel_tmp56_i' <Predicate = (!exitcond)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%val_V = select i1 %sel_tmp56_i, i8 %p_Val2_11_0_i_i_mux, i8 %sel_tmp52_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145]   --->   Operation 551 'select' 'val_V' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 552 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_21 = icmp ugt i8 %val_V, %p_2" [otsu_threshold/src/top.cpp:149]   --->   Operation 552 'icmp' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 553 [1/1] (0.00ns)   --->   "%hls_array_data_V_ad_1 = getelementptr [256 x i2]* @hls_array_data_V, i64 0, i64 %tmp_18" [otsu_threshold/src/top.cpp:150]   --->   Operation 553 'getelementptr' 'hls_array_data_V_ad_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 554 [1/1] (0.41ns)   --->   "%data_val_V_cast = select i1 %tmp_21, i2 -1, i2 0" [otsu_threshold/src/top.cpp:150]   --->   Operation 554 'select' 'data_val_V_cast' <Predicate = (!exitcond)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 555 [1/1] (0.84ns)   --->   "store i2 %data_val_V_cast, i2* %hls_array_data_V_ad_1, align 1" [otsu_threshold/src/top.cpp:150]   --->   Operation 555 'store' <Predicate = (!exitcond)> <Delay = 0.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_84 : Operation 556 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str34, i32 %tmp_17)" [otsu_threshold/src/top.cpp:151]   --->   Operation 556 'specregionend' 'empty_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_84 : Operation 557 [1/1] (0.00ns)   --->   "br label %.preheader" [otsu_threshold/src/top.cpp:141]   --->   Operation 557 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 85 <SV = 20> <Delay = 0.84>
ST_85 : Operation 558 [1/1] (0.84ns)   --->   "store i2 0, i2* getelementptr inbounds ([256 x i2]* @hls_array_data_V, i64 0, i64 0), align 16" [otsu_threshold/src/top.cpp:152]   --->   Operation 558 'store' <Predicate = true> <Delay = 0.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 256> <RAM>
ST_85 : Operation 559 [1/1] (0.00ns)   --->   "ret void" [otsu_threshold/src/top.cpp:153]   --->   Operation 559 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', otsu_threshold/src/top.cpp:35) [18]  (0.835 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', otsu_threshold/src/top.cpp:35) [18]  (0 ns)
	'getelementptr' operation ('hist_out_V_addr', otsu_threshold/src/top.cpp:36) [25]  (0 ns)
	'store' operation (otsu_threshold/src/top.cpp:36) of constant 0 on array 'hist_out.V', otsu_threshold/src/top.cpp:16 [26]  (1.77 ns)

 <State 3>: 1.48ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', otsu_threshold/src/top.cpp:44) [51]  (0 ns)
	'add' operation ('i', otsu_threshold/src/top.cpp:44) [55]  (1.48 ns)

 <State 4>: 1.48ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', otsu_threshold/src/top.cpp:45) [62]  (0 ns)
	'add' operation ('j', otsu_threshold/src/top.cpp:45) [67]  (1.48 ns)

 <State 5>: 7.63ns
The critical path consists of the following:
	fifo read on port 'p_src_data_stream_V' (otsu_threshold/src/top.cpp:52) [82]  (2.27 ns)
	'icmp' operation ('tmp_23_1', otsu_threshold/src/top.cpp:56) [89]  (0.782 ns)
	'or' operation ('sel_tmp6_demorgan', otsu_threshold/src/top.cpp:56) [97]  (0 ns)
	'xor' operation ('sel_tmp6', otsu_threshold/src/top.cpp:56) [98]  (0 ns)
	'and' operation ('sel_tmp7', otsu_threshold/src/top.cpp:56) [99]  (0.337 ns)
	'or' operation ('tmp_20', otsu_threshold/src/top.cpp:56) [101]  (0.337 ns)
	'select' operation ('p_3', otsu_threshold/src/top.cpp:56) [102]  (0.337 ns)
	'add' operation ('ret.V', otsu_threshold/src/top.cpp:70) [106]  (0.836 ns)
	'icmp' operation ('tmp_45_1', otsu_threshold/src/top.cpp:70) [112]  (0.724 ns)
	'select' operation ('addr_V_1_0337_2_be', otsu_threshold/src/top.cpp:75) [115]  (0.294 ns)
	'select' operation ('p_0337_2_be_2', otsu_threshold/src/top.cpp:75) [120]  (0.294 ns)
	'select' operation ('storemerge', otsu_threshold/src/top.cpp:91) [129]  (0 ns)
	'select' operation ('sel_tmp8', otsu_threshold/src/top.cpp:91) [135]  (0.294 ns)
	'select' operation ('addr_win_val_V_0_0_2', otsu_threshold/src/top.cpp:91) [136]  (0.294 ns)
	'store' operation (otsu_threshold/src/top.cpp:91) of variable 'addr_win_val_V_0_0_2', otsu_threshold/src/top.cpp:91 on local variable 'addr_win.val[0].V[1]' [148]  (0.835 ns)

 <State 6>: 4.86ns
The critical path consists of the following:
	'load' operation ('hist_out_V_load', otsu_threshold/src/top.cpp:86) on array 'hist_out.V', otsu_threshold/src/top.cpp:16 [124]  (1.77 ns)
	'add' operation ('hist_win.val[0].V[0]', otsu_threshold/src/top.cpp:86) [125]  (1.44 ns)
	'select' operation ('sel_tmp9', otsu_threshold/src/top.cpp:91) [131]  (0.405 ns)
	'select' operation ('hist_win_val_V_0_0_2', otsu_threshold/src/top.cpp:91) [134]  (0.405 ns)
	'store' operation (otsu_threshold/src/top.cpp:91) of variable 'hist_win_val_V_0_0_2', otsu_threshold/src/top.cpp:91 on local variable 'hist_win_val_V' [144]  (0.835 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 2.71ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', otsu_threshold/src/top.cpp:101) [159]  (0 ns)
	'icmp' operation ('cond', otsu_threshold/src/top.cpp:103) [171]  (0.538 ns)
	'select' operation ('hist_win_val_V_load_s', otsu_threshold/src/top.cpp:103) [174]  (0.405 ns)
	'store' operation (otsu_threshold/src/top.cpp:103) of variable 'hist_win_val_V_load_s', otsu_threshold/src/top.cpp:103 on array 'hist_out.V', otsu_threshold/src/top.cpp:16 [176]  (1.77 ns)

 <State 9>: 4.82ns
The critical path consists of the following:
	'mul' operation ('tmp_s', otsu_threshold/src/top.cpp:106) [180]  (4.82 ns)

 <State 10>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4', otsu_threshold/src/top.cpp:106) [181]  (7.89 ns)

 <State 11>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4', otsu_threshold/src/top.cpp:106) [181]  (7.89 ns)

 <State 12>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_4', otsu_threshold/src/top.cpp:106) [181]  (7.89 ns)

 <State 13>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('scale', otsu_threshold/src/top.cpp:106) [182]  (8.27 ns)

 <State 14>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('scale', otsu_threshold/src/top.cpp:106) [182]  (8.27 ns)

 <State 15>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('scale', otsu_threshold/src/top.cpp:106) [182]  (8.27 ns)

 <State 16>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('scale', otsu_threshold/src/top.cpp:106) [182]  (8.27 ns)

 <State 17>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('scale', otsu_threshold/src/top.cpp:106) [182]  (8.27 ns)

 <State 18>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('scale', otsu_threshold/src/top.cpp:106) [182]  (8.27 ns)

 <State 19>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('scale', otsu_threshold/src/top.cpp:106) [182]  (8.27 ns)

 <State 20>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('scale', otsu_threshold/src/top.cpp:106) [182]  (8.27 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', otsu_threshold/src/top.cpp:108) [185]  (0 ns)
	'getelementptr' operation ('hist_out_V_addr_2', otsu_threshold/src/top.cpp:110) [195]  (0 ns)
	'load' operation ('tmp.V', otsu_threshold/src/top.cpp:110) on array 'hist_out.V', otsu_threshold/src/top.cpp:16 [196]  (1.77 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	'load' operation ('tmp.V', otsu_threshold/src/top.cpp:110) on array 'hist_out.V', otsu_threshold/src/top.cpp:16 [196]  (1.77 ns)

 <State 23>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_14', otsu_threshold/src/top.cpp:111) [198]  (7.89 ns)

 <State 24>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_14', otsu_threshold/src/top.cpp:111) [198]  (7.89 ns)

 <State 25>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_14', otsu_threshold/src/top.cpp:111) [198]  (7.89 ns)

 <State 26>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_15', otsu_threshold/src/top.cpp:111) [199]  (8.27 ns)

 <State 27>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_15', otsu_threshold/src/top.cpp:111) [199]  (8.27 ns)

 <State 28>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_15', otsu_threshold/src/top.cpp:111) [199]  (8.27 ns)

 <State 29>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_15', otsu_threshold/src/top.cpp:111) [199]  (8.27 ns)

 <State 30>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_15', otsu_threshold/src/top.cpp:111) [199]  (8.27 ns)

 <State 31>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_15', otsu_threshold/src/top.cpp:111) [199]  (8.27 ns)

 <State 32>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_15', otsu_threshold/src/top.cpp:111) [199]  (8.27 ns)

 <State 33>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_15', otsu_threshold/src/top.cpp:111) [199]  (8.27 ns)

 <State 34>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('pixelPro_addr_1', otsu_threshold/src/top.cpp:111) [200]  (0 ns)
	'store' operation (otsu_threshold/src/top.cpp:111) of variable 'tmp_15', otsu_threshold/src/top.cpp:111 on array 'pixelPro', otsu_threshold/src/top.cpp:29 [201]  (1.77 ns)

 <State 35>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', otsu_threshold/src/top.cpp:116) [207]  (0.835 ns)

 <State 36>: 1.3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', otsu_threshold/src/top.cpp:116) [207]  (0 ns)
	'add' operation ('i', otsu_threshold/src/top.cpp:116) [214]  (1.3 ns)

 <State 37>: 7.89ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', otsu_threshold/src/top.cpp:119) [223]  (0 ns)
	'sitofp' operation ('tmp_27', otsu_threshold/src/top.cpp:122) [238]  (7.89 ns)

 <State 38>: 8.21ns
The critical path consists of the following:
	'load' operation ('pixelPro_load', otsu_threshold/src/top.cpp:121) on array 'pixelPro', otsu_threshold/src/top.cpp:29 [236]  (1.77 ns)
	'fadd' operation ('w0', otsu_threshold/src/top.cpp:121) [237]  (6.44 ns)

 <State 39>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_27', otsu_threshold/src/top.cpp:122) [238]  (7.89 ns)

 <State 40>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', otsu_threshold/src/top.cpp:122) [239]  (8.42 ns)

 <State 41>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', otsu_threshold/src/top.cpp:122) [239]  (8.42 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u0tmp', otsu_threshold/src/top.cpp:122) [240]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u0tmp', otsu_threshold/src/top.cpp:122) [240]  (6.44 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u0tmp', otsu_threshold/src/top.cpp:122) [240]  (6.44 ns)

 <State 45>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u0tmp', otsu_threshold/src/top.cpp:122) [240]  (6.44 ns)

 <State 46>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('u1tmp') with incoming values : ('u1tmp', otsu_threshold/src/top.cpp:126) [246]  (0.835 ns)

 <State 47>: 7.89ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_5_cast8', otsu_threshold/src/top.cpp:124) ('j', otsu_threshold/src/top.cpp:124) [247]  (0 ns)
	'sitofp' operation ('tmp_35', otsu_threshold/src/top.cpp:126) [253]  (7.89 ns)

 <State 48>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_35', otsu_threshold/src/top.cpp:126) [253]  (7.89 ns)

 <State 49>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_35', otsu_threshold/src/top.cpp:126) [253]  (7.89 ns)

 <State 50>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_37', otsu_threshold/src/top.cpp:126) [257]  (8.42 ns)

 <State 51>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_37', otsu_threshold/src/top.cpp:126) [257]  (8.42 ns)

 <State 52>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u1tmp', otsu_threshold/src/top.cpp:126) [258]  (6.44 ns)

 <State 53>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u1tmp', otsu_threshold/src/top.cpp:126) [258]  (6.44 ns)

 <State 54>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u1tmp', otsu_threshold/src/top.cpp:126) [258]  (6.44 ns)

 <State 55>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u1tmp', otsu_threshold/src/top.cpp:126) [258]  (6.44 ns)

 <State 56>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('w1', otsu_threshold/src/top.cpp:128) [262]  (6.44 ns)

 <State 57>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('w1', otsu_threshold/src/top.cpp:128) [262]  (6.44 ns)

 <State 58>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('u0', otsu_threshold/src/top.cpp:129) [263]  (8.27 ns)

 <State 59>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', otsu_threshold/src/top.cpp:132) [265]  (8.42 ns)

 <State 60>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', otsu_threshold/src/top.cpp:132) [265]  (8.42 ns)

 <State 61>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('u0', otsu_threshold/src/top.cpp:129) [263]  (8.27 ns)

 <State 62>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('u0', otsu_threshold/src/top.cpp:129) [263]  (8.27 ns)

 <State 63>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('u0', otsu_threshold/src/top.cpp:129) [263]  (8.27 ns)

 <State 64>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('u0', otsu_threshold/src/top.cpp:129) [263]  (8.27 ns)

 <State 65>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('u0', otsu_threshold/src/top.cpp:129) [263]  (8.27 ns)

 <State 66>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('u1', otsu_threshold/src/top.cpp:130) [264]  (8.27 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_32', otsu_threshold/src/top.cpp:132) [266]  (6.44 ns)

 <State 68>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_32', otsu_threshold/src/top.cpp:132) [266]  (6.44 ns)

 <State 69>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_32', otsu_threshold/src/top.cpp:132) [266]  (6.44 ns)

 <State 70>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_32', otsu_threshold/src/top.cpp:132) [266]  (6.44 ns)

 <State 71>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', otsu_threshold/src/top.cpp:132) [267]  (8.42 ns)

 <State 72>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', otsu_threshold/src/top.cpp:132) [267]  (8.42 ns)

 <State 73>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('deltaTmp', otsu_threshold/src/top.cpp:132) [268]  (8.42 ns)

 <State 74>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('deltaTmp', otsu_threshold/src/top.cpp:132) [268]  (8.42 ns)

 <State 75>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_48', otsu_threshold/src/top.cpp:134) [282]  (3.48 ns)
	'and' operation ('tmp_49', otsu_threshold/src/top.cpp:134) [283]  (0.337 ns)
	'select' operation ('deltaMax', otsu_threshold/src/top.cpp:134) [286]  (0.44 ns)

 <State 76>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', otsu_threshold/src/top.cpp:141) [293]  (0 ns)
	'getelementptr' operation ('hist_out_V_addr_3', otsu_threshold/src/top.cpp:143) [303]  (0 ns)
	'load' operation ('tmp.V', otsu_threshold/src/top.cpp:143) on array 'hist_out.V', otsu_threshold/src/top.cpp:16 [304]  (1.77 ns)

 <State 77>: 3.21ns
The critical path consists of the following:
	'load' operation ('tmp.V', otsu_threshold/src/top.cpp:143) on array 'hist_out.V', otsu_threshold/src/top.cpp:16 [304]  (1.77 ns)
	'add' operation ('sum.V', otsu_threshold/src/top.cpp:144) [305]  (1.44 ns)

 <State 78>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_19', otsu_threshold/src/top.cpp:145) [307]  (7.89 ns)

 <State 79>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_19', otsu_threshold/src/top.cpp:145) [307]  (7.89 ns)

 <State 80>: 7.89ns
The critical path consists of the following:
	'uitofp' operation ('tmp_19', otsu_threshold/src/top.cpp:145) [307]  (7.89 ns)

 <State 81>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('v', otsu_threshold/src/top.cpp:145) [308]  (8.42 ns)

 <State 82>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('v', otsu_threshold/src/top.cpp:145) [308]  (8.42 ns)

 <State 83>: 6.9ns
The critical path consists of the following:
	'fpext' operation ('d', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [315]  (2.88 ns)
	'sub' operation ('F2', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [327]  (1.35 ns)
	'sub' operation ('tmp_42_i', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [329]  (1.35 ns)
	'select' operation ('F2', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [330]  (0.372 ns)
	'icmp' operation ('tmp_45_i', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [335]  (0.939 ns)

 <State 84>: 8.63ns
The critical path consists of the following:
	'select' operation ('__Val2__', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [325]  (0.499 ns)
	'ashr' operation ('tmp_49_i', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [339]  (0 ns)
	'select' operation ('__Val2__', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [344]  (1.63 ns)
	'add' operation ('__Val2__', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [352]  (1.28 ns)
	'select' operation ('sel_tmp4_i', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [359]  (0.294 ns)
	'select' operation ('sel_tmp9_i', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [362]  (0.337 ns)
	'select' operation ('__Val2__', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [366]  (1.1 ns)
	'and' operation ('tmp14', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [412]  (0 ns)
	'and' operation ('sel_tmp46_i', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [413]  (0.337 ns)
	'select' operation ('underflow', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [415]  (0.418 ns)
	'xor' operation ('underflow_not_i', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [418]  (0.337 ns)
	'or' operation ('brmerge_i', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [421]  (0 ns)
	'and' operation ('sel_tmp56_i', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [431]  (0.337 ns)
	'select' operation ('val.V', E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:425->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->otsu_threshold/src/top.cpp:145) [432]  (0 ns)
	'icmp' operation ('tmp_21', otsu_threshold/src/top.cpp:149) [433]  (0.782 ns)
	'select' operation ('data_val_V_cast', otsu_threshold/src/top.cpp:150) [435]  (0.418 ns)
	'store' operation (otsu_threshold/src/top.cpp:150) of variable 'data_val_V_cast', otsu_threshold/src/top.cpp:150 on array 'hls_array_data_V' [436]  (0.848 ns)

 <State 85>: 0.848ns
The critical path consists of the following:
	'store' operation (otsu_threshold/src/top.cpp:152) of constant 0 on array 'hls_array_data_V' [440]  (0.848 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
