#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55886cc3ce30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55886cc0fde0 .scope module, "bitorder_tb" "bitorder_tb" 3 4;
 .timescale -9 -12;
v0x55886cc799e0_0 .var "axiid", 1 0;
v0x55886cc79ac0_0 .var "axiiv", 0 0;
v0x55886cc79b90_0 .net "axiod_out", 1 0, v0x55886cc790d0_0;  1 drivers
v0x55886cc79c90_0 .net "axiov_out", 0 0, v0x55886cc79190_0;  1 drivers
v0x55886cc79d60_0 .var "clk", 0 0;
v0x55886cc79e00_0 .var "rst", 0 0;
S_0x55886cc0ff70 .scope module, "uut" "bitorder" 3 14, 4 5 0, S_0x55886cc0fde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
v0x55886cc4f5e0_0 .net "axiid", 1 0, v0x55886cc799e0_0;  1 drivers
v0x55886cc79010_0 .net "axiiv", 0 0, v0x55886cc79ac0_0;  1 drivers
v0x55886cc790d0_0 .var "axiod", 1 0;
v0x55886cc79190_0 .var "axiov", 0 0;
v0x55886cc79250_0 .var "bufferA", 7 0;
v0x55886cc79380_0 .var "bufferB", 7 0;
v0x55886cc79460_0 .net "clk", 0 0, v0x55886cc79d60_0;  1 drivers
v0x55886cc79520_0 .var "completeA", 0 0;
v0x55886cc795e0_0 .var "counter_in", 1 0;
v0x55886cc796c0_0 .var "counter_out", 2 0;
v0x55886cc797a0_0 .var "hotswap", 0 0;
v0x55886cc79860_0 .net "rst", 0 0, v0x55886cc79e00_0;  1 drivers
E_0x55886cc51b80 .event posedge, v0x55886cc79460_0;
    .scope S_0x55886cc0ff70;
T_0 ;
    %wait E_0x55886cc51b80;
    %load/vec4 v0x55886cc79860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55886cc79250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55886cc79380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55886cc795e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55886cc797a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55886cc79520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55886cc797a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55886cc79010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55886cc795e0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x55886cc795e0_0;
    %addi 1, 0, 2;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x55886cc795e0_0, 0;
    %load/vec4 v0x55886cc795e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x55886cc4f5e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55886cc79250_0, 4, 5;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x55886cc4f5e0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55886cc79250_0, 4, 5;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x55886cc4f5e0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55886cc79250_0, 4, 5;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x55886cc4f5e0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55886cc79250_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc797a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc79520_0, 0;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55886cc79250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55886cc795e0_0, 0;
T_0.5 ;
    %load/vec4 v0x55886cc79520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x55886cc796c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %load/vec4 v0x55886cc795e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55886cc79010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.21, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.22, 8;
T_0.21 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_0.22, 8;
 ; End of false expr.
    %blend;
T_0.22;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.20;
T_0.15 ;
    %load/vec4 v0x55886cc79380_0;
    %parti/s 2, 6, 4;
    %assign/vec4 v0x55886cc790d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.20;
T_0.16 ;
    %load/vec4 v0x55886cc79380_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0x55886cc790d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v0x55886cc79380_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0x55886cc790d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.20;
T_0.18 ;
    %load/vec4 v0x55886cc79380_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x55886cc790d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %load/vec4 v0x55886cc795e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55886cc79010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.23, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.24, 8;
T_0.23 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_0.24, 8;
 ; End of false expr.
    %blend;
T_0.24;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
T_0.14 ;
T_0.2 ;
    %load/vec4 v0x55886cc797a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %load/vec4 v0x55886cc79010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.27, 8;
    %load/vec4 v0x55886cc795e0_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.29, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.30, 8;
T_0.29 ; End of true expr.
    %load/vec4 v0x55886cc795e0_0;
    %addi 1, 0, 2;
    %jmp/0 T_0.30, 8;
 ; End of false expr.
    %blend;
T_0.30;
    %assign/vec4 v0x55886cc795e0_0, 0;
    %load/vec4 v0x55886cc795e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %jmp T_0.35;
T_0.31 ;
    %load/vec4 v0x55886cc4f5e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55886cc79380_0, 4, 5;
    %jmp T_0.35;
T_0.32 ;
    %load/vec4 v0x55886cc4f5e0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55886cc79380_0, 4, 5;
    %jmp T_0.35;
T_0.33 ;
    %load/vec4 v0x55886cc4f5e0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55886cc79380_0, 4, 5;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v0x55886cc4f5e0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55886cc79380_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55886cc797a0_0, 0;
    %jmp T_0.35;
T_0.35 ;
    %pop/vec4 1;
    %jmp T_0.28;
T_0.27 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55886cc79380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55886cc795e0_0, 0;
T_0.28 ;
    %load/vec4 v0x55886cc796c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %load/vec4 v0x55886cc795e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55886cc79010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.42, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.43, 8;
T_0.42 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_0.43, 8;
 ; End of false expr.
    %blend;
T_0.43;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.41;
T_0.36 ;
    %load/vec4 v0x55886cc79250_0;
    %parti/s 2, 6, 4;
    %assign/vec4 v0x55886cc790d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.41;
T_0.37 ;
    %load/vec4 v0x55886cc79250_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0x55886cc790d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.41;
T_0.38 ;
    %load/vec4 v0x55886cc79250_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0x55886cc790d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.41;
T_0.39 ;
    %load/vec4 v0x55886cc79250_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x55886cc790d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55886cc79190_0, 0;
    %load/vec4 v0x55886cc795e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55886cc79010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.44, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.45, 8;
T_0.44 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_0.45, 8;
 ; End of false expr.
    %blend;
T_0.45;
    %assign/vec4 v0x55886cc796c0_0, 0;
    %jmp T_0.41;
T_0.41 ;
    %pop/vec4 1;
T_0.25 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55886cc0fde0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x55886cc79d60_0;
    %nor/r;
    %store/vec4 v0x55886cc79d60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55886cc0fde0;
T_2 ;
    %vpi_call/w 3 29 "$dumpfile", "bitorder.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55886cc0fde0 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55886cc79d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55886cc79e00_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79e00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55886cc79e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55886cc79ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55886cc799e0_0, 0, 2;
    %delay 20000, 0;
    %vpi_call/w 3 95 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/bitorder_tb.sv";
    "src/bitorder.sv";
