
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: RST_Z (input port clocked by __VIRTUAL_CLK__)
Endpoint: DEBUG_OUT (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     1    0.010609    0.054132    0.035982    2.035982 ^ RST_Z (in)
                                                         RST_Z (net)
                      0.054132    0.000000    2.035982 ^ x5/A (sky130_fd_sc_hd__inv_4)
     5    0.022077    0.032447    0.046950    2.082932 v x5/Y (sky130_fd_sc_hd__inv_4)
                                                         RSTi (net)
                      0.032451    0.000299    2.083231 v x3/B (sky130_fd_sc_hd__nor2_1)
     1    0.002615    0.075173    0.074748    2.157979 ^ x3/Y (sky130_fd_sc_hd__nor2_1)
                                                         S_IDLE_Z (net)
                      0.075173    0.000022    2.158001 ^ x1/A (sky130_fd_sc_hd__nand2_1)
     5    0.012630    0.096233    0.105111    2.263113 v x1/Y (sky130_fd_sc_hd__nand2_1)
                                                         IDLE (net)
                      0.096233    0.000081    2.263194 v x10/B (sky130_fd_sc_hd__nand2_1)
     1    0.002566    0.049272    0.082005    2.345199 ^ x10/Y (sky130_fd_sc_hd__nand2_1)
                                                         S_SAMPLE_Z (net)
                      0.049272    0.000011    2.345210 ^ x8/A (sky130_fd_sc_hd__nand2_1)
     1    0.002446    0.029164    0.043487    2.388696 v x8/Y (sky130_fd_sc_hd__nand2_1)
                                                         net4 (net)
                      0.029164    0.000010    2.388707 v x9/A (sky130_fd_sc_hd__nand2_1)
     2    0.008154    0.082887    0.080847    2.469554 ^ x9/Y (sky130_fd_sc_hd__nand2_1)
                                                         net3 (net)
                      0.082887    0.000075    2.469629 ^ x11/A (sky130_fd_sc_hd__inv_2)
     7    0.021117    0.054891    0.071420    2.541049 v x11/Y (sky130_fd_sc_hd__inv_2)
                                                         SAMPLE (net)
                      0.054892    0.000159    2.541208 v x18/A (sky130_fd_sc_hd__nand2_1)
     1    0.004510    0.057159    0.068570    2.609778 ^ x18/Y (sky130_fd_sc_hd__nand2_1)
                                                         S_CONVERT_Z (net)
                      0.057159    0.000057    2.609834 ^ x14/A (sky130_fd_sc_hd__nand2_1)
     1    0.004800    0.043837    0.058528    2.668362 v x14/Y (sky130_fd_sc_hd__nand2_1)
                                                         net7 (net)
                      0.043837    0.000081    2.668444 v x15/A (sky130_fd_sc_hd__nand2_1)
     2    0.010209    0.105432    0.099770    2.768214 ^ x15/Y (sky130_fd_sc_hd__nand2_1)
                                                         net6 (net)
                      0.105432    0.000145    2.768359 ^ x16/A (sky130_fd_sc_hd__inv_2)
    18    0.075863    0.169135    0.168548    2.936907 v x16/Y (sky130_fd_sc_hd__inv_2)
                                                         CONVERT (net)
                      0.169181    0.002352    2.939259 v x23/B (sky130_fd_sc_hd__and2b_1)
     2    0.121816    0.560839    0.620200    3.559459 v x23/X (sky130_fd_sc_hd__and2b_1)
                                                         DAC_SETTLE (net)
                      0.560839    0.000512    3.559971 v x34/A3 (sky130_fd_sc_hd__mux4_1)
     1    0.002971    0.085896    0.656629    4.216599 v x34/X (sky130_fd_sc_hd__mux4_1)
                                                         net18 (net)
                      0.085896    0.000036    4.216635 v x42/A1 (sky130_fd_sc_hd__mux4_4)
     1    0.018351    0.142293    0.652150    4.868785 v x42/X (sky130_fd_sc_hd__mux4_4)
                                                         net19 (net)
                      0.142293    0.000210    4.868996 v x63/A (sky130_fd_sc_hd__inv_8)
     1    0.035626    0.072041    0.114388    4.983383 ^ x63/Y (sky130_fd_sc_hd__inv_8)
                                                         net25 (net)
                      0.072044    0.000378    4.983761 ^ x64/A (sky130_fd_sc_hd__inv_16)
     1    0.105464    0.052045    0.061850    5.045612 v x64/Y (sky130_fd_sc_hd__inv_16)
                                                         DEBUG_OUT (net)
                      0.052490    0.003905    5.049517 v DEBUG_OUT (out)
                                              5.049517   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -5.049517   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700483   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
DAC_SETTLE                              0.750000    1.080688   -0.330688 (VIOLATED)
x23/X                                   0.750000    1.080676   -0.330676 (VIOLATED)
x34/A3                                  0.750000    1.080676   -0.330676 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
x22/Y                                    10     26    -16 (VIOLATED)
x16/Y                                    10     18     -8 (VIOLATED)
COMP_P                                   10     14     -4 (VIOLATED)
x36/X                                    10     12     -2 (VIOLATED)
x62/Y                                    10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 3
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 25 unclocked register/latch pins.
  x1_0/CLK
  x1_1/CLK
  x1_10/CLK
  x1_11/CLK
  x1_2/CLK
  x1_3/CLK
  x1_4/CLK
  x1_5/CLK
  x1_6/CLK
  x1_7/CLK
  x1_8/CLK
  x1_9/CLK
  x44/CLK
  x5_0/CLK
  x5_1/CLK
  x5_10/CLK
  x5_11/CLK
  x5_2/CLK
  x5_3/CLK
  x5_4/CLK
  x5_5/CLK
  x5_6/CLK
  x5_7/CLK
  x5_8/CLK
  x5_9/CLK
Warning: There are 34 unconstrained endpoints.
  CLK_DATA
  DATA[0]
  DATA[1]
  DATA[2]
  DATA[3]
  DATA[4]
  DATA[5]
  HI
  LO
  x1_0/D
  x1_1/D
  x1_10/D
  x1_11/D
  x1_2/D
  x1_3/D
  x1_4/D
  x1_5/D
  x1_6/D
  x1_7/D
  x1_8/D
  x1_9/D
  x44/D
  x5_0/D
  x5_1/D
  x5_10/D
  x5_11/D
  x5_2/D
  x5_3/D
  x5_4/D
  x5_5/D
  x5_6/D
  x5_7/D
  x5_8/D
  x5_9/D
Warning: There are 7 combinational loops in the design.
  x25/Y
  x24/B
  x24/Y
  x25/A
  | loop cut point
  x25/Y
  --------------------------------
  x14/Y
  x15/A
  x15/Y
  x14/B
  | loop cut point
  x14/Y
  --------------------------------
  x9/Y
  x11/A
  x11/Y
  x18/A
  x18/Y
  x14/A
  x14/Y
  x15/A
  x15/Y
  x16/A
  x16/Y
  x13/A
  x13/X
  x12/A
  x12/Y
  x9/B
  | loop cut point
  x9/Y
  --------------------------------
  x7/X
  x3/A
  x3/Y
  x1/A
  x1/Y
  x10/B
  x10/Y
  x8/A
  x8/Y
  x9/A
  x9/Y
  x11/A
  x11/Y
  x18/A
  x18/Y
  x14/A
  x14/Y
  x15/A
  x15/Y
  x16/A
  x16/Y
  x7/A
  | loop cut point
  x7/X
  --------------------------------
  x1/Y
  x10/B
  x10/Y
  x8/A
  x8/Y
  x9/A
  x9/Y
  x11/A
  x11/Y
  x4/A
  x4/Y
  x2/B
  x2/Y
  x1/B
  | loop cut point
  x1/Y
  --------------------------------
  x8/Y
  x9/A
  x9/Y
  x8/B
  | loop cut point
  x8/Y
  --------------------------------
  x29/X
  x28/A
  x28/Y
  x25/B
  x25/Y
  x26/A
  x26/Y
  x29/B
  | loop cut point
  x29/X
  --------------------------------
