// Seed: 843617792
module module_0 (
    output supply0 id_0,
    output logic   id_1
);
  always @(posedge 1, negedge (1'h0)) begin
    id_1 <= id_3;
  end
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output wand id_2,
    output uwire id_3,
    output logic id_4,
    input wire id_5,
    input supply0 id_6,
    input uwire id_7,
    input wire id_8,
    input tri1 id_9,
    output logic id_10
);
  reg id_12;
  always @(posedge id_5 or posedge !id_0) begin
    id_4  <= id_5 == 1'b0;
    id_10 <= id_12;
  end
  assign id_3 = id_1;
  module_0(
      id_2, id_4
  );
endmodule
