INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:10:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 buffer91/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer91/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 1.369ns (20.574%)  route 5.285ns (79.426%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2329, unset)         0.508     0.508    buffer91/clk
                         FDRE                                         r  buffer91/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer91/dataReg_reg[4]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer91/control/Q[4]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.271 r  buffer91/control/Memory[0][4]_i_1__13/O
                         net (fo=12, unplaced)        0.753     2.024    buffer91/control/dataReg_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.067 r  buffer91/control/Memory[0][6]_i_2__2/O
                         net (fo=2, unplaced)         0.255     2.322    buffer91/control/Memory[0][6]_i_2__2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  buffer91/control/Memory[0][7]_i_5__0/O
                         net (fo=3, unplaced)         0.262     2.627    buffer91/control/Memory[0][7]_i_5__0_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     2.670 f  buffer91/control/Memory[0][7]_i_2__8/O
                         net (fo=5, unplaced)         0.272     2.942    buffer261/fifo/ins[7]
                         LUT5 (Prop_lut5_I4_O)        0.046     2.988 r  buffer261/fifo/transmitValue_i_8__6/O
                         net (fo=1, unplaced)         0.000     2.988    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     3.182 r  cmpi1/transmitValue_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     3.189    cmpi1/transmitValue_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.324 f  cmpi1/transmitValue_reg_i_4/CO[0]
                         net (fo=123, unplaced)       0.277     3.601    fork97/control/generateBlocks[1].regblock/fullReg_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.127     3.728 r  fork97/control/generateBlocks[1].regblock/transmitValue_i_2__194/O
                         net (fo=35, unplaced)        0.295     4.023    buffer272/fifo/fork97_outs_1_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     4.066 r  buffer272/fifo/transmitValue_i_7__2/O
                         net (fo=2, unplaced)         0.255     4.321    buffer272/fifo/transmitValue_reg
                         LUT6 (Prop_lut6_I5_O)        0.043     4.364 r  buffer272/fifo/transmitValue_i_3__46/O
                         net (fo=2, unplaced)         0.255     4.619    fork92/generateBlocks[1].regblock/transmitValue_reg_5
                         LUT5 (Prop_lut5_I4_O)        0.043     4.662 f  fork92/generateBlocks[1].regblock/transmitValue_i_2__100/O
                         net (fo=5, unplaced)         0.272     4.934    fork94/control/generateBlocks[7].regblock/Memory[0][8]_i_11
                         LUT5 (Prop_lut5_I2_O)        0.043     4.977 r  fork94/control/generateBlocks[7].regblock/Memory[0][8]_i_21/O
                         net (fo=1, unplaced)         0.377     5.354    fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_6_1
                         LUT6 (Prop_lut6_I2_O)        0.043     5.397 r  fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_11/O
                         net (fo=1, unplaced)         0.377     5.774    fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.817 r  fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_6/O
                         net (fo=1, unplaced)         0.377     6.194    fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.237 r  fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_4/O
                         net (fo=7, unplaced)         0.279     6.516    buffer260/fifo/dataReg_reg[7]
                         LUT5 (Prop_lut5_I2_O)        0.043     6.559 r  buffer260/fifo/fullReg_i_2__13/O
                         net (fo=6, unplaced)         0.276     6.835    fork73/control/generateBlocks[2].regblock/dataReg_reg[7]
                         LUT6 (Prop_lut6_I2_O)        0.043     6.878 r  fork73/control/generateBlocks[2].regblock/dataReg[7]_i_1__1/O
                         net (fo=8, unplaced)         0.284     7.162    buffer91/dataReg_reg[7]_3[0]
                         FDRE                                         r  buffer91/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=2329, unset)         0.483    10.183    buffer91/clk
                         FDRE                                         r  buffer91/dataReg_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.955    buffer91/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  2.793    




