<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rcc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup STM32L1xx_rcc_defines RCC Defines</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">@ingroup STM32L1xx_defines</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">@brief &lt;b&gt;libopencm3 STM32L1xx Reset and Clock Control&lt;/b&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">@version 1.0.0</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2009</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2009</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2012</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">Karl Palsson &lt;karlp@tweak.net.au&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">@date 11 November 2012</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * Copyright (C) 2009 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * Copyright (C) 2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * Copyright (C) 2012 Karl Palsson &lt;karlp@tweak.net.au&gt;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Originally based on the F1 code, as it seemed most similar to the L1</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * TODO: very incomplete still!</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/**@{*/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_RCC_H</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LIBOPENCM3_RCC_H</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/memorymap.h&gt;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html">libopencm3/cm3/common.h</a>&gt;</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/pwr.h&gt;</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* --- RCC registers ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">   56</a></span>&#160;<span class="preprocessor">#define RCC_CR                                  MMIO32(RCC_BASE + 0x00)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga36ef3978721517e6a8493213d531133c">   57</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR                               MMIO32(RCC_BASE + 0x04)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">   58</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR                                MMIO32(RCC_BASE + 0x08)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">   59</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR                                 MMIO32(RCC_BASE + 0x0c)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">   60</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR                             MMIO32(RCC_BASE + 0x10)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">   61</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR                            MMIO32(RCC_BASE + 0x14)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">   62</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR                            MMIO32(RCC_BASE + 0x18)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">   63</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR                              MMIO32(RCC_BASE + 0x1c)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">   64</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR                             MMIO32(RCC_BASE + 0x20)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">   65</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR                             MMIO32(RCC_BASE + 0x24)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga18dba38c801832f4ec54a44baa3bc70f">   66</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR                            MMIO32(RCC_BASE + 0x28)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gabb0c59ce7225797ae00ffbc428b7e402">   67</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR                           MMIO32(RCC_BASE + 0x2c)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga3cdab24cef8523735eb7f941909a017f">   68</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR                           MMIO32(RCC_BASE + 0x30)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">   69</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR                                 MMIO32(RCC_BASE + 0x34)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* --- RCC_CR values ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* RTCPRE[1:0] at 30:29 */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">   74</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                            (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">   75</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLRDY                           (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">   76</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLON                            (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">   77</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEBYP                           (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">   78</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSERDY                           (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">   79</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEON                            (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gac38ef564d136d79b5e22b564db8d2b07">   80</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSIRDY                           (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaee09fff7bffaaabc64d99627f2249795">   81</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSION                            (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">   82</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSIRDY                           (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">   83</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSION                            (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8da6c12c9084f2bde8654d50f97887e1">   85</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE_DIV2      0</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab3df2079bcc8455b53c8cb0db91c2fd9">   86</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_DIV4      1</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga92e42a226d9228292aea08d36e7d7548">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_DIV8      2</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8250f225fe7a611ec8d08ab835c3d5dc">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_DIV16     3</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9c947f30deec0e4a9a082621480c39f9">   89</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_SHIFT     29</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga050535744df1dbda497a01bf35564b9c">   90</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_MASK      0x3</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* --- RCC_ICSCR values ---------------------------------------------------- */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga5d8282300cdf12c415ca4dc079fd7320">   94</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSITRIM_SHIFT         24</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga4938eb41feca4bb20697a641bf702c04">   95</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_MASK          0xff</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga14195456c9ec73630ec7a477f3174b2d">   96</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_SHIFT          16</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gae33975b995d980f0415e6ef2586f1cfc">   97</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_MASK           0xff</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga0b99b849f9aff5c74f5beaeab5bb206e">   99</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_SHIFT        13</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaf38a823bb0372458b4419be8dc5cb9d3">  100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_MASK         0x7</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga7bae4ea207c08fe227de17d7f9581275">  101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_65KHZ        0x0</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad008efa4fc0e55096df4314908ac9c83">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_131KHZ       0x1</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga429f54feb0f589b6fb9fb007c87bdb5e">  103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_262KHZ       0x2</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9850162a18d268c626c6f45265495d5a">  104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_524KHZ       0x3</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab13682ce4e7daa20bab7353f5637335d">  105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_1MHZ         0x4</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gafacb92670281a5a6ad4e5474a1c4651e">  106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_2MHZ         0x5</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gadb730fb5edd2917b61925bf0f1ed15f7">  107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_4MHZ         0x6</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga5fa8e19223098658f5dba605986285d3">  109</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM_SHIFT         8</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga5d4698edfd9f2d872960026ab6a069ae">  110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_MASK          0x1f</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga1824c6f3be6d2f36f85bf434fc0aad51">  111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_SHIFT          0</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gace9da445a31468e55ae5b3a32e33cc70">  112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_MASK           0xff</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* --- RCC_CFGR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* MCOPRE */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gac0bd335b38b0a72a0f42661829727fbd">  117</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1        0</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga41db56060b3511b3091d081c7c1ef659">  118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2        1</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaae98d1559e9bebb8a7221f23e87772dd">  119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4        2</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaeb847ba58050383bb4f73e743fb05ee4">  120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8        3</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">  121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16       4</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* MCO: Microcontroller clock output */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gae5cca64c29290cda14213761e3f69830">  124</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLK                      0x0</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaecf3b078108fdaf7e66d15ae71ec4181">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                     0x1</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8d3d47b43c4a3f97ba2365df114766c1">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_HSICLK                     0x2</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga28617fce31a81d8e35020752aa1819af">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_MSICLK                     0x3</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga29638cf404bfccc933434221c6cd7362">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_HSECLK                     0x4</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8305fbe5016b8256a8e3815e71b7e541">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_PLLCLK                     0x5</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab312dec3652b73d15abfc02a95f93562">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_LSICLK                     0x6</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad7b6a00f91a4e7d8797d48925ef00d2f">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_LSECLK                     0x7</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* PLL Output division selection */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaa044c40b1df10901c6d540532c45ab5e">  134</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV_DIV2    0x1</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gac4b0256cf8d5796b4739faab65a3c73a">  135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_DIV3    0x2</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gacb13e528452c26a18757d5e27d1a33a3">  136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_DIV4    0x3</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8066343d8e26cdd92f744ec84934b83a">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_SHIFT   22</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga4263cef4dfce5de0186399a59cf57ba9">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_MASK    0x3</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* PLLMUL: PLL multiplication factor */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga0a96623b5a6e3b64aa41b18d711d0199">  141</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_MUL3            0x0</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaa5defd1d119a95669ae69647f2e11ddd">  142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MUL4            0x1</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga3c41c6618503a663edb6339575f4bfe8">  143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MUL6            0x2</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga642b2ba2db9e534a200056a62e373677">  144</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MUL8            0x3</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9f9434c86c07dd6d6a066fcdccf4f556">  145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MUL12           0x4</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga545455fb6609d78cdddde399b0e3bc47">  146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MUL16           0x5</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9ea40adb38ba96e01e37d4fd192915a3">  147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MUL24           0x6</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gae4ed878302ad6688b0b37c708814cd14">  148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MUL32           0x7</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaab8d480aab64ffb6cfced0724b7b0653">  149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MUL48           0x8</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">  150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_SHIFT           18</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gac3089f0fb5050e27361db9c921e05d5f">  151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_MASK            0xf</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* PLLSRC: PLL entry clock source */</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga0151e9d11d62ceff859164f26203f6b7">  154</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_CLK         0x0</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga20a48b08666d4fe8bbb20692ac6ee96b">  155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE_CLK         0x1</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* PPRE2: APB high-speed prescaler (APB2) */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">  158</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_NODIV               0x0</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga29c729d03a8e109b3fcbab256cc91fbd">  159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV2                0x4</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga12a4ef2243261b35dff52d4d9ca2a168">  160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV4                0x5</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaa86bd8b7295aa4b086fdbf77584aeb1f">  161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV8                0x6</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga129b052c1e232ce982b3793335d5aecd">  162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV16               0x7</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* PPRE1: APB low-speed prescaler (APB1) */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">  165</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_NODIV               0x0</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">  166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV2                0x4</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gae7f3ac3b95111b2255b13ae26098e8a1">  167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV4                0x5</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga5e8eb17532dc779e98abcb5b4d877aa6">  168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV8                0x6</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga1c08b15bfcdddd7cd1fcfe0088ff5632">  169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV16               0x7</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* HPRE: AHB prescaler */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016">  172</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_NODIV              0x0</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad7a5dc47685ce3efb764848512e0c862">  173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV2               0x8</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga184a0c682421a2321442448a3918b434">  174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV4               0x9</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaefb930af5334ee30be8179dbd7a816ea">  175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV8               0xa</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab8246eb4443f6ad431f68e288c657c25">  176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV16              0xb</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga47d0a7e326c0acf2e2f834aa22e0faf3">  177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV64              0xc</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaf008cd8819deee072bd97bf975e7d14a">  178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV128             0xd</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga431e24972b5319db8aa2cac25bba73ed">  179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV256             0xe</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga91a35a9a7294fbc6375cc53e35d544c2">  180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV512             0xf</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* SWS: System clock switch status */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gabe5aa19975462aec49f2163e975311cf">  183</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_MSICLK           0x0</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">  184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK           0x1</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">  185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK           0x2</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">  186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK           0x3</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* SW: System clock switch */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga6d265ba683e52e5b471b71b1669e82f3">  189</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_MSICLK            0x0</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga07284cd0c135bca6eb2c177f416e8d61">  190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_HSICLK            0x1</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad3d957694199b9ed8475d2470fa3ecff">  191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_HSECLK            0x2</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga81ce757b20164fa21501b15fd91c9691">  192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK            0x3</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* --- RCC_CIR values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* Clock security system interrupt clear bit */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">  197</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                            (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* OSC ready interrupt clear bits */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gafbd6bfe7da86191d3c531151727dcb58">  200</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYC                         (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">  201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYC                         (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9464e8188d717902990b467a9396d238">  202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYC                         (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">  203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYC                         (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">  204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYC                         (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">  205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYC                         (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* OSC ready interrupt enable bits */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab8324959b84162dd8e6c3adb479986a3">  208</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYIE                        (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">  209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYIE                        (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">  210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYIE                        (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gac714351a6f9dab4741354fb017638580">  211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYIE                        (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">  212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYIE                        (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">  213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYIE                        (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* Clock security system interrupt flag bit */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">  216</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                            (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* OSC ready interrupt flag bits */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga3730ae0a55c59ca7581ae1e8e8319663">  219</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYF                         (1 &lt;&lt; 5) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">  220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYF                         (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">  221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYF                         (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">  222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYF                         (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">  223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYF                         (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">  224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYF                         (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* --- RCC_AHBRSTR values ------------------------------------------------- */</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga97c9487ca04b0a1a992d0f2e00df739c">  227</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMA1RST                     (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga14792d6944967d58822d13c720f83ee8">  228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_FLITFRST                    (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">  229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_CRCRST                      (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga4641a35381254234afb284547689e43c">  230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOHRST                    (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaf573d4f175347ee5083f8b790695f611">  231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOERST                    (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9054c3b77b70344f0edb27e3397fee77">  232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIODRST                    (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">  233</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST                    (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab07dc17b79c908bdbf9cf196947d0035">  234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST                    (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga327f966b6e8dc82dc0ac950539ce0407">  235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOARST                    (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* --- RCC_APB2RSTR values ------------------------------------------------- */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">  239</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST                  (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga345f05d3508a9fd5128208761feb29fb">  240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                    (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga7b818d0d9747621c936ad16c93a4956a">  241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_ADC1RST                    (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9651c8201d42ba03bb1bf89d9d39e60c">  242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM11RST                   (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gac76155acdc99c8c6502ba3beba818f42">  243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM10RST                   (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab3aa588d4814a289d939e111492724af">  244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM9RST                    (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga813d42b8d48ae6379c053a44870af49d">  245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST                  (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* --- RCC_APB1RSTR values ------------------------------------------------- */</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8895a90782d329bed4152b0bcf8266f7">  249</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_COMPRST                    (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga7fb9c125237cfe5b6436ca795e7f3564">  250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_DACRST                     (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga274d8cb48f0e89831efabea66d64af2a">  251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST                     (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga51baa4f973f66eb9781d690fa061f97f">  252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USBRST                     (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">  253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST                    (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gadcd25346a7d7b0009090adfbca899b93">  254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST                    (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga766478ebdcbb647eb3f32962543bd194">  255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART3RST                  (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga195c39f08384ca1fa13b53a31d65d0a5">  256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST                  (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga0a6289a35547cf0d5300706f9baa18ea">  257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST                    (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga0d2591ac0655a8798f4c16cef97e6f94">  258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST                    (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gac5fc9c8195476406d32332999cc89ede">  259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_LCDRST                     (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga40b1d355ee76ad9a044ad37f1629e760">  260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM7RST                    (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8d64bd82cf47a209afebc7d663e28383">  261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST                    (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga1d1233dd5266ba55d9951e3b1a334552">  262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST                    (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga6a720364de988965b6d2f91ed6519570">  263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM4RST                    (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8680c562fd372b494a160594525d7ce9">  264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST                    (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga51ca4659706d0e00333d4abff049dc0d">  265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST                    (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* --- RCC_AHBENR values --------------------------------------------------- */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/** @defgroup rcc_ahbenr_en RCC_AHBENR enable values</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">@ingroup STM32L1xx_rcc_defines</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#gac8c3053f1ce37c9f643f0e31471927ea">  273</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN                       (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga67a12de126652d191a1bc2c114c3395a">  274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_FLITFEN                      (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#gade3ee302bf659a2bfbf75e1a00630242">  275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_CRCEN                        (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga65735e58928263f9171aa04ce1784843">  276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOHEN                      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#gaaadb75d66f86d0da923ef690fd3f35c7">  277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOEEN                      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga07b7f4fd011c26e100682157c4a59890">  278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIODEN                      (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga7e5c4504b7adbb13372e7536123a756b">  279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOCEN                      (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#gab7995351a5b0545e8cd86a228d97dcec">  280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOBEN                      (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga8909660b884f126ab1476daac7999619">  281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOAEN                      (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="comment">/*@}*/</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* --- RCC_APB2ENR values -------------------------------------------------- */</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/** @defgroup rcc_apb2enr_en RCC_APB2ENR enable values</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">@ingroup STM32L1xx_rcc_defines</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga4666bb90842e8134b32e6a34a0f165f3">  290</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN                    (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#gae08a3510371b9234eb96369c91d3552f">  291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN                      (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga57b9f50cb96a2e4ceba37728b4a32a42">  292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN                      (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">  293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM11EN                     (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#gaa98e28e157787e24b93af95273ab3055">  294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM10EN                     (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga987ebd8255dc8f9c09127e1d608d1065">  295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM9EN                      (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">  296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN                    (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="comment">/*@}*/</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* --- RCC_APB1ENR values -------------------------------------------------- */</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/** @defgroup rcc_apb1enr_en RCC_APB1ENR enable values</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">@ingroup STM32L1xx_rcc_defines</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga25307398c31b0f372cad700d4c0d26ed">  305</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_COMPEN                      (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga087968e2786321fb8645c46b22eea132">  306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_DACEN                       (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60">  307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_PWREN                       (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga563ec3f13e60adc91bc8741c5cc8184f">  308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USBEN                       (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gafd7d1c3c7dbe20aea87a694ae15840f6">  309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN                      (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga5ca3afe0c517702b2d1366b692c8db0e">  310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN                      (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga8033e0312aea02ae7eb2d57da13e8298">  311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART3EN                    (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gab840af4f735ec36419d61c7db3cfa00d">  312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN                    (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gafdce64692c44bf95efbf2fed054e59be">  313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN                      (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gaf712b922ee776a972d2efa3da0ea4733">  314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN                      (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga67644bbc78bc6be7ec4e024020477e12">  315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_LCDEN                       (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gab595fbaf4167297d8fe2825e41f41990">  316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM7EN                      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gafb0279b1f0ff35c2df728d9653cabc0c">  317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN                      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">  318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM4EN                      (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">  319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN                      (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gacd3966a4d6ae47f06b3c095eaf26a610">  320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN                      (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="comment">/*@}*/</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* --- RCC_AHBLPENR -------------------------------------------------------- */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8053aa13396d01a92ab6668dc18024b1">  324</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_DMA1LPEN                   (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaed1d1c5701ec18542e7a22c429a1cee8">  325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_SRAMLPEN                   (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga216c6dc7dadf00b88d1b0585b68e23f0">  326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_FLITFLPEN                  (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga24b72821d1df0037ffad16d4e7aefc48">  327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_CRCLPEN                    (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga13b804e2e8ae7920a8db3a1828ff3b42">  328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOHLPEN                  (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8ac3d2e5547dc444ed2f7c9341a2f169">  329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOELPEN                  (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">  330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIODLPEN                  (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga31961dd470a5be30373cd496ae6da055">  331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOCLPEN                  (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga1943c1a7faf87f869a4a381bb17fb0ea">  332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOBLPEN                  (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga8fdb2dae547fe9b89381c894ae21e08a">  333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOALPEN                  (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab8b429bc8d52abd1ba3818a82542bb98">  335</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN                (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">  336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN                  (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga126a8791f77cecc599e32d2c882a4dab">  337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN                  (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">  338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN                 (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">  339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN                 (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga91b882f3dc2b939a53ed3f4caa537de1">  340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN                  (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaaa82cfc33f0cf71220398bbe1c4b412e">  341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN                (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gae6751f8c4511c642d6086b356f325a63">  343</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_COMPLPEN                  (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaf36a11e89644548702385d548f3f9ec4">  344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_DACLPEN                   (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga274fa282ad1ff40b747644bf9360feb4">  345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN                   (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">  346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USBLPEN                   (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaf6a53d37df11a56412ae06f73626f637">  347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN                  (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">  348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN                  (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gae11baa29f4e6d122dabdd54c6b4be052">  349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN                (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga6055c39af369463e14d6ff2017043671">  350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN                (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">  351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN                  (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga13f3db4ac67bf32c994364cc43f4fe8b">  352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN                  (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaf15ead8015b411490cdf8fb7a2355716">  353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_LCDLPEN                   (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab7867dc2695855fa9084a13d06a4299f">  354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN                  (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga439a5998fd60c3375411c7db2129ac89">  355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN                  (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga6f04aff278b72fbf6acbe0ad947b06ae">  356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN                  (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9391d99885a0a6fbaf3447117ac0f7aa">  357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN                  (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga1f561f8bfc556b52335ec2a32ba81c44">  358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN                  (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* --- RCC_CSR values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">  363</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                        (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">  364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF                        (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">  365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF                        (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">  366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_SFTRSTF                         (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">  367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PORRSTF                         (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">  368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PINRSTF                         (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef">  369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_OBLRSTF                         (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">  370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RMVF                            (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">  371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCRST                          (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaf06cc284da6687ccce83abb3696613f9">  372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCEN                           (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga3e488bec4db049f3fc2ced33993c6bba">  373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_SHIFT                    (16)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9746c12b22918bc574e0efdc9162d2fe">  374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_MASK                     (0x3)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaa66752de9f51592ed716fc64450a8ab6">  375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_NONE                     (0x0)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">  376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSE                      (0x1)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga5a5da77ab05027820e8c16ad4d7c3f41">  377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSI                      (0x2)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga9f8f18a006b8378abf367d2363cd1bc8">  378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_HSI                      (0x3)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gabb783f6cf3e637a310edf19c63eef951">  379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSECSSD                         (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaae04acc4f20a344f54ef5611a066f6f7">  380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSECSSON                        (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga2f5198ce9785eab7b8a483b092ff067b">  381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSEBYP                          (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaef6f70de38e3cd825b7126ef317b955c">  382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSERDY                          (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gac5e71f3e06f010bbf7592571e541869a">  383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSEON                           (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">  384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSIRDY                          (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">  385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSION                           (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="code" href="structclock__scale__t.html">  387</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#ad569e0685f37c790a13ce62ba3d10fb9">  388</a></span>&#160;        uint8_t <a class="code" href="structclock__scale__t.html#ad569e0685f37c790a13ce62ba3d10fb9">pll_mul</a>;</div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#a0502b4e2fe6fb84bb1ff419131f4c401">  389</a></span>&#160;        uint16_t <a class="code" href="structclock__scale__t.html#a0502b4e2fe6fb84bb1ff419131f4c401">pll_div</a>;</div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#af3d417bfd67229858e79c124c679fc01">  390</a></span>&#160;        uint8_t <a class="code" href="structclock__scale__t.html#af3d417bfd67229858e79c124c679fc01">pll_source</a>;</div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#a45be52a3c8cc370503289d762ea6515b">  391</a></span>&#160;        uint32_t <a class="code" href="structclock__scale__t.html#a45be52a3c8cc370503289d762ea6515b">flash_config</a>;</div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#ac8be876648665f481c96a13f39bfd70e">  392</a></span>&#160;        uint8_t <a class="code" href="structclock__scale__t.html#ac8be876648665f481c96a13f39bfd70e">hpre</a>;</div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#aac26f149316ef9aea9955454498cd6f3">  393</a></span>&#160;        uint8_t <a class="code" href="structclock__scale__t.html#aac26f149316ef9aea9955454498cd6f3">ppre1</a>;</div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#a1d4d327482ed573f9c5f28f53d8d742a">  394</a></span>&#160;        uint8_t <a class="code" href="structclock__scale__t.html#a1d4d327482ed573f9c5f28f53d8d742a">ppre2</a>;</div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#adf712c2b16e70d8a025694db5453b2cd">  395</a></span>&#160;        <a class="code" href="pwr_8h.html#a03ccf3726008e813551f58725e0bcb40">vos_scale_t</a> <a class="code" href="structclock__scale__t.html#adf712c2b16e70d8a025694db5453b2cd">voltage_scale</a>;</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#a0efec8dad9231991558c458c12a9b909">  396</a></span>&#160;        uint32_t <a class="code" href="structclock__scale__t.html#a0efec8dad9231991558c458c12a9b909">apb1_frequency</a>;</div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#abd1b982df203472532b6016961fe657d">  397</a></span>&#160;        uint32_t <a class="code" href="structclock__scale__t.html#abd1b982df203472532b6016961fe657d">apb2_frequency</a>;</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="code" href="structclock__scale__t.html#a154a6cea0f42bd7bd466b280312cee3c">  398</a></span>&#160;        uint8_t <a class="code" href="structclock__scale__t.html#a154a6cea0f42bd7bd466b280312cee3c">msi_range</a>;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;} <a class="code" href="structclock__scale__t.html">clock_scale_t</a>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ga1dc330cb0220b652d6e56df924c825ff">  401</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa5473571a1c0ea0ba0904b2a66d52be97">  402</a></span>&#160;        <a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa5473571a1c0ea0ba0904b2a66d52be97">CLOCK_VRANGE1_HSI_PLL_24MHZ</a>,</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa40ea6c4375e56e77801499577d71e77b">  403</a></span>&#160;        <a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa40ea6c4375e56e77801499577d71e77b">CLOCK_VRANGE1_HSI_PLL_32MHZ</a>,</div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa28e1f7d247cef0b5fbee2c4bf5144603">  404</a></span>&#160;        <a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa28e1f7d247cef0b5fbee2c4bf5144603">CLOCK_VRANGE1_HSI_RAW_16MHZ</a>,</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa54dd7228dcbe17ffe67c45c0344942eb">  405</a></span>&#160;        <a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa54dd7228dcbe17ffe67c45c0344942eb">CLOCK_VRANGE1_HSI_RAW_4MHZ</a>,</div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa71593b5a26211fada4e664193e1563f1">  406</a></span>&#160;        <a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa71593b5a26211fada4e664193e1563f1">CLOCK_VRANGE1_MSI_RAW_4MHZ</a>,</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa6aad103c8a3db272fb70341e1cf5fb37">  407</a></span>&#160;        <a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa6aad103c8a3db272fb70341e1cf5fb37">CLOCK_VRANGE1_MSI_RAW_2MHZ</a>,</div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">  408</a></span>&#160;        <a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">CLOCK_CONFIG_END</a></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;} <a class="code" href="group__STM32L1xx__rcc__defines.html#ga1dc330cb0220b652d6e56df924c825ff">clock_config_entry_t</a>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="structclock__scale__t.html">clock_scale_t</a> <a class="code" href="group__STM32L1xx__rcc__defines.html#gaeb8ec930fbb38a02df9f93b40d3bb559">clock_config</a>[<a class="code" href="group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">CLOCK_CONFIG_END</a>];</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* --- Variable definitions ------------------------------------------------ */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__STM32L1xx__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5">rcc_ppre1_frequency</a>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__STM32L1xx__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477">rcc_ppre2_frequency</a>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">  420</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="code" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">  421</a></span>&#160;        <a class="code" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>, <a class="code" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>, <a class="code" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>, <a class="code" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>, <a class="code" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>, <a class="code" href="group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;} <a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga451b64c9cf47aaa4977f1c4a5c9eb170">rcc_osc_ready_int_clear</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078">rcc_osc_ready_int_enable</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522">rcc_osc_ready_int_disable</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71">rcc_osc_ready_int_flag</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga6472eba195686b970de6216ab61ebd7c">rcc_wait_for_sysclk_status</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28">rcc_osc_off</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3">rcc_osc_bypass_enable</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916">rcc_osc_bypass_disable</a>(<a class="code" href="group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a>(<span class="keyword">volatile</span> uint32_t *reg, uint32_t en);</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a>(<span class="keyword">volatile</span> uint32_t *reg, uint32_t en);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a>(<span class="keyword">volatile</span> uint32_t *reg, uint32_t reset);</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a>(<span class="keyword">volatile</span> uint32_t *reg, uint32_t clear_reset);</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(uint32_t clk);</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga8ba543e9f620317363771628aee205ff">rcc_set_pll_configuration</a>(uint32_t source, uint32_t multiplier,</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                               uint32_t divisor);</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(uint32_t pllsrc);</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(uint32_t adcpre);</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(uint32_t ppre2);</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(uint32_t ppre1);</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(uint32_t hpre);</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a>(uint32_t usbpre);</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e">rcc_set_rtcpre</a>(uint32_t rtcpre);</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;uint32_t <a class="code" href="group__STM32L1xx__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga2ff68f124bf59d2f265a91b0095abcbe">rcc_rtc_select_clock</a>(uint32_t clock);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3">rcc_clock_setup_msi</a>(<span class="keyword">const</span> <a class="code" href="structclock__scale__t.html">clock_scale_t</a> *clock);</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd">rcc_clock_setup_hsi</a>(<span class="keyword">const</span> <a class="code" href="structclock__scale__t.html">clock_scale_t</a> *clock);</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31">rcc_clock_setup_pll</a>(<span class="keyword">const</span> <a class="code" href="structclock__scale__t.html">clock_scale_t</a> *clock);</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ead20f0c10569fc5b4f0cc70c3cf6bea.html">include</a></li><li class="navelem"><a class="el" href="dir_e1040081471ffd682e8357aa53c82f70.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_45f2d6d22892326e20da1249658b8a7a.html">stm32</a></li><li class="navelem"><a class="el" href="dir_5042fe5b58720bedf351b6ae0cadd586.html">l1</a></li><li class="navelem"><a class="el" href="rcc_8h.html">rcc.h</a></li>
    <li class="footer">Generated on Fri Aug 30 2013 13:21:15 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
