{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[9588,10682,0,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":65}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:65 (_aLoader_channel)","type":"resource"},{"data":[11,198,2,0,0],"debug":[[{"filename":"a.cl","line":66}]],"details":[{"text":"Channel is implemented 64 bits wide by 256 deep.","type":"text"},{"text":"64b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_xLoader_channel)","type":"resource"},{"data":[11,198,2,0,0],"debug":[[{"filename":"a.cl","line":67}]],"details":[{"text":"Channel is implemented 64 bits wide by 256 deep.","type":"text"},{"text":"64b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_xFeeder_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":69}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:69 (_V_channel)","type":"resource"}],"data":[44,12696,108,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[612,487,52,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[1000,1849,0,0,128],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 6 and depth 1","type":"text"},{"text":"32 registers of width 64 and depth 32","type":"text"},{"text":"Shift Register,\n32 regs, 6 width by 1 depth,\n32 regs, 64 width by 32 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_uZ_shreg' (a.cl:192)\n - '_220' (a.cl:209)\n - '_224' (a.cl:216)\n - '_225' (a.cl:220)\n - '_237' (a.cl:253)","type":"resource"},{"data":[488,3208,0,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"32 registers of width 64 and depth 1","type":"text"},{"text":"Shift Register,\n32 regs, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_V_channel_array' (a.cl:190)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uA_s0_i' (a.cl:199)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uA_s0_k' (a.cl:202)","type":"resource"},{"data":[14,51,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 11 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uA_s0_kk_ii' (a.cl:204)","type":"resource"},{"children":[{"count":4,"data":[7483,46154,20,0,301],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":62,"data":[4,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":62,"data":[93,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":124,"data":[15.5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Select","type":"resource"}],"data":[7599.5,46160,20,0,301],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":199}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":199}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":199}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":199}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":199}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":199}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":199}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":199}]],"name":"a.cl:199","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"State","type":"resource"},{"count":3,"data":[2.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"33-bit Integer Compare","type":"resource"},{"count":3,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"1-bit Or","type":"resource"}],"data":[114.83333,3,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"a.cl:202","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"32-bit Integer Add","type":"resource"}],"data":[34,32,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"a.cl:278","type":"resource"},{"children":[{"count":2,"data":[40.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":190}]],"name":"33-bit Select","type":"resource"}],"data":[40.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":190}]],"name":"a.cl:190","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[544,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"'Count leading zeros' Function Call","type":"resource"},{"count":128,"data":[128,19,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"1-bit And","type":"resource"},{"count":160,"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"1-bit Or","type":"resource"},{"count":32,"data":[32,19,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"1-bit Select","type":"resource"},{"count":95,"data":[7,7,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"1-bit Xor","type":"resource"},{"count":96,"data":[1632,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"32-bit Integer Add","type":"resource"},{"count":384,"data":[4363,189,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"32-bit Integer Compare","type":"resource"},{"count":96,"data":[768,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":128,"data":[192,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"32-bit Or","type":"resource"},{"count":416,"data":[2432,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"32-bit Select","type":"resource"},{"count":31,"data":[46.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":62,"data":[7.75,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"6-bit Select","type":"resource"},{"count":704,"data":[1920,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"64-bit And","type":"resource"},{"count":64,"data":[3648,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"64-bit Integer Add","type":"resource"},{"count":288,"data":[608,66,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"64-bit Integer Compare","type":"resource"},{"count":128,"data":[3744,1643,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"64-bit Or","type":"resource"},{"count":416,"data":[10688,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"64-bit Select","type":"resource"},{"count":96,"data":[2272,0,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"64-bit Xor","type":"resource"}],"data":[33205.75,1943,0,0,0],"debug":[[{"filename":"a.cl","line":272}]],"name":"a.cl:272","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"a.cl:279","replace_name":"true","type":"resource"},{"children":[{"count":31,"data":[2,2,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"1-bit Xor","type":"resource"},{"count":31,"data":[46.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":62,"data":[7.75,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"6-bit Select","type":"resource"}],"data":[56.25,2,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"a.cl:192","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"32-bit Integer Add","type":"resource"}],"data":[53.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":204}]],"name":"a.cl:204","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":216}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":216}]],"name":"6-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":216}]],"name":"a.cl:216","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":226}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":226}]],"name":"a.cl:226","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"a.cl:227","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":257}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":257}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"a.cl","line":257}]],"name":"a.cl:257","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1632,0,0,0,0],"debug":[[{"filename":"a.cl","line":258}]],"name":"64-bit Select","type":"resource"}],"data":[1632,0,0,0,0],"debug":[[{"filename":"a.cl","line":258}]],"name":"a.cl:258","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"1-bit And","type":"resource"},{"count":64,"data":[832,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Integer Add","type":"resource"},{"count":128,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Integer Compare","type":"resource"},{"count":64,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Or","type":"resource"},{"count":64,"data":[384,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Select","type":"resource"},{"count":32,"data":[384,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"64-bit Integer Add","type":"resource"},{"count":128,"data":[288,30,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"64-bit Integer Compare","type":"resource"},{"count":160,"data":[1152,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"64-bit Or","type":"resource"},{"count":256,"data":[8544,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"64-bit Select","type":"resource"},{"count":32,"data":[384,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"64-bit Xor","type":"resource"},{"count":32,"data":[31,31,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"8-bit Integer Compare","type":"resource"},{"count":32,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"8-bit Or","type":"resource"},{"count":32,"data":[3392,0,0,128,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"unsigned 64-bit x unsigned 64-bit to 108-bit Integer Multiply","type":"resource"}],"data":[15647,61,0,128,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"a.cl:271","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"a.cl:276","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":280}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"a.cl","line":280}]],"name":"1-bit Or","type":"resource"}],"data":[1.83333,1,0,0,0],"debug":[[{"filename":"a.cl","line":280}]],"name":"a.cl:280","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1736,512,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"64-bit Select","type":"resource"}],"data":[1736,512,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"a.cl:281","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"a.cl:292","replace_name":"true","type":"resource"}],"compute_units":1,"data":[63982.99996,56903,72,128,446],"debug":[[{"filename":"a.cl","line":190}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_V","total_kernel_resources":[63983,56903,72,128,446],"total_percent":[10.8475,8.53265,3.33,2.65389,8.43215],"type":"function"},{"children":[{"data":[137,128,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_i' (a.cl:80)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_k' (a.cl:83)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_kk_ii' (a.cl:85)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (a.cl:78)","type":"resource"},{"children":[{"count":3,"data":[155,364,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[157,364,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"a.cl:80","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"a.cl:83","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"a.cl:78","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"2-bit Select","type":"resource"}],"data":[52.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1104,4618,28,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"Load","type":"resource"}],"data":[1104,4618,28,0,0],"debug":[[{"filename":"a.cl","line":90}]],"name":"a.cl:90","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1104,4618,28,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"Load","type":"resource"}],"data":[1104,4618,28,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"a.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"a.cl:93","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4414,12375,58,0,22],"debug":[[{"filename":"a.cl","line":78}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[4414,12375,58,0,22],"total_percent":[1.27497,0.568118,0.724192,2.13785,0],"type":"function"},{"children":[{"data":[269,359,0,0,16],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (a.cl:306)\n - '_165' (a.cl:322)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (a.cl:306)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_i' (a.cl:309)","type":"resource"},{"data":[7,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_ii' (a.cl:311)","type":"resource"},{"data":[31,111,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_iii' (a.cl:316)","type":"resource"},{"data":[1032,8192,0,0,56],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 17 writes. ","type":"text"},{"text":"Banked on bits 4, 5, 6 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"128 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"256 bytes","Number of banks":"8 (banked on bits 4, 5, 6)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n256B requested,\n256B implemented.","type":"brief"}],"name":"a.cl:305 (_V_channel_array.s)","type":"resource"},{"children":[{"count":4,"data":[470,3133,0,0,8],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[470,3133,0,0,8],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[2,35,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[2.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"1-bit Or","type":"resource"}],"data":[200.5,38,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"a.cl:309","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"a.cl:306","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"a.cl:311","replace_name":"true","type":"resource"},{"children":[{"count":17,"data":[580,408,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"Store","type":"resource"}],"data":[580,408,0,0,0],"debug":[[{"filename":"a.cl","line":314}]],"name":"a.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,64,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"Channel Read","type":"resource"}],"data":[1,64,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"a.cl:313","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[75.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"a.cl:316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[42,73,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"Load","type":"resource"}],"data":[43,74,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"a.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[367,2172,0,0,31],"debug":[[{"filename":"a.cl","line":320}]],"name":"Store","type":"resource"}],"data":[367,2172,0,0,31],"debug":[[{"filename":"a.cl","line":320}]],"name":"a.cl:320","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":322}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":322}]],"name":"a.cl:322","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4276,16932,0,0,121],"debug":[[{"filename":"a.cl","line":305}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[4276,16932,0,0,121],"total_percent":[1.74984,0.783708,0.990871,0,0],"type":"function"},{"children":[{"data":[73,59,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_xFeeder_cycle_temp' (a.cl:134)\n - '_61' (a.cl:180)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xFeeder_s0_outermost_loop' (a.cl:142)","type":"resource"},{"data":[0,0,0,0,128],"details":[{"Additional information":[{"text":"Requested size 512 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Banked on bits 3, 4, 5, 6, 7 into 32 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"64 bits","Implemented size":"512 bytes","Number of banks":"32 (banked on bits 3, 4, 5, 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"512 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n512B requested,\n512B implemented.","type":"brief"}],"name":"a.cl:135 (_xFeeder_buffer__0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[34,350,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[34,350,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"a.cl:139","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"33-bit Integer Add","type":"resource"},{"count":5,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"4-bit Select","type":"resource"}],"data":[201,37,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"a.cl:142","type":"resource"},{"children":[{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"a.cl","line":141}]],"name":"32-bit Integer Add","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"a.cl","line":141}]],"name":"a.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"a.cl:134","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":146}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":146}]],"name":"a.cl:146","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":148}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":148}]],"name":"a.cl:148","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":149}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":149}]],"name":"a.cl:149","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":152}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":152}]],"name":"a.cl:152","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":159}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":159}]],"name":"a.cl:159","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":163}]],"name":"a.cl:163","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"a.cl:164","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":165}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":165}]],"name":"a.cl:165","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[42,73,0,0,0],"debug":[[{"filename":"a.cl","line":175}]],"name":"Load","type":"resource"}],"data":[42,73,0,0,0],"debug":[[{"filename":"a.cl","line":175}]],"name":"a.cl:175","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":176}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":176}]],"name":"a.cl:176","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"a.cl:180","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1713,2943,0,1.5,147],"debug":[[{"filename":"a.cl","line":134}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xFeeder","total_kernel_resources":[1713,2943,0,1.5,147],"total_percent":[0.647996,0.544593,0.172226,0,0.131752],"type":"function"},{"children":[{"data":[142,137,2,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (a.cl:106)\n - '_22' (a.cl:122)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (a.cl:106)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader_s0_i' (a.cl:109)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader_s0_k' (a.cl:112)","type":"resource"},{"data":[7,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader_s0_kk' (a.cl:114)","type":"resource"},{"children":[{"count":3,"data":[427,6322,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[429,6322,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"a.cl:109","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"a.cl:112","type":"resource"},{"children":[{"count":1,"data":[2,27,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"State","type":"resource"}],"data":[2,27,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"a.cl:118","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"a.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[45.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":114}]],"name":"a.cl:114","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4833,128,0,0,0],"debug":[[{"filename":"a.cl","line":119}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4833,128,0,0,0],"debug":[[{"filename":"a.cl","line":119}]],"name":"a.cl:119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[488,2050,15,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"Load","type":"resource"}],"data":[488,2050,15,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"a.cl:120","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":121}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":121}]],"name":"a.cl:121","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"a.cl:122","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7800,11306,18,0,15],"debug":[[{"filename":"a.cl","line":106}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[7800,11306,18,0,15],"total_percent":[1.52604,0.948034,0.661634,0.663472,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[91817.99996,123904,258,129.5,751],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[226318,296356,655,130,751],"total_percent":[42.8608,28.2465,17.3429,24.143,8.5639],"type":"module"}