{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768982285127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768982285128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 15:58:05 2026 " "Processing started: Wed Jan 21 15:58:05 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768982285128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768982285128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sd_bmp_hdmi -c sd_bmp_hdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off sd_bmp_hdmi -c sd_bmp_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768982285128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1768982285273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/ddio_out/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_hdmi/pll_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_hdmi/pll_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi " "Found entity 1: pll_hdmi" {  } { { "ipcore/pll_hdmi/pll_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_clk/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_fifo_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "../rtl/sd_ctrl_top/sd_write.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_write.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "../rtl/sd_ctrl_top/sd_read.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_read.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_init " "Found entity 1: sd_init" {  } { { "../rtl/sd_ctrl_top/sd_init.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_init.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl_top " "Found entity 1: sd_ctrl_top" {  } { { "../rtl/sd_ctrl_top/sd_ctrl_top.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_ctrl_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_disp H_DISP video_driver.v(34) " "Verilog HDL Declaration information at video_driver.v(34): object \"h_disp\" differs only in case from object \"H_DISP\" in the same scope" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/video_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768982285633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_disp V_DISP video_driver.v(35) " "Verilog HDL Declaration information at video_driver.v(35): object \"v_disp\" differs only in case from object \"V_DISP\" in the same scope" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/video_driver.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768982285633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/video_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/video_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/video_driver.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/serializer_10_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/serializer_10_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer_10_to_1 " "Found entity 1: serializer_10_to_1" {  } { { "../rtl/hdmi/serializer_10_to_1.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/serializer_10_to_1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/hdmi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/hdmi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_top " "Found entity 1: hdmi_top" {  } { { "../rtl/hdmi/hdmi_top.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/hdmi_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/dvi_transmitter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/dvi_transmitter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_transmitter_top " "Found entity 1: dvi_transmitter_top" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/dvi_transmitter_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/dvi_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/dvi_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_encoder " "Found entity 1: dvi_encoder" {  } { { "../rtl/hdmi/dvi_encoder.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/dvi_encoder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/asyn_rst_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/hdmi/asyn_rst_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_rst_syn " "Found entity 1: asyn_rst_syn" {  } { { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/asyn_rst_syn.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_read_photo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_read_photo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read_photo " "Found entity 1: sd_read_photo" {  } { { "../rtl/sd_read_photo.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_read_photo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yu.win-h4mb5vm86kc.000/desktop/1_fpga_design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_bmp_hdmi " "Found entity 1: sd_bmp_hdmi" {  } { { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sd_bmp_hdmi " "Elaborating entity \"sd_bmp_hdmi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1768982285770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:pll_clk_inst " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:pll_clk_inst\"" {  } { { "../rtl/sd_bmp_hdmi.v" "pll_clk_inst" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:pll_clk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:pll_clk_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk/pll_clk.v" "altpll_component" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_clk/pll_clk.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:pll_clk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:pll_clk_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_clk/pll_clk.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:pll_clk_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:pll_clk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 10000 " "Parameter \"clk3_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285829 ""}  } { { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_clk/pll_clk.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768982285829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi pll_hdmi:pll_hdmi_inst " "Elaborating entity \"pll_hdmi\" for hierarchy \"pll_hdmi:pll_hdmi_inst\"" {  } { { "../rtl/sd_bmp_hdmi.v" "pll_hdmi_inst" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_hdmi/pll_hdmi.v" "altpll_component" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_hdmi/pll_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 13 " "Parameter \"clk1_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_hdmi " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_hdmi\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285914 ""}  } { { "ipcore/pll_hdmi/pll_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768982285914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_hdmi_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_hdmi_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_altpll " "Found entity 1: pll_hdmi_altpll" {  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982285954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982285954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated " "Elaborating entity \"pll_hdmi_altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read_photo sd_read_photo:u_sd_read_photo " "Elaborating entity \"sd_read_photo\" for hierarchy \"sd_read_photo:u_sd_read_photo\"" {  } { { "../rtl/sd_bmp_hdmi.v" "u_sd_read_photo" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl_top sd_ctrl_top:u_sd_ctrl_top " "Elaborating entity \"sd_ctrl_top\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\"" {  } { { "../rtl/sd_bmp_hdmi.v" "u_sd_ctrl_top" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_init sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init " "Elaborating entity \"sd_init\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\"" {  } { { "../rtl/sd_ctrl_top/sd_ctrl_top.v" "u_sd_init" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_ctrl_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_write sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write " "Elaborating entity \"sd_write\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write\"" {  } { { "../rtl/sd_ctrl_top/sd_ctrl_top.v" "u_sd_write" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_ctrl_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982285998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read " "Elaborating entity \"sd_read\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read\"" {  } { { "../rtl/sd_ctrl_top/sd_ctrl_top.v" "u_sd_read" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_ctrl_top.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "../rtl/sd_bmp_hdmi.v" "u_sdram_top" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_fifo_ctrl.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286486 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768982286486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nnl1 " "Found entity 1: dcfifo_nnl1" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nnl1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated " "Elaborating entity \"dcfifo_nnl1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g1p" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "wrptr_g1p" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_nnl1.tdf" "fifo_ram" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_brp" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_dgwp" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe10 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe10\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe10" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nnl1.tdf" "ws_dgrp" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982286865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982286865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nnl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982286967 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768982286967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_aol1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982287009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982287009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982287027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982287027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_aol1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982287037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982287037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_aol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982287045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982287045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_top hdmi_top:u_hdmi_top " "Elaborating entity \"hdmi_top\" for hierarchy \"hdmi_top:u_hdmi_top\"" {  } { { "../rtl/sd_bmp_hdmi.v" "u_hdmi_top" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver hdmi_top:u_hdmi_top\|video_driver:u_video_driver " "Elaborating entity \"video_driver\" for hierarchy \"hdmi_top:u_hdmi_top\|video_driver:u_video_driver\"" {  } { { "../rtl/hdmi/hdmi_top.v" "u_video_driver" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/hdmi_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 video_driver.v(100) " "Verilog HDL assignment warning at video_driver.v(100): truncated value with size 12 to match size of target (11)" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/video_driver.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768982287098 "|sd_bmp_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 video_driver.v(110) " "Verilog HDL assignment warning at video_driver.v(110): truncated value with size 12 to match size of target (11)" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/video_driver.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768982287098 "|sd_bmp_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_transmitter_top hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0 " "Elaborating entity \"dvi_transmitter_top\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\"" {  } { { "../rtl/hdmi/hdmi_top.v" "u_rgb2dvi_0" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/hdmi_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_rst_syn hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn " "Elaborating entity \"asyn_rst_syn\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn\"" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "reset_syn" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/dvi_transmitter_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_encoder hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b " "Elaborating entity \"dvi_encoder\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b\"" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "encoder_b" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/dvi_transmitter_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer_10_to_1 hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b " "Elaborating entity \"serializer_10_to_1\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\"" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "serializer_b" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/dvi_transmitter_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p " "Elaborating entity \"ddio_out\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\"" {  } { { "../rtl/hdmi/serializer_10_to_1.v" "u_ddio_out_p" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/serializer_10_to_1.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "ALTDDIO_OUT_component" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768982287285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287285 ""}  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768982287285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768982287329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768982287329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768982287330 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1768982288470 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sd_ctrl_top/sd_init.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_init.v" 29 -1 0 } } { "../rtl/sd_ctrl_top/sd_read.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_read.v" 30 -1 0 } } { "../rtl/sd_ctrl_top/sd_init.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_init.v" 30 -1 0 } } { "../rtl/sd_ctrl_top/sd_read.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_read.v" 31 -1 0 } } { "../rtl/sdram/sdram_cmd.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_cmd.v" 71 -1 0 } } { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/asyn_rst_syn.v" 46 -1 0 } } { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/hdmi/asyn_rst_syn.v" 31 -1 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 60 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_nnl1.tdf" 64 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_aol1.tdf" 62 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/dcfifo_aol1.tdf" 66 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1768982288497 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1768982288497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768982288838 "|sd_bmp_hdmi|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768982288838 "|sd_bmp_hdmi|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1768982288838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1768982288966 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "117 " "117 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1768982289639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/output_files/sd_bmp_hdmi.map.smsg " "Generated suppressed messages file C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/output_files/sd_bmp_hdmi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1768982289739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1768982289895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768982289895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1607 " "Implemented 1607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1768982290068 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1768982290068 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1768982290068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1512 " "Implemented 1512 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1768982290068 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1768982290068 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1768982290068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1768982290068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768982290105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 15:58:10 2026 " "Processing ended: Wed Jan 21 15:58:10 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768982290105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768982290105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768982290105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768982290105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768982291345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768982291347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 15:58:11 2026 " "Processing started: Wed Jan 21 15:58:11 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768982291347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1768982291347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sd_bmp_hdmi -c sd_bmp_hdmi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sd_bmp_hdmi -c sd_bmp_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1768982291347 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1768982291407 ""}
{ "Info" "0" "" "Project  = sd_bmp_hdmi" {  } {  } 0 0 "Project  = sd_bmp_hdmi" 0 0 "Fitter" 0 0 1768982291408 ""}
{ "Info" "0" "" "Revision = sd_bmp_hdmi" {  } {  } 0 0 "Revision = sd_bmp_hdmi" 0 0 "Fitter" 0 0 1768982291408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1768982291506 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sd_bmp_hdmi EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"sd_bmp_hdmi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768982291526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768982291556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768982291556 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1184 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1768982291604 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1185 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1768982291604 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1186 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1768982291604 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1187 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1768982291604 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1184 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1768982291604 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] 13 10 0 0 " "Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1162 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1768982291604 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] 13 2 0 0 " "Implementing clock multiplication of 13, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1163 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1768982291604 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1162 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1768982291604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768982291712 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768982291839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768982291839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768982291839 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1768982291839 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1768982291842 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1768982291842 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1768982291842 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1768982291843 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1768982291844 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768982291846 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 " "The input ports of the PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 and the PLL pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 ARESET " "PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 and PLL pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1162 9662 10382 0} { 0 { 0 ""} 0 1184 9662 10382 0}  }  } } { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1768982292102 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1162 9662 10382 0} { 0 { 0 ""} 0 1184 9662 10382 0}  }  } } { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1768982292102 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sdram_clk pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Output pin \"sdram_clk\" (external output clock of PLL \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 104 0 0 } } { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1184 9662 10382 0} { 0 { 0 ""} 0 158 9662 10382 0}  }  } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_clk } "NODE_NAME" } } { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_clk } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1768982292111 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292368 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768982292368 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292368 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768982292368 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1768982292368 ""}
{ "Info" "ISTA_SDC_FOUND" "sd_bmp_hdmi.sdc " "Reading SDC File: 'sd_bmp_hdmi.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768982292375 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292380 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292380 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292380 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292380 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292380 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292380 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1768982292380 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1768982292381 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1768982292385 "|sd_bmp_hdmi|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1768982292391 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1768982292392 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  20.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.384 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.076 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   3.076 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768982292392 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1768982292392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292447 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1184 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1184 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1184 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1184 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1162 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1162 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } { { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 4016 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "Automatically promoted node sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0 " "Destination node sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0" {  } { { "../rtl/sd_ctrl_top/sd_ctrl_top.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_ctrl_top.v" 30 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_ctrl_top:u_sd_ctrl_top|sd_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1599 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0 " "Destination node sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0" {  } { { "../rtl/sd_ctrl_top/sd_init.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_init.v" 65 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1606 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } { { "../rtl/sd_ctrl_top/sd_init.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_ctrl_top/sd_init.v" 65 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 957 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~3 " "Destination node sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~3" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sdram/sdram_ctrl.v" 38 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1947 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 2050 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768982292448 ""}  } { { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 65 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 1603 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768982292449 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 2051 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768982292449 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768982292804 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768982292806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768982292806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768982292809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768982292813 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1768982292815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1768982292816 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768982292817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768982293254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1768982293258 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768982293258 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_clk/pll_clk.v" 115 0 0 } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 104 0 0 } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 33 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1768982293287 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 0 " "PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl " "Input port INCLK\[0\] of node \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl" {  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_hdmi/pll_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v" 107 0 0 } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 113 0 0 } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 25 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1768982293292 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/db/pll_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_hdmi/pll_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/ipcore/pll_hdmi/pll_hdmi.v" 107 0 0 } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 113 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1768982293292 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768982293388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768982293847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768982294128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768982294139 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768982295868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768982295868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768982296366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1768982297296 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768982297296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768982298499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1768982298500 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768982298500 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.56 " "Total time spent on timing analysis during the Fitter is 1.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1768982298531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768982298579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768982298746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768982298790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768982299016 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768982299477 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1768982299896 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 3.3-V LVCMOS P14 " "Pin sdram_data\[0\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 3.3-V LVCMOS M12 " "Pin sdram_data\[1\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 3.3-V LVCMOS N14 " "Pin sdram_data\[2\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 3.3-V LVCMOS L12 " "Pin sdram_data\[3\] uses I/O standard 3.3-V LVCMOS at L12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 3.3-V LVCMOS L13 " "Pin sdram_data\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 3.3-V LVCMOS L14 " "Pin sdram_data\[5\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 3.3-V LVCMOS L11 " "Pin sdram_data\[6\] uses I/O standard 3.3-V LVCMOS at L11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 3.3-V LVCMOS K12 " "Pin sdram_data\[7\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 3.3-V LVCMOS G16 " "Pin sdram_data\[8\] uses I/O standard 3.3-V LVCMOS at G16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 3.3-V LVCMOS J11 " "Pin sdram_data\[9\] uses I/O standard 3.3-V LVCMOS at J11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 3.3-V LVCMOS J16 " "Pin sdram_data\[10\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 3.3-V LVCMOS J15 " "Pin sdram_data\[11\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 3.3-V LVCMOS K16 " "Pin sdram_data\[12\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 3.3-V LVCMOS K15 " "Pin sdram_data\[13\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 3.3-V LVCMOS L16 " "Pin sdram_data\[14\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 3.3-V LVCMOS L15 " "Pin sdram_data\[15\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVCMOS M2 " "Pin sys_clk uses I/O standard 3.3-V LVCMOS at M2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 25 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVCMOS M1 " "Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at M1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 26 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso 3.3-V LVCMOS K1 " "Pin sd_miso uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_miso } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_miso" } } } } { "../rtl/sd_bmp_hdmi.v" "" { Text "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/rtl/sd_bmp_hdmi.v" 28 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1768982299906 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1768982299906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/output_files/sd_bmp_hdmi.fit.smsg " "Generated suppressed messages file C:/Users/Yu.WIN-H4MB5VM86KC.000/Desktop/1_FPGA_Design/49_sd_bmp_hdmi/prj/output_files/sd_bmp_hdmi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768982300059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6188 " "Peak virtual memory: 6188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768982300553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 15:58:20 2026 " "Processing ended: Wed Jan 21 15:58:20 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768982300553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768982300553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768982300553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768982300553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1768982301618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768982301619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 15:58:21 2026 " "Processing started: Wed Jan 21 15:58:21 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768982301619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1768982301619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sd_bmp_hdmi -c sd_bmp_hdmi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sd_bmp_hdmi -c sd_bmp_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1768982301619 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1768982302047 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1768982302060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768982302222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 15:58:22 2026 " "Processing ended: Wed Jan 21 15:58:22 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768982302222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768982302222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768982302222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1768982302222 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1768982302908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1768982303453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 15:58:23 2026 " "Processing started: Wed Jan 21 15:58:23 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768982303453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768982303453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sd_bmp_hdmi -c sd_bmp_hdmi " "Command: quartus_sta sd_bmp_hdmi -c sd_bmp_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768982303453 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1768982303499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1768982303605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1768982303632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1768982303632 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303878 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768982303878 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303878 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768982303878 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1768982303878 ""}
{ "Info" "ISTA_SDC_FOUND" "sd_bmp_hdmi.sdc " "Reading SDC File: 'sd_bmp_hdmi.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1768982303884 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303887 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1768982303887 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1768982303894 "|sd_bmp_hdmi|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1768982303968 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1768982303970 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1768982303991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1768982304030 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1768982304030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.556 " "Worst-case setup slack is -3.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.556              -7.007 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.556              -7.007 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647              -3.111 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.647              -3.111 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.509               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.106               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.106               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.443               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.443               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.403 " "Worst-case hold slack is -0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403              -0.403 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.403              -0.403 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.396               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.416               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.452               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.441 " "Worst-case recovery slack is -2.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.441             -68.324 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.441             -68.324 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.180               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.180               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.478 " "Worst-case removal slack is 1.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.478               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.723               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.723               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.589 " "Worst-case minimum pulse width slack is 0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.589               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.710               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.710               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.410               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.410               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.718               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.721               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.832               0.000 sys_clk  " "    9.832               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304051 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.421 ns " "Worst Case Available Settling Time: 14.421 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304237 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304237 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1768982304245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1768982304266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1768982304595 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1768982304710 "|sd_bmp_hdmi|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1768982304732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1768982304732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.196 " "Worst-case setup slack is -3.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.196              -6.318 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.196              -6.318 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627              -3.086 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.627              -3.086 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.738               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.282               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.282               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.633               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.633               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.326 " "Worst-case hold slack is -0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -0.326 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.326              -0.326 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.381               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.398               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.401               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.202 " "Worst-case recovery slack is -2.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202             -61.640 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.202             -61.640 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.550               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.550               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.398 " "Worst-case removal slack is 1.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.398               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.398               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.468               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.468               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.589 " "Worst-case minimum pulse width slack is 0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.589               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.673               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.673               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.410               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.410               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.716               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.716               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.718               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 sys_clk  " "    9.835               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982304772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982304772 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.517 ns " "Worst Case Available Settling Time: 14.517 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305021 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305021 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1768982305034 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1768982305213 "|sd_bmp_hdmi|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1768982305221 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1768982305221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.319 " "Worst-case setup slack is -1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319              -2.553 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.319              -2.553 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -0.402 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.214              -0.402 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.918               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.918               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.285               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.285               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.424               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.424               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982305229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.403 " "Worst-case hold slack is -0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403              -0.632 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.403              -0.632 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.136               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.139               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.187               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982305242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.658 " "Worst-case recovery slack is -0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658             -18.408 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.658             -18.408 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.283               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.283               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982305252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.492               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.224               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982305263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.076 " "Worst-case minimum pulse width slack is 1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.076               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.430               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.430               0.000 pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 sys_clk  " "    9.423               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.733               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.733               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.796               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.796               0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768982305273 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.960 ns " "Worst Case Available Settling Time: 14.960 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305632 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1768982305632 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1768982305968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1768982305968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768982306173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 15:58:26 2026 " "Processing ended: Wed Jan 21 15:58:26 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768982306173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768982306173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768982306173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768982306173 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768982306927 ""}
