git clone --depth 1 --no-tags https://github.com/weiningzou/M216a.git f:/verilog_sva_gh_scraper/data/full_repos/116766523
git clone --depth 1 --no-tags https://github.com/dumitrupaul/Maze-solver.git f:/verilog_sva_gh_scraper/data/full_repos/117178055
git clone --depth 1 --no-tags https://github.com/theminorbracketrydepartment/phaseDetector.git f:/verilog_sva_gh_scraper/data/full_repos/124199396
git clone --depth 1 --no-tags https://github.com/Amvolt/Test.git f:/verilog_sva_gh_scraper/data/full_repos/124258557
git clone --depth 1 --no-tags https://github.com/MaxShepovalov/eec281.git f:/verilog_sva_gh_scraper/data/full_repos/121452056
git clone --depth 1 --no-tags https://github.com/TristanCreek/Collatz-Conjecture.git f:/verilog_sva_gh_scraper/data/full_repos/121451239
git clone --depth 1 --no-tags https://github.com/sjtuwtl/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/116956516
git clone --depth 1 --no-tags https://github.com/wintermao/CycloneIV_DDR2.git f:/verilog_sva_gh_scraper/data/full_repos/117851934
git clone --depth 1 --no-tags https://github.com/Jeffzfeng/project_impulse.git f:/verilog_sva_gh_scraper/data/full_repos/118076765
git clone --depth 1 --no-tags https://github.com/michaelworobetz/Simple-RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/117917008
git clone --depth 1 --no-tags https://github.com/wangkai0119/LED_CONTROL_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/118409942
git clone --depth 1 --no-tags https://github.com/Johnny618122/Verilog-Game-To_Hell_With_Johnny.git f:/verilog_sva_gh_scraper/data/full_repos/118410129
git clone --depth 1 --no-tags https://github.com/JoeyHu4ng/RocketMan.git f:/verilog_sva_gh_scraper/data/full_repos/118288026
git clone --depth 1 --no-tags https://github.com/liliw/PIPELINED-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/120846686
git clone --depth 1 --no-tags https://github.com/yanlucyli/SLIME.git f:/verilog_sva_gh_scraper/data/full_repos/116604345
git clone --depth 1 --no-tags https://github.com/otaviocomp/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/117455057
git clone --depth 1 --no-tags https://github.com/allenlyj/verilog_codebase.git f:/verilog_sva_gh_scraper/data/full_repos/117499362
git clone --depth 1 --no-tags https://github.com/gokcedemir/Mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/117237333
git clone --depth 1 --no-tags https://github.com/MaxShepovalov/FPGAhistogram.git f:/verilog_sva_gh_scraper/data/full_repos/121451105
git clone --depth 1 --no-tags https://github.com/JakyHou/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/120581294
git clone --depth 1 --no-tags https://github.com/BaraaSoft/SOS-Detector-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/120587583
git clone --depth 1 --no-tags https://github.com/tarzan212/MicroPCNP.git f:/verilog_sva_gh_scraper/data/full_repos/120598226
git clone --depth 1 --no-tags https://github.com/jhake/SAR-LOGIC.git f:/verilog_sva_gh_scraper/data/full_repos/121872891
git clone --depth 1 --no-tags https://github.com/Tylerssmith/4-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/123451860
git clone --depth 1 --no-tags https://github.com/gh-code/Keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/124839462
git clone --depth 1 --no-tags https://github.com/bhrigub/Digital-circuit-design.git f:/verilog_sva_gh_scraper/data/full_repos/121184050
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Fish-Game.git f:/verilog_sva_gh_scraper/data/full_repos/121124946
git clone --depth 1 --no-tags https://github.com/CalixZhang/lab4_kit.git f:/verilog_sva_gh_scraper/data/full_repos/121123539
git clone --depth 1 --no-tags https://github.com/fadymedhat2236/MIPS-Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/122499711
git clone --depth 1 --no-tags https://github.com/VickyG1/Processor_8_bit.git f:/verilog_sva_gh_scraper/data/full_repos/121845274
git clone --depth 1 --no-tags https://github.com/LeoFeynman/CS-233.git f:/verilog_sva_gh_scraper/data/full_repos/124148451
git clone --depth 1 --no-tags https://github.com/jiumao/aes-128.git f:/verilog_sva_gh_scraper/data/full_repos/124738120
git clone --depth 1 --no-tags https://github.com/hallbh/ProcessorProject.git f:/verilog_sva_gh_scraper/data/full_repos/123074209
git clone --depth 1 --no-tags https://github.com/ramachav/ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/122991851
git clone --depth 1 --no-tags https://github.com/JohnFitzpatrick44/processor_jcf44.git f:/verilog_sva_gh_scraper/data/full_repos/123858755
git clone --depth 1 --no-tags https://github.com/390r/CA_Snake.git f:/verilog_sva_gh_scraper/data/full_repos/125629062
git clone --depth 1 --no-tags https://github.com/ixhii/defuse.git f:/verilog_sva_gh_scraper/data/full_repos/125102200
git clone --depth 1 --no-tags https://github.com/CryptomasterLeviathan/mojo-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/119209630
git clone --depth 1 --no-tags https://github.com/Shashi18/SPI-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/121770408
git clone --depth 1 --no-tags https://github.com/jichunl/EE477-SHA256.git f:/verilog_sva_gh_scraper/data/full_repos/122007707
git clone --depth 1 --no-tags https://github.com/vpranathi17/ECE-659.git f:/verilog_sva_gh_scraper/data/full_repos/122001616
git clone --depth 1 --no-tags https://github.com/rajatsarkari/32-bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/121881801
git clone --depth 1 --no-tags https://github.com/baorie/pc4.git f:/verilog_sva_gh_scraper/data/full_repos/122293269
git clone --depth 1 --no-tags https://github.com/lewislin3/digital-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/122290665
git clone --depth 1 --no-tags https://github.com/yuesibihe/DAC_5618.git f:/verilog_sva_gh_scraper/data/full_repos/117035008
git clone --depth 1 --no-tags https://github.com/sasha8313/Systolic-symmetric.git f:/verilog_sva_gh_scraper/data/full_repos/117371082
git clone --depth 1 --no-tags https://github.com/sriramkmano/studious-stash.git f:/verilog_sva_gh_scraper/data/full_repos/123850123
git clone --depth 1 --no-tags https://github.com/mnawakining/verilog_labs.git f:/verilog_sva_gh_scraper/data/full_repos/124273751
git clone --depth 1 --no-tags https://github.com/caparicioz/MIPS1.git f:/verilog_sva_gh_scraper/data/full_repos/123216802
git clone --depth 1 --no-tags https://github.com/student20180625/cis371-labs.git f:/verilog_sva_gh_scraper/data/full_repos/124465991
git clone --depth 1 --no-tags https://github.com/riyasinha/Verilog_Basic_Gates.git f:/verilog_sva_gh_scraper/data/full_repos/123249899
git clone --depth 1 --no-tags https://github.com/raghukul01/FPGA_Programs.git f:/verilog_sva_gh_scraper/data/full_repos/123796222
git clone --depth 1 --no-tags https://github.com/Joaodmdsn/roteiro1.git f:/verilog_sva_gh_scraper/data/full_repos/123963579
git clone --depth 1 --no-tags https://github.com/netaddi/DE10Starter.git f:/verilog_sva_gh_scraper/data/full_repos/124438995
git clone --depth 1 --no-tags https://github.com/michelleyho/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/120868133
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/JChristian_FreqCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120853544
git clone --depth 1 --no-tags https://github.com/rmborwankar/Post-Synthesis-Evaluation-of-32-Bit-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/119462242
git clone --depth 1 --no-tags https://github.com/bhrigub/16-x-16-Synchronous-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/121182797
git clone --depth 1 --no-tags https://github.com/bhrigub/Asynchronous-RAM-CY6264.git f:/verilog_sva_gh_scraper/data/full_repos/121184718
git clone --depth 1 --no-tags https://github.com/bhrigub/Design-and-Verification-of-functionality-using-Core-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/121183082
git clone --depth 1 --no-tags https://github.com/wisdombyzf/my_mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/118706307
git clone --depth 1 --no-tags https://github.com/ccxx2c2/mips-multi-cycled-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/118880782
git clone --depth 1 --no-tags https://github.com/nazaninsbr/Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/120667493
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/FPAG-LCD.git f:/verilog_sva_gh_scraper/data/full_repos/121124536
git clone --depth 1 --no-tags https://github.com/scottljw/Audio-Effects.git f:/verilog_sva_gh_scraper/data/full_repos/125168326
git clone --depth 1 --no-tags https://github.com/watz0n/xprj_rv32i_arty.git f:/verilog_sva_gh_scraper/data/full_repos/125344718
git clone --depth 1 --no-tags https://github.com/jv226/CPE300Midterm_JVMarcos.git f:/verilog_sva_gh_scraper/data/full_repos/123070938
git clone --depth 1 --no-tags https://github.com/yutongshen/DIC-EdgeBasedLineAverageInterpolation.git f:/verilog_sva_gh_scraper/data/full_repos/124822830
git clone --depth 1 --no-tags https://github.com/hp1909/RC4.git f:/verilog_sva_gh_scraper/data/full_repos/124664722
git clone --depth 1 --no-tags https://github.com/smhasan1/DE2-Board-Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/116583687
git clone --depth 1 --no-tags https://github.com/sasha8313/Systolic.git f:/verilog_sva_gh_scraper/data/full_repos/117367797
git clone --depth 1 --no-tags https://github.com/sasha8313/Transposed.git f:/verilog_sva_gh_scraper/data/full_repos/117367202
git clone --depth 1 --no-tags https://github.com/zycliao/verilog-homework.git f:/verilog_sva_gh_scraper/data/full_repos/117318871
git clone --depth 1 --no-tags https://github.com/eiji-y/DE0_MMIX.git f:/verilog_sva_gh_scraper/data/full_repos/117436613
git clone --depth 1 --no-tags https://github.com/mcmahjohn/Seven-Segment-Display-Challenge.git f:/verilog_sva_gh_scraper/data/full_repos/118710670
git clone --depth 1 --no-tags https://github.com/anantanurag/comp_arch_course.git f:/verilog_sva_gh_scraper/data/full_repos/117880471
git clone --depth 1 --no-tags https://github.com/SomaSaiCharitha/Rojobot.git f:/verilog_sva_gh_scraper/data/full_repos/122281723
git clone --depth 1 --no-tags https://github.com/mads3009/uarch_project.git f:/verilog_sva_gh_scraper/data/full_repos/122664111
git clone --depth 1 --no-tags https://github.com/suhacker1/chip_design.git f:/verilog_sva_gh_scraper/data/full_repos/122015230
git clone --depth 1 --no-tags https://github.com/leibohan/MIPS---MONOCYCLE.git f:/verilog_sva_gh_scraper/data/full_repos/119803256
git clone --depth 1 --no-tags https://github.com/anyesshg/MicroArch.git f:/verilog_sva_gh_scraper/data/full_repos/119132423
git clone --depth 1 --no-tags https://github.com/swapgupta/ECE441-Proj1.git f:/verilog_sva_gh_scraper/data/full_repos/119913252
git clone --depth 1 --no-tags https://github.com/eoinoconn/Digital_system_design_assign4.git f:/verilog_sva_gh_scraper/data/full_repos/121798592
git clone --depth 1 --no-tags https://github.com/anmolh123/Encryption-Decryption-Model.git f:/verilog_sva_gh_scraper/data/full_repos/121610340
git clone --depth 1 --no-tags https://github.com/eoinoconn/Digital_system_design_assign3.git f:/verilog_sva_gh_scraper/data/full_repos/121798995
git clone --depth 1 --no-tags https://github.com/AliTaheriNastooh/Nbit_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/121600897
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Verilog-Bingo.git f:/verilog_sva_gh_scraper/data/full_repos/121123346
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/121123052
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Breakout-clone.git f:/verilog_sva_gh_scraper/data/full_repos/121124846
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/121125973
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/RodriguezFrequencyCounterSourceFiles.git f:/verilog_sva_gh_scraper/data/full_repos/120754892
git clone --depth 1 --no-tags https://github.com/zyeak/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/119228088
git clone --depth 1 --no-tags https://github.com/christianlorenzo1/ICOM4215_SPARC_MICROPROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/122764828
git clone --depth 1 --no-tags https://github.com/redmug/Memory.git f:/verilog_sva_gh_scraper/data/full_repos/122855453
git clone --depth 1 --no-tags https://github.com/Kiro47/CS3421-VerilogHW.git f:/verilog_sva_gh_scraper/data/full_repos/122811248
git clone --depth 1 --no-tags https://github.com/SeMinLim/16bits_pipelined_squarer.git f:/verilog_sva_gh_scraper/data/full_repos/123849731
git clone --depth 1 --no-tags https://github.com/somecat1996/HomeworkOfVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/123806350
git clone --depth 1 --no-tags https://github.com/vpranathi17/Goldschmidt.git f:/verilog_sva_gh_scraper/data/full_repos/123950796
git clone --depth 1 --no-tags https://github.com/bobbypt05/DDS-Mini-Project.git f:/verilog_sva_gh_scraper/data/full_repos/124677187
git clone --depth 1 --no-tags https://github.com/keqiao2017/Testddr.git f:/verilog_sva_gh_scraper/data/full_repos/124352072
