{"Source Block": ["oh/emmu/hdl/emmu.v@104:114@HdlStmAssign", "   //Duplicating 32 bit data\n   assign emmu_mem_wr_data[63:0] = {mi_data_in[31:0],\n\t\t\t           mi_data_in[31:0]};\n   \n   //Enabling lower/upper 32 bit data write \n   assign emmu_write             = mi_access & mi_write;\n\n   assign emmu_mem_wr_en[7:0]    = (emmu_write & mi_addr[0])  ? 8'b11110000 :\n\t\t\t\t   (emmu_write & ~mi_addr[0]) ? 8'b00001111 :\n\t\t\t\t                                8'b00000000;\n   \n"], "Clone Blocks": [["oh/e_mmu/hdl/e_mmu.v@106:118", "\t\t\t           mi_data_in[31:0]};\n   \n   //Enabling lower/upper 32 bit data write \n   assign emmu_write             = mi_access & mi_write;\n\n   assign emmu_mem_wr_en[7:0]    = (emmu_write & mi_addr[0])  ? 8'b11110000 :\n\t\t\t\t   (emmu_write & ~mi_addr[0]) ? 8'b00001111 :\n\t\t\t\t                                8'b00000000;\n   \n   /*****************************/\n   /*DUAL PORT MEMORY           */\n   /*****************************/\n   memory_dp #(.DW(PAW),.AW(IW)) \n"], ["oh/emmu/hdl/emmu.v@100:111", "   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n\n   //Duplicating 32 bit data\n   assign emmu_mem_wr_data[63:0] = {mi_data_in[31:0],\n\t\t\t           mi_data_in[31:0]};\n   \n   //Enabling lower/upper 32 bit data write \n   assign emmu_write             = mi_access & mi_write;\n\n   assign emmu_mem_wr_en[7:0]    = (emmu_write & mi_addr[0])  ? 8'b11110000 :\n"], ["oh/e_mmu/hdl/e_mmu.v@104:114", "   //Duplicating 32 bit data\n   assign emmu_mem_wr_data[63:0] = {mi_data_in[31:0],\n\t\t\t           mi_data_in[31:0]};\n   \n   //Enabling lower/upper 32 bit data write \n   assign emmu_write             = mi_access & mi_write;\n\n   assign emmu_mem_wr_en[7:0]    = (emmu_write & mi_addr[0])  ? 8'b11110000 :\n\t\t\t\t   (emmu_write & ~mi_addr[0]) ? 8'b00001111 :\n\t\t\t\t                                8'b00000000;\n   \n"], ["oh/emmu/hdl/emmu.v@106:118", "\t\t\t           mi_data_in[31:0]};\n   \n   //Enabling lower/upper 32 bit data write \n   assign emmu_write             = mi_access & mi_write;\n\n   assign emmu_mem_wr_en[7:0]    = (emmu_write & mi_addr[0])  ? 8'b11110000 :\n\t\t\t\t   (emmu_write & ~mi_addr[0]) ? 8'b00001111 :\n\t\t\t\t                                8'b00000000;\n   \n   /*****************************/\n   /*DUAL PORT MEMORY           */\n   /*****************************/\n   memory_dp #(.DW(PAW),.AW(IW)) \n"], ["oh/e_mmu/hdl/e_mmu.v@100:111", "   /*****************************/\n   /*WRITE LOGIC                */\n   /*****************************/\n\n   //Duplicating 32 bit data\n   assign emmu_mem_wr_data[63:0] = {mi_data_in[31:0],\n\t\t\t           mi_data_in[31:0]};\n   \n   //Enabling lower/upper 32 bit data write \n   assign emmu_write             = mi_access & mi_write;\n\n   assign emmu_mem_wr_en[7:0]    = (emmu_write & mi_addr[0])  ? 8'b11110000 :\n"]], "Diff Content": {"Delete": [[109, "   assign emmu_write             = mi_access & mi_write;\n"]], "Add": [[109, "   assign emmu_write             = mi_en & mi_we;\n"]]}}