{
  "name": "core_arch::x86::avx512fp16::_mm_maskz_add_ph",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::_mm_add_ph": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Add packed half-precision (16-bit) floating-point elements in a and b, and store the results in dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_ph)\n",
      "adt": {
        "core_arch::x86::__m128h": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::_mm_setzero_ph": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Return vector of type __m128h with all elements set to zero.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setzero_ph)\n",
      "adt": {
        "core_arch::x86::__m128h": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 10933,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:1370:1: 1375:2",
  "src": "pub fn _mm_maskz_add_ph(k: __mmask8, a: __m128h, b: __m128h) -> __m128h {\n    unsafe {\n        let r = _mm_add_ph(a, b);\n        simd_select_bitmask(k, r, _mm_setzero_ph())\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_maskz_add_ph(_1: u8, _2: core_arch::x86::__m128h, _3: core_arch::x86::__m128h) -> core_arch::x86::__m128h {\n    let mut _0: core_arch::x86::__m128h;\n    let  _4: core_arch::x86::__m128h;\n    let mut _5: core_arch::x86::__m128h;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug r => _4;\n    bb0: {\n        _4 = core_arch::x86::avx512fp16::_mm_add_ph(_2, _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx512fp16::_mm_setzero_ph() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = intrinsics::simd::simd_select_bitmask::<u8, core_arch::x86::__m128h>(_1, _4, move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Add packed half-precision (16-bit) floating-point elements in a and b, and store the results in dst using\n zeromask k (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_add_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}