// Seed: 2841790951
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output tri1  id_5
);
  wire id_7;
endmodule
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    output wand id_2,
    input  tri  id_3,
    input  tri  id_4,
    input  tri0 id_5,
    output tri  module_1,
    output wor  id_7,
    output wor  id_8,
    input  tri  id_9,
    input  tri0 id_10,
    output tri  id_11,
    output wire id_12,
    input  tri  id_13
);
  id_15 :
  assert property (@(posedge id_13) 1)
  else $display(1);
  module_0 modCall_1 (
      id_8,
      id_12,
      id_5,
      id_9,
      id_4,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
