REG SHIFTER = 010111
RB SHIFTER = 101000
RX SHIFTER = 101000
PC = 00001
R/W SHIFTER = 001111
Design and simulate a 2-stage 
pipelined 8 bit processor which 
executes 3 address format 
code snippet using Indirect 
addressing mode
16 REGISTERS
8 BIT ALU AND 16 OPERATIONS.
