Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Tue Dec 18 17:52:45 2018
| Host             : hummingbird.cis.nagasaki-u.ac.jp running 64-bit CentOS release 6.9 (Final)
| Command          : report_power -file kc705sitcp_power_routed.rpt -pb kc705sitcp_power_summary_routed.pb -rpx kc705sitcp_power_routed.rpx
| Design           : kc705sitcp
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.395 |
| Dynamic (W)              | 0.233 |
| Device Static (W)        | 0.162 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 84.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.045 |        7 |       --- |             --- |
| Slice Logic              |     0.016 |     9231 |       --- |             --- |
|   LUT as Logic           |     0.012 |     3591 |    203800 |            1.76 |
|   CARRY4                 |     0.002 |      321 |     50950 |            0.63 |
|   Register               |     0.002 |     4630 |    407600 |            1.14 |
|   LUT as Shift Register  |    <0.001 |       51 |     64000 |            0.08 |
|   F7/F8 Muxes            |    <0.001 |      113 |    203800 |            0.06 |
|   LUT as Distributed RAM |    <0.001 |        8 |     64000 |            0.01 |
|   Others                 |     0.000 |      341 |       --- |             --- |
| Signals                  |     0.021 |     5794 |       --- |             --- |
| Block RAM                |     0.018 |       13 |       445 |            2.92 |
| PLL                      |     0.110 |        1 |        10 |           10.00 |
| I/O                      |     0.022 |       39 |       500 |            7.80 |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     0.395 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.182 |       0.112 |      0.070 |
| Vccaux    |       1.800 |     0.086 |       0.057 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.007 |       0.006 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------+-----------------+-----------------+
| Clock           | Domain          | Constraint (ns) |
+-----------------+-----------------+-----------------+
| CLK_125M        | CLK_125M        |             8.0 |
| GMII_RX_CLK     | GMII_RX_CLK     |             8.0 |
| GMII_TX_CLK     | GMII_TX_CLK     |            40.0 |
| PLL_CLKFB       | PLL_CLKFB       |             5.0 |
| SYSCLK_200MP_IN | SYSCLK_200MP_IN |             5.0 |
+-----------------+-----------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------------------------------------------------------+-----------+
| kc705sitcp                                                                                                                            |     0.233 |
|   AT93C46_IIC                                                                                                                         |     0.006 |
|     MIRROR_MEM                                                                                                                        |     0.002 |
|     PCA9548_SW                                                                                                                        |     0.002 |
|       IIC_CTL                                                                                                                         |     0.002 |
|         IIC_CORE                                                                                                                      |     0.002 |
|           IIC_SDA_OB                                                                                                                  |     0.000 |
|   GMII_MDIO_IOBUF_inst                                                                                                                |    <0.001 |
|   SiTCP                                                                                                                               |     0.090 |
|     SiTCP                                                                                                                             |     0.089 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1                                                                                           |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2                                                                                           |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3                                                                                           |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4                                                                                           |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5                                                                                           |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6                                                                                           |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7                                                                                           |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8                                                                                           |    <0.001 |
|     TIMER                                                                                                                             |    <0.001 |
|   fifo_generator_v11_0                                                                                                                |     0.003 |
|     U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr |     0.002 |
|   led0                                                                                                                                |    <0.001 |
+---------------------------------------------------------------------------------------------------------------------------------------+-----------+


