--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Aug 17 15:49:34 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     answer
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk1h]
            240 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.306ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u2/block_71  (from clk1h +)
   Destination:    FD1P3JX    SP             \u2/flag_77  (to clk1h +)

   Delay:                   9.435ns  (28.0% logic, 72.0% route), 6 logic levels.

 Constraint Details:

      9.435ns data_path \u2/block_71 to \u2/flag_77 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 990.306ns

 Path Details: \u2/block_71 to \u2/flag_77

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u2/block_71 (from clk1h)
Route        16   e 1.564                                  \u2/block
LUT4        ---     0.448              B to Z              \u2/i1537_2_lut
Route         4   e 1.120                                  \u2/n46
LUT4        ---     0.448              C to Z              \u2/i1513_2_lut_rep_54_3_lut_4_lut
Route         3   e 1.051                                  \u2/n3004
LUT4        ---     0.448              D to Z              \u2/i1_2_lut_rep_47_4_lut
Route         2   e 0.954                                  \u2/n2997
LUT4        ---     0.448              B to Z              \u2/i1_4_lut
Route         9   e 1.315                                  \u2/n13
LUT4        ---     0.448              D to Z              \u2/i2653_2_lut_2_lut_3_lut_4_lut
Route         1   e 0.788                                  \u2/clk1h_enable_3
                  --------
                    9.435  (28.0% logic, 72.0% route), 6 logic levels.


Passed:  The following path meets requirements by 990.419ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u2/block_71  (from clk1h +)
   Destination:    FD1P3JX    D              \u2/flag_77  (to clk1h +)

   Delay:                   9.435ns  (28.0% logic, 72.0% route), 6 logic levels.

 Constraint Details:

      9.435ns data_path \u2/block_71 to \u2/flag_77 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.419ns

 Path Details: \u2/block_71 to \u2/flag_77

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u2/block_71 (from clk1h)
Route        16   e 1.564                                  \u2/block
LUT4        ---     0.448              B to Z              \u2/i1537_2_lut
Route         4   e 1.120                                  \u2/n46
LUT4        ---     0.448              C to Z              \u2/i1513_2_lut_rep_54_3_lut_4_lut
Route         3   e 1.051                                  \u2/n3004
LUT4        ---     0.448              D to Z              \u2/i1_2_lut_rep_47_4_lut
Route         2   e 0.954                                  \u2/n2997
LUT4        ---     0.448              B to Z              \u2/i1_4_lut
Route         9   e 1.315                                  \u2/n13
LUT4        ---     0.448              C to Z              \u2/i587_2_lut_rep_43_3_lut_4_lut
Route         1   e 0.788                                  \u2/n2993
                  --------
                    9.435  (28.0% logic, 72.0% route), 6 logic levels.


Passed:  The following path meets requirements by 990.419ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u2/block_71  (from clk1h +)
   Destination:    FD1S3IX    D              \u2/count__i0  (to clk1h +)

   Delay:                   9.435ns  (28.0% logic, 72.0% route), 6 logic levels.

 Constraint Details:

      9.435ns data_path \u2/block_71 to \u2/count__i0 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.419ns

 Path Details: \u2/block_71 to \u2/count__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u2/block_71 (from clk1h)
Route        16   e 1.564                                  \u2/block
LUT4        ---     0.448              B to Z              \u2/i1537_2_lut
Route         4   e 1.120                                  \u2/n46
LUT4        ---     0.448              C to Z              \u2/i1513_2_lut_rep_54_3_lut_4_lut
Route         3   e 1.051                                  \u2/n3004
LUT4        ---     0.448              D to Z              \u2/i1_2_lut_rep_47_4_lut
Route         2   e 0.954                                  \u2/n2997
LUT4        ---     0.448              B to Z              \u2/i1_4_lut
Route         9   e 1.315                                  \u2/n13
LUT4        ---     0.448              B to Z              \u2/mux_54_i1_4_lut
Route         1   e 0.788                                  \u2/count_6__N_61[0]
                  --------
                    9.435  (28.0% logic, 72.0% route), 6 logic levels.

Report: 9.694 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            627 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.353ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \u3/u1/key_jit_i0_i1  (from clk_c +)
   Destination:    FD1P3AX    D              \u3/score2_i0_i2  (to clk_c +)

   Delay:                   9.501ns  (30.0% logic, 70.0% route), 7 logic levels.

 Constraint Details:

      9.501ns data_path \u3/u1/key_jit_i0_i1 to \u3/score2_i0_i2 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.353ns

 Path Details: \u3/u1/key_jit_i0_i1 to \u3/score2_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u3/u1/key_jit_i0_i1 (from clk_c)
Route        16   e 1.564                                  \u3/key_jit[1]
LUT4        ---     0.448              B to Z              \u3/u1/i1_3_lut_rep_59_4_lut
Route         9   e 1.315                                  \u3/n3009
LUT4        ---     0.448              D to Z              \u3/i3_4_lut_adj_35
Route         4   e 1.120                                  \u3/n941
LUT4        ---     0.448              A to Z              \u3/i3_4_lut_then_3_lut_adj_37
Route         1   e 0.020                                  \u3/n3018
MUXL5       ---     0.212           ALUT to Z              \u3/i2721
Route         3   e 1.051                                  \u3/n958
LUT4        ---     0.448              B to Z              \u3/i1_2_lut_rep_53
Route         1   e 0.788                                  \u3/n3003
LUT4        ---     0.448              D to Z              \u3/mux_155_i3_4_lut
Route         1   e 0.788                                  \u3/n986
                  --------
                    9.501  (30.0% logic, 70.0% route), 7 logic levels.


Passed:  The following path meets requirements by 990.353ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \u3/u1/key_jit_i0_i1  (from clk_c +)
   Destination:    FD1P3AX    D              \u3/score4_i0_i2  (to clk_c +)

   Delay:                   9.501ns  (30.0% logic, 70.0% route), 7 logic levels.

 Constraint Details:

      9.501ns data_path \u3/u1/key_jit_i0_i1 to \u3/score4_i0_i2 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.353ns

 Path Details: \u3/u1/key_jit_i0_i1 to \u3/score4_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u3/u1/key_jit_i0_i1 (from clk_c)
Route        16   e 1.564                                  \u3/key_jit[1]
LUT4        ---     0.448              B to Z              \u3/u1/i1_3_lut_rep_59_4_lut
Route         9   e 1.315                                  \u3/n3009
LUT4        ---     0.448              D to Z              \u3/i3_4_lut_adj_35
Route         4   e 1.120                                  \u3/n941
LUT4        ---     0.448              A to Z              \u3/i3_4_lut_then_3_lut
Route         1   e 0.020                                  \u3/n3033
MUXL5       ---     0.212           ALUT to Z              \u3/i2731
Route         3   e 1.051                                  \u3/n961
LUT4        ---     0.448              C to Z              \u3/i2_3_lut_rep_49
Route         1   e 0.788                                  \u3/n2999
LUT4        ---     0.448              C to Z              \u3/mux_171_i3_4_lut
Route         1   e 0.788                                  \u3/n982
                  --------
                    9.501  (30.0% logic, 70.0% route), 7 logic levels.


Passed:  The following path meets requirements by 990.353ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \u3/u1/key_jit_i0_i1  (from clk_c +)
   Destination:    FD1P3AX    D              \u3/score3_i0_i2  (to clk_c +)

   Delay:                   9.501ns  (30.0% logic, 70.0% route), 7 logic levels.

 Constraint Details:

      9.501ns data_path \u3/u1/key_jit_i0_i1 to \u3/score3_i0_i2 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.353ns

 Path Details: \u3/u1/key_jit_i0_i1 to \u3/score3_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \u3/u1/key_jit_i0_i1 (from clk_c)
Route        16   e 1.564                                  \u3/key_jit[1]
LUT4        ---     0.448              B to Z              \u3/u1/i1_3_lut_rep_59_4_lut
Route         9   e 1.315                                  \u3/n3009
LUT4        ---     0.448              D to Z              \u3/i3_4_lut_adj_35
Route         4   e 1.120                                  \u3/n941
LUT4        ---     0.448              A to Z              \u3/i1_3_lut
Route         1   e 0.020                                  \u3/n9
MUXL5       ---     0.212           ALUT to Z              \u3/i19
Route         3   e 1.051                                  \u3/n955
LUT4        ---     0.448              B to Z              \u3/u1/i1_2_lut
Route         1   e 0.788                                  \u3/n2761
LUT4        ---     0.448              D to Z              \u3/mux_163_i3_4_lut
Route         1   e 0.788                                  \u3/n988
                  --------
                    9.501  (30.0% logic, 70.0% route), 7 logic levels.

Report: 9.647 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk1h]                   |  1000.000 ns|     9.694 ns|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     9.647 ns|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  2021 paths, 260 nets, and 657 connections (75.2% coverage)


Peak memory: 62009344 bytes, TRCE: 1400832 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
