Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 16 08:31:53 2025
| Host         : DESKTOP-SR46PLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_AdjustCoeffsAXI_wrapper_timing_summary_routed.rpt -pb design_AdjustCoeffsAXI_wrapper_timing_summary_routed.pb -rpx design_AdjustCoeffsAXI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_AdjustCoeffsAXI_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-16  Warning           Large setup violation                           3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.197      -12.575                      3                17600        0.028        0.000                      0                17560        2.000        0.000                       0                  6626  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
clk_fpga_0                                     {0.000 5.000}        10.000          100.000         
sys_clock                                      {0.000 4.000}        8.000           125.000         
  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {0.000 19.375}       38.750          25.806          
  clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                           5.159        0.000                      0                 1584        0.058        0.000                      0                 1584        3.750        0.000                       0                   571  
sys_clock                                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1       23.436        0.000                      0                15754        0.028        0.000                      0                15754       18.125        0.000                       0                  6051  
  clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                   To Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                   --------                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  clk_fpga_0                                        37.172        0.000                      0                   20                                                                        
clk_fpga_0                                   clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1       -4.197      -12.575                      3                   23        1.562        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                   ----------                                   --------                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                            clk_fpga_0                                   clk_fpga_0                                         7.552        0.000                      0                  111        0.376        0.000                      0                  111  
**async_default**                            clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1       35.927        0.000                      0                  109        0.368        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                   
----------                                   ----------                                   --------                                   
(none)                                                                                    clk_fpga_0                                   
(none)                                       clk_fpga_0                                   clk_fpga_0                                   
(none)                                       clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  clk_fpga_0                                   
(none)                                                                                    clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  
(none)                                       clk_fpga_0                                   clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                   
----------                                   ----------                                   --------                                   
(none)                                       clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1                                               
(none)                                       clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1                                               
(none)                                                                                    clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.833ns (41.736%)  route 2.559ns (58.264%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWVALID)
                                                      1.351     4.424 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0AWVALID
                         net (fo=2, routed)           1.100     5.524    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_awvalid
    SLICE_X1Y54          LUT4 (Prop_lut4_I1_O)        0.150     5.674 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_3/O
                         net (fo=1, routed)           0.809     6.482    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_reg_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I1_O)        0.332     6.814 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.650     7.465    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg_0
    SLICE_X1Y56          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.537    12.729    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X1Y56          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.116    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X1Y56          FDPE (Setup_fdpe_C_D)       -0.067    12.624    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.833ns (43.274%)  route 2.403ns (56.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWVALID)
                                                      1.351     4.424 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0AWVALID
                         net (fo=2, routed)           1.100     5.524    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_awvalid
    SLICE_X1Y54          LUT4 (Prop_lut4_I1_O)        0.150     5.674 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_3/O
                         net (fo=1, routed)           0.809     6.482    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_reg_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I1_O)        0.332     6.814 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.494     7.309    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg_0
    SLICE_X1Y56          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.537    12.729    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X1Y56          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.116    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X1Y56          FDPE (Setup_fdpe_C_D)       -0.081    12.610    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.543ns (40.645%)  route 2.253ns (59.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390     4.463 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.400     5.862    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_bready
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.153     6.015 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[13]_i_1/O
                         net (fo=14, routed)          0.854     6.869    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]_1[0]
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.538    12.730    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.116    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X1Y50          FDRE (Setup_fdre_C_CE)      -0.408    12.284    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.543ns (40.645%)  route 2.253ns (59.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390     4.463 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.400     5.862    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_bready
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.153     6.015 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[13]_i_1/O
                         net (fo=14, routed)          0.854     6.869    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]_1[0]
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.538    12.730    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.116    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X1Y50          FDRE (Setup_fdre_C_CE)      -0.408    12.284    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.543ns (40.645%)  route 2.253ns (59.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390     4.463 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.400     5.862    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_bready
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.153     6.015 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[13]_i_1/O
                         net (fo=14, routed)          0.854     6.869    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]_1[0]
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.538    12.730    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.116    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X1Y50          FDRE (Setup_fdre_C_CE)      -0.408    12.284    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.543ns (40.645%)  route 2.253ns (59.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390     4.463 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.400     5.862    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_bready
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.153     6.015 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[13]_i_1/O
                         net (fo=14, routed)          0.854     6.869    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]_1[0]
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.538    12.730    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.116    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X1Y50          FDRE (Setup_fdre_C_CE)      -0.408    12.284    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.543ns (40.645%)  route 2.253ns (59.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390     4.463 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.400     5.862    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_bready
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.153     6.015 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[13]_i_1/O
                         net (fo=14, routed)          0.854     6.869    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]_1[0]
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.538    12.730    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.116    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X1Y50          FDRE (Setup_fdre_C_CE)      -0.408    12.284    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.543ns (40.645%)  route 2.253ns (59.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390     4.463 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.400     5.862    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_bready
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.153     6.015 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[13]_i_1/O
                         net (fo=14, routed)          0.854     6.869    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]_1[0]
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.538    12.730    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X1Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.116    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X1Y50          FDRE (Setup_fdre_C_CE)      -0.408    12.284    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.605ns (38.083%)  route 2.609ns (61.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=9, routed)           1.687     6.117    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.241 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5__0/O
                         net (fo=1, routed)           0.581     6.822    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.946 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.342     7.287    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X12Y42         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.506    12.698    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X12Y42         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X12Y42         FDPE (Setup_fdpe_C_D)       -0.045    12.730    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.605ns (38.074%)  route 2.610ns (61.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.765     3.073    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=9, routed)           1.687     6.117    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.241 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5__0/O
                         net (fo=1, routed)           0.581     6.822    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.946 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.343     7.288    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X12Y42         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.506    12.698    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X12Y42         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X12Y42         FDPE (Setup_fdpe_C_D)       -0.028    12.747    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.301%)  route 0.192ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.192     1.240    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.182    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.301%)  route 0.192ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.192     1.240    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.182    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.301%)  route 0.192ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.192     1.240    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.182    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.301%)  route 0.192ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.192     1.240    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.182    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.301%)  route 0.192ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.192     1.240    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.182    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.301%)  route 0.192ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.192     1.240    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y45          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.182    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.301%)  route 0.192ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.192     1.240    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X6Y45          RAMS32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y45          RAMS32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.182    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.301%)  route 0.192ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=58, routed)          0.192     1.240    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X6Y45          RAMS32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y45          RAMS32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.182    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.000%)  route 0.230ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.582     0.923    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X1Y52          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.230     1.294    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.893     1.263    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                      0.000     1.234    design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.088%)  route 0.261ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.582     0.923    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X1Y51          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.261     1.324    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.893     1.263    design_AdjustCoeffsAXI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                      0.000     1.234    design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y42    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y42    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y41    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y43    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y42    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y42    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y41    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y43    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y42    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y40    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  To Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.436ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.682ns  (logic 1.123ns (7.649%)  route 13.559ns (92.351%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 37.495 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.669    -0.690    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/clk
    SLICE_X32Y33         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/state_reg[2]/Q
                         net (fo=114, routed)         3.845     3.673    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_15[2]
    SLICE_X27Y50         LUT2 (Prop_lut2_I0_O)        0.149     3.822 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___79/O
                         net (fo=64, routed)          6.842    10.664    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1_0
    SLICE_X20Y14         LUT6 (Prop_lut6_I3_O)        0.332    10.996 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_59__5/O
                         net (fo=1, routed)           0.583    11.579    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_59__5_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.703 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_27__1/O
                         net (fo=2, routed)           2.290    13.993    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_27__1_n_0
    DSP48_X1Y20          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.577    37.495    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/clk
    DSP48_X1Y20          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1/CLK
                         clock pessimism              0.473    37.969    
                         clock uncertainty           -0.089    37.879    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    37.429    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                 23.436    

Slack (MET) :             23.510ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.688ns  (logic 1.196ns (8.143%)  route 13.492ns (91.857%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 37.494 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.677    -0.682    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    SLICE_X11Y34         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.263 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/Q
                         net (fo=114, routed)         4.751     4.489    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_24[2]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.321     4.810 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___68/O
                         net (fo=64, routed)          5.270    10.080    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.332    10.412 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_57__2/O
                         net (fo=1, routed)           1.014    11.426    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_57__2_n_0
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.550 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_25__4/O
                         net (fo=2, routed)           2.456    14.006    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_25__4_n_0
    DSP48_X0Y26          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.576    37.494    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    DSP48_X0Y26          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/CLK
                         clock pessimism              0.473    37.968    
                         clock uncertainty           -0.089    37.878    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    37.516    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                         -14.006    
  -------------------------------------------------------------------
                         slack                                 23.510    

Slack (MET) :             23.517ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.681ns  (logic 1.196ns (8.147%)  route 13.485ns (91.853%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 37.494 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.677    -0.682    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    SLICE_X11Y34         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.263 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/Q
                         net (fo=114, routed)         4.751     4.489    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_24[2]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.321     4.810 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___68/O
                         net (fo=64, routed)          5.711    10.521    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I3_O)        0.332    10.853 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_65__2/O
                         net (fo=1, routed)           0.689    11.542    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_65__2_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.666 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_33__4/O
                         net (fo=2, routed)           2.333    13.999    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_33__4_n_0
    DSP48_X0Y26          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.576    37.494    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    DSP48_X0Y26          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/CLK
                         clock pessimism              0.473    37.968    
                         clock uncertainty           -0.089    37.878    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    37.516    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                 23.517    

Slack (MET) :             23.521ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.593ns  (logic 1.196ns (8.196%)  route 13.397ns (91.804%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 37.498 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.677    -0.682    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    SLICE_X11Y34         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.263 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/Q
                         net (fo=114, routed)         4.751     4.489    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_24[2]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.321     4.810 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___68/O
                         net (fo=64, routed)          5.711    10.521    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I3_O)        0.332    10.853 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_65__2/O
                         net (fo=1, routed)           0.689    11.542    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_65__2_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.666 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_33__4/O
                         net (fo=2, routed)           2.245    13.911    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_33__4_n_0
    DSP48_X0Y24          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.580    37.498    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    DSP48_X0Y24          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1/CLK
                         clock pessimism              0.473    37.972    
                         clock uncertainty           -0.089    37.882    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    37.432    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                         -13.911    
  -------------------------------------------------------------------
                         slack                                 23.521    

Slack (MET) :             23.570ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 1.123ns (7.673%)  route 13.513ns (92.327%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 37.494 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.669    -0.690    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/clk
    SLICE_X32Y33         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/state_reg[2]/Q
                         net (fo=114, routed)         3.845     3.673    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_15[2]
    SLICE_X27Y50         LUT2 (Prop_lut2_I0_O)        0.149     3.822 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___79/O
                         net (fo=64, routed)          6.842    10.664    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1_0
    SLICE_X20Y14         LUT6 (Prop_lut6_I3_O)        0.332    10.996 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_59__5/O
                         net (fo=1, routed)           0.583    11.579    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_59__5_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.703 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_27__1/O
                         net (fo=2, routed)           2.243    13.946    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_27__1_n_0
    DSP48_X1Y22          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.576    37.494    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/clk
    DSP48_X1Y22          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0/CLK
                         clock pessimism              0.473    37.968    
                         clock uncertainty           -0.089    37.878    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    37.516    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                 23.570    

Slack (MET) :             23.581ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.533ns  (logic 1.196ns (8.230%)  route 13.337ns (91.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 37.498 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.677    -0.682    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    SLICE_X11Y34         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.263 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/Q
                         net (fo=114, routed)         4.751     4.489    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_24[2]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.321     4.810 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___68/O
                         net (fo=64, routed)          5.891    10.701    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I3_O)        0.332    11.033 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_62__2/O
                         net (fo=1, routed)           0.428    11.461    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_62__2_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.585 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_30__4/O
                         net (fo=2, routed)           2.266    13.851    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_30__4_n_0
    DSP48_X0Y24          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.580    37.498    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    DSP48_X0Y24          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1/CLK
                         clock pessimism              0.473    37.972    
                         clock uncertainty           -0.089    37.882    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    37.432    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                 23.581    

Slack (MET) :             23.613ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.584ns  (logic 1.196ns (8.201%)  route 13.388ns (91.799%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 37.494 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.677    -0.682    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    SLICE_X11Y34         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.263 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/Q
                         net (fo=114, routed)         4.751     4.489    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_24[2]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.321     4.810 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___68/O
                         net (fo=64, routed)          5.891    10.701    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I3_O)        0.332    11.033 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_62__2/O
                         net (fo=1, routed)           0.428    11.461    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_62__2_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.585 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_30__4/O
                         net (fo=2, routed)           2.318    13.903    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_30__4_n_0
    DSP48_X0Y26          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.576    37.494    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    DSP48_X0Y26          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/CLK
                         clock pessimism              0.473    37.968    
                         clock uncertainty           -0.089    37.878    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    37.516    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                         -13.903    
  -------------------------------------------------------------------
                         slack                                 23.613    

Slack (MET) :             23.626ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.572ns  (logic 1.196ns (8.207%)  route 13.376ns (91.793%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 37.494 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.677    -0.682    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    SLICE_X11Y34         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.263 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/state_reg[2]/Q
                         net (fo=114, routed)         4.751     4.489    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_24[2]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.321     4.810 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___68/O
                         net (fo=64, routed)          4.948     9.758    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I3_O)        0.332    10.090 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_52__2/O
                         net (fo=1, routed)           1.150    11.239    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_52__2_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.363 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_20__4/O
                         net (fo=2, routed)           2.527    13.890    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0_i_20__4_n_0
    DSP48_X0Y26          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.576    37.494    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    DSP48_X0Y26          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/CLK
                         clock pessimism              0.473    37.968    
                         clock uncertainty           -0.089    37.878    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    37.516    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                 23.626    

Slack (MET) :             23.757ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.449ns  (logic 1.123ns (7.772%)  route 13.326ns (92.228%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 37.494 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.669    -0.690    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/clk
    SLICE_X32Y33         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.172 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/state_reg[2]/Q
                         net (fo=114, routed)         3.845     3.673    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_15[2]
    SLICE_X27Y50         LUT2 (Prop_lut2_I0_O)        0.149     3.822 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___79/O
                         net (fo=64, routed)          6.134     9.956    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I3_O)        0.332    10.288 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_58__5/O
                         net (fo=1, routed)           1.075    11.363    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_58__5_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.487 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_26__1/O
                         net (fo=2, routed)           2.273    13.760    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0_i_26__1_n_0
    DSP48_X1Y22          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.576    37.494    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/clk
    DSP48_X1Y22          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0/CLK
                         clock pessimism              0.473    37.968    
                         clock uncertainty           -0.089    37.878    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    37.516    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 23.757    

Slack (MET) :             23.784ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.243ns  (logic 1.142ns (8.018%)  route 13.101ns (91.982%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 37.484 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.750    -0.609    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/clk
    SLICE_X38Y35         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.091 f  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/state_reg[0]/Q
                         net (fo=114, routed)         3.783     3.692    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/state_33[0]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.152     3.844 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___57/O
                         net (fo=64, routed)          5.888     9.732    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__1_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I3_O)        0.348    10.080 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0_i_16/O
                         net (fo=1, routed)           0.944    11.024    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0_i_16_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.148 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0_i_1__7/O
                         net (fo=8, routed)           2.486    13.634    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0_i_1__7_n_0
    DSP48_X1Y27          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.566    37.484    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/clk
    DSP48_X1Y27          DSP48E1                                      r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0/CLK
                         clock pessimism              0.473    37.958    
                         clock uncertainty           -0.089    37.868    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    37.418    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0
  -------------------------------------------------------------------
                         required time                         37.418    
                         arrival time                         -13.634    
  -------------------------------------------------------------------
                         slack                                 23.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/in_z1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/in_z2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.421%)  route 0.217ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.562    -0.499    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/clk
    SLICE_X21Y4          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/in_z1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/in_z1_reg[13]/Q
                         net (fo=2, routed)           0.217    -0.141    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/in_z1[13]
    SLICE_X22Y3          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/in_z2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.830    -0.733    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/clk
    SLICE_X22Y3          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/in_z2_reg[13]/C
                         clock pessimism              0.498    -0.235    
    SLICE_X22Y3          FDRE (Hold_fdre_C_D)         0.066    -0.169    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/in_z2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/iir_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.608%)  route 0.224ns (61.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.562    -0.499    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/clk
    SLICE_X21Y45         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/iir_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/iir_out_reg[26]/Q
                         net (fo=4, routed)           0.224    -0.134    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/D[26]
    SLICE_X23Y48         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.831    -0.732    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/clk
    SLICE_X23Y48         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[26]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y48         FDRE (Hold_fdre_C_D)         0.070    -0.164    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[26]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.877%)  route 0.210ns (50.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.569    -0.492    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X6Y49          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/Q
                         net (fo=2, routed)           0.210    -0.118    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[3]
    SLICE_X8Y50          LUT3 (Prop_lut3_I0_O)        0.045    -0.073 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[3]
    SLICE_X8Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.832    -0.731    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism              0.503    -0.228    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121    -0.107    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/iir_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.295%)  route 0.227ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.565    -0.496    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/clk
    SLICE_X19Y6          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/temp_reg[22]/Q
                         net (fo=5, routed)           0.227    -0.128    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/temp_reg[31]_0[22]
    SLICE_X23Y7          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/iir_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.829    -0.734    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/clk
    SLICE_X23Y7          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/iir_out_reg[22]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.070    -0.166    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/iir_out_reg[22]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/iir_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.069%)  route 0.229ns (61.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.558    -0.503    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    SLICE_X17Y58         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/iir_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/iir_out_reg[23]/Q
                         net (fo=4, routed)           0.229    -0.132    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/D[23]
    SLICE_X23Y58         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.824    -0.739    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/clk
    SLICE_X23Y58         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_in_reg[23]/C
                         clock pessimism              0.498    -0.241    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.070    -0.171    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_in_reg[23]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/iir_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.669%)  route 0.233ns (62.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.563    -0.498    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/clk
    SLICE_X21Y47         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/iir_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/iir_out_reg[28]/Q
                         net (fo=4, routed)           0.233    -0.124    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/D[28]
    SLICE_X23Y48         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.831    -0.732    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/clk
    SLICE_X23Y48         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[28]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y48         FDRE (Hold_fdre_C_D)         0.070    -0.164    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[28]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/iir_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/out_z2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.521%)  route 0.204ns (55.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.562    -0.499    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/clk
    SLICE_X20Y3          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/iir_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/iir_out_reg[10]/Q
                         net (fo=4, routed)           0.204    -0.130    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/Q[10]
    SLICE_X24Y1          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/out_z2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.831    -0.732    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/clk
    SLICE_X24Y1          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/out_z2_reg[10]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X24Y1          FDRE (Hold_fdre_C_D)         0.063    -0.171    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/out_z2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/iir_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.469%)  route 0.222ns (57.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.554    -0.507    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/clk
    SLICE_X20Y60         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_reg[14]/Q
                         net (fo=5, routed)           0.222    -0.121    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_reg[31]_0[14]
    SLICE_X25Y59         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/iir_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.824    -0.739    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/clk
    SLICE_X25Y59         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/iir_out_reg[14]/C
                         clock pessimism              0.498    -0.241    
    SLICE_X25Y59         FDRE (Hold_fdre_C_D)         0.070    -0.171    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/iir_out_reg[14]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/iir_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.647%)  route 0.244ns (63.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.559    -0.502    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/clk
    SLICE_X17Y54         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/iir_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/iir_out_reg[6]/Q
                         net (fo=4, routed)           0.244    -0.117    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/D[6]
    SLICE_X23Y54         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.825    -0.738    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/clk
    SLICE_X23Y54         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_in_reg[6]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X23Y54         FDRE (Hold_fdre_C_D)         0.072    -0.168    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/iir_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.930%)  route 0.241ns (63.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.563    -0.498    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/clk
    SLICE_X21Y47         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/iir_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/iir_out_reg[30]/Q
                         net (fo=4, routed)           0.241    -0.116    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/D[30]
    SLICE_X23Y50         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.826    -0.737    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/clk
    SLICE_X23Y50         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[30]/C
                         clock pessimism              0.503    -0.234    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.066    -0.168    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/temp_in_reg[30]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
Waveform(ns):       { 0.000 19.375 }
Period(ns):         38.750
Sources:            { design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         38.750      36.595     BUFGCTRL_X0Y16   design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         38.750      37.501     MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         38.750      37.750     SLICE_X11Y48     design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         38.750      37.750     SLICE_X5Y31      design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         38.750      37.750     SLICE_X5Y31      design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         38.750      37.750     SLICE_X5Y31      design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/axi_araddr_reg[2]_rep__0/C
Min Period        n/a     FDSE/C              n/a            1.000         38.750      37.750     SLICE_X9Y31      design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         38.750      37.750     SLICE_X9Y30      design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         38.750      37.750     SLICE_X9Y30      design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/axi_araddr_reg[3]_rep__0/C
Min Period        n/a     FDSE/C              n/a            1.000         38.750      37.750     SLICE_X9Y30      design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/axi_araddr_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       38.750      174.610    MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.375      18.125     SLICE_X6Y40      design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1
  To Clock:  clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       37.172ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.172ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        1.483ns  (logic 0.456ns (30.749%)  route 1.027ns (69.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.027     1.483    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y44          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)       -0.095    38.655    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                 37.172    

Slack (MET) :             37.394ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        1.309ns  (logic 0.518ns (39.586%)  route 0.791ns (60.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.791     1.309    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y54          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)       -0.047    38.703    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         38.703    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                 37.394    

Slack (MET) :             37.437ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        1.047ns  (logic 0.419ns (40.028%)  route 0.628ns (59.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39                                      0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.628     1.047    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y38         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)       -0.266    38.484    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 37.437    

Slack (MET) :             37.438ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        1.219ns  (logic 0.518ns (42.501%)  route 0.701ns (57.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39                                      0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.701     1.219    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X11Y39         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)       -0.093    38.657    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 37.438    

Slack (MET) :             37.517ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.447%)  route 0.730ns (61.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.730     1.186    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X0Y55          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)       -0.047    38.703    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         38.703    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 37.517    

Slack (MET) :             37.517ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y59          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)       -0.222    38.528    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 37.517    

Slack (MET) :             37.551ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (45.025%)  route 0.512ns (54.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.512     0.931    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y42          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.268    38.482    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 37.551    

Slack (MET) :             37.562ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.708%)  route 0.637ns (58.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.637     1.093    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y42          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.095    38.655    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 37.562    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        0.940ns  (logic 0.478ns (50.864%)  route 0.462ns (49.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.462     0.940    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y52          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X0Y52          FDRE (Setup_fdre_C_D)       -0.218    38.532    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.611ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.750ns  (MaxDelay Path 38.750ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.663%)  route 0.588ns (56.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 38.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.588     1.044    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   38.750    38.750    
    SLICE_X2Y43          FDRE (Setup_fdre_C_D)       -0.095    38.655    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 37.611    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -4.197ns,  Total Violation      -12.575ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.197ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@271.250ns - clk_fpga_0 rise@270.000ns)
  Data Path Delay:        0.895ns  (logic 0.580ns (64.780%)  route 0.315ns (35.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 269.961 - 271.250 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 273.023 - 270.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    270.000   270.000 r  
    PS7_X0Y0             PS7                          0.000   270.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   271.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   271.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715   273.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456   273.479 f  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.315   273.794    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aresetn
    SLICE_X5Y30          LUT1 (Prop_lut1_I0_O)        0.124   273.918 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1/O
                         net (fo=1, routed)           0.000   273.918    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                    271.250   271.250 r  
    L16                                               0.000   271.250 r  sys_clock (IN)
                         net (fo=0)                   0.000   271.250    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   272.671 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   273.833    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   266.728 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   268.327    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   268.418 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.543   269.961    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                         clock pessimism              0.000   269.961    
                         clock uncertainty           -0.272   269.690    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.032   269.722    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg
  -------------------------------------------------------------------
                         required time                        269.722    
                         arrival time                        -273.918    
  -------------------------------------------------------------------
                         slack                                 -4.197    

Slack (VIOLATED) :        -4.193ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@271.250ns - clk_fpga_0 rise@270.000ns)
  Data Path Delay:        0.890ns  (logic 0.580ns (65.143%)  route 0.310ns (34.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 269.961 - 271.250 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 273.023 - 270.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    270.000   270.000 r  
    PS7_X0Y0             PS7                          0.000   270.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   271.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   271.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715   273.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456   273.479 f  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.310   273.789    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.124   273.913 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1/O
                         net (fo=1, routed)           0.000   273.913    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_1
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                    271.250   271.250 r  
    L16                                               0.000   271.250 r  sys_clock (IN)
                         net (fo=0)                   0.000   271.250    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   272.671 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   273.833    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   266.728 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   268.327    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   268.418 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.543   269.961    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                         clock pessimism              0.000   269.961    
                         clock uncertainty           -0.272   269.690    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.031   269.721    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv
  -------------------------------------------------------------------
                         required time                        269.721    
                         arrival time                        -273.913    
  -------------------------------------------------------------------
                         slack                                 -4.193    

Slack (VIOLATED) :        -4.185ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@271.250ns - clk_fpga_0 rise@270.000ns)
  Data Path Delay:        0.809ns  (logic 0.456ns (56.361%)  route 0.353ns (43.639%))
  Logic Levels:           0  
  Clock Path Skew:        -4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 269.961 - 271.250 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 273.023 - 270.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    270.000   270.000 r  
    PS7_X0Y0             PS7                          0.000   270.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   271.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   271.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715   273.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456   273.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.353   273.832    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                    271.250   271.250 r  
    L16                                               0.000   271.250 r  sys_clock (IN)
                         net (fo=0)                   0.000   271.250    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   272.671 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   273.833    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   266.728 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   268.327    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   268.418 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.543   269.961    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.000   269.961    
                         clock uncertainty           -0.272   269.690    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)       -0.043   269.647    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                        269.647    
                         arrival time                        -273.832    
  -------------------------------------------------------------------
                         slack                                 -4.185    

Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.025%)  route 0.846ns (64.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38                                      0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.846     1.302    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X13Y39         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.072ns  (logic 0.478ns (44.606%)  route 0.594ns (55.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.072    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y53          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)       -0.274     9.726    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.081ns  (logic 0.478ns (44.223%)  route 0.603ns (55.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.603     1.081    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y61          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)       -0.214     9.786    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.765ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.433%)  route 0.622ns (54.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.622     1.140    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X5Y61          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)       -0.095     9.905    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  8.765    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.834%)  route 0.637ns (55.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.637     1.155    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y61          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)       -0.047     9.953    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.708%)  route 0.637ns (58.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.093    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y60          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y60          FDRE (Setup_fdre_C_D)       -0.095     9.905    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53                                       0.000     0.000 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.574     1.092    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X1Y55          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)       -0.093     9.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  8.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           0  
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.192    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.845    -0.718    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.272    -0.446    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.076    -0.370    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.933%)  route 0.124ns (40.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.124     1.182    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.045     1.227 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.227    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_1
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.845    -0.718    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.272    -0.446    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.092    -0.354    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.360%)  route 0.127ns (40.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 f  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.127     1.185    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aresetn
    SLICE_X5Y30          LUT1 (Prop_lut1_I0_O)        0.045     1.230 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1/O
                         net (fo=1, routed)           0.000     1.230    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.845    -0.718    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X5Y30          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.272    -0.446    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.092    -0.354    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.584    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.456ns (24.438%)  route 1.410ns (75.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.710     3.018    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDPE (Prop_fdpe_C_Q)         0.456     3.474 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.410     4.884    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y53          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.537    12.729    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X1Y53          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X1Y53          FDCE (Recov_fdce_C_CLR)     -0.405    12.436    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.456ns (27.252%)  route 1.217ns (72.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.710     3.018    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDPE (Prop_fdpe_C_Q)         0.456     3.474 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.217     4.691    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y55          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.541    12.733    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X2Y55          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X2Y55          FDCE (Recov_fdce_C_CLR)     -0.405    12.404    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.456ns (27.252%)  route 1.217ns (72.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.710     3.018    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDPE (Prop_fdpe_C_Q)         0.456     3.474 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.217     4.691    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y55          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.541    12.733    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X2Y55          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X2Y55          FDCE (Recov_fdce_C_CLR)     -0.405    12.404    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.456ns (26.916%)  route 1.238ns (73.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.674     2.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X15Y39         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDPE (Prop_fdpe_C_Q)         0.456     3.438 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.238     4.676    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y42         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.506    12.698    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X12Y42         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X12Y42         FDPE (Recov_fdpe_C_PRE)     -0.361    12.414    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.456ns (26.916%)  route 1.238ns (73.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.674     2.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X15Y39         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDPE (Prop_fdpe_C_Q)         0.456     3.438 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.238     4.676    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X12Y42         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.506    12.698    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X12Y42         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X12Y42         FDPE (Recov_fdpe_C_PRE)     -0.361    12.414    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.456ns (26.916%)  route 1.238ns (73.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.674     2.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X15Y39         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDPE (Prop_fdpe_C_Q)         0.456     3.438 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.238     4.676    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X12Y42         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.506    12.698    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X12Y42         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X12Y42         FDPE (Recov_fdpe_C_PRE)     -0.361    12.414    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.456ns (27.252%)  route 1.217ns (72.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.710     3.018    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDPE (Prop_fdpe_C_Q)         0.456     3.474 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.217     4.691    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y55          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.541    12.733    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X2Y55          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X2Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    12.450    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.456ns (27.252%)  route 1.217ns (72.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.710     3.018    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDPE (Prop_fdpe_C_Q)         0.456     3.474 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.217     4.691    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y55          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.541    12.733    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X2Y55          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X2Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    12.450    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.831ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.456ns (28.744%)  route 1.130ns (71.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.710     3.018    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDPE (Prop_fdpe_C_Q)         0.456     3.474 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.130     4.604    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y54          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.537    12.729    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X1Y54          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X1Y54          FDCE (Recov_fdce_C_CLR)     -0.405    12.436    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  7.831    

Slack (MET) :             7.831ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.456ns (28.744%)  route 1.130ns (71.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.710     3.018    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDPE (Prop_fdpe_C_Q)         0.456     3.474 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.130     4.604    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y54          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.537    12.729    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X1Y54          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X1Y54          FDCE (Recov_fdce_C_CLR)     -0.405    12.436    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  7.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.507%)  route 0.160ns (55.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.585     0.926    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.213    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y45          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.851     1.221    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X0Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.121     0.838    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.507%)  route 0.160ns (55.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.585     0.926    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.213    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y45          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.851     1.221    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X0Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.121     0.838    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.507%)  route 0.160ns (55.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.585     0.926    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.213    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y45          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.851     1.221    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X0Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.121     0.838    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.582%)  route 0.206ns (59.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.206     1.254    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y44          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X8Y44          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.582%)  route 0.206ns (59.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.206     1.254    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y44          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X8Y44          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.582%)  route 0.206ns (59.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.206     1.254    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y44          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X8Y44          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.582%)  route 0.206ns (59.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.206     1.254    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y44          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X8Y44          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.582%)  route 0.206ns (59.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.206     1.254    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y44          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X8Y44          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.582%)  route 0.206ns (59.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.206     1.254    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y44          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X8Y44          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.507%)  route 0.160ns (55.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.585     0.926    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.213    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y45          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.851     1.221    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y45          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X1Y45          FDCE (Remov_fdce_C_CLR)     -0.146     0.813    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  To Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.927ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.456ns (19.823%)  route 1.844ns (80.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 37.469 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.731    -0.628    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X5Y46          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDPE (Prop_fdpe_C_Q)         0.456    -0.172 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.844     1.673    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.551    37.469    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y38          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.625    38.094    
                         clock uncertainty           -0.089    38.005    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.405    37.600    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         37.600    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 35.927    

Slack (MET) :             35.973ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.456ns (19.823%)  route 1.844ns (80.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 37.469 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.731    -0.628    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X5Y46          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDPE (Prop_fdpe_C_Q)         0.456    -0.172 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.844     1.673    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.551    37.469    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y38          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.625    38.094    
                         clock uncertainty           -0.089    38.005    
    SLICE_X2Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    37.646    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.646    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 35.973    

Slack (MET) :             35.973ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.456ns (19.823%)  route 1.844ns (80.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 37.469 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.731    -0.628    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X5Y46          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDPE (Prop_fdpe_C_Q)         0.456    -0.172 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.844     1.673    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.551    37.469    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y38          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.625    38.094    
                         clock uncertainty           -0.089    38.005    
    SLICE_X2Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    37.646    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         37.646    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 35.973    

Slack (MET) :             35.973ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.456ns (19.823%)  route 1.844ns (80.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 37.469 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.731    -0.628    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X5Y46          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDPE (Prop_fdpe_C_Q)         0.456    -0.172 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.844     1.673    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y38          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.551    37.469    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y38          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.625    38.094    
                         clock uncertainty           -0.089    38.005    
    SLICE_X2Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    37.646    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         37.646    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 35.973    

Slack (MET) :             36.197ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.415%)  route 1.578ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 37.456 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.713    -0.646    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X2Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_fdpe_C_Q)         0.456    -0.190 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.578     1.389    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y53          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.538    37.456    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X3Y53          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.625    38.080    
                         clock uncertainty           -0.089    37.991    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    37.586    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         37.586    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 36.197    

Slack (MET) :             36.197ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.415%)  route 1.578ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 37.456 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.713    -0.646    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X2Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_fdpe_C_Q)         0.456    -0.190 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.578     1.389    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y53          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.538    37.456    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X3Y53          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.625    38.080    
                         clock uncertainty           -0.089    37.991    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    37.586    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         37.586    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 36.197    

Slack (MET) :             36.197ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.415%)  route 1.578ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 37.456 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.713    -0.646    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X2Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_fdpe_C_Q)         0.456    -0.190 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.578     1.389    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y53          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.538    37.456    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X3Y53          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.625    38.080    
                         clock uncertainty           -0.089    37.991    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    37.586    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         37.586    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 36.197    

Slack (MET) :             36.197ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.415%)  route 1.578ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 37.456 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.713    -0.646    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X2Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_fdpe_C_Q)         0.456    -0.190 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.578     1.389    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y53          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.538    37.456    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X3Y53          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.625    38.080    
                         clock uncertainty           -0.089    37.991    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    37.586    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         37.586    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 36.197    

Slack (MET) :             36.197ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.415%)  route 1.578ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 37.456 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.713    -0.646    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X2Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_fdpe_C_Q)         0.456    -0.190 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.578     1.389    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y53          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.538    37.456    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X3Y53          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.625    38.080    
                         clock uncertainty           -0.089    37.991    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    37.586    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.586    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 36.197    

Slack (MET) :             36.197ns  (required time - arrival time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            38.750ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@38.750ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.415%)  route 1.578ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 37.456 - 38.750 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.713    -0.646    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X2Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_fdpe_C_Q)         0.456    -0.190 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.578     1.389    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X3Y53          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                     38.750    38.750 r  
    L16                                               0.000    38.750 r  sys_clock (IN)
                         net (fo=0)                   0.000    38.750    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    40.171 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.333    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    34.228 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    35.827    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.918 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.538    37.456    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X3Y53          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.625    38.080    
                         clock uncertainty           -0.089    37.991    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    37.586    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.586    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 36.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.416%)  route 0.169ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.562    -0.499    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X17Y37         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169    -0.188    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y37         FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.829    -0.734    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X14Y37         FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.416%)  route 0.169ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.562    -0.499    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X17Y37         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169    -0.188    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y37         FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.829    -0.734    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X14Y37         FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.416%)  route 0.169ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.562    -0.499    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X17Y37         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169    -0.188    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y37         FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.829    -0.734    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X14Y37         FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.416%)  route 0.169ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.562    -0.499    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X17Y37         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169    -0.188    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y37         FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.829    -0.734    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X14Y37         FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.416%)  route 0.169ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.562    -0.499    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X17Y37         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169    -0.188    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y37         FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.829    -0.734    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X14Y37         FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.935%)  route 0.177ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.569    -0.492    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y47          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.364 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177    -0.187    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X8Y47          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.837    -0.726    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X8Y47          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.269    -0.457    
    SLICE_X8Y47          FDCE (Remov_fdce_C_CLR)     -0.121    -0.578    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.935%)  route 0.177ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.569    -0.492    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y47          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.364 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177    -0.187    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X8Y47          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.837    -0.726    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X8Y47          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.269    -0.457    
    SLICE_X8Y47          FDCE (Remov_fdce_C_CLR)     -0.121    -0.578    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.825%)  route 0.151ns (54.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.580    -0.481    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDPE (Prop_fdpe_C_Q)         0.128    -0.353 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151    -0.201    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X1Y58          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.847    -0.716    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y58          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.268    -0.448    
    SLICE_X1Y58          FDCE (Remov_fdce_C_CLR)     -0.146    -0.594    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.825%)  route 0.151ns (54.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.580    -0.481    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDPE (Prop_fdpe_C_Q)         0.128    -0.353 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151    -0.201    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X1Y58          FDCE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.847    -0.716    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X1Y58          FDCE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.268    -0.448    
    SLICE_X1Y58          FDCE (Remov_fdce_C_CLR)     -0.146    -0.594    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns - clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.935%)  route 0.177ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.569    -0.492    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y47          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.364 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177    -0.187    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X8Y47          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.837    -0.726    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X8Y47          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.269    -0.457    
    SLICE_X8Y47          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.582    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.395    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.793ns  (logic 0.124ns (6.918%)  route 1.669ns (93.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.669     1.669    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     1.793 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.793    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y20          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.536     2.728    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y20          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.045ns (6.662%)  route 0.631ns (93.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.631     0.631    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.676 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.676    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y20          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.840     1.210    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y20          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.744ns  (logic 0.580ns (15.493%)  route 3.164ns (84.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.661     6.767    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y57          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.495     2.687    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y57          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.744ns  (logic 0.580ns (15.493%)  route 3.164ns (84.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.661     6.767    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y57          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.495     2.687    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y57          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.353ns  (logic 0.580ns (17.299%)  route 2.773ns (82.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.270     6.376    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y59          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.539     2.731    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.353ns  (logic 0.580ns (17.299%)  route 2.773ns (82.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.270     6.376    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y59          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.539     2.731    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.080ns  (logic 0.580ns (18.833%)  route 2.500ns (81.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.997     6.103    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y44         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.507     2.700    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.080ns  (logic 0.580ns (18.833%)  route 2.500ns (81.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.997     6.103    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y44         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.507     2.700    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.194%)  route 2.292ns (79.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.789     5.895    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X11Y38         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.504     2.696    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X11Y38         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.194%)  route 2.292ns (79.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.789     5.895    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X11Y38         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.504     2.696    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X11Y38         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.775ns  (logic 0.580ns (20.899%)  route 2.195ns (79.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.693     5.798    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y45          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.551     2.743    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.775ns  (logic 0.580ns (20.899%)  route 2.195ns (79.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.693     5.798    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y45          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.551     2.743    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.632%)  route 0.932ns (83.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.271     2.035    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y45          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.853     1.223    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.632%)  route 0.932ns (83.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.271     2.035    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y45          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.853     1.223    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.257%)  route 1.033ns (84.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.371     2.136    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X11Y38         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.832     1.202    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X11Y38         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.257%)  route 1.033ns (84.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.371     2.136    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X11Y38         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.832     1.202    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X11Y38         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.186ns (14.411%)  route 1.105ns (85.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.443     2.207    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y44         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.186ns (14.411%)  route 1.105ns (85.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.443     2.207    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y44         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.834     1.204    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.186ns (13.402%)  route 1.202ns (86.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.540     2.304    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y59          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.851     1.221    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.186ns (13.402%)  route 1.202ns (86.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.540     2.304    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y59          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.851     1.221    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.186ns (11.642%)  route 1.412ns (88.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.750     2.514    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y57          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.832     1.202    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y57          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.186ns (11.642%)  route 1.412ns (88.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.917    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.662     1.719    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.750     2.514    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y57          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.832     1.202    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y57          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  To Clock:  clk_fpga_0

Max Delay            66 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.084ns  (logic 1.314ns (63.063%)  route 0.770ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.714    -0.645    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X4Y53          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     0.669 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.770     1.439    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11_n_4
    SLICE_X3Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.542     2.734    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X3Y50          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 1.343ns (64.521%)  route 0.738ns (35.479%))
  Logic Levels:           0  
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.682    -0.677    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X6Y39          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.666 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/O
                         net (fo=1, routed)           0.738     1.405    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41_n_3
    SLICE_X9Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.507     2.700    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X9Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 1.309ns (63.291%)  route 0.759ns (36.709%))
  Logic Levels:           0  
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.682    -0.677    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X6Y39          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     0.632 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/O
                         net (fo=1, routed)           0.759     1.392    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41_n_0
    SLICE_X9Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.507     2.700    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X9Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[37]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.062ns  (logic 1.344ns (65.188%)  route 0.718ns (34.812%))
  Logic Levels:           0  
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.682    -0.677    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/WCLK
    SLICE_X8Y40          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     0.667 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/RAMA/O
                         net (fo=1, routed)           0.718     1.385    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46_n_1
    SLICE_X9Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.507     2.700    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X9Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 1.336ns (65.079%)  route 0.717ns (34.921%))
  Logic Levels:           0  
  Clock Path Skew:        3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.682    -0.677    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X8Y39          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.659 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/O
                         net (fo=1, routed)           0.717     1.376    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29_n_5
    SLICE_X9Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.506     2.698    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X9Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.027ns  (logic 1.336ns (65.922%)  route 0.691ns (34.078%))
  Logic Levels:           0  
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.682    -0.677    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/WCLK
    SLICE_X8Y40          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.659 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46/RAMC/O
                         net (fo=1, routed)           0.691     1.350    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_46_n_5
    SLICE_X9Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.507     2.700    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X9Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 1.314ns (65.661%)  route 0.687ns (34.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.681    -0.678    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X8Y38          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     0.636 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/O
                         net (fo=1, routed)           0.687     1.324    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35_n_4
    SLICE_X9Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.506     2.698    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X9Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.999ns  (logic 1.309ns (65.481%)  route 0.690ns (34.519%))
  Logic Levels:           0  
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.681    -0.678    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y38         RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     0.631 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.690     1.321    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11_n_0
    SLICE_X8Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.506     2.698    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X8Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 1.317ns (67.311%)  route 0.640ns (32.689%))
  Logic Levels:           0  
  Clock Path Skew:        3.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.714    -0.645    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X4Y53          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     0.672 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.640     1.312    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11_n_2
    SLICE_X3Y52          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.542     2.734    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X3Y52          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.983ns  (logic 1.317ns (66.426%)  route 0.666ns (33.574%))
  Logic Levels:           0  
  Clock Path Skew:        3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.681    -0.678    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X8Y38          RAMD32                                       r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     0.639 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/O
                         net (fo=1, routed)           0.666     1.305    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35_n_2
    SLICE_X6Y42          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.505     2.697    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X6Y42          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.337ns (45.984%)  route 0.396ns (54.016%))
  Logic Levels:           0  
  Clock Path Skew:        4.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.508    -1.324    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y42          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.337    -0.987 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.396    -0.591    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X8Y42          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.680     2.988    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y42          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.367ns (48.816%)  route 0.385ns (51.184%))
  Logic Levels:           0  
  Clock Path Skew:        4.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.508    -1.324    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X13Y39         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.367    -0.957 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.385    -0.572    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y39         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.674     2.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y39         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.367ns (48.810%)  route 0.385ns (51.190%))
  Logic Levels:           0  
  Clock Path Skew:        4.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.509    -1.323    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.385    -0.571    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X8Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.681     2.989    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X8Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.367ns (49.574%)  route 0.373ns (50.426%))
  Logic Levels:           0  
  Clock Path Skew:        4.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.536    -1.296    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y59          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.367    -0.929 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373    -0.556    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y60          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y60          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.737ns  (logic 0.367ns (49.788%)  route 0.370ns (50.212%))
  Logic Levels:           0  
  Clock Path Skew:        4.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.553    -1.279    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.367    -0.912 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.370    -0.542    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X1Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.722     3.030    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.367ns (46.239%)  route 0.427ns (53.761%))
  Logic Levels:           0  
  Clock Path Skew:        4.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.499    -1.333    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X17Y37         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDPE (Prop_fdpe_C_Q)         0.367    -0.966 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.427    -0.539    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X14Y39         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.674     2.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X14Y39         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.385ns (49.821%)  route 0.388ns (50.179%))
  Logic Levels:           0  
  Clock Path Skew:        4.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    -1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.539    -1.293    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y51          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.385    -0.908 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.388    -0.521    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y52          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.713     3.021    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y52          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.757ns  (logic 0.367ns (48.451%)  route 0.390ns (51.549%))
  Logic Levels:           0  
  Clock Path Skew:        4.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    -1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.554    -1.278    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X5Y46          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDPE (Prop_fdpe_C_Q)         0.367    -0.911 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.390    -0.520    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X1Y46          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.723     3.031    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X1Y46          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.367ns (46.962%)  route 0.414ns (53.038%))
  Logic Levels:           0  
  Clock Path Skew:        4.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    -1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.538    -1.294    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y56          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.367    -0.927 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.414    -0.513    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y56          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.717     3.025    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y56          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.772ns  (logic 0.337ns (43.676%)  route 0.435ns (56.324%))
  Logic Levels:           0  
  Clock Path Skew:        4.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.553    -1.279    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.337    -0.942 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.435    -0.507    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y42          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.727     3.035    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y42          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 0.124ns (3.776%)  route 3.160ns (96.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.201     2.201    design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y7           LUT1 (Prop_lut1_I0_O)        0.124     2.325 r  design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.959     3.284    design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y5           FDRE                                         r  design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.554    -1.278    design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y5           FDRE                                         r  design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.045ns (3.652%)  route 1.187ns (96.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.847     0.847    design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y7           LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.340     1.232    design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y5           FDRE                                         r  design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.855    -0.708    design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y5           FDRE                                         r  design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1

Max Delay           107 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 0.580ns (15.922%)  route 3.063ns (84.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.560     6.666    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y59          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.491    -1.341    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 0.580ns (15.922%)  route 3.063ns (84.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.560     6.666    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y59          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.491    -1.341    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.500ns  (logic 0.580ns (16.570%)  route 2.920ns (83.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.418     6.523    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y58          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.537    -1.295    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.500ns  (logic 0.580ns (16.570%)  route 2.920ns (83.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.418     6.523    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y58          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.537    -1.295    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y58          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.226ns  (logic 0.580ns (17.976%)  route 2.646ns (82.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.144     6.249    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y47          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.510    -1.322    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y47          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.226ns  (logic 0.580ns (17.976%)  route 2.646ns (82.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          1.144     6.249    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y47          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.510    -1.322    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y47          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 0.580ns (19.363%)  route 2.415ns (80.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.913     6.018    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y47          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.555    -1.277    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y47          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 0.580ns (19.363%)  route 2.415ns (80.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.913     6.018    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y47          FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.555    -1.277    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y47          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.877%)  route 2.338ns (80.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.835     5.941    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y37         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.506    -1.326    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.877%)  route 2.338ns (80.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.715     3.023    design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y29          FDRE                                         r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.503     4.982    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.106 f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=20, routed)          0.835     5.941    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y37         FDPE                                         f  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.506    -1.326    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y37         FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.128ns (44.038%)  route 0.163ns (55.962%))
  Logic Levels:           0  
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.564     0.905    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X13Y38         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.163     1.195    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X13Y36         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.831    -0.732    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y36         FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.770%)  route 0.164ns (56.230%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y44          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.128     1.035 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.164     1.199    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y45          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.836    -0.727    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y45          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y44          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.165     1.213    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.836    -0.727    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y44          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.165     1.213    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X7Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.836    -0.727    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y43          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.100%)  route 0.172ns (54.900%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.566     0.907    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y44          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.172     1.219    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y46          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.836    -0.727    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y46          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.585%)  route 0.173ns (57.415%))
  Logic Levels:           0  
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.582     0.923    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.173     1.223    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.854    -0.709    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.026%)  route 0.165ns (53.974%))
  Logic Levels:           0  
  Clock Path Skew:        -1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.583     0.924    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y54          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.165     1.230    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y55          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.848    -0.715    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y55          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.241%)  route 0.185ns (56.759%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.580     0.921    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y59          FDPE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDPE (Prop_fdpe_C_Q)         0.141     1.062 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.185     1.247    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X1Y57          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.847    -0.716    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X1Y57          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.678%)  route 0.189ns (57.322%))
  Logic Levels:           0  
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.582     0.923    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.189     1.253    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X2Y40          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.854    -0.709    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y40          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.661%)  route 0.190ns (57.339%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_AdjustCoeffsAXI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.582     0.923    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y41          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.190     1.253    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X1Y40          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.852    -0.711    design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y40          FDRE                                         r  design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_lr_dac_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.237ns  (logic 4.124ns (66.132%)  route 2.112ns (33.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.755    -0.604    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y10         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/Q
                         net (fo=4, routed)           2.112     1.928    i2s_lr_dac_0_OBUF
    U20                  OBUF (Prop_obuf_I_O)         3.705     5.633 r  i2s_lr_dac_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.633    i2s_lr_dac_0
    U20                                                               r  i2s_lr_dac_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_bclk_dac_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.083ns  (logic 4.139ns (68.032%)  route 1.945ns (31.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.755    -0.604    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y10         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           1.945     1.760    i2s_bclk_dac_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.720     5.480 r  i2s_bclk_dac_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.480    i2s_bclk_dac_0
    V20                                                               r  i2s_bclk_dac_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_lr_adc_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 4.137ns (68.615%)  route 1.892ns (31.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.755    -0.604    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y10         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/Q
                         net (fo=4, routed)           1.892     1.708    i2s_lr_adc_0_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.718     5.426 r  i2s_lr_adc_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.426    i2s_lr_adc_0
    Y19                                                               r  i2s_lr_adc_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_mclk_dac_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.963ns  (logic 3.993ns (66.963%)  route 1.970ns (33.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.749    -0.610    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y16         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.154 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/Q
                         net (fo=3, routed)           1.970     1.816    i2s_mclk_dac_0_OBUF
    T20                  OBUF (Prop_obuf_I_O)         3.537     5.354 r  i2s_mclk_dac_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.354    i2s_mclk_dac_0
    T20                                                               r  i2s_mclk_dac_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/i2s_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_dout_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 4.065ns (69.066%)  route 1.821ns (30.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.745    -0.614    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/clk
    SLICE_X42Y19         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/i2s_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.096 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/i2s_dout_reg/Q
                         net (fo=2, routed)           1.821     1.725    i2s_dout_0_OBUF
    W20                  OBUF (Prop_obuf_I_O)         3.547     5.271 r  i2s_dout_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.271    i2s_dout_0
    W20                                                               r  i2s_dout_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_bclk_adc_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 4.122ns (70.181%)  route 1.751ns (29.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.755    -0.604    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y10         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           1.751     1.567    i2s_bclk_adc_0_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.703     5.269 r  i2s_bclk_adc_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.269    i2s_bclk_adc_0
    W18                                                               r  i2s_bclk_adc_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_mclk_adc_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.696ns  (logic 4.009ns (70.385%)  route 1.687ns (29.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.749    -0.610    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y16         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.154 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/Q
                         net (fo=3, routed)           1.687     1.533    i2s_mclk_adc_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.553     5.086 r  i2s_mclk_adc_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.086    i2s_mclk_adc_0
    Y18                                                               r  i2s_mclk_adc_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_mclk_adc_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.395ns (79.764%)  route 0.354ns (20.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.589    -0.472    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y16         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/Q
                         net (fo=3, routed)           0.354     0.023    i2s_mclk_adc_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.254     1.277 r  i2s_mclk_adc_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.277    i2s_mclk_adc_0
    Y18                                                               r  i2s_mclk_adc_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_bclk_adc_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.411ns (78.287%)  route 0.391ns (21.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.592    -0.469    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y10         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.341 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           0.391     0.050    i2s_bclk_adc_0_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.283     1.333 r  i2s_bclk_adc_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.333    i2s_bclk_adc_0
    W18                                                               r  i2s_bclk_adc_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/i2s_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_dout_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.411ns (77.765%)  route 0.404ns (22.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.586    -0.475    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/clk
    SLICE_X42Y19         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/i2s_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/i2s_dout_reg/Q
                         net (fo=2, routed)           0.404     0.093    i2s_dout_0_OBUF
    W20                  OBUF (Prop_obuf_I_O)         1.247     1.340 r  i2s_dout_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.340    i2s_dout_0
    W20                                                               r  i2s_dout_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_mclk_dac_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.379ns (74.455%)  route 0.473ns (25.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.589    -0.472    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y16         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/mclk_state_reg/Q
                         net (fo=3, routed)           0.473     0.142    i2s_mclk_dac_0_OBUF
    T20                  OBUF (Prop_obuf_I_O)         1.238     1.380 r  i2s_mclk_dac_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.380    i2s_mclk_dac_0
    T20                                                               r  i2s_mclk_dac_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_lr_adc_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.428ns (76.143%)  route 0.447ns (23.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.592    -0.469    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y10         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.341 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/Q
                         net (fo=4, routed)           0.447     0.107    i2s_lr_adc_0_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.300     1.407 r  i2s_lr_adc_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.407    i2s_lr_adc_0
    Y19                                                               r  i2s_lr_adc_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_bclk_dac_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.427ns (75.083%)  route 0.474ns (24.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.592    -0.469    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y10         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.341 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           0.474     0.133    i2s_bclk_dac_0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.299     1.432 r  i2s_bclk_dac_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.432    i2s_bclk_dac_0
    V20                                                               r  i2s_bclk_dac_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Destination:            i2s_lr_dac_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.415ns (72.078%)  route 0.548ns (27.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.592    -0.469    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/clk
    SLICE_X43Y10         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.341 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/lr_counter_reg[7]/Q
                         net (fo=4, routed)           0.548     0.207    i2s_lr_dac_0_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.287     1.495 r  i2s_lr_dac_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.495    i2s_lr_dac_0
    U20                                                               r  i2s_lr_dac_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.776    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.220 f  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.540    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.641 f  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.304    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkfbout_buf_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkfbout_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkfbout_buf_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1

Max Delay           753 Endpoints
Min Delay           753 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.126ns  (logic 7.127ns (58.777%)  route 4.999ns (41.223%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2/P[0]
                         net (fo=2, routed)           1.408     5.049    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter_n_91
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.173 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/mult_out0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     5.173    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/S[0]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.723 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.951    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.264 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__2/O[3]
                         net (fo=3, routed)           1.743     8.006    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter_n_93
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.306     8.312 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___196/O
                         net (fo=1, routed)           0.000     8.312    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___196_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.862    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[3]_i_3__1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.976 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[7]_i_3__1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.660    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.973 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___36_i_1/O[3]
                         net (fo=1, routed)           1.068    11.041    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/data1_3[35]
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.306    11.347 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___38/O
                         net (fo=1, routed)           0.778    12.126    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[35]_1
    SLICE_X13Y12         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.506    -1.326    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/clk
    SLICE_X13Y12         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[35]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.046ns  (logic 7.145ns (59.316%)  route 4.901ns (40.684%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2/P[0]
                         net (fo=2, routed)           1.408     5.049    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter_n_91
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.173 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/mult_out0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     5.173    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/S[0]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.723 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.951    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.264 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__2/O[3]
                         net (fo=3, routed)           1.743     8.006    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter_n_93
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.306     8.312 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___196/O
                         net (fo=1, routed)           0.000     8.312    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___196_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.862    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[3]_i_3__1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.976 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[7]_i_3__1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.660    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___36_i_1/O[1]
                         net (fo=1, routed)           0.813    10.808    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/data1_3[33]
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.303    11.111 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___36/O
                         net (fo=1, routed)           0.935    12.046    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[33]_4
    SLICE_X13Y12         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.506    -1.326    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/clk
    SLICE_X13Y12         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[33]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.033ns  (logic 7.123ns (59.195%)  route 4.910ns (40.805%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__2/P[0]
                         net (fo=2, routed)           1.258     4.899    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter_n_91
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/mult_out0_carry_i_3__4/O
                         net (fo=1, routed)           0.000     5.023    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/S[0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.573 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.573    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.801    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.915    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__2_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.038    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.152 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.152    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.266 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.266    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.380 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.380    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.494 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.494    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__7_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.807 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__8/O[3]
                         net (fo=3, routed)           1.696     8.503    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter_n_115
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.809 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___319/O
                         net (fo=1, routed)           0.000     8.809    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___319_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.342 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     9.342    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__4_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.459 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.782 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___15_i_1/O[1]
                         net (fo=1, routed)           0.980    10.762    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/data1_9[33]
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.306    11.068 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___15/O
                         net (fo=1, routed)           0.965    12.033    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[33]_4
    SLICE_X8Y24          FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.493    -1.339    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/clk
    SLICE_X8Y24          FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[33]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.862ns  (logic 7.047ns (59.407%)  route 4.815ns (40.593%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__2/P[0]
                         net (fo=2, routed)           1.232     4.873    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter_n_91
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/mult_out0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     4.997    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/S[0]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.530 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.530    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.647 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.764 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.764    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.881 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.881    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.998 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.313 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__4/O[3]
                         net (fo=3, routed)           1.774     8.087    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter_n_99
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.307     8.394 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___237/O
                         net (fo=1, routed)           0.000     8.394    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___237_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.944 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.058 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.058    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__2_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.172 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.172    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__2_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.286    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.400    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__2_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__2_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.753 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___29_i_1/O[2]
                         net (fo=1, routed)           0.878    10.631    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/data1_5[34]
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.302    10.933 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___30/O
                         net (fo=1, routed)           0.929    11.862    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/temp_reg[34]_0
    SLICE_X10Y18         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.500    -1.332    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/clk
    SLICE_X10Y18         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/temp_reg[34]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.692ns  (logic 7.116ns (60.865%)  route 4.576ns (39.135%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__2/P[0]
                         net (fo=2, routed)           1.258     4.899    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter_n_91
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.124     5.023 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/mult_out0_carry_i_3__4/O
                         net (fo=1, routed)           0.000     5.023    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/S[0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.573 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.573    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.801    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.915    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__2_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     6.038    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.152 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.152    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.266 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.266    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.380 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.380    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__6_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.494 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.494    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__7_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.807 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__8/O[3]
                         net (fo=3, routed)           1.696     8.503    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter_n_115
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.809 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___319/O
                         net (fo=1, routed)           0.000     8.809    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___319_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.342 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     9.342    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__4_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.459 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.774 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___15_i_1/O[3]
                         net (fo=1, routed)           0.808    10.582    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/data1_9[35]
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.307    10.889 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___17/O
                         net (fo=1, routed)           0.803    11.692    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[35]_1
    SLICE_X10Y24         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.493    -1.339    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/clk
    SLICE_X10Y24         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[35]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.690ns  (logic 7.049ns (60.298%)  route 4.641ns (39.702%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2/P[0]
                         net (fo=2, routed)           1.408     5.049    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter_n_91
    SLICE_X9Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.173 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/mult_out0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     5.173    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/S[0]
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.723 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.723    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.837    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.951    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.264 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__2/O[3]
                         net (fo=3, routed)           1.743     8.006    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter_n_93
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.306     8.312 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___196/O
                         net (fo=1, routed)           0.000     8.312    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___196_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.862 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.862    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[3]_i_3__1_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.976 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[7]_i_3__1_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.660    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.899 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___36_i_1/O[2]
                         net (fo=1, routed)           0.816    10.715    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/data1_3[34]
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.302    11.017 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___37/O
                         net (fo=1, routed)           0.673    11.690    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[34]_0
    SLICE_X13Y12         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.506    -1.326    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/clk
    SLICE_X13Y12         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[34]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/temp_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.665ns  (logic 7.143ns (61.233%)  route 4.522ns (38.767%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__2/P[0]
                         net (fo=2, routed)           1.232     4.873    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter_n_91
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     4.997 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/mult_out0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     4.997    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/S[0]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.530 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.530    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.647 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.647    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.764 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.764    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.881 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.881    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.998 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.998    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__3_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.313 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0_carry__4/O[3]
                         net (fo=3, routed)           1.774     8.087    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter_n_99
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.307     8.394 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___237/O
                         net (fo=1, routed)           0.000     8.394    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___237_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.944 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[11]_i_3__2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.058 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.058    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[15]_i_3__2_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.172 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.172    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[19]_i_3__2_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.286    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[23]_i_3__2_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.400    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[27]_i_3__2_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/temp_reg[31]_i_3__2_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.848 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___29_i_1/O[1]
                         net (fo=1, routed)           0.581    10.429    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/data1_5[33]
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.303    10.732 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/i___29/O
                         net (fo=1, routed)           0.933    11.665    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/temp_reg[33]_4
    SLICE_X10Y18         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/temp_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.500    -1.332    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/clk
    SLICE_X10Y18         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/temp_reg[33]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.645ns  (logic 7.133ns (61.252%)  route 4.512ns (38.748%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__2/P[0]
                         net (fo=2, routed)           1.310     4.951    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter_n_91
    SLICE_X10Y67         LUT2 (Prop_lut2_I0_O)        0.124     5.075 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/mult_out0_carry_i_3__4/O
                         net (fo=1, routed)           0.000     5.075    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/S[0]
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.608 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.608    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.725 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.725    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.842 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.842    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.959 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.959    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.076 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.076    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__3_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.193 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.193    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__4_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.310 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.310    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__5_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.427 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     6.436    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__6_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.553 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.553    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.670 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.670    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__8_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.787 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.787    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__9_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.110 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.610     8.720    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter_n_125
    SLICE_X18Y64         LUT2 (Prop_lut2_I1_O)        0.306     9.026 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___325/O
                         net (fo=1, routed)           0.000     9.026    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___325_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[31]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     9.427    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[31]_i_3__4_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.761 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___15_i_1/O[1]
                         net (fo=1, routed)           0.996    10.757    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/data1_9[33]
    SLICE_X20Y65         LUT5 (Prop_lut5_I0_O)        0.303    11.060 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___15/O
                         net (fo=1, routed)           0.585    11.645    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_reg[33]_4
    SLICE_X19Y65         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.481    -1.351    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/clk
    SLICE_X19Y65         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/temp_reg[33]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/temp_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.603ns  (logic 7.126ns (61.413%)  route 4.477ns (38.587%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__1_n_24
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__2/P[0]
                         net (fo=2, routed)           1.157     4.798    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter_n_91
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.922 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/mult_out0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.922    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/S[0]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.455 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.455    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.572 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.689 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.689    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.806 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.806    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry__2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.923 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     5.923    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry__3_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.238 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0_carry__4/O[3]
                         net (fo=3, routed)           1.774     8.012    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter_n_99
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.307     8.319 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___204/O
                         net (fo=1, routed)           0.000     8.319    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___204_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.852 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[11]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.852    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[11]_i_3__1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[15]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.969    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[15]_i_3__1_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[19]_i_3__1_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[23]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.203    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[23]_i_3__1_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[27]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.320    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[27]_i_3__1_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.437    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[31]_i_3__1_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.752 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___36_i_1/O[3]
                         net (fo=1, routed)           1.025    10.777    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/data1_3[35]
    SLICE_X19Y47         LUT5 (Prop_lut5_I0_O)        0.307    11.084 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___38/O
                         net (fo=1, routed)           0.519    11.603    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/temp_reg[35]_1
    SLICE_X19Y47         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.504    -1.328    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/clk
    SLICE_X19Y47         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/temp_reg[35]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/temp_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.601ns  (logic 6.992ns (60.273%)  route 4.609ns (39.727%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__1_n_24
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[2])
                                                      3.639     3.641 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__2/P[2]
                         net (fo=2, routed)           1.224     4.865    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter_n_89
    SLICE_X33Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.989 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/mult_out0_carry_i_1__5/O
                         net (fo=1, routed)           0.000     4.989    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/S[2]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.390 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.390    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.504    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry__0_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry__1_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.732    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry__2_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.846    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry__3_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.180 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0_carry__4/O[1]
                         net (fo=3, routed)           1.491     7.670    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__2_2[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.303     7.973 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/temp[7]_i_4/O
                         net (fo=1, routed)           0.000     7.973    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter_n_207
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.349 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[7]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.349    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[7]_i_2__5_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.466 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[11]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.466    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[11]_i_2__5_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.583 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[15]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.583    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[15]_i_2__5_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.700 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[19]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.700    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[19]_i_2__5_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[23]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.817    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[23]_i_2__5_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[27]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.934    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[27]_i_2__5_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.051 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[31]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     9.051    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/temp_reg[31]_i_2__5_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.374 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___8_i_2/O[1]
                         net (fo=1, routed)           1.089    10.463    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/data0_10[33]
    SLICE_X30Y67         LUT5 (Prop_lut5_I1_O)        0.334    10.797 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/i___8/O
                         net (fo=1, routed)           0.803    11.601    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/temp_reg[33]_4
    SLICE_X29Y67         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/temp_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        1.478    -1.354    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/clk
    SLICE_X29Y67         FDSE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/temp_reg[33]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_din_0
                            (input port)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/in_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.239ns (41.858%)  route 0.332ns (58.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i2s_din_0 (IN)
                         net (fo=0)                   0.000     0.000    i2s_din_0
    W19                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  i2s_din_0_IBUF_inst/O
                         net (fo=1, routed)           0.332     0.572    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/i2s_din
    SLICE_X43Y4          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/in_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.863    -0.700    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/clk
    SLICE_X43Y4          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/I2S_block/rxtx/in_shift_reg[0]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.741ns (64.991%)  route 0.399ns (35.009%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__1_n_24
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[22])
                                                      0.521     0.523 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__2/P[22]
                         net (fo=2, routed)           0.255     0.778    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter_n_69
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.823 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/mult_out0_carry__4_i_1__5/O
                         net (fo=1, routed)           0.000     0.823    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/temp_reg[9]_0[3]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.887 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0_carry__4/O[3]
                         net (fo=3, routed)           0.142     1.029    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__2_2[3]
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.111     1.140 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/temp[9]_i_1__8/O
                         net (fo=1, routed)           0.000     1.140    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/temp[9]
    SLICE_X33Y15         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.827    -0.736    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/clk
    SLICE_X33Y15         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/temp_reg[9]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.799ns (67.182%)  route 0.390ns (32.818%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[25])
                                                      0.521     0.523 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2/P[25]
                         net (fo=2, routed)           0.175     0.698    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2_0[25]
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.815 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.815    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__5_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.869 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__6/O[0]
                         net (fo=3, routed)           0.213     1.082    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2_4[0]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.107     1.189 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp[14]_i_1__12/O
                         net (fo=1, routed)           0.000     1.189    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp[14]
    SLICE_X13Y7          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.835    -0.728    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/clk
    SLICE_X13Y7          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[14]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.758ns (63.501%)  route 0.436ns (36.499%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[25])
                                                      0.521     0.523 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2/P[25]
                         net (fo=2, routed)           0.175     0.698    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2_0[25]
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.825 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__5/O[3]
                         net (fo=3, routed)           0.258     1.084    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2_3[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.110     1.194 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp[13]_i_1__12/O
                         net (fo=1, routed)           0.000     1.194    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp[13]
    SLICE_X13Y7          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.835    -0.728    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/clk
    SLICE_X13Y7          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[13]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.819ns (68.367%)  route 0.379ns (31.633%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1_n_24
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[39])
                                                      0.521     0.523 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2/P[39]
                         net (fo=2, routed)           0.256     0.779    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2_0[39]
    SLICE_X32Y46         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.187     0.966 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0_carry__9/O[3]
                         net (fo=3, routed)           0.121     1.087    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2_7[3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.111     1.198 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp[29]_i_1__6/O
                         net (fo=1, routed)           0.000     1.198    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp[29]
    SLICE_X33Y45         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.833    -0.730    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/clk
    SLICE_X33Y45         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[29]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.793ns (66.044%)  route 0.408ns (33.956%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1_n_24
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[39])
                                                      0.521     0.523 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2/P[39]
                         net (fo=2, routed)           0.256     0.779    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2_0[39]
    SLICE_X32Y46         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.943 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0_carry__9/O[2]
                         net (fo=3, routed)           0.150     1.093    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2_7[2]
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.108     1.201 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp[28]_i_1__6/O
                         net (fo=1, routed)           0.000     1.201    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp[28]
    SLICE_X33Y45         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.833    -0.730    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/clk
    SLICE_X33Y45         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[28]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.741ns (61.434%)  route 0.465ns (38.566%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1_n_24
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[39])
                                                      0.521     0.523 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2/P[39]
                         net (fo=2, routed)           0.340     0.863    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter_n_52
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.908 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/mult_out0_carry__9_i_4/O
                         net (fo=1, routed)           0.000     0.908    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[29]_0[0]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.978 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0_carry__9/O[0]
                         net (fo=3, routed)           0.123     1.101    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2_7[0]
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.105     1.206 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp[26]_i_1__6/O
                         net (fo=1, routed)           0.000     1.206    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp[26]
    SLICE_X33Y44         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.833    -0.730    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/clk
    SLICE_X33Y44         FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/temp_reg[26]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.758ns (62.793%)  route 0.449ns (37.207%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[21])
                                                      0.521     0.523 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__2/P[21]
                         net (fo=2, routed)           0.175     0.698    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__2_0[21]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.825 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0_carry__4/O[3]
                         net (fo=3, routed)           0.272     1.097    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__2_2[3]
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.110     1.207 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp[9]_i_1__9/O
                         net (fo=1, routed)           0.000     1.207    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp[9]
    SLICE_X9Y18          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.827    -0.736    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/clk
    SLICE_X9Y18          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/temp_reg[9]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.786ns (64.678%)  route 0.429ns (35.322%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1_n_24
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[23])
                                                      0.521     0.523 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2/P[23]
                         net (fo=2, routed)           0.174     0.697    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2_0[23]
    SLICE_X9Y11          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.854 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0_carry__5/O[2]
                         net (fo=3, routed)           0.254     1.107    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2_3[2]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.108     1.215 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp[12]_i_1__12/O
                         net (fo=1, routed)           0.000     1.215    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp[12]
    SLICE_X13Y6          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.836    -0.727    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/clk
    SLICE_X13Y6          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/temp_reg[12]/C

Slack:                    inf
  Source:                 design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1  {rise@0.000ns fall@19.375ns period=38.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.761ns (62.560%)  route 0.455ns (37.440%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__1_n_24
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      0.521     0.523 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__2/P[13]
                         net (fo=2, routed)           0.178     0.701    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__2_0[13]
    SLICE_X32Y3          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.830 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0_carry__2/O[3]
                         net (fo=3, routed)           0.275     1.105    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/O[1]
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.111     1.216 r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/temp[1]_i_1__14/O
                         net (fo=1, routed)           0.000     1.216    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/temp[1]
    SLICE_X28Y2          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_in1_design_AdjustCoeffsAXI_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clk_out1_design_AdjustCoeffsAXI_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_AdjustCoeffsAXI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6113, routed)        0.834    -0.729    design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/clk
    SLICE_X28Y2          FDRE                                         r  design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/temp_reg[1]/C





