
---------- Begin Simulation Statistics ----------
final_tick                               1138180637500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99006                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                    99295                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14553.93                       # Real time elapsed on the host
host_tick_rate                               78204376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440926980                       # Number of instructions simulated
sim_ops                                    1445131988                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.138181                       # Number of seconds simulated
sim_ticks                                1138180637500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.265342                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              176491276                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           199955353                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         22296978                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259862767                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20517908                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21109317                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          591409                       # Number of indirect misses.
system.cpu0.branchPred.lookups              333080907                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150012                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050448                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11574036                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654904                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32644336                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160614                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61198163                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517514                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571264                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2017099013                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.620481                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.360421                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1404661063     69.64%     69.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    365197884     18.11%     87.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     87029189      4.31%     92.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     85546461      4.24%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26169646      1.30%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8148187      0.40%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4814317      0.24%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2887930      0.14%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32644336      1.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2017099013                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112831                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817587                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697199                       # Number of loads committed
system.cpu0.commit.membars                    2104067                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104073      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530261     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833124      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747639     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256282     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571264                       # Class of committed instruction
system.cpu0.commit.refs                     536003949                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517514                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571264                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.808608                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.808608                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            314981359                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             10745388                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           172569555                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1334957172                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               772869713                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                931742700                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11582567                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13440967                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3510081                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  333080907                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                238676148                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1260014464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              7188833                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          202                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1360486589                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          316                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               44611116                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.147270                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         752365812                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         197009184                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.601534                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2034686420                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.669165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901710                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1067912396     52.49%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               722770392     35.52%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               125634906      6.17%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97204032      4.78%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16425931      0.81%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2458598      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  174582      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     458      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105125      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2034686420                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      227010059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12590558                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               317693944                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.576939                       # Inst execution rate
system.cpu0.iew.exec_refs                   576079823                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 148665474                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              238467409                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            425123545                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056788                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5323925                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           149073158                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1312731440                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            427414349                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8588315                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1304859865                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1019058                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9617104                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11582567                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11863622                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       184788                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21269889                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        34986                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8133                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4391320                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36426346                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1766408                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8133                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       404856                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12185702                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                589565888                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1292176733                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839372                       # average fanout of values written-back
system.cpu0.iew.wb_producers                494865010                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.571331                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1292286195                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1597990381                       # number of integer regfile reads
system.cpu0.int_regfile_writes              836109413                       # number of integer regfile writes
system.cpu0.ipc                              0.552911                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.552911                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106156      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            719165930     54.75%     54.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842227      0.90%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100402      0.16%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           430539897     32.78%     88.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          147693517     11.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1313448180                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1737496                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001323                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 304207     17.51%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1079245     62.11%     79.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               354026     20.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1313079465                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4663450953                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1292176682                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1373899433                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1309570404                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1313448180                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161036                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61160173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           130783                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           422                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16674767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2034686420                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.645529                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.857622                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1116348727     54.87%     54.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          621368001     30.54%     85.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          213838540     10.51%     95.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           72569635      3.57%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8119978      0.40%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1022928      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1008777      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             231692      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             178142      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2034686420                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.580736                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11670980                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2911933                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           425123545                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          149073158                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2063                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2261696479                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14665467                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              259410775                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543115                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7926965                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               784152575                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17173839                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                37556                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1624002267                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1330040212                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          869404344                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                923328999                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30851932                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11582567                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56044695                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                68861225                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1624002223                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        166809                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6254                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17059247                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6232                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3297197831                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2643142113                       # The number of ROB writes
system.cpu0.timesIdled                       22938109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2030                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.460159                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12524899                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14655834                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1809663                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18281591                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            679856                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         695077                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15221                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21366403                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42258                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050233                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1338510                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229009                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2049861                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151432                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11608421                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67680580                       # Number of instructions committed
system.cpu1.commit.committedOps              68731023                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    329266633                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.208740                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.909566                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    300714613     91.33%     91.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14278493      4.34%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5180733      1.57%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4056857      1.23%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1116709      0.34%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       491321      0.15%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1048158      0.32%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       329888      0.10%     99.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2049861      0.62%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    329266633                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074895                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65715557                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752113                       # Number of loads committed
system.cpu1.commit.membars                    2100532                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100532      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43602938     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802346     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225063      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68731023                       # Class of committed instruction
system.cpu1.commit.refs                      23027421                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67680580                       # Number of Instructions Simulated
system.cpu1.committedOps                     68731023                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.923833                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.923833                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            270481527                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               500135                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11757393                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84951338                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16763662                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40490064                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1340144                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1257588                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2559340                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21366403                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14908708                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    312666828                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               329581                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      89592372                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3622594                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.064116                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17156611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13204755                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.268846                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         331634737                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.273326                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.693529                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               273512973     82.47%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36874646     11.12%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12213215      3.68%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7400736      2.23%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1195619      0.36%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  267502      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  169593      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     445      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           331634737                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1613147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1404105                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17908644                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.230329                       # Inst execution rate
system.cpu1.iew.exec_refs                    26036948                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6646903                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              222820528                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19840100                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051183                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1374425                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7019058                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80309088                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19390045                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1314951                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76756787                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1010731                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7141847                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1340144                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9354279                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85799                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          761613                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33075                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2246                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        12934                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3087987                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       743750                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2246                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       409021                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        995084                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 44003332                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75587773                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820768                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36116520                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.226821                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75643912                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97484528                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50663745                       # number of integer regfile writes
system.cpu1.ipc                              0.203094                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.203094                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100761      2.69%      2.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49524992     63.44%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20779693     26.62%     92.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5666138      7.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78071738                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1521374                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019487                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 295079     19.40%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                978680     64.33%     83.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               247611     16.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77492335                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         489440495                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75587761                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91888772                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77157263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78071738                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151825                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11578064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           140936                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           393                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5235430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    331634737                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.235415                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.702530                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          283324844     85.43%     85.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           31090694      9.37%     94.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10340530      3.12%     97.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3582761      1.08%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2075501      0.63%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             464742      0.14%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             480059      0.14%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             159215      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             116391      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      331634737                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.234275                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7534759                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1008910                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19840100                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7019058                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu1.numCycles                       333247884                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1943096079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              241069723                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45689111                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7289398                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18951136                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4977677                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                72672                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            106463829                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83340883                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55772328                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40288154                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17604191                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1340144                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29956052                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10083217                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       106463817                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29528                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               926                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14578482                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           925                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   407555085                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163053618                       # The number of ROB writes
system.cpu1.timesIdled                          71794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.068888                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11598379                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13634102                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1656587                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16979621                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            629456                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         643620                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           14164                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19772580                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31360                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050184                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1216123                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101798                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1936913                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151291                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10767356                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64190833                       # Number of instructions committed
system.cpu2.commit.committedOps              65241226                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    314337230                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.207552                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.907819                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    287317889     91.40%     91.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13426692      4.27%     95.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4937133      1.57%     97.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3922778      1.25%     98.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       977521      0.31%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       459100      0.15%     98.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1043382      0.33%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       315822      0.10%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1936913      0.62%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    314337230                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013732                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62342063                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862112                       # Number of loads committed
system.cpu2.commit.membars                    2100478                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100478      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41197029     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912296     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031279      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65241226                       # Class of committed instruction
system.cpu2.commit.refs                      21943587                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64190833                       # Number of Instructions Simulated
system.cpu2.committedOps                     65241226                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.948729                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.948729                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            259334603                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               464576                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10894252                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80176634                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15820279                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37429685                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1217500                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1173969                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2709526                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19772580                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14105579                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    298594052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               298735                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      84345532                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3315928                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.062244                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16259556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12227835                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.265519                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         316511593                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.269808                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.693114                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               261723605     82.69%     82.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34986401     11.05%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11417842      3.61%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6709663      2.12%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1180538      0.37%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  238147      0.08%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  254899      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     488      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           316511593                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1151424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1275912                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16663354                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.228881                       # Inst execution rate
system.cpu2.iew.exec_refs                    24710264                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6425807                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              212941694                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18668407                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051041                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1252428                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6784722                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75981158                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18284457                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1230368                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72706971                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1041808                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              6862870                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1217500                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9117946                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        82685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          668415                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        28078                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2017                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        14975                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2806295                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       703247                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2017                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       363153                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        912759                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41968918                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71657316                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.822651                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34525769                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.225577                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71709348                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92508100                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48167472                       # number of integer regfile writes
system.cpu2.ipc                              0.202072                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.202072                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100679      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46743918     63.22%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19642576     26.57%     92.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5450019      7.37%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73937339                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1485271                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020088                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 291089     19.60%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                952676     64.14%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               241502     16.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73321915                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         466000726                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71657304                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         86722496                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72829546                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73937339                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151612                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10739931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           129212                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           321                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4794873                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    316511593                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.233601                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.701240                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          270878521     85.58%     85.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29291488      9.25%     94.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9802821      3.10%     97.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3360028      1.06%     99.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2017725      0.64%     99.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             439928      0.14%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             462326      0.15%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             154419      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             104337      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      316511593                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.232754                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7373454                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1026932                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18668407                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6784722                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu2.numCycles                       317663017                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1958680006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              230746664                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43494487                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6979963                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17777092                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               4487428                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                67938                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100764310                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78731477                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52809502                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37566894                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              17529387                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1217500                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29169297                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9315015                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100764298                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         34146                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               863                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14552918                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           862                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   388407833                       # The number of ROB reads
system.cpu2.rob.rob_writes                  154196985                       # The number of ROB writes
system.cpu2.timesIdled                          70115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            79.108421                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11155974                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14102132                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1837041                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17933901                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            522455                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         626577                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          104122                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20343908                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18891                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050205                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1219067                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13567972                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1949523                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151367                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       15239085                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58538053                       # Number of instructions committed
system.cpu3.commit.committedOps              59588475                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    284361784                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.209552                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.925385                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    260082714     91.46%     91.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12121157      4.26%     95.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4335341      1.52%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3421068      1.20%     98.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       821250      0.29%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       423203      0.15%     98.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       916463      0.32%     99.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       291065      0.10%     99.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1949523      0.69%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    284361784                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865339                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56837230                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14730860                       # Number of loads committed
system.cpu3.commit.membars                    2100502                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100502      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37244568     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781065     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462196      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59588475                       # Class of committed instruction
system.cpu3.commit.refs                      20243273                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58538053                       # Number of Instructions Simulated
system.cpu3.committedOps                     59588475                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.924730                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.924730                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            230122244                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               637813                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10103780                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              79823800                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15211206                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 38135737                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1220105                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1275463                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2407129                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20343908                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 14457112                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    268875691                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               262906                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      90851455                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3676158                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.070569                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          16382638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11678429                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.315146                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         287096421                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.323380                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.768797                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               228759629     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                36606202     12.75%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12835897      4.47%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6618762      2.31%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1345926      0.47%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  257129      0.09%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  672671      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     195      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           287096421                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1187667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1267329                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15531177                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.231763                       # Inst execution rate
system.cpu3.iew.exec_refs                    22517807                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5736372                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              187345335                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19115666                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1398636                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1486937                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6674549                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           74803917                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16781435                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1015430                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             66813701                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1027535                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              6898860                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1220105                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9025216                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        81125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          553887                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        23326                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1263                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        12679                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4384806                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1162136                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1263                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       365205                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        902124                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38770635                       # num instructions consuming a value
system.cpu3.iew.wb_count                     65933970                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.826244                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32034020                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.228712                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      65978110                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                85084063                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44165241                       # number of integer regfile writes
system.cpu3.ipc                              0.203057                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.203057                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100721      3.10%      3.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             42922639     63.28%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18068198     26.64%     93.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4737424      6.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67829131                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1471791                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021699                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 289737     19.69%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     19.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                944124     64.15%     83.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               237926     16.17%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              67200185                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         424344982                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     65933958                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         90020265                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  70566468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67829131                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4237449                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       15215441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           118536                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1086082                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9111932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    287096421                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.236259                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.708517                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          245161942     85.39%     85.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27373811      9.53%     94.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8503514      2.96%     97.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2961553      1.03%     98.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1949491      0.68%     99.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             453239      0.16%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             445326      0.16%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             152842      0.05%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              94703      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      287096421                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.235286                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9118702                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1171124                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19115666                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6674549                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       288284088                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1988058934                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              203325851                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39876523                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5925221                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                17300144                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               4042056                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                55226                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98759735                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              77881035                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           52325828                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 37637404                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              17200166                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1220105                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             27577907                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12449305                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98759723                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         35010                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               896                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 13001704                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           893                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   357238651                       # The number of ROB reads
system.cpu3.rob.rob_writes                  152393655                       # The number of ROB writes
system.cpu3.timesIdled                          48802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         16255260                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             23822275                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            48242588                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            6343201                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4719504                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19912473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39760061                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1052071                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       142091                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     54846106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7004735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    110419616                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7146826                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16521310                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3810610                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16036861                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              978                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            702                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3366471                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3366444                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16521310                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         23107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     59647794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               59647794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1516695360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1516695360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1426                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19912568                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19912568    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19912568                       # Request fanout histogram
system.membus.respLayer1.occupancy       102088402519                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59440743284                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8227021886.554622                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   49484682893.682220                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          115     96.64%     96.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     97.48% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        56500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 473773253000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   159165033000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 979015604500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14017154                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14017154                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14017154                       # number of overall hits
system.cpu2.icache.overall_hits::total       14017154                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        88425                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         88425                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        88425                       # number of overall misses
system.cpu2.icache.overall_misses::total        88425                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1716294500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1716294500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1716294500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1716294500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14105579                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14105579                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14105579                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14105579                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006269                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006269                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006269                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006269                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19409.607012                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19409.607012                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19409.607012                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19409.607012                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          330                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        81437                       # number of writebacks
system.cpu2.icache.writebacks::total            81437                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6956                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6956                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6956                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6956                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        81469                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        81469                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        81469                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        81469                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1540943500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1540943500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1540943500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1540943500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005776                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005776                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005776                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005776                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18914.476672                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18914.476672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18914.476672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18914.476672                       # average overall mshr miss latency
system.cpu2.icache.replacements                 81437                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14017154                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14017154                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        88425                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        88425                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1716294500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1716294500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14105579                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14105579                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006269                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006269                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19409.607012                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19409.607012                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6956                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6956                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        81469                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        81469                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1540943500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1540943500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005776                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005776                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18914.476672                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18914.476672                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990515                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13633859                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            81437                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           167.416027                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        333598000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990515                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999704                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999704                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28292627                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28292627                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17509838                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17509838                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17509838                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17509838                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4777742                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4777742                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4777742                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4777742                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 648785412734                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 648785412734                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 648785412734                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 648785412734                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22287580                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22287580                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22287580                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22287580                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.214368                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.214368                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.214368                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.214368                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135793.312559                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135793.312559                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135793.312559                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135793.312559                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8293370                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       683608                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            85644                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4990                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    96.835388                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   136.995591                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1371974                       # number of writebacks
system.cpu2.dcache.writebacks::total          1371974                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3819385                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3819385                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3819385                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3819385                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       958357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       958357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       958357                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       958357                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 126428867271                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 126428867271                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 126428867271                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 126428867271                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043000                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043000                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043000                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043000                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 131922.516631                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 131922.516631                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 131922.516631                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 131922.516631                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1371974                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14580018                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14580018                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2676699                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2676699                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 332216504000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 332216504000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17256717                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17256717                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.155111                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.155111                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 124114.255656                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 124114.255656                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2142572                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2142572                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       534127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       534127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  67010886000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  67010886000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030952                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030952                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 125458.713003                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 125458.713003                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2929820                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2929820                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2101043                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2101043                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 316568908734                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 316568908734                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.417631                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.417631                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 150672.265505                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 150672.265505                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1676813                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1676813                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424230                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424230                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  59417981271                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  59417981271                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084325                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084325                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 140060.771919                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 140060.771919                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          329                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          199                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5843500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5843500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.376894                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.376894                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29364.321608                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29364.321608                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           96                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3868000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3868000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 40291.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40291.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          183                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          183                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1561500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1561500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.469231                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.469231                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8532.786885                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8532.786885                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          181                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1399500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1399500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.464103                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.464103                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7732.044199                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7732.044199                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       522000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       522000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       503000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       503000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634811                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634811                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415373                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415373                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49492375500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49492375500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050184                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050184                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395524                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395524                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 119151.643222                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 119151.643222                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415373                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415373                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  49077002500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  49077002500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395524                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395524                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 118151.643222                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 118151.643222                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.986185                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19518126                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1373588                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.209593                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        333609500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.986185                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.905818                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.905818                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48050979                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48050979                       # Number of data accesses
system.cpu3.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7703098782.945737                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   47564503580.529907                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 473772514000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   144480894500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 993699743000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14399542                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14399542                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14399542                       # number of overall hits
system.cpu3.icache.overall_hits::total       14399542                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57570                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57570                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57570                       # number of overall misses
system.cpu3.icache.overall_misses::total        57570                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1417549500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1417549500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1417549500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1417549500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14457112                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14457112                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14457112                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14457112                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003982                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003982                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003982                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003982                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24623.058885                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24623.058885                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24623.058885                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24623.058885                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          611                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    61.100000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        53813                       # number of writebacks
system.cpu3.icache.writebacks::total            53813                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3725                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3725                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3725                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3725                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        53845                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        53845                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        53845                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        53845                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1273976500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1273976500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1273976500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1273976500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003724                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003724                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003724                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003724                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23660.070573                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23660.070573                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23660.070573                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23660.070573                       # average overall mshr miss latency
system.cpu3.icache.replacements                 53813                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14399542                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14399542                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57570                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57570                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1417549500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1417549500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14457112                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14457112                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003982                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003982                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24623.058885                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24623.058885                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3725                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3725                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        53845                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        53845                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1273976500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1273976500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003724                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003724                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23660.070573                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23660.070573                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990436                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           13916469                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            53813                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           258.607939                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        338929000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990436                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999701                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999701                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28968069                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28968069                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15702527                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15702527                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15702527                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15702527                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4636641                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4636641                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4636641                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4636641                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 628291474079                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 628291474079                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 628291474079                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 628291474079                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20339168                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20339168                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20339168                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20339168                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.227966                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.227966                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.227966                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.227966                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 135505.740919                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135505.740919                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 135505.740919                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135505.740919                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8104858                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       655966                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            84208                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4694                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    96.248076                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   139.745633                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1252027                       # number of writebacks
system.cpu3.dcache.writebacks::total          1252027                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3742079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3742079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3742079                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3742079                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       894562                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       894562                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       894562                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       894562                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 118623466310                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 118623466310                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 118623466310                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 118623466310                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043982                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043982                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043982                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043982                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 132605.080822                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132605.080822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 132605.080822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132605.080822                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1252027                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13256029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13256029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2621372                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2621372                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 324857492500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 324857492500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15877401                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15877401                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.165101                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.165101                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 123926.513482                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 123926.513482                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2112308                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2112308                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       509064                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       509064                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  64512958500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  64512958500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032062                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032062                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 126728.581279                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 126728.581279                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2446498                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2446498                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2015269                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2015269                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 303433981579                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 303433981579                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4461767                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4461767                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.451675                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.451675                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 150567.483338                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 150567.483338                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1629771                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1629771                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       385498                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       385498                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  54110507810                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  54110507810                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086400                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086400                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 140365.210222                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 140365.210222                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          314                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          265                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          265                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7927000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7927000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.457686                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.457686                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29913.207547                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29913.207547                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          128                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4374000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4374000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.221071                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.221071                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 34171.875000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34171.875000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1233000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1233000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.435233                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.435233                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7339.285714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7339.285714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1096000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1096000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.406736                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.406736                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6980.891720                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6980.891720                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       508500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       508500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       488500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       488500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691172                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691172                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359033                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359033                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  42538218500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  42538218500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050205                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050205                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341869                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341869                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 118479.968415                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 118479.968415                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359032                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359032                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  42179185500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  42179185500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341868                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341868                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 117480.295628                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 117480.295628                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.273987                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17646363                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1253456                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.078167                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        338940500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.273987                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.914812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.914812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44034157                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44034157                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    666612636.363636                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   944335067.442380                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       110000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2901714000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1130847898500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7332739000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206539903                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206539903                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206539903                       # number of overall hits
system.cpu0.icache.overall_hits::total      206539903                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32136245                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32136245                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32136245                       # number of overall misses
system.cpu0.icache.overall_misses::total     32136245                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 503654429992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 503654429992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 503654429992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 503654429992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    238676148                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    238676148                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    238676148                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    238676148                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134644                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134644                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134644                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134644                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15672.472935                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15672.472935                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15672.472935                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15672.472935                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2952                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.782609                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     28603792                       # number of writebacks
system.cpu0.icache.writebacks::total         28603792                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3532420                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3532420                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3532420                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3532420                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     28603825                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     28603825                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     28603825                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     28603825                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 416788244493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 416788244493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 416788244493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 416788244493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119844                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119844                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119844                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119844                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14571.066789                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14571.066789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14571.066789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14571.066789                       # average overall mshr miss latency
system.cpu0.icache.replacements              28603792                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206539903                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206539903                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32136245                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32136245                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 503654429992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 503654429992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    238676148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    238676148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134644                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134644                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15672.472935                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15672.472935                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3532420                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3532420                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     28603825                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     28603825                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 416788244493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 416788244493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119844                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119844                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14571.066789                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14571.066789                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          235142245                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         28603792                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.220667                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        505956120                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       505956120                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    514994292                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       514994292                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    514994292                       # number of overall hits
system.cpu0.dcache.overall_hits::total      514994292                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32259129                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32259129                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32259129                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32259129                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1324879245601                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1324879245601                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1324879245601                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1324879245601                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    547253421                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    547253421                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    547253421                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    547253421                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058947                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058947                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058947                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058947                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 41069.901348                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41069.901348                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 41069.901348                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41069.901348                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15328430                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       624603                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           204236                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4584                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.052537                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   136.257199                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22190488                       # number of writebacks
system.cpu0.dcache.writebacks::total         22190488                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10533015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10533015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10533015                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10533015                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21726114                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21726114                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21726114                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21726114                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 481813069480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 481813069480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 481813069480                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 481813069480                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039700                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039700                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039700                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039700                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22176.679616                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22176.679616                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22176.679616                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22176.679616                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22190488                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    376110907                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      376110907                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24890276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24890276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 814986040500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 814986040500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    401001183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    401001183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062070                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062070                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32743.149996                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32743.149996                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5684994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5684994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19205282                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19205282                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 362259901500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 362259901500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.047893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18862.514047                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18862.514047                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138883385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138883385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7368853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7368853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 509893205101                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 509893205101                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252238                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252238                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050385                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050385                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69195.735768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69195.735768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4848021                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4848021                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2520832                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2520832                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 119553167980                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 119553167980                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017236                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017236                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47426.075193                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47426.075193                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3055                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3055                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1107                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1107                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8819000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8819000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.265978                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.265978                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7966.576332                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7966.576332                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1064                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1064                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           43                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1498500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1498500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010332                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010332                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34848.837209                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34848.837209                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3754                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3754                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          308                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          308                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3332000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3332000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4062                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4062                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075825                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075825                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10818.181818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10818.181818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          304                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          304                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3031000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3031000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074840                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074840                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9970.394737                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9970.394737                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584700                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584700                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465748                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465748                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54942867500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54942867500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050448                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050448                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 117966.942424                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 117966.942424                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465748                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465748                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54477119500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54477119500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 116966.942424                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 116966.942424                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990458                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          537777981                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22191634                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.233366                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990458                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999702                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999702                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1118815852                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1118815852                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27529248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20196821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               77520                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              167644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               77466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              161755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               49168                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              160578                       # number of demand (read+write) hits
system.l2.demand_hits::total                 48420200                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27529248                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20196821                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              77520                       # number of overall hits
system.l2.overall_hits::.cpu1.data             167644                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              77466                       # number of overall hits
system.l2.overall_hits::.cpu2.data             161755                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              49168                       # number of overall hits
system.l2.overall_hits::.cpu3.data             160578                       # number of overall hits
system.l2.overall_hits::total                48420200                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1074574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1986640                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6127                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1276097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4003                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1204105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1085231                       # number of demand (read+write) misses
system.l2.demand_misses::total                6641454                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1074574                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1986640                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6127                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1276097                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4003                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1204105                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4677                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1085231                       # number of overall misses
system.l2.overall_misses::total               6641454                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  82960540757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 247868650560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    793284339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 177925814156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    497746883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 169691611639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    602499852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 155244637479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     835584785665                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  82960540757                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 247868650560                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    793284339                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 177925814156                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    497746883                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 169691611639                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    602499852                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 155244637479                       # number of overall miss cycles
system.l2.overall_miss_latency::total    835584785665                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        28603822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22183461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           83647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1443741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           81469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1365860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           53845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1245809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55061654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       28603822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22183461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          83647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1443741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          81469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1365860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          53845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1245809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55061654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.037567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.089555                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.073248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.049135                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.881573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.086860                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.871105                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.120618                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.037567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.089555                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.073248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.049135                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.881573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.086860                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.871105                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.120618                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77203.190061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 124767.774010                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 129473.533377                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 139429.693946                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 124343.463153                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 140927.586580                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 128821.862733                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 143052.158922                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125813.532047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77203.190061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 124767.774010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 129473.533377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 139429.693946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 124343.463153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 140927.586580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 128821.862733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 143052.158922                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125813.532047                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           11669106                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    455494                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.618572                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  13154976                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3810610                       # number of writebacks
system.l2.writebacks::total                   3810610                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            313                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         195146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            582                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          46794                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            430                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          45666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            406                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          45567                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              334904                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           313                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        195146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           582                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         46794                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           430                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         45666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           406                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         45567                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             334904                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1074261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1791494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1229303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1158439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1039664                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6306550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1074261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1791494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1229303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1158439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1039664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13993749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20300299                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  72192279276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 216653366112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    693098849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 161227343092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    428251891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 153852251930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    526689864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 140596466224                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 746169747238                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  72192279276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 216653366112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    693098849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 161227343092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    428251891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 153852251930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    526689864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 140596466224                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1462212914836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2208382662074                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.037557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.080758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.066290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.851471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.043857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.848139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.079320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.834529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.114536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.037557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.080758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.066290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.851471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.043857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.848139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.079320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.834529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.368683                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67201.805963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 120934.463700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 124995.283859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 131153.461020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 119857.792051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 132809.972670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 123317.692344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 135232.600363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118316.630684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67201.805963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 120934.463700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 124995.283859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 131153.461020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 119857.792051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 132809.972670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 123317.692344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 135232.600363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 104490.434610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108785.720943                       # average overall mshr miss latency
system.l2.replacements                       26546822                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5760867                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5760867                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5760867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5760867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48875079                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48875079                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     48875080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48875080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13993749                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13993749                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1462212914836                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1462212914836                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 104490.434610                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 104490.434610                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   54                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                151                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       132500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       284000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.645833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.705882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.741379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.736585                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4172.413793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2760.416667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   709.302326                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1880.794702                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       580000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       626500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1016500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       875500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3098500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.645833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.676471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.741379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.726829                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20209.677419                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22097.826087                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20360.465116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20795.302013                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              129                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        86000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        53500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       139500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.864198                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.609756                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.767857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6615.384615                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data         2140                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1081.395349                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          127                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1399000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       245500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       527000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       429000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2600500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.864198                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.585366                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.755952                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19985.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20458.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21958.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20428.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20476.377953                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1764916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            44809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            48185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            55347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1913257                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1213936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         839943                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         784000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         681880                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3519759                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 148852035781                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111768559393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 105717334502                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  93588201629                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  459926131305                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2978852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       884752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       832185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       737227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5433016                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.407518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.949354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.942098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.924925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 122619.343838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 133066.838337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 134843.538906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 137250.251700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130669.779182                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        98037                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        19688                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        18637                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        19931                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           156293                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1115899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       820255                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       765363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       661949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3363466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 130217259059                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101589487659                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  96174045647                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  84994709287                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 412975501652                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.374607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.927102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.919703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.897890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.619079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 116692.692671                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 123851.104424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 125658.080737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 128400.691423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122782.719270                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27529248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         77520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         77466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         49168                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27733402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1074574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1089381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  82960540757                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    793284339                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    497746883                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    602499852                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  84854071831                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     28603822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        83647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        81469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        53845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       28822783                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.037567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.073248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.049135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.086860                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77203.190061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 129473.533377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 124343.463153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 128821.862733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77892.006406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          313                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          582                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          430                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          406                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1731                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1074261                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3573                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1087650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  72192279276                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    693098849                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    428251891                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    526689864                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  73840319880                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.037557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.066290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.043857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.079320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67201.805963                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 124995.283859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 119857.792051                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 123317.692344                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67889.780610                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18431905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       122835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       113570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       105231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18773541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       772704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       436154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       420105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       403351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2032314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  99016614779                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  66157254763                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  63974277137                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  61656435850                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 290804582529                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19204609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       558989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       533675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       508582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20805855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.780255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.787193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.793089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 128143.007903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 151683.246658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 152281.637060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 152860.500780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 143090.379995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        97109                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        27106                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        27029                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        25636                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       176880                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       675595                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       409048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       393076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       377715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1855434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  86436107053                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  59637855433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  57678206283                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  55601756937                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 259353925706                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.731764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.736546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.742683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 127940.714560                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 145796.716847                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 146735.507340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 147205.583408                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 139780.733621                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          107                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          115                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          112                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               484                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6535                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6241                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         6164                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         6284                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           25224                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     52327524                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     52980023                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     41182115                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     48708563                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    195198225                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         6685                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         6348                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         6279                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         6396                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         25708                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.977562                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.983144                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.981685                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.982489                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.981173                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8007.272226                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8489.027880                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  6681.069922                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7751.203533                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7738.591223                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          581                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          561                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          449                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          526                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2117                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5954                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5680                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         5715                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5758                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        23107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    124263655                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    118662217                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data    119245747                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    120237212                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    482408831                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.890651                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.894770                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.910177                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.900250                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.898825                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20870.617232                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20891.235387                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20865.397550                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20881.766586                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20877.172762                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999907                       # Cycle average of tags in use
system.l2.tags.total_refs                   122944335                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26549423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.630772                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.565029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.195824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.100236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.033039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.180514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.027245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.147099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.048141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.157661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.545119                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.461954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.157816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.305392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 904339119                       # Number of tag accesses
system.l2.tags.data_accesses                904339119                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      68752768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     114896320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        354880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78712128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        228672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      74177088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        273344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      66571648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    868849408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1272816256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     68752768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       354880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       228672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       273344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      69609664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243879040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243879040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1074262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1795255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1229877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1159017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1040182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     13575772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19887754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3810610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3810610                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         60405849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        100947351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           311796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69156095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           200910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         65171631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           240159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         58489528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    763366885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1118290203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     60405849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       311796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       200910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       240159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61158714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214270944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214270944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214270944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        60405849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       100947351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          311796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69156095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          200910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        65171631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          240159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        58489528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    763366885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1332561147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3748763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1074262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1731991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1221149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1148569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1028237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  13571023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004023167750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       232050                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       232050                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27979766                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3538324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19887754                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3810611                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19887754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3810611                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  99134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61848                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1084478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1091958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1245631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2151241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1114493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1536201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1114441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1110371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1101752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1089195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1192835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1085464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1097976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1433943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1086202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1252439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            235082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           241639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233838                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1142727038128                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                98943100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1513763663128                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     57746.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76496.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15498795                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1632999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19887754                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3810611                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1990185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1277799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1398579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1363056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1179234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1027427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  882449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  808606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  746002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  671431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1088498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3054867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1883808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 656113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 585404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 505793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 376029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 208199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  55561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  29580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 155306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 183260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 200931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 215497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 223467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 224486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 227294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 224588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 207570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  36540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  23169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  29929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  36421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  41284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  44788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  46936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  48165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  49005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  49752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  50147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  50214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  50968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  53377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  59393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     32                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6405554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.169147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.565814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.539205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2718813     42.44%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2005312     31.31%     73.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       314605      4.91%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       303566      4.74%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       377416      5.89%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       123248      1.92%     91.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        69062      1.08%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        60824      0.95%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       432708      6.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6405554                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       232050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.277285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.752486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    636.157239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       232045    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        232050                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       232050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.154842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.143427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.645945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           216891     93.47%     93.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1307      0.56%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9765      4.21%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2580      1.11%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              844      0.36%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              345      0.15%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              147      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               82      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               55      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        232050                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1266471680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6344576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239918784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1272816256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243879104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1112.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       210.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1118.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1138180609500                       # Total gap between requests
system.mem_ctrls.avgGap                      48027.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     68752768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    110847424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       354880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     78153536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       228672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     73508416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       273344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     65807168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    868545472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239918784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 60405849.242888733745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 97390010.291753873229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 311795.850594936870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68665318.513644099236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 200910.112565502146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 64584138.561222001910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 240158.715579977492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 57817859.337815344334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 763099848.463201403618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 210791482.560253947973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1074262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1795255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1229877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1159017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1040182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     13575772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3810611                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  28044765888                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 142337150478                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    457349447                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 109791174070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    276603381                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 105395333722                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    345415897                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  97137934516                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1029977935729                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28101315618401                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26106.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     79285.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     82479.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     89270.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     77414.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     90935.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     80874.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     93385.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     75868.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7374490.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22445018400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11929802610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         66686214840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9809695440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     89846845920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     277732752510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     203181152160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       681631481880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        598.878121                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 524977860654                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38006280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 575196496846                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          23290658580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12379274820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         74604531960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9758680380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89846845920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     399338361120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100776429120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       709994781900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        623.797979                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 257546835268                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38006280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 842627522232                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                283                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6839640658.450705                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   45373974479.494568                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          138     97.18%     97.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     97.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.70%     98.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 473772476500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   166951664000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 971228973500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14816836                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14816836                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14816836                       # number of overall hits
system.cpu1.icache.overall_hits::total       14816836                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        91872                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         91872                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        91872                       # number of overall misses
system.cpu1.icache.overall_misses::total        91872                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2061717500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2061717500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2061717500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2061717500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14908708                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14908708                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14908708                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14908708                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006162                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006162                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006162                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006162                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22441.195359                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22441.195359                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22441.195359                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22441.195359                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        83615                       # number of writebacks
system.cpu1.icache.writebacks::total            83615                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8225                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8225                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8225                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8225                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        83647                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        83647                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        83647                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        83647                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1845798000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1845798000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1845798000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1845798000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005611                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005611                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005611                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005611                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22066.517628                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22066.517628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22066.517628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22066.517628                       # average overall mshr miss latency
system.cpu1.icache.replacements                 83615                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14816836                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14816836                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        91872                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        91872                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2061717500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2061717500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14908708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14908708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006162                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006162                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22441.195359                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22441.195359                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8225                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8225                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        83647                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        83647                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1845798000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1845798000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22066.517628                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22066.517628                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990660                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14428208                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            83615                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           172.555259                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327807000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990660                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999708                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999708                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29901063                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29901063                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18545542                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18545542                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18545542                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18545542                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4934845                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4934845                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4934845                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4934845                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 664074177404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 664074177404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 664074177404                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 664074177404                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23480387                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23480387                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23480387                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23480387                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210169                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210169                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210169                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210169                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 134568.396252                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 134568.396252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 134568.396252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 134568.396252                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8462854                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       628217                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            89507                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4912                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.549633                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   127.894340                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1449909                       # number of writebacks
system.cpu1.dcache.writebacks::total          1449909                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3929497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3929497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3929497                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3929497                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1005348                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1005348                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1005348                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1005348                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 131498671539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 131498671539                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 131498671539                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 131498671539                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.042817                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042817                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.042817                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042817                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 130799.157644                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 130799.157644                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 130799.157644                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 130799.157644                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1449909                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15491194                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15491194                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2764556                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2764556                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 340678742500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 340678742500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18255750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18255750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151435                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151435                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 123230.906699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123230.906699                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2205125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2205125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       559431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       559431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  69390342000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  69390342000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 124037.355813                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 124037.355813                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3054348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3054348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2170289                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2170289                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 323395434904                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 323395434904                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224637                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224637                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.415395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.415395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 149010.309182                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 149010.309182                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1724372                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1724372                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       445917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       445917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  62108329539                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  62108329539                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085349                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085349                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 139282.264500                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 139282.264500                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          262                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          262                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7052500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7052500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.451724                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.451724                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26917.938931                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26917.938931                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          135                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          135                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3846500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3846500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.232759                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.232759                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28492.592593                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28492.592593                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1063000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1063000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.425824                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.425824                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6858.064516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6858.064516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       921000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       921000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.420330                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.420330                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6019.607843                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6019.607843                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       143500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       143500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       132500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       132500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603793                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603793                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446440                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446440                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52949497000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52949497000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050233                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050233                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425087                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425087                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 118603.837022                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 118603.837022                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446440                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446440                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52503057000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52503057000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425087                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425087                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 117603.837022                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 117603.837022                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.010773                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20600791                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1451655                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.191244                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327818500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.010773                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.906587                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.906587                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50514815                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50514815                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1138180637500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          49631068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9571477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49326187                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22736212                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         23847755                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1030                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           742                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1772                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           53                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5436405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5436405                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      28822786                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20808283                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        25708                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        25708                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     85811438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66572957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       250909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4352150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       244375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4118251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       161503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3758221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             165269804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3661287232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2839932800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10704768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185193664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10425984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    175221632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6890112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    159861632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7049517824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        50401858                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244255488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105590221                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.324935                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               97769331     92.59%     92.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7287531      6.90%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 139073      0.13%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 323903      0.31%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  70381      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105590221                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       110412285606                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2056035099                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         122490354                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1875612306                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          81032393                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33286178280                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       42918872165                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2173154908                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         125849651                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1187342718000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1043978                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746932                       # Number of bytes of host memory used
host_op_rate                                  1046914                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1478.41                       # Real time elapsed on the host
host_tick_rate                               33253312                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543429201                       # Number of instructions simulated
sim_ops                                    1547770238                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049162                       # Number of seconds simulated
sim_ticks                                 49162080500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.069597                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15166623                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15309059                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1697197                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18906007                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21597                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37833                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16236                       # Number of indirect misses.
system.cpu0.branchPred.lookups               19019438                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7217                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2164                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1688973                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7229818                       # Number of branches committed
system.cpu0.commit.bw_lim_events               329135                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          70239                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25193651                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26584020                       # Number of instructions committed
system.cpu0.commit.committedOps              26616022                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     85908394                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.309819                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.894395                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     70607295     82.19%     82.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9964910     11.60%     93.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3005031      3.50%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       757501      0.88%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       655630      0.76%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       437893      0.51%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       133511      0.16%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        17488      0.02%     99.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       329135      0.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     85908394                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44185                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26549694                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5578820                       # Number of loads committed
system.cpu0.commit.membars                      48112                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        48535      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18190770     68.35%     68.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4747      0.02%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5580584     20.97%     89.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2787955     10.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26616022                       # Class of committed instruction
system.cpu0.commit.refs                       8369161                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26584020                       # Number of Instructions Simulated
system.cpu0.committedOps                     26616022                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.644914                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.644914                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             39068547                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 8639                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13315132                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57385973                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7270777                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41440318                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1690924                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                16607                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               636721                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   19019438                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4552281                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     82054399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                39144                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65216706                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          722                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3398370                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.196286                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6352710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15188220                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.673056                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          90107287                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.724650                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.762023                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                38718970     42.97%     42.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39935352     44.32%     87.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9331896     10.36%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1998216      2.22%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   52903      0.06%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14107      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8543      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9361      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   37939      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            90107287                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1934                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1357                       # number of floating regfile writes
system.cpu0.idleCycles                        6789169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1948393                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12197494                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.463277                       # Inst execution rate
system.cpu0.iew.exec_refs                    15149014                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4540759                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               29021794                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10639744                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             34798                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1076447                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5682843                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51788281                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10608255                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1248065                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44889947                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 40322                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2188097                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1690924                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2329419                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        48499                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6533                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5060924                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2892502                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           255                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       887760                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1060633                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22585243                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42077350                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744866                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16822987                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.434251                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      43097462                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65485661                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26356543                       # number of integer regfile writes
system.cpu0.ipc                              0.274355                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.274355                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            50314      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30554945     66.23%     66.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5653      0.01%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1379      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                857      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             10      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10729173     23.25%     89.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4794306     10.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            425      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           288      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46138012                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2301                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4571                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2218                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2447                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     328956                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007130                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 264236     80.33%     80.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    81      0.02%     80.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     60      0.02%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 32863      9.99%     90.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                31657      9.62%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               42      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46414353                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         182901227                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42075132                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         76958336                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  51682230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46138012                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             106051                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25172261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           193531                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         35812                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13734500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     90107287                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.512034                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871403                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           57960822     64.32%     64.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23365441     25.93%     90.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5941217      6.59%     96.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1351945      1.50%     98.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1008368      1.12%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             159278      0.18%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             249251      0.28%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              58786      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              12179      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       90107287                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.476158                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            68193                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11480                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10639744                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5682843                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3962                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        96896456                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1427706                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               32470552                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16590419                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                288907                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8986284                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1125061                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17611                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             82513254                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55035478                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33082771                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39942096                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                895199                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1690924                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2735749                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16492356                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1983                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        82511271                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4281682                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             32290                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1500617                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         32544                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   137368106                       # The number of ROB reads
system.cpu0.rob.rob_writes                  107818677                       # The number of ROB writes
system.cpu0.timesIdled                          76662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1715                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.373212                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15138840                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15234327                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1612940                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18448790                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10821                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14667                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3846                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18506600                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1014                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1951                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1610096                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7033576                       # Number of branches committed
system.cpu1.commit.bw_lim_events               315478                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          68734                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24539991                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25419058                       # Number of instructions committed
system.cpu1.commit.committedOps              25451646                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     81099380                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.313833                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.896243                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     66394156     81.87%     81.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9612401     11.85%     93.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2849018      3.51%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       801971      0.99%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       573142      0.71%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       416431      0.51%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       120732      0.15%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        16051      0.02%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       315478      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     81099380                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11462                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25392420                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5399940                       # Number of loads committed
system.cpu1.commit.membars                      48934                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        48934      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17621449     69.24%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5401891     21.22%     90.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378952      9.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25451646                       # Class of committed instruction
system.cpu1.commit.refs                       7780843                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25419058                       # Number of Instructions Simulated
system.cpu1.committedOps                     25451646                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.413272                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.413272                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             36713181                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2917                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13275201                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55358144                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5831514                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40403736                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1611066                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 6794                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               612127                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18506600                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4407232                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     78709484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                27253                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62970218                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3227820                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.213303                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4848183                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15149661                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.725780                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          85171624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.740339                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.752849                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                35214587     41.35%     41.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39100502     45.91%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8846221     10.39%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1938829      2.28%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   23836      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6433      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1669      0.00%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7449      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   32098      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            85171624                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1590533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1861696                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11933681                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.498786                       # Inst execution rate
system.cpu1.iew.exec_refs                    14294787                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3974162                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               27959081                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10358260                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             33102                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1008033                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5047451                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49970465                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10320625                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1173897                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43275775                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 35665                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1894127                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1611066                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2034151                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35509                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             125                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4958320                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2666548                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       813842                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1047854                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21994940                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40584097                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.746739                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16424475                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.467763                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41558924                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63093546                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25630095                       # number of integer regfile writes
system.cpu1.ipc                              0.292974                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.292974                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            49905      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29793670     67.03%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 552      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10436483     23.48%     90.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4168780      9.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              2      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44449672                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      2                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  4                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 6                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     296845                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006678                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 268386     90.41%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 27294      9.19%     99.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1165      0.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44696610                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         174555489                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40584097                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74489279                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49864779                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44449672                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             105686                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24518819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           187680                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         36952                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     13230056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     85171624                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.521884                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.875228                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           54184633     63.62%     63.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22482698     26.40%     90.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5790658      6.80%     96.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1307659      1.54%     98.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             965068      1.13%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             124666      0.15%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             246238      0.29%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              58381      0.07%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11623      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       85171624                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.512316                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            64383                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           10599                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10358260                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5047451                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    969                       # number of misc regfile reads
system.cpu1.numCycles                        86762157                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11480484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31042884                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16013171                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                279728                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7463646                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1144579                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                17590                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             79510546                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53065406                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32178825                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38971279                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                106850                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1611066                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1953917                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16165654                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        79510546                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4128832                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             31373                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1347812                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         31648                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   130769960                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104055828                       # The number of ROB writes
system.cpu1.timesIdled                          16508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.693754                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15208018                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15254735                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1445446                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17478048                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10098                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15029                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4931                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17536898                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1068                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1913                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1414360                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7059423                       # Number of branches committed
system.cpu2.commit.bw_lim_events               378005                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          73808                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22612788                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25367426                       # Number of instructions committed
system.cpu2.commit.committedOps              25402495                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     81008293                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.313579                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.921673                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     66667967     82.30%     82.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9417511     11.63%     93.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2524394      3.12%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       970089      1.20%     98.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       398985      0.49%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       518905      0.64%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       115635      0.14%     99.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        16802      0.02%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       378005      0.47%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     81008293                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11583                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25339922                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5442941                       # Number of loads committed
system.cpu2.commit.membars                      52622                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        52622      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17688115     69.63%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5444854     21.43%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2216484      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25402495                       # Class of committed instruction
system.cpu2.commit.refs                       7661338                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25367426                       # Number of Instructions Simulated
system.cpu2.committedOps                     25402495                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.400329                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.400329                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             37886850                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                31319                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13278609                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52746691                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6283649                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38553194                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1415396                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                76296                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               580662                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17536898                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5149447                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     77659620                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32384                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60188392                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2892964                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.203308                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5613604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15218116                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.697775                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          84719751                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.713220                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.760223                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                37056471     43.74%     43.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37005224     43.68%     87.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8974629     10.59%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1544291      1.82%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   23492      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14313      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   66404      0.08%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6904      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28023      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            84719751                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1537831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1629973                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11545431                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.485986                       # Inst execution rate
system.cpu2.iew.exec_refs                    13705066                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3639708                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               28695596                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10041424                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             43945                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           822451                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4456516                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47993765                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10065358                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1027431                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             41919994                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 37718                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2053439                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1415396                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2195767                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        42092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             168                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4598483                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2238119                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       612334                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1017639                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21413755                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39439943                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.743972                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15931226                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.457235                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40298451                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61023428                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25090121                       # number of integer regfile writes
system.cpu2.ipc                              0.294089                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.294089                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            53657      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28978996     67.48%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 701      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10170807     23.68%     91.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3742984      8.72%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              42947425                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     322186                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007502                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 284917     88.43%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     88.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 36327     11.28%     99.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  942      0.29%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43215954                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         171113923                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39439943                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         70585036                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47863604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 42947425                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             130161                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22591270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           177136                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         56353                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11895778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     84719751                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.506935                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.876421                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           55015319     64.94%     64.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21466483     25.34%     90.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5582591      6.59%     96.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1153179      1.36%     98.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1068084      1.26%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              99605      0.12%     99.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             267269      0.32%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              55520      0.07%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              11701      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       84719751                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.497897                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            50973                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1512                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10041424                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4456516                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1035                       # number of misc regfile reads
system.cpu2.numCycles                        86257582                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11984808                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               31672336                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16098391                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                242161                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7724457                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1449856                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                15751                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             75628026                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50664084                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           31269152                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37316619                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                113843                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1415396                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2210402                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15170761                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        75628026                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4380541                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             42443                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1203222                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         42491                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   128638811                       # The number of ROB reads
system.cpu2.rob.rob_writes                   99742312                       # The number of ROB writes
system.cpu2.timesIdled                          16118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.427751                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13791508                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13870884                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1027552                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15191589                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10366                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12591                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2225                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15246020                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          917                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1938                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1009870                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7048719                       # Number of branches committed
system.cpu3.commit.bw_lim_events               642182                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76244                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       18657184                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25131717                       # Number of instructions committed
system.cpu3.commit.committedOps              25168087                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     74697209                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.336935                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.048786                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     61812500     82.75%     82.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8383298     11.22%     93.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1860407      2.49%     96.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       988355      1.32%     97.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       255416      0.34%     98.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       615926      0.82%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       113715      0.15%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        25410      0.03%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       642182      0.86%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     74697209                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11405                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25103373                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5418073                       # Number of loads committed
system.cpu3.commit.membars                      54604                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        54604      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17662454     70.18%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5420011     21.54%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2030598      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25168087                       # Class of committed instruction
system.cpu3.commit.refs                       7450609                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25131717                       # Number of Instructions Simulated
system.cpu3.committedOps                     25168087                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.153309                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.153309                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             35966612                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                18355                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12244607                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              47357375                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6239930                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33898525                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1010810                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                35534                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               528807                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15246020                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5617927                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     70576425                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                32536                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      53461179                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2056984                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.192383                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6039709                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13801874                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.674605                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          77644684                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.693162                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.774058                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                35700302     45.98%     45.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31827710     40.99%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8972297     11.56%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  942188      1.21%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   28502      0.04%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6158      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  126417      0.16%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   10692      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   30418      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            77644684                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1603395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1163984                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10615044                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.491205                       # Inst execution rate
system.cpu3.iew.exec_refs                    12670005                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3285469                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               26912054                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9254164                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             47917                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           479350                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3793763                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43803237                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9384536                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           787752                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             38927063                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 54123                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2026214                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1010810                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2167262                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        52068                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             132                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3836091                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1761227                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       372225                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        791759                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20322517                       # num instructions consuming a value
system.cpu3.iew.wb_count                     36809464                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.732711                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14890539                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.464484                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      37451993                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56712320                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23527479                       # number of integer regfile writes
system.cpu3.ipc                              0.317127                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.317127                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            55540      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             26850311     67.61%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 303      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9471077     23.85%     91.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3337304      8.40%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              39714815                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     393535                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.009909                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 340327     86.48%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     86.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 52411     13.32%     99.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  797      0.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              40052810                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         157625314                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     36809464                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         62438391                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  43665167                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 39714815                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             138070                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       18635150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           157465                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         61826                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9660285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     77644684                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.511494                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.914246                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           50912202     65.57%     65.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           19114800     24.62%     90.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4970236      6.40%     96.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             978302      1.26%     97.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1141077      1.47%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             110176      0.14%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             330461      0.43%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              72757      0.09%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14673      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       77644684                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.501145                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            50638                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1780                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9254164                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3793763                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    936                       # number of misc regfile reads
system.cpu3.numCycles                        79248079                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18994748                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               29596034                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16059001                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                176172                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7268236                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1675690                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                10401                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68058884                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              45700285                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           28748787                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33074976                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                175306                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1010810                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2403771                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12689786                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68058884                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4290857                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             47888                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1178896                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         47944                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   117875072                       # The number of ROB reads
system.cpu3.rob.rob_writes                   90598232                       # The number of ROB writes
system.cpu3.timesIdled                          16281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5550585                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             12751005                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            22273108                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3320563                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3613812                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5803231                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11565588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120544                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        56568                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2154325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1855866                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4451470                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1912434                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5427704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       933099                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4829576                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4853                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3428                       # Transaction distribution
system.membus.trans_dist::ReadExReq            366172                       # Transaction distribution
system.membus.trans_dist::ReadExResp           365993                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5427704                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           754                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17359285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17359285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    430515072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               430515072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6830                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5802911                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5802911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5802911                       # Request fanout histogram
system.membus.respLayer1.occupancy        29598499799                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16897438309                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              34.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1030                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          516                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11692921.511628                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21060574.938033                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          516    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    142107500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            516                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    43128533000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6033547500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5132686                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5132686                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5132686                       # number of overall hits
system.cpu2.icache.overall_hits::total        5132686                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16761                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16761                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16761                       # number of overall misses
system.cpu2.icache.overall_misses::total        16761                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1207430498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1207430498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1207430498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1207430498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5149447                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5149447                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5149447                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5149447                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003255                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003255                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003255                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003255                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72038.094266                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72038.094266                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72038.094266                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72038.094266                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1743                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.818182                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15725                       # number of writebacks
system.cpu2.icache.writebacks::total            15725                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1036                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1036                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1036                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1036                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15725                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15725                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15725                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15725                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1116047499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1116047499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1116047499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1116047499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003054                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003054                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003054                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003054                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 70972.813927                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70972.813927                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 70972.813927                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70972.813927                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15725                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5132686                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5132686                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16761                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16761                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1207430498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1207430498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5149447                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5149447                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003255                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003255                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72038.094266                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72038.094266                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1036                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1036                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15725                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15725                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1116047499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1116047499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003054                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003054                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 70972.813927                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70972.813927                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5613175                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15757                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           356.233737                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10314619                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10314619                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7141467                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7141467                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7141467                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7141467                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4861910                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4861910                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4861910                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4861910                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 545662871235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 545662871235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 545662871235                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 545662871235                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12003377                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12003377                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12003377                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12003377                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.405045                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.405045                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.405045                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.405045                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 112232.203236                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112232.203236                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 112232.203236                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112232.203236                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1941640                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2893272                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            22472                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          21910                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    86.402634                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   132.052579                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       496822                       # number of writebacks
system.cpu2.dcache.writebacks::total           496822                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4361562                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4361562                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4361562                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4361562                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500348                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500348                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500348                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500348                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  62186054483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  62186054483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  62186054483                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  62186054483                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.041684                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041684                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.041684                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041684                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 124285.606184                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124285.606184                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 124285.606184                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124285.606184                       # average overall mshr miss latency
system.cpu2.dcache.replacements                496822                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5808721                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5808721                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3996410                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3996410                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 458855960000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 458855960000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9805131                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9805131                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.407584                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.407584                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 114817.038292                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114817.038292                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3607503                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3607503                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       388907                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       388907                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48254858000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48254858000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.039664                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039664                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 124078.142075                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124078.142075                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1332746                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1332746                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       865500                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       865500                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  86806911235                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  86806911235                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198246                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198246                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.393723                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.393723                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 100296.835627                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100296.835627                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       754059                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       754059                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111441                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111441                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  13931196483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  13931196483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050695                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050695                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125009.614801                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125009.614801                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18200                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18200                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          686                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          686                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     23774000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23774000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.036323                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036323                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34655.976676                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34655.976676                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          163                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          523                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          523                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027692                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027692                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31980.879541                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31980.879541                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17325                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17325                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          833                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          833                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7271500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7271500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.045875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.045875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8729.291717                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8729.291717                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          822                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          822                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6527500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6527500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.045269                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.045269                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7940.997567                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7940.997567                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1614500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1614500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1536500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1536500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          634                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            634                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1279                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1279                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14278000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14278000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1913                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1913                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.668583                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.668583                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 11163.408913                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 11163.408913                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1279                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1279                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12999000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12999000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.668583                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.668583                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 10163.408913                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 10163.408913                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.557621                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7682487                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501033                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.333295                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.557621                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.986176                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.986176                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24585674                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24585674                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1068                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          535                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    17828614.018692                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   42155878.860909                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    290405500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            535                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    39623772000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9538308500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5601646                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5601646                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5601646                       # number of overall hits
system.cpu3.icache.overall_hits::total        5601646                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16280                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16280                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16280                       # number of overall misses
system.cpu3.icache.overall_misses::total        16280                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1201620999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1201620999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1201620999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1201620999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5617926                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5617926                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5617926                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5617926                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002898                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002898                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002898                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002898                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73809.643673                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73809.643673                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73809.643673                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73809.643673                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1277                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    45.607143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15387                       # number of writebacks
system.cpu3.icache.writebacks::total            15387                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          893                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          893                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          893                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          893                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15387                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15387                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15387                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15387                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1120227000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1120227000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1120227000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1120227000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002739                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002739                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002739                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002739                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72803.470462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72803.470462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72803.470462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72803.470462                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15387                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5601646                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5601646                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16280                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16280                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1201620999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1201620999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5617926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5617926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002898                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002898                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73809.643673                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73809.643673                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          893                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          893                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15387                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15387                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1120227000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1120227000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002739                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002739                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72803.470462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72803.470462                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6153951                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15419                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           399.114793                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11251239                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11251239                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6113307                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6113307                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6113307                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6113307                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4936872                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4936872                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4936872                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4936872                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 538619876644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 538619876644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 538619876644                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 538619876644                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11050179                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11050179                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11050179                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11050179                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.446769                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.446769                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.446769                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.446769                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 109101.446552                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109101.446552                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 109101.446552                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109101.446552                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2186427                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3875345                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            25126                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          29518                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.018507                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   131.287519                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496567                       # number of writebacks
system.cpu3.dcache.writebacks::total           496567                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4436688                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4436688                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4436688                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4436688                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500184                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500184                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500184                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500184                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  61004941481                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  61004941481                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  61004941481                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  61004941481                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.045265                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.045265                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.045265                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.045265                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121964.999842                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121964.999842                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121964.999842                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121964.999842                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496567                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5015918                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5015918                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4022429                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4022429                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 443743830500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 443743830500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9038347                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9038347                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.445040                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.445040                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 110317.380493                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110317.380493                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3633678                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3633678                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388751                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388751                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  46505334000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  46505334000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.043011                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.043011                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 119627.561087                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 119627.561087                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1097389                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1097389                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       914443                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       914443                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  94876046144                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  94876046144                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2011832                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2011832                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.454532                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.454532                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 103752.826742                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103752.826742                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       803010                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       803010                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111433                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111433                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  14499607481                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14499607481                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055389                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055389                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 130119.511105                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130119.511105                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18702                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18702                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          754                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          754                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     32171500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     32171500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.038754                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.038754                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 42667.771883                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 42667.771883                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          157                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          597                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          597                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     20205500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     20205500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030685                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030685                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33845.058626                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33845.058626                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17948                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17948                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          731                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          731                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6196000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6196000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18679                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18679                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.039135                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039135                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8476.060192                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8476.060192                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          726                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          726                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5542000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5542000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038867                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038867                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7633.608815                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7633.608815                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1527000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1527000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1455000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1455000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          654                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            654                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1284                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1284                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     17197500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     17197500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1938                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1938                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.662539                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.662539                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13393.691589                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13393.691589                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1284                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1284                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     15913500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     15913500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.662539                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.662539                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12393.691589                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12393.691589                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.354999                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6655881                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500864                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.288799                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.354999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.979844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.979844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22681343                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22681343                       # Number of data accesses
system.cpu0.numPwrStateTransitions                224                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6374187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15472301.381246                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          112    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     85816500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    48448171500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    713909000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4474351                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4474351                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4474351                       # number of overall hits
system.cpu0.icache.overall_hits::total        4474351                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77930                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77930                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77930                       # number of overall misses
system.cpu0.icache.overall_misses::total        77930                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5251028496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5251028496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5251028496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5251028496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4552281                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4552281                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4552281                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4552281                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.017119                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.017119                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.017119                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.017119                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67381.348595                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67381.348595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67381.348595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67381.348595                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11480                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              175                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.600000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72701                       # number of writebacks
system.cpu0.icache.writebacks::total            72701                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5204                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5204                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72726                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72726                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72726                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72726                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4887768496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4887768496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4887768496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4887768496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015976                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015976                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015976                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015976                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67207.992960                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67207.992960                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67207.992960                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67207.992960                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72701                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4474351                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4474351                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77930                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77930                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5251028496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5251028496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4552281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4552281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.017119                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.017119                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67381.348595                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67381.348595                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5204                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5204                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72726                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72726                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4887768496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4887768496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015976                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015976                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67207.992960                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67207.992960                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.991101                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4548559                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72758                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            62.516273                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.991101                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999722                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999722                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9177288                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9177288                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8005981                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8005981                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8005981                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8005981                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5136071                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5136071                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5136071                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5136071                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 563011383593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 563011383593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 563011383593                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 563011383593                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13142052                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13142052                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13142052                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13142052                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.390812                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.390812                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.390812                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.390812                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 109619.081121                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109619.081121                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 109619.081121                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109619.081121                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2800266                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1917917                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            43485                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14639                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.396137                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   131.014209                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       551507                       # number of writebacks
system.cpu0.dcache.writebacks::total           551507                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4581757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4581757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4581757                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4581757                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       554314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       554314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       554314                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       554314                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  66681226129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  66681226129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  66681226129                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  66681226129                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042179                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042179                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042179                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042179                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 120295.042393                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 120295.042393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 120295.042393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 120295.042393                       # average overall mshr miss latency
system.cpu0.dcache.replacements                551507                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6347493                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6347493                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4024206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4024206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 458551245000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 458551245000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10371699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10371699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.387999                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.387999                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 113948.253395                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113948.253395                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3618642                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3618642                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       405564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       405564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  49882039000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  49882039000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 122994.247517                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122994.247517                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1658488                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1658488                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1111865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1111865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 104460138593                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 104460138593                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2770353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2770353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.401344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.401344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 93950.379401                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93950.379401                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       963115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       963115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16799187129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16799187129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053694                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053694                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 112935.711792                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 112935.711792                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        17361                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17361                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1083                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1083                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     25906000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     25906000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.058718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.058718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23920.590951                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23920.590951                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          913                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          913                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2169000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2169000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009217                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009217                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12758.823529                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12758.823529                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16226                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16226                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1565                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1565                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20603000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20603000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17791                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17791                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087966                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087966                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13164.856230                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13164.856230                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1557                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1557                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19050000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19050000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.087516                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087516                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12235.067437                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12235.067437                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        24000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        24000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        20000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        20000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1341                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1341                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          823                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          823                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9270000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9270000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2164                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2164                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.380314                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.380314                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11263.669502                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11263.669502                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          822                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          822                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8444500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8444500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.379852                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.379852                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10273.114355                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10273.114355                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.926339                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8598451                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           554146                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.516580                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.926339                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997698                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997698                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26915016                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26915016                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22882                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               68562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5164                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               56437                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5281                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5030                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               70305                       # number of demand (read+write) hits
system.l2.demand_hits::total                   295554                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22882                       # number of overall hits
system.l2.overall_hits::.cpu0.data              68562                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5164                       # number of overall hits
system.l2.overall_hits::.cpu1.data              56437                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5281                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61893                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5030                       # number of overall hits
system.l2.overall_hits::.cpu3.data              70305                       # number of overall hits
system.l2.overall_hits::total                  295554                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             49817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            479132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            437352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            435436                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            426892                       # number of demand (read+write) misses
system.l2.demand_misses::total                1859960                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            49817                       # number of overall misses
system.l2.overall_misses::.cpu0.data           479132                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10530                       # number of overall misses
system.l2.overall_misses::.cpu1.data           437352                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10444                       # number of overall misses
system.l2.overall_misses::.cpu2.data           435436                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10357                       # number of overall misses
system.l2.overall_misses::.cpu3.data           426892                       # number of overall misses
system.l2.overall_misses::total               1859960                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4523187463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  63675462374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1043559465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58709231034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1025062978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  59466720252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1032696967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  58258665178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     247734585711                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4523187463                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  63675462374                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1043559465                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58709231034                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1025062978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  59466720252                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1032696967                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  58258665178                       # number of overall miss cycles
system.l2.overall_miss_latency::total    247734585711                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72699                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          547694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          493789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497197                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2155514                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72699                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         547694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         493789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497197                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2155514                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.685250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.874817                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.670957                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.885706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.664165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.875549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.673101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.858597                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.862885                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.685250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.874817                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.670957                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.885706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.664165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.875549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.673101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.858597                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.862885                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90796.062850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 132897.536324                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99103.462963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 134237.938855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98148.504213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 136568.221856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99710.047987                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 136471.672409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133193.501855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90796.062850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 132897.536324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99103.462963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 134237.938855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98148.504213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 136568.221856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99710.047987                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 136471.672409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133193.501855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            7217606                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    228695                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.559964                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4017082                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              933097                       # number of writebacks
system.l2.writebacks::total                    933097                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            660                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          93107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3083                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          79920                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2981                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          77199                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2888                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          78134                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              337972                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           660                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         93107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3083                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         79920                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2981                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         77199                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2888                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         78134                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             337972                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        49157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       386025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       357432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       358237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       348758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1521988                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        49157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       386025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       357432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       358237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       348758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4308691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5830679                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3986520971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  52821743278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    687971974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49103801433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    677236489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49850440925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    694933473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48693961030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 206516609573                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3986520971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  52821743278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    687971974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49103801433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    677236489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49850440925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    694933473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48693961030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 526182265511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 732698875084                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.676172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.704819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.474513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.723856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.474595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.720322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.485410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.701448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.706091                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.676172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.704819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.474513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.723856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.474595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.720322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.485410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.701448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.705006                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81097.727099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 136835.032130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92382.432389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 137379.421633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90745.878199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 139154.919578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93042.371536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 139621.058241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 135688.723941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81097.727099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 136835.032130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92382.432389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 137379.421633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90745.878199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 139154.919578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93042.371536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 139621.058241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 122121.142015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 125662.701563                       # average overall mshr miss latency
system.l2.replacements                        7626405                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       937979                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           937979                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       937981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       937981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1159243                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1159243                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1159245                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1159245                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4308691                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4308691                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 526182265511                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 526182265511                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 122121.142015                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 122121.142015                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  212                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           153                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           238                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           212                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           225                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                828                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       727000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       482500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       341500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1760500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          183                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          305                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          267                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          285                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1040                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.836066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.780328                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.794007                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.789474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.796154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4751.633987                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2027.310924                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   988.207547                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1517.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2126.207729                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          153                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          234                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          211                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          222                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           820                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3108500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4835999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4263500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4558499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16766498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.836066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.767213                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.790262                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.778947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.788462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20316.993464                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20666.662393                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20206.161137                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20533.779279                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20446.948780                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                198                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          453                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          138                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          110                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              810                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1655000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       103000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       182500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       239500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2180000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          567                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          135                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1008                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.798942                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.741497                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.867925                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.814815                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.803571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3653.421634                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   944.954128                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1322.463768                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2177.272727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2691.358025                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          450                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          137                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          803                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9091000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2256500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2851500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2163500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16362500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.793651                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.734694                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.861635                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.796627                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20202.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20893.518519                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20813.868613                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20032.407407                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20376.712329                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            19788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            10263                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            10023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50047                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         124917                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         100316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         100392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         100575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              426200                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16055248318                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13444530347                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  13447267322                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14019953908                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   56966999895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.863253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.909574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.907252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.909374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 128527.328690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 134021.794599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 133947.598633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 139398.000577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133662.599472                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        24453                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11889                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        11311                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13258                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60911                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       100464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        88427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        89081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        87317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         365289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13374439939                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  11744661915                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  11774137398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  12198463581                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  49091702833                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.694268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.801775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.805034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.789499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.767016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 133126.691541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 132817.599998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 132173.385997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 139703.191601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 134391.407442                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5164                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              38357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        49817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            81148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4523187463                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1043559465                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1025062978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1032696967                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7624506873                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.685250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.670957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.664165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.673101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.679034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90796.062850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99103.462963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98148.504213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99710.047987                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93958.038066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          660                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3083                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2981                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2888                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          9612                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        49157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7447                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        71536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3986520971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    687971974                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    677236489                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    694933473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6046662907                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.676172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.474513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.474595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.485410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.598603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81097.727099                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92382.432389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90745.878199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93042.371536                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84526.153363                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        48774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        46464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        51630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        60282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            207150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       354215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       337036                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       335044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       326317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1352612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47620214056                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45264700687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  46019452930                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44238711270                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 183143078943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       402989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       383500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.878969                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.878842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.866477                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.844071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.867191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 134438.728049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 134302.272419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 137353.460829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 135569.741295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 135399.566870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        68654                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        68031                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        65888                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        64876                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       267449                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       285561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       269005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       269156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       261441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1085163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39447303339                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37359139518                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38076303527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  36495497449                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 151378243833                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.708607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.701447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.696080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.676259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.695723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 138139.673621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 138878.978153                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 141465.557249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 139593.627048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 139498.161873                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1881                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1889                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1249                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           41                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           50                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1357                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     40581496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       875497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       259496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     41716489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3130                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.399042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.772727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.976190                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.961538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.418053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32491.189752                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 21353.585366                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  5189.920000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30741.701548                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          610                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          626                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          639                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          731                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12645472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       334500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       663497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       840497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14483966                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.204153                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.772727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.785714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.807692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.225200                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19789.471049                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19676.470588                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20105.969697                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20011.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19813.906977                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997383                       # Cycle average of tags in use
system.l2.tags.total_refs                     8189021                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7628961                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.073412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.516892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.164213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.231521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.176311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.205102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.153030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.202638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.195913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.199101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    55.952663                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.101826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.003618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.003111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.874260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999959                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41693201                       # Number of tag accesses
system.l2.tags.data_accesses                 41693201                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3146240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      24762624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        476608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22909120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        477632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      22961088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        478208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      22360192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    273224896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          370796608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3146240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       476608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       477632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       478208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4578688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59718336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59718336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          49160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         386916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         357955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         358767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         349378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4269139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5793697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       933099                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             933099                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         63997292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        503693573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9694626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        465991670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          9715455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        467048745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          9727172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        454825991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5557634934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7542329459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     63997292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9694626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      9715455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      9727172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93134545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1214723531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1214723531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1214723531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        63997292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       503693573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9694626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       465991670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         9715455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       467048745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         9727172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       454825991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5557634934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8757052989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    930052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     49160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    382825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    356196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    356975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    347842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4266891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000106285250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57615                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57615                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6344672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             879492                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5793697                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     933101                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5793697                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   933101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3049                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            351272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            373087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            357812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            348578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            387637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            361886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            380892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            365830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            367510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            354968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           370666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           350368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           350422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           359016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           353412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           348915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56664                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 423847444860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28911355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            532265026110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     73301.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                92051.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4809558                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  844157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5793697                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               933101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   84104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   87209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   89670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   92416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   96691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  100596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  102377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  103272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  124679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 486858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1689189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1319162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 382564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 329150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 261341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 174752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  96442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  43455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  25360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  21975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  30420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  36014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  38574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  39091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  38847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  38339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  37856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  37418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  36808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  36350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  35746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  34949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  36976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1058617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    405.803300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   250.307645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.062147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       215002     20.31%     20.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       323702     30.58%     50.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       103783      9.80%     60.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76544      7.23%     67.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54607      5.16%     73.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26180      2.47%     75.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12712      1.20%     76.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7684      0.73%     77.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       238403     22.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1058617                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     100.360340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.144322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.668148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4260      7.39%      7.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         12224     21.22%     28.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         16127     27.99%     56.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        10285     17.85%     74.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         6120     10.62%     85.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3677      6.38%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2049      3.56%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1292      2.24%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          854      1.48%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          491      0.85%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          153      0.27%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           51      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           11      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57615                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.142741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.126709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.796446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            55082     95.60%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              440      0.76%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              679      1.18%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              515      0.89%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              378      0.66%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              215      0.37%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              137      0.24%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               65      0.11%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               42      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57615                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              370065344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  731264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59524096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               370796608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59718464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7527.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1210.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7542.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1214.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        68.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49162018000                       # Total gap between requests
system.mem_ctrls.avgGap                       7308.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3146240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     24500800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       476608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22796544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       477632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     22846400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       478208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     22261888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    273081024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59524096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 63997291.571092076600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 498367842.670938253403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9694626.328924383968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 463701775.192366003990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 9715455.390460947528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 464715890.125927448273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 9727171.737575264648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 452826401.437587678432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5554708450.550623893738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1210772518.058913469315                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        49160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       386916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       357955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       358767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       349378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4269139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       933101                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1946129280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  36687620387                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    374858953                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34151787118                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    363446696                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  34863744502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    381136940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  34093368881                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 389402933353                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1936880917681                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39587.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     94820.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50336.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     95408.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48699.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     97176.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51008.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     97583.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     91213.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2075746.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3677264220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1954512285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20386677780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2412866700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3880836960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22167335910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        211008960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       54690502815.000023                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1112.452977                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    291312966                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1641640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47229127534                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3881282580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2062939230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20898737160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2442067380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3880836960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22159654590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        217477440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       55542995340.000023                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1129.793426                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    284589944                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1641640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47235850556                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1080                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          541                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10686269.870610                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   16310260.527621                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    102935500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            541                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    43380808500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5781272000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4390786                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4390786                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4390786                       # number of overall hits
system.cpu1.icache.overall_hits::total        4390786                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16446                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16446                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16446                       # number of overall misses
system.cpu1.icache.overall_misses::total        16446                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1202635998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1202635998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1202635998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1202635998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4407232                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4407232                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4407232                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4407232                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003732                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003732                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003732                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003732                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73126.352791                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73126.352791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73126.352791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73126.352791                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1482                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.363636                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15694                       # number of writebacks
system.cpu1.icache.writebacks::total            15694                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          752                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          752                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15694                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15694                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15694                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15694                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1133446999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1133446999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1133446999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1133446999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003561                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003561                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003561                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003561                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72221.677010                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72221.677010                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72221.677010                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72221.677010                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15694                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4390786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4390786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16446                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16446                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1202635998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1202635998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4407232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4407232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003732                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003732                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73126.352791                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73126.352791                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          752                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          752                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15694                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15694                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1133446999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1133446999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72221.677010                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72221.677010                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4878755                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15726                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           310.234961                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8830158                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8830158                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7606035                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7606035                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7606035                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7606035                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4865295                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4865295                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4865295                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4865295                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 533451093738                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 533451093738                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 533451093738                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 533451093738                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12471330                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12471330                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12471330                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12471330                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.390118                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.390118                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.390118                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.390118                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 109644.141566                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109644.141566                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 109644.141566                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109644.141566                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1992222                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1802291                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23244                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          14408                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.709086                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   125.089603                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493047                       # number of writebacks
system.cpu1.dcache.writebacks::total           493047                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4368750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4368750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4368750                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4368750                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       496545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       496545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       496545                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       496545                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61396385955                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61396385955                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61396385955                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61396385955                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039815                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039815                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039815                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039815                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 123647.173882                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123647.173882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 123647.173882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123647.173882                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493047                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6121279                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6121279                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3987979                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3987979                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 445869864000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 445869864000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10109258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10109258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.394488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.394488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 111803.463358                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111803.463358                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3602441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3602441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       385538                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385538                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47471698000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47471698000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 123131.048042                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 123131.048042                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1484756                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1484756                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       877316                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       877316                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  87581229738                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  87581229738                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.371418                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.371418                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99828.601938                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99828.601938                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       766309                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       766309                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111007                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111007                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13924687955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13924687955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.046996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125439.728621                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125439.728621                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16859                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16859                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          708                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          708                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23593500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23593500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.040303                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.040303                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33324.152542                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33324.152542                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          543                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          543                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16523000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16523000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030910                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030910                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30429.097606                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30429.097606                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16038                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16038                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          760                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          760                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6346500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6346500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.045243                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.045243                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8350.657895                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8350.657895                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          753                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          753                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5667500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5667500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.044827                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.044827                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7526.560425                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7526.560425                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1622000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1622000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1548000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1548000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          654                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            654                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1297                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1297                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     15465500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     15465500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1951                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1951                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.664787                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.664787                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11924.055513                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11924.055513                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1297                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1297                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     14168500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     14168500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.664787                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.664787                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10924.055513                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10924.055513                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.522597                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8140608                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497298                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.369678                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.522597                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985081                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985081                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25512558                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25512558                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49162080500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1690121                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1871078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1219468                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6693309                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7151433                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5069                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3630                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8699                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          228                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479148                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119531                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1570603                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3246                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       218126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1659954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1486491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1497637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1497087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6499713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9305664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70348864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2008832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63157504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2012800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63625600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1969536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63600896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276029696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14798486                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60613952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17042917                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.128493                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.382446                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15042646     88.26%     88.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1894590     11.12%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  40305      0.24%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  46808      0.27%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  18568      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17042917                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4438059026                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         753336553                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25088451                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753047087                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24523173                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829999333                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109261109                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         747689064                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25081951                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
