{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674768685019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674768685020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 00:31:24 2023 " "Processing started: Fri Jan 27 00:31:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674768685020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674768685020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674768685020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1674768685360 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.sv(64) " "Verilog HDL Module Instantiation warning at top.sv(64): ignored dangling comma in List of Port Connections" {  } { { "top.sv" "" { Text "C:/microprocessors/top.sv" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1674768685400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga top.sv(25) " "Verilog HDL Declaration information at top.sv(25): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "top.sv" "" { Text "C:/microprocessors/top.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1674768685400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEYBOARD keyboard top.sv(24) " "Verilog HDL Declaration information at top.sv(24): object \"KEYBOARD\" differs only in case from object \"keyboard\" in the same scope" {  } { { "top.sv" "" { Text "C:/microprocessors/top.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1674768685400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/microprocessors/top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674768685402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674768685402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/microprocessors/keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674768685404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674768685404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga.sv" "" { Text "C:/microprocessors/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674768685406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674768685406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file bird_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674768685408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674768685408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674768685434 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "81 0 127 top.sv(111) " "Verilog HDL warning at top.sv(111): number of words (81) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "top.sv" "" { Text "C:/microprocessors/top.sv" 111 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1674768685435 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ground top.sv(8) " "Output port \"ground\" at top.sv(8) has no driver" {  } { { "top.sv" "" { Text "C:/microprocessors/top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1674768685435 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga\"" {  } { { "top.sv" "vga" { Text "C:/microprocessors/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674768685436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(37) " "Verilog HDL assignment warning at vga.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/microprocessors/vga.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685437 "|top|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(40) " "Verilog HDL assignment warning at vga.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/microprocessors/vga.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685437 "|top|vga_sync:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard\"" {  } { { "top.sv" "keyboard" { Text "C:/microprocessors/top.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674768685438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.sv(53) " "Verilog HDL assignment warning at keyboard.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.sv" "" { Text "C:/microprocessors/keyboard.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685439 "|top|keyboard:kb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:bird " "Elaborating entity \"bird\" for hierarchy \"bird:bird\"" {  } { { "top.sv" "bird" { Text "C:/microprocessors/top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674768685440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird_cpu.sv(43) " "Verilog HDL assignment warning at bird_cpu.sv(43): truncated value with size 32 to match size of target (12)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird_cpu.sv(48) " "Verilog HDL assignment warning at bird_cpu.sv(48): truncated value with size 32 to match size of target (12)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_cpu.sv(76) " "Verilog HDL assignment warning at bird_cpu.sv(76): truncated value with size 32 to match size of target (16)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_cpu.sv(81) " "Verilog HDL assignment warning at bird_cpu.sv(81): truncated value with size 32 to match size of target (16)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_cpu.sv(91) " "Verilog HDL assignment warning at bird_cpu.sv(91): truncated value with size 32 to match size of target (16)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_cpu.sv(97) " "Verilog HDL assignment warning at bird_cpu.sv(97): truncated value with size 32 to match size of target (16)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird_cpu.sv(110) " "Verilog HDL assignment warning at bird_cpu.sv(110): truncated value with size 16 to match size of target (12)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird_cpu.sv(111) " "Verilog HDL assignment warning at bird_cpu.sv(111): truncated value with size 16 to match size of target (12)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird_cpu.sv(112) " "Verilog HDL assignment warning at bird_cpu.sv(112): truncated value with size 16 to match size of target (12)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird_cpu.sv(113) " "Verilog HDL assignment warning at bird_cpu.sv(113): truncated value with size 16 to match size of target (12)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_cpu.sv(135) " "Verilog HDL assignment warning at bird_cpu.sv(135): truncated value with size 32 to match size of target (16)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_cpu.sv(136) " "Verilog HDL assignment warning at bird_cpu.sv(136): truncated value with size 32 to match size of target (16)" {  } { { "bird_cpu.sv" "" { Text "C:/microprocessors/bird_cpu.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674768685443 "|top|bird:br1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "top.sv" "memory" { Text "C:/microprocessors/top.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1674768685697 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1674768685697 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/microprocessors/db/final_project.ram0_top_1fc36.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/microprocessors/db/final_project.ram0_top_1fc36.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1674768685971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ground GND " "Pin \"ground\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/microprocessors/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674768688009 "|top|ground"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/microprocessors/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674768688009 "|top|rgb[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674768688009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1674768688232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/microprocessors/output_files/top.map.smsg " "Generated suppressed messages file C:/microprocessors/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1674768690763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674768690992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674768690992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4387 " "Implemented 4387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674768691347 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674768691347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4378 " "Implemented 4378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674768691347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674768691347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674768691378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 00:31:31 2023 " "Processing ended: Fri Jan 27 00:31:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674768691378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674768691378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674768691378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674768691378 ""}
