{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606056170860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606056170861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 22:42:50 2020 " "Processing started: Sun Nov 22 22:42:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606056170861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606056170861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARKLED_Switch_Keys -c ARKLED_Switch_Keys " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARKLED_Switch_Keys -c ARKLED_Switch_Keys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606056170861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606056171878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606056171878 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ARKLED_2020.11.17.v(551) " "Verilog HDL information at ARKLED_2020.11.17.v(551): always construct contains both blocking and non-blocking assignments" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 551 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606056182389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arkled_2020.11.17.v 6 6 " "Found 6 design units, including 6 entities, in source file arkled_2020.11.17.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARKLED_Switch_Keys " "Found entity 1: ARKLED_Switch_Keys" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606056182391 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mod8Counter " "Found entity 2: Mod8Counter" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606056182391 ""} { "Info" "ISGN_ENTITY_NAME" "3 ARKPrinter " "Found entity 3: ARKPrinter" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606056182391 ""} { "Info" "ISGN_ENTITY_NAME" "4 Beeper " "Found entity 4: Beeper" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606056182391 ""} { "Info" "ISGN_ENTITY_NAME" "5 SEGPrinter " "Found entity 5: SEGPrinter" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606056182391 ""} { "Info" "ISGN_ENTITY_NAME" "6 AutoMode " "Found entity 6: AutoMode" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606056182391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606056182391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARKLED_Switch_Keys " "Elaborating entity \"ARKLED_Switch_Keys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606056182440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AutoMode AutoMode:m1 " "Elaborating entity \"AutoMode\" for hierarchy \"AutoMode:m1\"" {  } { { "ARKLED_2020.11.17.v" "m1" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606056182441 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BeatsCounter ARKLED_2020.11.17.v(540) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(540): variable \"BeatsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 540 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182442 "|ARKLED_Switch_Keys|AutoMode:m1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BeatsCounter ARKLED_2020.11.17.v(544) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(544): variable \"BeatsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 544 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182442 "|ARKLED_Switch_Keys|AutoMode:m1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BeatsCounter ARKLED_2020.11.17.v(538) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(538): inferring latch(es) for variable \"BeatsCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 538 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606056182442 "|ARKLED_Switch_Keys|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BeatsCounter\[0\] ARKLED_2020.11.17.v(539) " "Inferred latch for \"BeatsCounter\[0\]\" at ARKLED_2020.11.17.v(539)" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606056182442 "|ARKLED_Switch_Keys|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BeatsCounter\[1\] ARKLED_2020.11.17.v(539) " "Inferred latch for \"BeatsCounter\[1\]\" at ARKLED_2020.11.17.v(539)" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606056182442 "|ARKLED_Switch_Keys|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BeatsCounter\[2\] ARKLED_2020.11.17.v(539) " "Inferred latch for \"BeatsCounter\[2\]\" at ARKLED_2020.11.17.v(539)" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606056182442 "|ARKLED_Switch_Keys|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BeatsCounter\[3\] ARKLED_2020.11.17.v(539) " "Inferred latch for \"BeatsCounter\[3\]\" at ARKLED_2020.11.17.v(539)" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 539 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606056182442 "|ARKLED_Switch_Keys|AutoMode:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod8Counter Mod8Counter:m2 " "Elaborating entity \"Mod8Counter\" for hierarchy \"Mod8Counter:m2\"" {  } { { "ARKLED_2020.11.17.v" "m2" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606056182442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARKPrinter ARKPrinter:m3 " "Elaborating entity \"ARKPrinter\" for hierarchy \"ARKPrinter:m3\"" {  } { { "ARKLED_2020.11.17.v" "m3" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606056182443 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Switch ARKLED_2020.11.17.v(323) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(323): variable \"Switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Switch ARKLED_2020.11.17.v(336) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(336): variable \"Switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(338) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(338): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(339) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(339): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(340) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(340): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(341) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(341): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(342) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(342): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(343) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(343): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(344) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(344): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(345) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(345): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Switch ARKLED_2020.11.17.v(349) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(349): variable \"Switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(351) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(351): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 351 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(352) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(352): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(353) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(353): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(354) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(354): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 354 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182444 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(355) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(355): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(356) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(356): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(357) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(357): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(358) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(358): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(364) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(364): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(365) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(365): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(366) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(366): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(367) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(367): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(368) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(368): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 368 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(369) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(369): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(370) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(370): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits ARKLED_2020.11.17.v(371) " "Verilog HDL Always Construct warning at ARKLED_2020.11.17.v(371): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 "|ARKLED_Switch_Keys|ARKPrinter:m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beeper Beeper:m4 " "Elaborating entity \"Beeper\" for hierarchy \"Beeper:m4\"" {  } { { "ARKLED_2020.11.17.v" "m4" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606056182445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 4 ARKLED_2020.11.17.v(406) " "Verilog HDL assignment warning at ARKLED_2020.11.17.v(406): truncated value with size 19 to match size of target (4)" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606056182446 "|ARKLED_Switch_Keys|Beeper:m4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 4 ARKLED_2020.11.17.v(412) " "Verilog HDL assignment warning at ARKLED_2020.11.17.v(412): truncated value with size 19 to match size of target (4)" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606056182446 "|ARKLED_Switch_Keys|Beeper:m4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ARKLED_2020.11.17.v(432) " "Verilog HDL Case Statement information at ARKLED_2020.11.17.v(432): all case item expressions in this case statement are onehot" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 432 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606056182446 "|ARKLED_Switch_Keys|Beeper:m4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ARKLED_2020.11.17.v(445) " "Verilog HDL Case Statement information at ARKLED_2020.11.17.v(445): all case item expressions in this case statement are onehot" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 445 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606056182446 "|ARKLED_Switch_Keys|Beeper:m4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ARKLED_2020.11.17.v(458) " "Verilog HDL Case Statement information at ARKLED_2020.11.17.v(458): all case item expressions in this case statement are onehot" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606056182446 "|ARKLED_Switch_Keys|Beeper:m4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ARKLED_2020.11.17.v(471) " "Verilog HDL Case Statement information at ARKLED_2020.11.17.v(471): all case item expressions in this case statement are onehot" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 471 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606056182446 "|ARKLED_Switch_Keys|Beeper:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGPrinter SEGPrinter:m5 " "Elaborating entity \"SEGPrinter\" for hierarchy \"SEGPrinter:m5\"" {  } { { "ARKLED_2020.11.17.v" "m5" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606056182446 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ARKLED_2020.11.17.v(496) " "Verilog HDL Case Statement information at ARKLED_2020.11.17.v(496): all case item expressions in this case statement are onehot" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 496 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606056182447 "|ARKLED_Switch_Keys|SEGPrinter:m5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COL_RED\[7\] GND " "Pin \"COL_RED\[7\]\" is stuck at GND" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|COL_RED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COL_GREEN\[7\] GND " "Pin \"COL_GREEN\[7\]\" is stuck at GND" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|COL_GREEN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[0\] VCC " "Pin \"SEG_Neg\[0\]\" is stuck at VCC" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|SEG_Neg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[1\] VCC " "Pin \"SEG_Neg\[1\]\" is stuck at VCC" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|SEG_Neg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[2\] VCC " "Pin \"SEG_Neg\[2\]\" is stuck at VCC" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|SEG_Neg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[3\] VCC " "Pin \"SEG_Neg\[3\]\" is stuck at VCC" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|SEG_Neg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[4\] VCC " "Pin \"SEG_Neg\[4\]\" is stuck at VCC" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|SEG_Neg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[5\] VCC " "Pin \"SEG_Neg\[5\]\" is stuck at VCC" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|SEG_Neg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[6\] VCC " "Pin \"SEG_Neg\[6\]\" is stuck at VCC" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|SEG_Neg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[7\] GND " "Pin \"SEG_Neg\[7\]\" is stuck at GND" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606056182920 "|ARKLED_Switch_Keys|SEG_Neg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606056182920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606056183026 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606056183026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606056183026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606056183026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProjects/Experimen2/output_files/ARKLED_Switch_Keys.map.smsg " "Generated suppressed messages file D:/QuartusProjects/Experimen2/output_files/ARKLED_Switch_Keys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606056183067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606056183085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 22:43:03 2020 " "Processing ended: Sun Nov 22 22:43:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606056183085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606056183085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606056183085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606056183085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606056185161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606056185162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 22:43:04 2020 " "Processing started: Sun Nov 22 22:43:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606056185162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606056185162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARKLED_Switch_Keys -c ARKLED_Switch_Keys " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARKLED_Switch_Keys -c ARKLED_Switch_Keys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606056185162 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606056185517 ""}
{ "Info" "0" "" "Project  = ARKLED_Switch_Keys" {  } {  } 0 0 "Project  = ARKLED_Switch_Keys" 0 0 "Fitter" 0 0 1606056185517 ""}
{ "Info" "0" "" "Revision = ARKLED_Switch_Keys" {  } {  } 0 0 "Revision = ARKLED_Switch_Keys" 0 0 "Fitter" 0 0 1606056185517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606056185572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606056185572 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARKLED_Switch_Keys EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"ARKLED_Switch_Keys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606056185576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606056185632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606056185632 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606056185688 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606056185698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606056186136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606056186136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606056186136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606056186136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606056186136 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606056186136 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606056186191 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARKLED_Switch_Keys.sdc " "Synopsys Design Constraints File file not found: 'ARKLED_Switch_Keys.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606056186192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606056186192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "m1\|BeatsCounter\[0\]~0\|combout " "Node \"m1\|BeatsCounter\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606056186193 ""} { "Warning" "WSTA_SCC_NODE" "m1\|BeatsCounter\[0\]~0\|datac " "Node \"m1\|BeatsCounter\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606056186193 ""}  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 539 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1606056186193 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1606056186196 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1606056186196 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606056186196 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606056186196 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 AutoMode:m1\|FullBeats " "   1.000 AutoMode:m1\|FullBeats" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606056186196 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606056186196 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606056186196 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606056186199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606056186199 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1606056186207 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 18 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 18" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 14 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1606056186213 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "AutoMode:m1\|FullBeats Global clock " "Automatically promoted some destinations of signal \"AutoMode:m1\|FullBeats\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "AutoMode:m1\|BeatsCounter\[0\]~0 " "Destination \"AutoMode:m1\|BeatsCounter\[0\]~0\" may be non-global or may not use global clock" {  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 539 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1606056186213 ""}  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 522 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1606056186213 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1606056186213 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1606056186214 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1606056186343 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1606056186362 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1606056186362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1606056186362 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606056186362 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606056186380 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1606056186384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606056186480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606056186574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606056186576 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606056187015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606056187016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606056187038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/QuartusProjects/Experimen2/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606056187195 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606056187195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606056187597 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606056187597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606056187598 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606056187610 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606056187616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProjects/Experimen2/output_files/ARKLED_Switch_Keys.fit.smsg " "Generated suppressed messages file D:/QuartusProjects/Experimen2/output_files/ARKLED_Switch_Keys.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606056187711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5586 " "Peak virtual memory: 5586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606056187749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 22:43:07 2020 " "Processing ended: Sun Nov 22 22:43:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606056187749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606056187749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606056187749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606056187749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606056189362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606056189363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 22:43:09 2020 " "Processing started: Sun Nov 22 22:43:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606056189363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606056189363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARKLED_Switch_Keys -c ARKLED_Switch_Keys " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARKLED_Switch_Keys -c ARKLED_Switch_Keys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606056189363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606056190337 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606056190387 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606056190405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606056190551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 22:43:10 2020 " "Processing ended: Sun Nov 22 22:43:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606056190551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606056190551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606056190551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606056190551 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606056191191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606056192901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606056192902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 22:43:12 2020 " "Processing started: Sun Nov 22 22:43:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606056192902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606056192902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARKLED_Switch_Keys -c ARKLED_Switch_Keys " "Command: quartus_sta ARKLED_Switch_Keys -c ARKLED_Switch_Keys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606056192902 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606056193340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606056193836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606056193836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606056193902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606056193903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606056193991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606056194205 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606056194236 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARKLED_Switch_Keys.sdc " "Synopsys Design Constraints File file not found: 'ARKLED_Switch_Keys.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606056194254 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606056194255 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606056194256 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AutoMode:m1\|FullBeats AutoMode:m1\|FullBeats " "create_clock -period 1.000 -name AutoMode:m1\|FullBeats AutoMode:m1\|FullBeats" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606056194256 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606056194256 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "m1\|FullBeats\|combout " "Node \"m1\|FullBeats\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606056194256 ""} { "Warning" "WSTA_SCC_NODE" "m1\|FullBeats\|datad " "Node \"m1\|FullBeats\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606056194256 ""}  } { { "ARKLED_2020.11.17.v" "" { Text "D:/QuartusProjects/Experimen2/ARKLED_2020.11.17.v" 539 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1606056194256 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606056194258 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1606056194272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606056194273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.184 " "Worst-case setup slack is -18.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.184            -220.702 CLK  " "  -18.184            -220.702 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.468              -9.854 AutoMode:m1\|FullBeats  " "   -3.468              -9.854 AutoMode:m1\|FullBeats " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606056194276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.537 " "Worst-case hold slack is -2.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.537              -7.181 AutoMode:m1\|FullBeats  " "   -2.537              -7.181 AutoMode:m1\|FullBeats " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 CLK  " "    1.667               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606056194280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606056194283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606056194287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 AutoMode:m1\|FullBeats  " "    0.500               0.000 AutoMode:m1\|FullBeats " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606056194290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606056194290 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1606056194321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606056194334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606056194336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606056194380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 22:43:14 2020 " "Processing ended: Sun Nov 22 22:43:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606056194380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606056194380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606056194380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606056194380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1606056195920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606056195921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 22:43:15 2020 " "Processing started: Sun Nov 22 22:43:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606056195921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606056195921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ARKLED_Switch_Keys -c ARKLED_Switch_Keys " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ARKLED_Switch_Keys -c ARKLED_Switch_Keys" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606056195921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1606056197244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARKLED_Switch_Keys.vo D:/QuartusProjects/Experimen2/simulation/modelsim/ simulation " "Generated file ARKLED_Switch_Keys.vo in folder \"D:/QuartusProjects/Experimen2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606056197326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606056197373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 22:43:17 2020 " "Processing ended: Sun Nov 22 22:43:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606056197373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606056197373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606056197373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606056197373 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus Prime Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606056198083 ""}
