0.7
2020.2
May 22 2024
19:03:11
D:/Github/tt10-multiplier_UART_SPI/src/csa_1_4bit.sv,1739292260,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/csa_1_8bit.sv,,csa_1_4bit,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/csa_1_8bit.sv,1739292260,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/csa_2_4bit.sv,,csa_1_8bit,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/csa_2_4bit.sv,1739292260,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/csa_2_8bit.sv,,csa_2_4bit,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/csa_2_8bit.sv,1741526622,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/fa.sv,,csa_2_8bit,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/fa.sv,1739292260,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/ha.sv,,fa,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/ha.sv,1739292260,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/i2bit_mul.sv,,ha,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/i2bit_mul.sv,1739292260,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/i4bit_mul.sv,,i2bit_mul,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/i4bit_mul.sv,1739292260,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/i8bit_mul.sv,,i4bit_mul,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/i8bit_mul.sv,1739292260,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/i8bit_mul_interface.sv,,i8bit_mul,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/i8bit_mul_interface.sv,1741543953,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/tb_i8bit_mul_interface.sv,,i8bit_mul_interface,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/multiply_core_uart_spi.sv,1741526622,systemVerilog,,,,multiply_core_uart_spi,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv,1741526622,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv,,spi_master_slave,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/tb_i8bit_mul_interface.sv,1741544044,systemVerilog,,,,tb_i8bit_mul_interface,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/uart_rx.sv,1741526622,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv,,uart_rx,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv,1741526622,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv,,uart_rx_tx,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/src/uart_tx.sv,1741526622,systemVerilog,,D:/Github/tt10-multiplier_UART_SPI/src/multiply_core_uart_spi.sv,,uart_tx,,uvm,,,,,,
D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1739292260,verilog,,,,glbl,,uvm,,,,,,
