TraceInfo({"top.clock":Clock,"top.input":Enum((name:"Option::<rhdl_fpga::tristate::simple::sender::Cmd>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"rhdl_fpga::tristate::simple::sender::Cmd",variants:[(name:"Write",discriminant:0,ty:Tuple((elements:[Bits(8)]))),(name:"Read",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.outputs":Enum((name:"Option::<rhdl_bits::bits_impl::Bits<8>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(8)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),"top.rcv.input":Struct((name:"rhdl_fpga::tristate::simple::receiver::I",fields:[(name:"bitz",ty:Struct((name:"rhdl_fpga::tristate::simple::BitZ",fields:[(name:"value",ty:Bits(8)),(name:"mask",ty:Bits(8))]))),(name:"state",ty:Enum((name:"Option::<rhdl_fpga::tristate::simple::LineState>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"rhdl_fpga::tristate::simple::LineState",variants:[(name:"Write",discriminant:0,ty:Empty),(name:"Read",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.rcv.outputs":Struct((name:"rhdl_fpga::tristate::simple::BitZ",fields:[(name:"value",ty:Bits(8)),(name:"mask",ty:Bits(8))])),"top.rcv.reg.dff.input":Bits(8),"top.rcv.reg.dff.output":Bits(8),"top.rcv.state.dff.input":Enum((name:"rhdl_fpga::tristate::simple::receiver::State",variants:[(name:"Idle",discriminant:0,ty:Empty),(name:"Write",discriminant:1,ty:Empty),(name:"Read",discriminant:2,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.rcv.state.dff.output":Enum((name:"rhdl_fpga::tristate::simple::receiver::State",variants:[(name:"Idle",discriminant:0,ty:Empty),(name:"Write",discriminant:1,ty:Empty),(name:"Read",discriminant:2,ty:Empty)],discriminant_layout:(width:2,alignment:Msb,ty:Unsigned))),"top.reset":Reset,"top.snd.input":Struct((name:"rhdl_fpga::tristate::simple::sender::I",fields:[(name:"bitz",ty:Struct((name:"rhdl_fpga::tristate::simple::BitZ",fields:[(name:"value",ty:Bits(8)),(name:"mask",ty:Bits(8))]))),(name:"cmd",ty:Enum((name:"Option::<rhdl_fpga::tristate::simple::sender::Cmd>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"rhdl_fpga::tristate::simple::sender::Cmd",variants:[(name:"Write",discriminant:0,ty:Tuple((elements:[Bits(8)]))),(name:"Read",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.snd.outputs":Struct((name:"rhdl_fpga::tristate::simple::sender::O",fields:[(name:"bitz",ty:Struct((name:"rhdl_fpga::tristate::simple::BitZ",fields:[(name:"value",ty:Bits(8)),(name:"mask",ty:Bits(8))]))),(name:"control",ty:Enum((name:"Option::<rhdl_fpga::tristate::simple::LineState>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Enum((name:"rhdl_fpga::tristate::simple::LineState",variants:[(name:"Write",discriminant:0,ty:Empty),(name:"Read",discriminant:1,ty:Empty)],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned)))),(name:"data",ty:Enum((name:"Option::<rhdl_bits::bits_impl::Bits<8>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(8)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.snd.reg.dff.input":Bits(8),"top.snd.reg.dff.output":Bits(8),"top.snd.state.dff.input":Enum((name:"rhdl_fpga::tristate::simple::sender::State",variants:[(name:"Idle",discriminant:0,ty:Empty),(name:"Write",discriminant:1,ty:Empty),(name:"ReadReq",discriminant:2,ty:Empty),(name:"ReadRcv",discriminant:3,ty:Empty),(name:"ValueEmit",discriminant:4,ty:Empty)],discriminant_layout:(width:3,alignment:Msb,ty:Unsigned))),"top.snd.state.dff.output":Enum((name:"rhdl_fpga::tristate::simple::sender::State",variants:[(name:"Idle",discriminant:0,ty:Empty),(name:"Write",discriminant:1,ty:Empty),(name:"ReadReq",discriminant:2,ty:Empty),(name:"ReadRcv",discriminant:3,ty:Empty),(name:"ValueEmit",discriminant:4,ty:Empty)],discriminant_layout:(width:3,alignment:Msb,ty:Unsigned)))})