{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1630163348854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1630163348855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 18:09:07 2021 " "Processing started: Sat Aug 28 18:09:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1630163348855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1630163348855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_loopback_cyc1000 -c UART_LOOPBACK_CYC1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_loopback_cyc1000 -c UART_LOOPBACK_CYC1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1630163348855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1630163349435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/temp/rtl/comp/uart_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/temp/rtl/comp/uart_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_CLK_DIV-RTL " "Found design unit 1: UART_CLK_DIV-RTL" {  } { { "../../../rtl/comp/uart_clk_div.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_clk_div.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630163349995 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK_DIV " "Found entity 1: UART_CLK_DIV" {  } { { "../../../rtl/comp/uart_clk_div.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_clk_div.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163349995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163349995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/temp/rtl/comp/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/temp/rtl/comp/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-RTL " "Found design unit 1: UART_PARITY-RTL" {  } { { "../../../rtl/comp/uart_parity.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_parity.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630163349999 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "../../../rtl/comp/uart_parity.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_parity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163349999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163349999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/temp/rtl/comp/uart_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/temp/rtl/comp/uart_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_DEBOUNCER-RTL " "Found design unit 1: UART_DEBOUNCER-RTL" {  } { { "../../../rtl/comp/uart_debouncer.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_debouncer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630163350004 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_DEBOUNCER " "Found entity 1: UART_DEBOUNCER" {  } { { "../../../rtl/comp/uart_debouncer.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163350004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163350004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/temp/rtl/comp/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/temp/rtl/comp/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../../../rtl/comp/uart_tx.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630163350010 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../../../rtl/comp/uart_tx.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_tx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163350010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163350010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/temp/rtl/comp/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/temp/rtl/comp/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-RTL " "Found design unit 1: UART_RX-RTL" {  } { { "../../../rtl/comp/uart_rx.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630163350018 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../../../rtl/comp/uart_rx.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_rx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163350018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163350018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/temp/rtl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/temp/rtl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "../../../rtl/uart.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630163350023 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../../../rtl/uart.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/rtl/uart.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163350023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163350023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/temp/examples/common/rst_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/temp/examples/common/rst_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_SYNC-RTL " "Found design unit 1: RST_SYNC-RTL" {  } { { "../../common/rst_sync.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/examples/common/rst_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630163350029 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_SYNC " "Found entity 1: RST_SYNC" {  } { { "../../common/rst_sync.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/examples/common/rst_sync.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163350029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163350029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elads/desktop/temp/examples/loopback/uart_loopback_cyc1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elads/desktop/temp/examples/loopback/uart_loopback_cyc1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_LOOPBACK_CYC1000-RTL " "Found design unit 1: UART_LOOPBACK_CYC1000-RTL" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/uart_loopback_cyc1000.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1630163350034 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_LOOPBACK_CYC1000 " "Found entity 1: UART_LOOPBACK_CYC1000" {  } { { "../uart_loopback_cyc1000.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/uart_loopback_cyc1000.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163350034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163350034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_LOOPBACK_CYC1000 " "Elaborating entity \"UART_LOOPBACK_CYC1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1630163351345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_SYNC RST_SYNC:rst_sync_i " "Elaborating entity \"RST_SYNC\" for hierarchy \"RST_SYNC:rst_sync_i\"" {  } { { "../uart_loopback_cyc1000.vhd" "rst_sync_i" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/uart_loopback_cyc1000.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1630163351376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_i " "Elaborating entity \"UART\" for hierarchy \"UART:uart_i\"" {  } { { "../uart_loopback_cyc1000.vhd" "uart_i" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/uart_loopback_cyc1000.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1630163351394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART:uart_i\|UART_CLK_DIV:os_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART:uart_i\|UART_CLK_DIV:os_clk_divider_i\"" {  } { { "../../../rtl/uart.vhd" "os_clk_divider_i" { Text "C:/Users/elads/Desktop/TEMP/rtl/uart.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1630163351416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DEBOUNCER UART:uart_i\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i " "Elaborating entity \"UART_DEBOUNCER\" for hierarchy \"UART:uart_i\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i\"" {  } { { "../../../rtl/uart.vhd" "\\use_debouncer_g:debouncer_i" { Text "C:/Users/elads/Desktop/TEMP/rtl/uart.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1630163351428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:uart_i\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART:uart_i\|UART_RX:uart_rx_i\"" {  } { { "../../../rtl/uart.vhd" "uart_rx_i" { Text "C:/Users/elads/Desktop/TEMP/rtl/uart.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1630163351448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART:uart_i\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART:uart_i\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i\"" {  } { { "../../../rtl/comp/uart_rx.vhd" "rx_clk_divider_i" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_rx.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1630163351510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:uart_i\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART:uart_i\|UART_TX:uart_tx_i\"" {  } { { "../../../rtl/uart.vhd" "uart_tx_i" { Text "C:/Users/elads/Desktop/TEMP/rtl/uart.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1630163351529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART:uart_i\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART:uart_i\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i\"" {  } { { "../../../rtl/comp/uart_tx.vhd" "tx_clk_divider_i" { Text "C:/Users/elads/Desktop/TEMP/rtl/comp/uart_tx.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1630163351567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_6tp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_6tp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_6tp " "Found entity 1: sld_ela_trigger_6tp" {  } { { "db/sld_ela_trigger_6tp.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/sld_ela_trigger_6tp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163352247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163352247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_uart_loopback_cyc1000_auto_signaltap_0_1_5b5d.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_uart_loopback_cyc1000_auto_signaltap_0_1_5b5d.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_uart_loopback_cyc1000_auto_signaltap_0_1_5b5d " "Found entity 1: sld_reserved_uart_loopback_cyc1000_auto_signaltap_0_1_5b5d" {  } { { "db/sld_reserved_uart_loopback_cyc1000_auto_signaltap_0_1_5b5d.v" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/sld_reserved_uart_loopback_cyc1000_auto_signaltap_0_1_5b5d.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163352293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163352293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t4l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t4l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t4l " "Found entity 1: cmpr_t4l" {  } { { "db/cmpr_t4l.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/cmpr_t4l.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163352508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163352508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gp14 " "Found entity 1: altsyncram_gp14" {  } { { "db/altsyncram_gp14.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/altsyncram_gp14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163353021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163353021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odq1 " "Found entity 1: altsyncram_odq1" {  } { { "db/altsyncram_odq1.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/altsyncram_odq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163353197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163353197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163353581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163353581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fib " "Found entity 1: mux_fib" {  } { { "db/mux_fib.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/mux_fib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163353981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163353981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_foc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_foc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_foc " "Found entity 1: mux_foc" {  } { { "db/mux_foc.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/mux_foc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163354220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163354220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163354358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163354358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ai " "Found entity 1: cntr_7ai" {  } { { "db/cntr_7ai.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/cntr_7ai.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163354536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163354536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163354643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163354643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p6j " "Found entity 1: cntr_p6j" {  } { { "db/cntr_p6j.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/cntr_p6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163354814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163354814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ci " "Found entity 1: cntr_2ci" {  } { { "db/cntr_2ci.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/cntr_2ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163355501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163355501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163355752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163355752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163355858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163355858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/elads/Desktop/TEMP/examples/loopback/quartus/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1630163355968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1630163355968 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1630163356127 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../common/rst_sync.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/examples/common/rst_sync.vhd" 27 -1 0 } } { "../../common/rst_sync.vhd" "" { Text "C:/Users/elads/Desktop/TEMP/examples/common/rst_sync.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1630163358529 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1630163358529 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1630163358826 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1630163358827 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1630163359273 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1630163359273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1630163359692 "|UART_LOOPBACK_CYC1000|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1630163359692 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 7 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1630163361041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1630163361080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1630163361080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "764 " "Implemented 764 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1630163361566 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1630163361566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "743 " "Implemented 743 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1630163361566 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1630163361566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1630163361566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1630163361679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 18:09:21 2021 " "Processing ended: Sat Aug 28 18:09:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1630163361679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1630163361679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1630163361679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1630163361679 ""}
