Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5f2ea4235e214a5b84dc1daac4f2fc38 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cumulative_energy_map_tb_behav xil_defaultlib.cumulative_energy_map_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture syn of entity xil_defaultlib.rams_tdp_rf_rf [rams_tdp_rf_rf_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.cumulative_energy_map [cumulative_energy_map_default]
Compiling architecture beh of entity xil_defaultlib.cumulative_energy_map_tb
Built simulation snapshot cumulative_energy_map_tb_behav
