// Seed: 396744209
module module_0 (
    input supply1 id_0,
    output wire id_1
);
  tri0 id_3 = -1'b0;
  assign module_1.id_6 = 0;
  assign id_1 = ~&1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wor id_3,
    id_11,
    input wor id_4,
    output wire id_5,
    output tri1 id_6,
    input wand id_7,
    input supply0 id_8,
    input uwire id_9
);
  assign id_2 = id_11[1 : 1];
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
