INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
