# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../NEW_SCDP" \
"../../../../../NEW_SCDP/InstructionMemory.v" \
"../../../../../OLD/TESTBENCHES/InstructionMemory_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
