{"vcs1":{"timestamp_begin":1745158411.145521900, "rt":6.19, "ut":6.23, "st":0.52}}
{"vcselab":{"timestamp_begin":1745158417.413658876, "rt":0.29, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1745158417.767267224, "rt":0.34, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745158410.537350346}
{"VCS_COMP_START_TIME": 1745158410.537350346}
{"VCS_COMP_END_TIME": 1745158418.253918003}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475256}}
{"vcselab": {"peak_mem": 166740}}
