##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockBlock/clk_bus_glb
		4.2::Critical Path Report for ClockBlock/dclk_glb_0
		4.3::Critical Path Report for ClockBlock/dclk_glb_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/clk_bus_glb:R)
		5.2::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_1:R)
		5.3::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_0:R)
		5.4::Critical Path Report for (ClockBlock/dclk_glb_1:R vs. ClockBlock/dclk_glb_1:R)
		5.5::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/clk_bus_glb:R)
		5.6::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/dclk_glb_0:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 5
Clock: ADC_IntClock(routed)       | N/A                    | Target: 1.85 MHz    | 
Clock: ClockBlock/clk_bus_glb     | Frequency: 123.42 MHz  | Target: 100.00 MHz  | 
Clock: ClockBlock/clk_bus_glb_ff  | N/A                    | Target: 100.00 MHz  | 
Clock: ClockBlock/dclk_glb_0      | Frequency: 32.21 MHz   | Target: 100.00 MHz  | 
Clock: ClockBlock/dclk_glb_1      | Frequency: 54.41 MHz   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockBlock/clk_bus_glb  ClockBlock/clk_bus_glb  10000            1898        N/A              N/A         N/A              N/A         N/A              N/A         
ClockBlock/clk_bus_glb  ClockBlock/dclk_glb_0   10000            2642        N/A              N/A         N/A              N/A         N/A              N/A         
ClockBlock/clk_bus_glb  ClockBlock/dclk_glb_1   10000            -3243       N/A              N/A         N/A              N/A         N/A              N/A         
ClockBlock/dclk_glb_0   ClockBlock/clk_bus_glb  10000            1452        N/A              N/A         N/A              N/A         N/A              N/A         
ClockBlock/dclk_glb_0   ClockBlock/dclk_glb_0   10000            -21045      N/A              N/A         N/A              N/A         N/A              N/A         
ClockBlock/dclk_glb_1   ClockBlock/dclk_glb_1   10000            -8379       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  24934         ClockBlock/clk_bus_glb_ff:R  
SDA_1(0)_PAD:out  25441         ClockBlock/clk_bus_glb_ff:R  
Tx_1(0)_PAD       33114         ClockBlock/dclk_glb_1:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockBlock/clk_bus_glb
****************************************************
Clock: ClockBlock/clk_bus_glb
Frequency: 123.42 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:Sync:genblk1[0]:INST\/out
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 1898p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/clk_bus_glb:R#2)   10000
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020   1898  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell99   3572   4592   1898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for ClockBlock/dclk_glb_0
***************************************************
Clock: ClockBlock/dclk_glb_0
Frequency: 32.21 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : -21045p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27535
-------------------------------------   ----- 
End-of-path arrival time (ps)           27535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell46  10037  27535  -21045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell46         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ClockBlock/dclk_glb_1
***************************************************
Clock: ClockBlock/dclk_glb_1
Frequency: 54.41 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -8379p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12189
-------------------------------------   ----- 
End-of-path arrival time (ps)           12189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell14     1250   1250  -8379  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      4688   5938  -8379  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   9288  -8379  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2901  12189  -8379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/clk_bus_glb:R)
*************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:Sync:genblk1[0]:INST\/out
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 1898p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/clk_bus_glb:R#2)   10000
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020   1898  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell99   3572   4592   1898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1


5.2::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_1:R)
************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -3243p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -3470
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9773
-------------------------------------   ---- 
End-of-path arrival time (ps)           9773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell        1020   1020  -3243  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell7      3111   4131  -3243  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350   7481  -3243  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292   9773  -3243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_0:R)
************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_379/main_0
Capture Clock  : Net_379/clock_0
Path slack     : 2642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell99   1250   1250   2642  RISE       1
Net_379/main_0                    macrocell98   2598   3848   2642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_379/clock_0                                            macrocell98         0      0  RISE       1


5.4::Critical Path Report for (ClockBlock/dclk_glb_1:R vs. ClockBlock/dclk_glb_1:R)
***********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -8379p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12189
-------------------------------------   ----- 
End-of-path arrival time (ps)           12189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell14     1250   1250  -8379  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      4688   5938  -8379  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   9288  -8379  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2901  12189  -8379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/clk_bus_glb:R)
************************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_379/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 1452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/clk_bus_glb:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_379/clock_0                                            macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_379/q                              macrocell98   1250   1250   1452  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell99   3788   5038   1452  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1


5.6::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/dclk_glb_0:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : -21045p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27535
-------------------------------------   ----- 
End-of-path arrival time (ps)           27535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell46  10037  27535  -21045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell46         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : -21045p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27535
-------------------------------------   ----- 
End-of-path arrival time (ps)           27535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell46  10037  27535  -21045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : -21045p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27535
-------------------------------------   ----- 
End-of-path arrival time (ps)           27535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell54  10037  27535  -21045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : -21045p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27535
-------------------------------------   ----- 
End-of-path arrival time (ps)           27535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell63  10037  27535  -21045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : -21039p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27529
-------------------------------------   ----- 
End-of-path arrival time (ps)           27529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell68  10030  27529  -21039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : -20917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27407
-------------------------------------   ----- 
End-of-path arrival time (ps)           27407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell47   9909  27407  -20917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : -20917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27407
-------------------------------------   ----- 
End-of-path arrival time (ps)           27407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell51   9909  27407  -20917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : -20917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27407
-------------------------------------   ----- 
End-of-path arrival time (ps)           27407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell61   9909  27407  -20917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : -20917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27407
-------------------------------------   ----- 
End-of-path arrival time (ps)           27407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell38   9908  27407  -20917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : -20917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27407
-------------------------------------   ----- 
End-of-path arrival time (ps)           27407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell74   9908  27407  -20917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : -20917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27407
-------------------------------------   ----- 
End-of-path arrival time (ps)           27407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell97   9908  27407  -20917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : -19312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25802
-------------------------------------   ----- 
End-of-path arrival time (ps)           25802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell42   8303  25802  -19312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : -19312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25802
-------------------------------------   ----- 
End-of-path arrival time (ps)           25802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell56   8303  25802  -19312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : -19312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25802
-------------------------------------   ----- 
End-of-path arrival time (ps)           25802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell72   8303  25802  -19312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : -19312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25802
-------------------------------------   ----- 
End-of-path arrival time (ps)           25802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell95   8303  25802  -19312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : -19290p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25780
-------------------------------------   ----- 
End-of-path arrival time (ps)           25780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell73   8282  25780  -19290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : -19290p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25780
-------------------------------------   ----- 
End-of-path arrival time (ps)           25780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell90   8282  25780  -19290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : -19269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25759
-------------------------------------   ----- 
End-of-path arrival time (ps)           25759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell89   8260  25759  -19269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : -19269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25759
-------------------------------------   ----- 
End-of-path arrival time (ps)           25759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell93   8260  25759  -19269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : -19269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25759
-------------------------------------   ----- 
End-of-path arrival time (ps)           25759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell94   8260  25759  -19269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : -19269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25759
-------------------------------------   ----- 
End-of-path arrival time (ps)           25759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell96   8260  25759  -19269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : -19241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25731
-------------------------------------   ----- 
End-of-path arrival time (ps)           25731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell45   8232  25731  -19241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : -19241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25731
-------------------------------------   ----- 
End-of-path arrival time (ps)           25731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell67   8232  25731  -19241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : -19241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25731
-------------------------------------   ----- 
End-of-path arrival time (ps)           25731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell88   8232  25731  -19241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : -16970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23460
-------------------------------------   ----- 
End-of-path arrival time (ps)           23460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell35   5962  23460  -16970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : -16970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23460
-------------------------------------   ----- 
End-of-path arrival time (ps)           23460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell40   5962  23460  -16970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : -16970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23460
-------------------------------------   ----- 
End-of-path arrival time (ps)           23460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell64   5962  23460  -16970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : -16970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23460
-------------------------------------   ----- 
End-of-path arrival time (ps)           23460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell65   5962  23460  -16970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : -16970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23460
-------------------------------------   ----- 
End-of-path arrival time (ps)           23460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell37   5961  23460  -16970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : -16970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23460
-------------------------------------   ----- 
End-of-path arrival time (ps)           23460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell60   5961  23460  -16970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : -16970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23460
-------------------------------------   ----- 
End-of-path arrival time (ps)           23460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell76   5961  23460  -16970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : -16970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23460
-------------------------------------   ----- 
End-of-path arrival time (ps)           23460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell80   5961  23460  -16970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : -16955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23445
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell34   5947  23445  -16955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : -16955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23445
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell53   5947  23445  -16955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : -16955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23445
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell55   5947  23445  -16955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : -16955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23445
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell69   5947  23445  -16955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : -16955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23445
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell78   5947  23445  -16955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : -16955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23445
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell79   5947  23445  -16955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : -16955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23445
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell86   5947  23445  -16955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : -16955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23445
-------------------------------------   ----- 
End-of-path arrival time (ps)           23445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell92   5947  23445  -16955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : -16945p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23435
-------------------------------------   ----- 
End-of-path arrival time (ps)           23435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell49   5937  23435  -16945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : -16945p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23435
-------------------------------------   ----- 
End-of-path arrival time (ps)           23435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell57   5937  23435  -16945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : -16945p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23435
-------------------------------------   ----- 
End-of-path arrival time (ps)           23435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell66   5937  23435  -16945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : -16262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22752
-------------------------------------   ----- 
End-of-path arrival time (ps)           22752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell83   5253  22752  -16262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : -16029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22519
-------------------------------------   ----- 
End-of-path arrival time (ps)           22519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell48   5020  22519  -16029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : -16029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22519
-------------------------------------   ----- 
End-of-path arrival time (ps)           22519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell52   5020  22519  -16029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : -16029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22519
-------------------------------------   ----- 
End-of-path arrival time (ps)           22519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell84   5020  22519  -16029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : -15549p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22039
-------------------------------------   ----- 
End-of-path arrival time (ps)           22039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell36   4541  22039  -15549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : -15549p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22039
-------------------------------------   ----- 
End-of-path arrival time (ps)           22039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell58   4541  22039  -15549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : -15549p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22039
-------------------------------------   ----- 
End-of-path arrival time (ps)           22039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell85   4541  22039  -15549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : -15549p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22039
-------------------------------------   ----- 
End-of-path arrival time (ps)           22039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell87   4541  22039  -15549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : -15548p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22038
-------------------------------------   ----- 
End-of-path arrival time (ps)           22038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell62   4539  22038  -15548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : -15548p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22038
-------------------------------------   ----- 
End-of-path arrival time (ps)           22038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell71   4539  22038  -15548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : -15548p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22038
-------------------------------------   ----- 
End-of-path arrival time (ps)           22038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell75   4539  22038  -15548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : -15539p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22029
-------------------------------------   ----- 
End-of-path arrival time (ps)           22029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell43   4531  22029  -15539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : -15539p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22029
-------------------------------------   ----- 
End-of-path arrival time (ps)           22029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell59   4531  22029  -15539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : -15539p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22029
-------------------------------------   ----- 
End-of-path arrival time (ps)           22029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell81   4531  22029  -15539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : -15539p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22029
-------------------------------------   ----- 
End-of-path arrival time (ps)           22029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell91   4531  22029  -15539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : -15533p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22023
-------------------------------------   ----- 
End-of-path arrival time (ps)           22023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell39   4525  22023  -15533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : -15533p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22023
-------------------------------------   ----- 
End-of-path arrival time (ps)           22023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell44   4525  22023  -15533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : -15533p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22023
-------------------------------------   ----- 
End-of-path arrival time (ps)           22023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell70   4525  22023  -15533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : -15533p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22023
-------------------------------------   ----- 
End-of-path arrival time (ps)           22023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell82   4525  22023  -15533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : -15353p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21843
-------------------------------------   ----- 
End-of-path arrival time (ps)           21843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell41   4345  21843  -15353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : -15353p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21843
-------------------------------------   ----- 
End-of-path arrival time (ps)           21843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell50   4345  21843  -15353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : -15353p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21843
-------------------------------------   ----- 
End-of-path arrival time (ps)           21843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    7250   8500  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  11850  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell10   2299  14148  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q              macrocell10   3350  17498  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell77   4345  21843  -15353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -8379p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12189
-------------------------------------   ----- 
End-of-path arrival time (ps)           12189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell14     1250   1250  -8379  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      4688   5938  -8379  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   9288  -8379  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2901  12189  -8379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : -7631p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14121
-------------------------------------   ----- 
End-of-path arrival time (ps)           14121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell68  12871  14121   -7631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : -7621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14111
-------------------------------------   ----- 
End-of-path arrival time (ps)           14111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell38  12861  14111   -7621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : -7621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14111
-------------------------------------   ----- 
End-of-path arrival time (ps)           14111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell74  12861  14111   -7621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : -7621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14111
-------------------------------------   ----- 
End-of-path arrival time (ps)           14111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell97  12861  14111   -7621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : -7336p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13826
-------------------------------------   ----- 
End-of-path arrival time (ps)           13826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell46  12576  13826   -7336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : -7336p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13826
-------------------------------------   ----- 
End-of-path arrival time (ps)           13826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell54  12576  13826   -7336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : -7336p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13826
-------------------------------------   ----- 
End-of-path arrival time (ps)           13826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell63  12576  13826   -7336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : -7333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13823
-------------------------------------   ----- 
End-of-path arrival time (ps)           13823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell38  12573  13823   -7333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : -7333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13823
-------------------------------------   ----- 
End-of-path arrival time (ps)           13823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell74  12573  13823   -7333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : -7333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13823
-------------------------------------   ----- 
End-of-path arrival time (ps)           13823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell97  12573  13823   -7333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : -7262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell46  12502  13752   -7262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : -7262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell54  12502  13752   -7262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : -7262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell63  12502  13752   -7262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : -6951p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell47  12191  13441   -6951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : -6951p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell51  12191  13441   -6951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : -6951p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell61  12191  13441   -6951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : -6804p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell47  12044  13294   -6804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : -6804p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell51  12044  13294   -6804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : -6804p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell61  12044  13294   -6804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : -6800p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -5360
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              4640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11440
-------------------------------------   ----- 
End-of-path arrival time (ps)           11440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q            macrocell18   1250   1250  -6800  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell6    3913   5163  -6800  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350   8513  -6800  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2927  11440  -6800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : -6618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13108
-------------------------------------   ----- 
End-of-path arrival time (ps)           13108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell47  11858  13108   -6618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : -6618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13108
-------------------------------------   ----- 
End-of-path arrival time (ps)           13108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell51  11858  13108   -6618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : -6618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13108
-------------------------------------   ----- 
End-of-path arrival time (ps)           13108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell61  11858  13108   -6618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : -6119p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell45  11359  12609   -6119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : -6119p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell67  11359  12609   -6119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : -6119p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12609
-------------------------------------   ----- 
End-of-path arrival time (ps)           12609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell88  11359  12609   -6119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : -6108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12598
-------------------------------------   ----- 
End-of-path arrival time (ps)           12598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell89  11348  12598   -6108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : -6108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12598
-------------------------------------   ----- 
End-of-path arrival time (ps)           12598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell93  11348  12598   -6108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : -6108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12598
-------------------------------------   ----- 
End-of-path arrival time (ps)           12598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell94  11348  12598   -6108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : -6108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12598
-------------------------------------   ----- 
End-of-path arrival time (ps)           12598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell96  11348  12598   -6108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : -6077p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell46  11317  12567   -6077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : -6077p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell54  11317  12567   -6077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : -6077p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell63  11317  12567   -6077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : -6018p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12508
-------------------------------------   ----- 
End-of-path arrival time (ps)           12508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell73  11258  12508   -6018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : -6018p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12508
-------------------------------------   ----- 
End-of-path arrival time (ps)           12508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell90  11258  12508   -6018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : -6002p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12492
-------------------------------------   ----- 
End-of-path arrival time (ps)           12492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell42  11242  12492   -6002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : -6002p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12492
-------------------------------------   ----- 
End-of-path arrival time (ps)           12492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell56  11242  12492   -6002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : -6002p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12492
-------------------------------------   ----- 
End-of-path arrival time (ps)           12492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell72  11242  12492   -6002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : -6002p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12492
-------------------------------------   ----- 
End-of-path arrival time (ps)           12492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell95  11242  12492   -6002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : -5986p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12476
-------------------------------------   ----- 
End-of-path arrival time (ps)           12476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell68  11226  12476   -5986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : -5676p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12166
-------------------------------------   ----- 
End-of-path arrival time (ps)           12166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell38  10916  12166   -5676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : -5676p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12166
-------------------------------------   ----- 
End-of-path arrival time (ps)           12166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell74  10916  12166   -5676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : -5676p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12166
-------------------------------------   ----- 
End-of-path arrival time (ps)           12166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell97  10916  12166   -5676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : -5658p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12148
-------------------------------------   ----- 
End-of-path arrival time (ps)           12148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell68  10898  12148   -5658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : -5302p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11792
-------------------------------------   ----- 
End-of-path arrival time (ps)           11792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell47  10542  11792   -5302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : -5302p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11792
-------------------------------------   ----- 
End-of-path arrival time (ps)           11792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell51  10542  11792   -5302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : -5302p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11792
-------------------------------------   ----- 
End-of-path arrival time (ps)           11792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell61  10542  11792   -5302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : -5299p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11789
-------------------------------------   ----- 
End-of-path arrival time (ps)           11789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell46  10539  11789   -5299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : -5299p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11789
-------------------------------------   ----- 
End-of-path arrival time (ps)           11789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell54  10539  11789   -5299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : -5299p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11789
-------------------------------------   ----- 
End-of-path arrival time (ps)           11789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell63  10539  11789   -5299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : -5284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11774
-------------------------------------   ----- 
End-of-path arrival time (ps)           11774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell68  10524  11774   -5284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : -5105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11595
-------------------------------------   ----- 
End-of-path arrival time (ps)           11595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell89  10345  11595   -5105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : -5105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11595
-------------------------------------   ----- 
End-of-path arrival time (ps)           11595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell93  10345  11595   -5105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : -5105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11595
-------------------------------------   ----- 
End-of-path arrival time (ps)           11595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell94  10345  11595   -5105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : -5105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11595
-------------------------------------   ----- 
End-of-path arrival time (ps)           11595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell96  10345  11595   -5105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : -5085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell45  10325  11575   -5085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : -5085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell67  10325  11575   -5085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : -5085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell88  10325  11575   -5085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : -4953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11443
-------------------------------------   ----- 
End-of-path arrival time (ps)           11443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell38  10193  11443   -4953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : -4953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11443
-------------------------------------   ----- 
End-of-path arrival time (ps)           11443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell74  10193  11443   -4953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : -4953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11443
-------------------------------------   ----- 
End-of-path arrival time (ps)           11443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell97  10193  11443   -4953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : -4911p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11401
-------------------------------------   ----- 
End-of-path arrival time (ps)           11401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell47  10151  11401   -4911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : -4911p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11401
-------------------------------------   ----- 
End-of-path arrival time (ps)           11401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell51  10151  11401   -4911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : -4911p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11401
-------------------------------------   ----- 
End-of-path arrival time (ps)           11401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell61  10151  11401   -4911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : -4910p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11400
-------------------------------------   ----- 
End-of-path arrival time (ps)           11400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell46  10150  11400   -4910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : -4910p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11400
-------------------------------------   ----- 
End-of-path arrival time (ps)           11400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell54  10150  11400   -4910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : -4910p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11400
-------------------------------------   ----- 
End-of-path arrival time (ps)           11400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell63  10150  11400   -4910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : -4898p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11388
-------------------------------------   ----- 
End-of-path arrival time (ps)           11388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell68  10138  11388   -4898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : -4891p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell35  10131  11381   -4891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : -4891p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell40  10131  11381   -4891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : -4891p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell64  10131  11381   -4891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : -4891p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell65  10131  11381   -4891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : -4887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell38  10127  11377   -4887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : -4887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell74  10127  11377   -4887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : -4887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell97  10127  11377   -4887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : -4376p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell37   9616  10866   -4376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : -4376p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell60   9616  10866   -4376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : -4376p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell76   9616  10866   -4376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : -4376p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell80   9616  10866   -4376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : -4360p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell47   9600  10850   -4360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : -4360p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell51   9600  10850   -4360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : -4360p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell61   9600  10850   -4360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : -4352p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10842
-------------------------------------   ----- 
End-of-path arrival time (ps)           10842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell38   9592  10842   -4352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : -4352p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10842
-------------------------------------   ----- 
End-of-path arrival time (ps)           10842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell74   9592  10842   -4352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : -4352p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10842
-------------------------------------   ----- 
End-of-path arrival time (ps)           10842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell97   9592  10842   -4352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : -4317p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10807
-------------------------------------   ----- 
End-of-path arrival time (ps)           10807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell46   9557  10807   -4317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : -4317p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10807
-------------------------------------   ----- 
End-of-path arrival time (ps)           10807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell54   9557  10807   -4317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : -4317p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10807
-------------------------------------   ----- 
End-of-path arrival time (ps)           10807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell63   9557  10807   -4317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : -4305p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell68   9545  10795   -4305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : -4197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13697
-------------------------------------   ----- 
End-of-path arrival time (ps)           13697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  -4197  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell4      4456   8036  -4197  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell4      3350  11386  -4197  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2312  13697  -4197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -4045p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10575
-------------------------------------   ----- 
End-of-path arrival time (ps)           10575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_0\/q              macrocell25     1250   1250  -4045  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      3683   4933  -4045  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350   8283  -4045  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  10575  -4045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : -4008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -4060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              5940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9948
-------------------------------------   ---- 
End-of-path arrival time (ps)           9948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  -4008  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell11    3063   4273  -4008  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/q           macrocell11    3350   7623  -4008  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2324   9948  -4008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : -3971p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10461
-------------------------------------   ----- 
End-of-path arrival time (ps)           10461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell78   9211  10461   -3971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : -3971p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10461
-------------------------------------   ----- 
End-of-path arrival time (ps)           10461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell79   9211  10461   -3971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : -3971p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10461
-------------------------------------   ----- 
End-of-path arrival time (ps)           10461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell86   9211  10461   -3971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : -3971p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10461
-------------------------------------   ----- 
End-of-path arrival time (ps)           10461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell92   9211  10461   -3971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : -3968p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell34   9208  10458   -3968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : -3968p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell53   9208  10458   -3968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : -3968p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell55   9208  10458   -3968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : -3968p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell69   9208  10458   -3968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : -3897p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell83   9137  10387   -3897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : -3798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell73   9038  10288   -3798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : -3798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10288
-------------------------------------   ----- 
End-of-path arrival time (ps)           10288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell90   9038  10288   -3798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : -3797p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10287
-------------------------------------   ----- 
End-of-path arrival time (ps)           10287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell45   9037  10287   -3797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : -3797p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10287
-------------------------------------   ----- 
End-of-path arrival time (ps)           10287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell67   9037  10287   -3797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : -3797p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10287
-------------------------------------   ----- 
End-of-path arrival time (ps)           10287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell88   9037  10287   -3797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : -3778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10268
-------------------------------------   ----- 
End-of-path arrival time (ps)           10268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell89   9018  10268   -3778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : -3778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10268
-------------------------------------   ----- 
End-of-path arrival time (ps)           10268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell93   9018  10268   -3778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : -3778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10268
-------------------------------------   ----- 
End-of-path arrival time (ps)           10268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell94   9018  10268   -3778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : -3778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10268
-------------------------------------   ----- 
End-of-path arrival time (ps)           10268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell96   9018  10268   -3778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : -3746p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10236
-------------------------------------   ----- 
End-of-path arrival time (ps)           10236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell83   8986  10236   -3746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : -3540p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell89   8780  10030   -3540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : -3540p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell93   8780  10030   -3540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : -3540p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell94   8780  10030   -3540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : -3540p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell96   8780  10030   -3540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : -3536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell42   8776  10026   -3536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : -3536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell56   8776  10026   -3536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : -3536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell72   8776  10026   -3536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : -3536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell95   8776  10026   -3536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : -3514p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10004
-------------------------------------   ----- 
End-of-path arrival time (ps)           10004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell73   8754  10004   -3514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : -3514p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10004
-------------------------------------   ----- 
End-of-path arrival time (ps)           10004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell90   8754  10004   -3514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : -3456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell78   8696   9946   -3456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : -3456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell79   8696   9946   -3456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : -3456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell86   8696   9946   -3456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : -3456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell92   8696   9946   -3456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : -3441p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell42   8681   9931   -3441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : -3441p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell56   8681   9931   -3441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : -3441p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell72   8681   9931   -3441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : -3441p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell95   8681   9931   -3441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : -3399p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell35   8639   9889   -3399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : -3399p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell40   8639   9889   -3399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : -3399p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell64   8639   9889   -3399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : -3399p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell65   8639   9889   -3399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : -3396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell37   8636   9886   -3396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : -3396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell60   8636   9886   -3396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : -3396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell76   8636   9886   -3396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : -3396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell80   8636   9886   -3396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : -3340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9830
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell49   8580   9830   -3340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : -3340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9830
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell57   8580   9830   -3340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : -3340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9830
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell66   8580   9830   -3340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : -3255p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12755
-------------------------------------   ----- 
End-of-path arrival time (ps)           12755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  -3255  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2924   6504  -3255  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350   9854  -3255  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2901  12755  -3255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : -3228p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell45   8468   9718   -3228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : -3228p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell67   8468   9718   -3228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : -3228p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell88   8468   9718   -3228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : -3222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9712
-------------------------------------   ---- 
End-of-path arrival time (ps)           9712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell73   8462   9712   -3222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : -3222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9712
-------------------------------------   ---- 
End-of-path arrival time (ps)           9712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell90   8462   9712   -3222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : -3218p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9708
-------------------------------------   ---- 
End-of-path arrival time (ps)           9708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell42   8458   9708   -3218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : -3218p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9708
-------------------------------------   ---- 
End-of-path arrival time (ps)           9708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell56   8458   9708   -3218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : -3218p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9708
-------------------------------------   ---- 
End-of-path arrival time (ps)           9708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell72   8458   9708   -3218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : -3218p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9708
-------------------------------------   ---- 
End-of-path arrival time (ps)           9708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell95   8458   9708   -3218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : -3216p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell45   8456   9706   -3216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : -3216p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell67   8456   9706   -3216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : -3216p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell88   8456   9706   -3216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : -3209p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9699
-------------------------------------   ---- 
End-of-path arrival time (ps)           9699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell89   8449   9699   -3209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : -3209p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9699
-------------------------------------   ---- 
End-of-path arrival time (ps)           9699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell93   8449   9699   -3209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : -3209p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9699
-------------------------------------   ---- 
End-of-path arrival time (ps)           9699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell94   8449   9699   -3209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : -3209p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9699
-------------------------------------   ---- 
End-of-path arrival time (ps)           9699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell96   8449   9699   -3209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : -3207p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9697
-------------------------------------   ---- 
End-of-path arrival time (ps)           9697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell36   8447   9697   -3207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : -3207p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9697
-------------------------------------   ---- 
End-of-path arrival time (ps)           9697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell58   8447   9697   -3207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : -3207p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9697
-------------------------------------   ---- 
End-of-path arrival time (ps)           9697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell85   8447   9697   -3207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : -3207p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9697
-------------------------------------   ---- 
End-of-path arrival time (ps)           9697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell87   8447   9697   -3207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : -3197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9687
-------------------------------------   ---- 
End-of-path arrival time (ps)           9687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell49   8437   9687   -3197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : -3197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9687
-------------------------------------   ---- 
End-of-path arrival time (ps)           9687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell57   8437   9687   -3197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : -3197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9687
-------------------------------------   ---- 
End-of-path arrival time (ps)           9687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell66   8437   9687   -3197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : -3147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell35   8387   9637   -3147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : -3147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell40   8387   9637   -3147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : -3147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell64   8387   9637   -3147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : -3147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell65   8387   9637   -3147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : -3146p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell37   8386   9636   -3146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : -3146p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell60   8386   9636   -3146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : -3146p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell76   8386   9636   -3146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : -3146p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell80   8386   9636   -3146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : -3130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell34   8370   9620   -3130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : -3130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell53   8370   9620   -3130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : -3130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell55   8370   9620   -3130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : -3130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell69   8370   9620   -3130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : -3130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell78   8370   9620   -3130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : -3130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell79   8370   9620   -3130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : -3130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell86   8370   9620   -3130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : -3130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell92   8370   9620   -3130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : -2908p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell35   8148   9398   -2908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : -2908p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell40   8148   9398   -2908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : -2908p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell64   8148   9398   -2908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : -2908p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell65   8148   9398   -2908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : -2861p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9351
-------------------------------------   ---- 
End-of-path arrival time (ps)           9351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell42   8101   9351   -2861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : -2861p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9351
-------------------------------------   ---- 
End-of-path arrival time (ps)           9351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell56   8101   9351   -2861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : -2861p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9351
-------------------------------------   ---- 
End-of-path arrival time (ps)           9351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell72   8101   9351   -2861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : -2861p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9351
-------------------------------------   ---- 
End-of-path arrival time (ps)           9351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell95   8101   9351   -2861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : -2857p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9347
-------------------------------------   ---- 
End-of-path arrival time (ps)           9347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell73   8097   9347   -2857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : -2857p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9347
-------------------------------------   ---- 
End-of-path arrival time (ps)           9347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell90   8097   9347   -2857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : -2785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell42   8025   9275   -2785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : -2785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell56   8025   9275   -2785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : -2785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell72   8025   9275   -2785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : -2785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell95   8025   9275   -2785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : -2782p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell89   8022   9272   -2782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : -2782p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell93   8022   9272   -2782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : -2782p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell94   8022   9272   -2782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : -2782p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell96   8022   9272   -2782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : -2778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell45   8018   9268   -2778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : -2778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell67   8018   9268   -2778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : -2778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell88   8018   9268   -2778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : -2769p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell73   8009   9259   -2769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : -2769p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell90   8009   9259   -2769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : -2732p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell78   7972   9222   -2732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : -2732p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell79   7972   9222   -2732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : -2732p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell86   7972   9222   -2732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : -2732p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell92   7972   9222   -2732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : -2664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell62   7904   9154   -2664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : -2664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell71   7904   9154   -2664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : -2664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell75   7904   9154   -2664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -2634p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q                macrocell14     1250   1250  -8379  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5374   6624  -2634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : -2528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell37   7768   9018   -2528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : -2528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell60   7768   9018   -2528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : -2528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell76   7768   9018   -2528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : -2528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell80   7768   9018   -2528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : -2499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell34   7739   8989   -2499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : -2499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell53   7739   8989   -2499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : -2499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell55   7739   8989   -2499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : -2499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell69   7739   8989   -2499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : -2474p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell41   7714   8964   -2474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : -2474p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell50   7714   8964   -2474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : -2474p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell77   7714   8964   -2474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : -2407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell35   7647   8897   -2407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : -2407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell40   7647   8897   -2407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : -2407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell64   7647   8897   -2407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : -2407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell65   7647   8897   -2407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : -2330p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell41   7570   8820   -2330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : -2330p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell50   7570   8820   -2330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : -2330p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell77   7570   8820   -2330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : -2217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell43   7457   8707   -2217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : -2217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell59   7457   8707   -2217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : -2217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell81   7457   8707   -2217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : -2217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell91   7457   8707   -2217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : -2215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell39   7455   8705   -2215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : -2215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell44   7455   8705   -2215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : -2215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell70   7455   8705   -2215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : -2215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell82   7455   8705   -2215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : -2208p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell83   7448   8698   -2208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : -2203p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell34   7443   8693   -2203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : -2203p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell53   7443   8693   -2203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : -2203p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell55   7443   8693   -2203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : -2203p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell69   7443   8693   -2203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : -2126p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8616
-------------------------------------   ---- 
End-of-path arrival time (ps)           8616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell62   7366   8616   -2126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : -2126p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8616
-------------------------------------   ---- 
End-of-path arrival time (ps)           8616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell71   7366   8616   -2126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : -2126p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8616
-------------------------------------   ---- 
End-of-path arrival time (ps)           8616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell75   7366   8616   -2126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : -1917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell48   7157   8407   -1917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : -1917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell52   7157   8407   -1917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : -1917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell84   7157   8407   -1917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : -1778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell48   7018   8268   -1778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : -1778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell52   7018   8268   -1778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : -1778p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell84   7018   8268   -1778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : -1736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8226
-------------------------------------   ---- 
End-of-path arrival time (ps)           8226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell36   6976   8226   -1736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : -1736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8226
-------------------------------------   ---- 
End-of-path arrival time (ps)           8226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell58   6976   8226   -1736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : -1736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8226
-------------------------------------   ---- 
End-of-path arrival time (ps)           8226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell85   6976   8226   -1736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : -1736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8226
-------------------------------------   ---- 
End-of-path arrival time (ps)           8226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell87   6976   8226   -1736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : -1735p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell62   6975   8225   -1735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : -1735p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell71   6975   8225   -1735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : -1735p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell75   6975   8225   -1735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : -1718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell39   6958   8208   -1718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : -1718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell44   6958   8208   -1718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : -1718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell70   6958   8208   -1718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : -1718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell82   6958   8208   -1718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : -1718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell43   6958   8208   -1718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : -1718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell59   6958   8208   -1718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : -1718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell81   6958   8208   -1718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : -1718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell91   6958   8208   -1718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -1709p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q                macrocell18     1250   1250  -6800  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4449   5699  -1709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : -1679p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell49   6919   8169   -1679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : -1679p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell57   6919   8169   -1679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : -1679p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell66   6919   8169   -1679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : -1656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell49   6896   8146   -1656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : -1656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell57   6896   8146   -1656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : -1656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell66   6896   8146   -1656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : -1546p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  -4197  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell14     4456   8036  -1546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -1359p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -7100  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5159   5349  -1359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -1334p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell22     1250   1250  -1334  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4074   5324  -1334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : -1243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell35   6483   7733   -1243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : -1243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell40   6483   7733   -1243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : -1243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell64   6483   7733   -1243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : -1243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell65   6483   7733   -1243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : -1243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell37   6483   7733   -1243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : -1243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell60   6483   7733   -1243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : -1243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell76   6483   7733   -1243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : -1243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell80   6483   7733   -1243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -1009p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q                macrocell13     1250   1250  -7299  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3749   4999  -1009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : -818p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell37   6058   7308    -818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : -818p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell60   6058   7308    -818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : -818p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell76   6058   7308    -818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : -818p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell80   6058   7308    -818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : -808p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell78   6048   7298    -808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : -808p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell79   6048   7298    -808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : -808p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell86   6048   7298    -808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : -808p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell92   6048   7298    -808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : -805p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell34   6045   7295    -805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : -805p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell53   6045   7295    -805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : -805p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell55   6045   7295    -805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : -805p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell69   6045   7295    -805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : -784p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell41   6024   7274    -784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : -784p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell50   6024   7274    -784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : -784p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell77   6024   7274    -784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : -772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell36   6012   7262    -772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : -772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell58   6012   7262    -772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : -772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell85   6012   7262    -772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : -772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell87   6012   7262    -772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : -764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell39   6004   7254    -764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : -764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell44   6004   7254    -764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : -764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell70   6004   7254    -764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : -764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell82   6004   7254    -764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : -706p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell49   5946   7196    -706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : -706p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell57   5946   7196    -706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : -706p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell66   5946   7196    -706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : -690p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell83   5930   7180    -690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : -523p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell78   5763   7013    -523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : -523p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell79   5763   7013    -523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : -523p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell86   5763   7013    -523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : -523p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell92   5763   7013    -523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : -519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell34   5759   7009    -519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : -519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell53   5759   7009    -519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : -519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell55   5759   7009    -519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : -519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell69   5759   7009    -519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : -484p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell43   5724   6974    -484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : -484p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell59   5724   6974    -484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : -484p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell81   5724   6974    -484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : -484p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell91   5724   6974    -484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : -483p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell39   5723   6973    -483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : -483p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell44   5723   6973    -483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : -483p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell70   5723   6973    -483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : -483p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell82   5723   6973    -483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : -427p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              7900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210   -427  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    7117   8327   -427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -375p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell17     1250   1250  -5969  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3115   4365   -375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : -368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6858
-------------------------------------   ---- 
End-of-path arrival time (ps)           6858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell83   5608   6858    -368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : -308p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell43   5548   6798    -308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : -308p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell59   5548   6798    -308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : -308p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell81   5548   6798    -308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : -308p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  -18687  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell91   5548   6798    -308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : -255p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell43   5495   6745    -255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : -255p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell59   5495   6745    -255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : -255p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell81   5495   6745    -255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : -255p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell91   5495   6745    -255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : -232p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell48   5472   6722    -232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : -232p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell52   5472   6722    -232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : -232p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell84   5472   6722    -232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : -196p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370   -196  RISE       1
\UART:BUART:txn\/main_3                macrocell12     2316   6686   -196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : -171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell62   5411   6661    -171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : -171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell71   5411   6661    -171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : -171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell75   5411   6661    -171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : -171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell36   5411   6661    -171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : -171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell58   5411   6661    -171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : -171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell85   5411   6661    -171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : -171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell87   5411   6661    -171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : -137p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q  macrocell14   1250   1250  -8379  RISE       1
\UART:BUART:txn\/main_2    macrocell12   5377   6627   -137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : -137p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q      macrocell14   1250   1250  -8379  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell16   5377   6627   -137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 140p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell22   1250   1250  -1334  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell19   5100   6350    140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 140p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  -1334  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell26   5100   6350    140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell36   5018   6268     222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell58   5018   6268     222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell85   5018   6268     222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell87   5018   6268     222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -5360
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              4640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  -4008  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3092   4302    338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 357p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell62   4883   6133     357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 357p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell71   4883   6133     357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 357p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell75   4883   6133     357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 362p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell48   4878   6128     362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 362p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell52   4878   6128     362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 362p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell84   4878   6128     362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q       macrocell20   1250   1250  -6436  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell18   4859   6109    381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q       macrocell20   1250   1250  -6436  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell20   4859   6109    381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q       macrocell20   1250   1250  -6436  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell21   4859   6109    381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell41   4859   6109     381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell50   4859   6109     381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 381p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  -18409  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell77   4859   6109     381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 416p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell39   4824   6074     416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 416p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell44   4824   6074     416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 416p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell70   4824   6074     416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 416p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell82   4824   6074     416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 419p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell36   4821   6071     419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 419p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell58   4821   6071     419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 419p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell85   4821   6071     419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 419p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell87   4821   6071     419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell62   4819   6069     421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell71   4819   6069     421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  -21045  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell75   4819   6069     421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 518p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell41   4722   5972     518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 518p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell50   4722   5972     518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 518p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell77   4722   5972     518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 535p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell48   4705   5955     535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 535p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell52   4705   5955     535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 535p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  -19461  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell84   4705   5955     535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell43   4704   5954     536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell59   4704   5954     536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell81   4704   5954     536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell91   4704   5954     536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 540p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell39   4700   5950     540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 540p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell44   4700   5950     540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 540p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell70   4700   5950     540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 540p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  -17415  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell82   4700   5950     540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell82         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 589p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell17   1250   1250  -5969  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell23   4651   5901    589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell18   1250   1250  -6800  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell18   4548   5798    692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell18   1250   1250  -6800  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell20   4548   5798    692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q       macrocell18   1250   1250  -6800  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell21   4548   5798    692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1036p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   1036  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell13     5264   5454   1036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1040p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   1036  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell15     5260   5450   1040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 1083p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  -17094  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell30   3467   5407    1083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1109p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q       macrocell14   1250   1250  -8379  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell15   4131   5381   1109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1115p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1115  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell19   3435   5375   1115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1132p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -7100  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell13     5168   5358   1132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1132p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -7100  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell14     5168   5358   1132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1132p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q       macrocell14   1250   1250  -8379  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell13   4108   5358   1132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1132p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_0\/q       macrocell14   1250   1250  -8379  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell14   4108   5358   1132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1134p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1134  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell19   3416   5356   1134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1227p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  -5969  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell18   4013   5263   1227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1227p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  -5969  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell20   4013   5263   1227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1227p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  -5969  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell21   4013   5263   1227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1312  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell19   3238   5178   1312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1318p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q               macrocell18   1250   1250  -6800  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell23   3922   5172   1318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 1323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  -16784  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell33   3227   5167    1323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q         macrocell18   1250   1250  -6800  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell19   3913   5163   1327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_0\/q        macrocell18   1250   1250  -6800  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell26   3913   5163   1327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 1360p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  -16787  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell32   3190   5130    1360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3243  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell24   4037   5057   1433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3243  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell25   4037   5057   1433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3243  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell18   4020   5040   1450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1020   1020  -3243  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell21   4020   5040   1450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_379/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 1452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/clk_bus_glb:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_379/clock_0                                            macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_379/q                              macrocell98   1250   1250   1452  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell99   3788   5038   1452  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q       macrocell13   1250   1250  -7299  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell15   3765   5015   1475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q       macrocell13   1250   1250  -7299  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell13   3765   5015   1475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q       macrocell13   1250   1250  -7299  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell14   3765   5015   1475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1500p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q  macrocell13   1250   1250  -7299  RISE       1
\UART:BUART:txn\/main_1    macrocell12   3740   4990   1500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1500p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_1\/q      macrocell13   1250   1250  -7299  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell16   3740   4990   1500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_0\/q       macrocell25   1250   1250  -4045  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell26   3683   4933   1557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 1574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell49   3666   4916    1574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 1574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell57   3666   4916    1574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 1574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell66   3666   4916    1574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1596p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   1036  RISE       1
\UART:BUART:txn\/main_5                      macrocell12     4704   4894   1596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 1596p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell83   3644   4894    1596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q         macrocell20   1250   1250  -6436  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell19   3549   4799   1691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q        macrocell20   1250   1250  -6436  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell26   3549   4799   1691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 1723p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  -17291  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell28   2827   4767    1723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 1724p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  -17278  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell31   2826   4766    1724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_379/q
Path End       : \ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 1726p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_379/clock_0                                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_379/q                       macrocell98   1250   1250   1726  RISE       1
\ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   6524   7774   1726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 1739p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  -17275  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell29   2811   4751    1739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_1\/q       macrocell24   1250   1250  -3861  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell26   3499   4749   1741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1854p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q         macrocell21   1250   1250  -6273  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell19   3386   4636   1854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1854p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q        macrocell21   1250   1250  -6273  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell26   3386   4636   1854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1855p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q               macrocell21   1250   1250  -6273  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell23   3385   4635   1855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1880p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1115  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell18   2670   4610   1880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1880p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1115  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell20   2670   4610   1880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1880p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1115  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell21   2670   4610   1880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:Sync:genblk1[0]:INST\/out
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 1898p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/clk_bus_glb:R#2)   10000
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020   1898  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell99   3572   4592   1898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1910p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1134  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell18   2640   4580   1910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1910p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1134  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell20   2640   4580   1910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1910p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1134  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell21   2640   4580   1910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1977p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q  macrocell15   1250   1250  -6951  RISE       1
\UART:BUART:txn\/main_4    macrocell12   3263   4513   1977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1977p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q      macrocell15   1250   1250  -6951  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell16   3263   4513   1977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q       macrocell15   1250   1250  -6951  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell15   3252   4502   1988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q       macrocell15   1250   1250  -6951  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell13   3245   4495   1995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_state_2\/q       macrocell15   1250   1250  -6951  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell14   3245   4495   1995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2152p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell16   1250   1250   2152  RISE       1
\UART:BUART:txn\/main_6   macrocell12   3088   4338   2152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2154p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell16   1250   1250   2152  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell15   3086   4336   2154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  -5969  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell19   3083   4333   2157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  -5969  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell26   3083   4333   2157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2224p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1312  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell18   2326   4266   2224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2224p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1312  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell20   2326   4266   2224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2224p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1312  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell21   2326   4266   2224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   2230  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell22   2320   4260   2230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   2230  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell24   2320   4260   2230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   2230  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell25   2320   4260   2230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2232p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   2232  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell22   2318   4258   2232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2232p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   2232  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell24   2318   4258   2232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2232p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   2232  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell25   2318   4258   2232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2245p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940   2245  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell22   2305   4245   2245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2289p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell16   1250   1250   2152  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell13   2951   4201   2289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2289p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell16   1250   1250   2152  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell14   2951   4201   2289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2308p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_3\/q               macrocell20   1250   1250  -6436  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell23   2932   4182   2308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2342p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_last\/q          macrocell27   1250   1250   2342  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell21   2898   4148   2342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 2348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell      1020   1020  -3243  RISE       1
\UART:BUART:rx_last\/main_0  macrocell27   3122   4142   2348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2359p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -3243  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell26   3111   4131   2359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2373p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -7100  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell15     3927   4117   2373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -7100  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell16     3875   4065   2425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_0\/q       macrocell25   1250   1250  -4045  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell24   2792   4042   2448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_0\/q       macrocell25   1250   1250  -4045  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell25   2792   4042   2448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2473p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_0\/q      macrocell25   1250   1250  -4045  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell18   2767   4017   2473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_379/clk_en
Capture Clock  : Net_379/clock_0
Path slack     : 2475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              7900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210   -427  RISE       1
Net_379/clk_en                    macrocell98    4215   5425   2475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_379/clock_0                                            macrocell98         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 2475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              7900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210   -427  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell100   4215   5425   2475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 2476p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              7900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210   -427  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4214   5424   2476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2606p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  -1334  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell18   2634   3884   2606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2606p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  -1334  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell20   2634   3884   2606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2606p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  -1334  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell21   2634   3884   2606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:txn\/q       macrocell12   1250   1250   2618  RISE       1
\UART:BUART:txn\/main_0  macrocell12   2622   3872   2618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell12         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2622p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell21   1250   1250  -6273  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell18   2618   3868   2622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2622p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell21   1250   1250  -6273  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell20   2618   3868   2622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2622p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:rx_state_2\/q       macrocell21   1250   1250  -6273  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell21   2618   3868   2622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_379/main_0
Capture Clock  : Net_379/clock_0
Path slack     : 2642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell99   1250   1250   2642  RISE       1
Net_379/main_0                    macrocell98   2598   3848   2642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_379/clock_0                                            macrocell98         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 2642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell99    1250   1250   2642  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell100   2598   3848   2642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 2647p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/clk_bus_glb:R#2)   10000
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell99   1250   1250   2647  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell99   2593   3843   2647  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 2652p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell48   2588   3838    2652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 2652p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell52   2588   3838    2652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 2652p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell84   2588   3838    2652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_1\/q      macrocell24   1250   1250  -3861  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell18   2584   3834   2656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART:BUART:pollcount_1\/q       macrocell24   1250   1250  -3861  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell24   2584   3834   2656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 2659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell41   2581   3831    2659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 2659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell50   2581   3831    2659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 2659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  -18602  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell77   2581   3831    2659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_379/main_1
Capture Clock  : Net_379/clock_0
Path slack     : 2953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:nrq_reg\/q  macrocell100   1250   1250   2953  RISE       1
Net_379/main_1            macrocell98    2287   3537   2953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_379/clock_0                                            macrocell98         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2986p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                               -3130
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell19     1250   1250  -1416  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2634   3884   2986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 4611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_1:R#1 vs. ClockBlock/dclk_glb_1:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART:BUART:rx_status_3\/q       macrocell26    1250   1250   4611  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   3639   4889   4611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

