Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Sun Dec  3 13:42:49 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt QOI_Ram_impl_1.twr QOI_Ram_impl_1.udb -gui

-----------------------------------------
Design:          qoi2top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {high_clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0.554405%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
ramInstance/AD_13__I_93/D               |           No arrival time
ramInstance/AD_13__I_94/D               |           No arrival time
{ramInstance/AD_13__I_94/SP   ramInstance/AD_13__I_93/SP}                           
                                        |           No arrival time
ramInstance/DI_7__I_101/D               |           No arrival time
ramInstance/DI_7__I_100/D               |           No arrival time
{ramInstance/DI_7__I_100/SP   ramInstance/DI_7__I_101/SP}                           
                                        |           No arrival time
ramInstance/DI_7__I_98/D                |           No arrival time
ramInstance/DI_7__I_99/D                |           No arrival time
{ramInstance/DI_7__I_99/SP   ramInstance/DI_7__I_98/SP}                           
                                        |           No arrival time
ramInstance/DI_7__I_96/D                |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        35
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
reset                                   |                     input
sdi                                     |                     input
sck                                     |                     input
sdo                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
sck_c                                   |         sck_pad.bb_inst/O
new_clk[1]                              |          new_clk_1__I_0/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "high_clk"
=======================
create_clock -name {high_clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock high_clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From high_clk                          |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ramInstance/encoderRamOut_1__I_0_2/D     |   13.663 ns 
ramInstance/encoderRamOut_0__I_0_2/D     |   13.663 ns 
ramInstance/encoderRamOut_3__I_0_2/D     |   13.663 ns 
ramInstance/encoderRamOut_2__I_0_2/D     |   13.663 ns 
ramInstance/spiRamOut_1__I_0_2/D         |   13.663 ns 
ramInstance/spiRamOut_0__I_0_2/D         |   13.663 ns 
ramInstance/spiRamOut_5__I_0_2/D         |   14.258 ns 
ramInstance/spiRamOut_4__I_0_2/D         |   14.258 ns 
ramInstance/spiRamOut_7__I_0_2/D         |   14.258 ns 
ramInstance/spiRamOut_6__I_0_2/D         |   14.258 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : ramInstance/ram/DATAOUT1  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/encoderRamOut_1__I_0_2/D  (SLICE_R25C11C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.663 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT1
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[1]                                            NET DELAY                  4.679                 11.995  2       
i13135_3_lut/B->i13135_3_lut/Z            SLICE_R25C11C      D0_TO_F0_DELAY             0.476                 12.471  1       
ramInstance/encoderRamOut_1__N_90                            NET DELAY                  0.000                 12.471  1       
ramInstance/encoderRamOut_1__I_0_2/D                                                    0.000                 12.471  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/encoderRamOut_1__I_0_2/CK   ramInstance/encoderRamOut_0__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.470)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.663  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/ram/DATAOUT0  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/encoderRamOut_0__I_0_2/D  (SLICE_R25C11C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.663 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT0
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[0]                                            NET DELAY                  4.679                 11.995  2       
i13133_3_lut/B->i13133_3_lut/Z            SLICE_R25C11C      D1_TO_F1_DELAY             0.476                 12.471  1       
ramInstance/encoderRamOut_0__N_91                            NET DELAY                  0.000                 12.471  1       
ramInstance/encoderRamOut_0__I_0_2/D                                                    0.000                 12.471  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/encoderRamOut_1__I_0_2/CK   ramInstance/encoderRamOut_0__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.470)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.663  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/ram/DATAOUT3  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/encoderRamOut_3__I_0_2/D  (SLICE_R25C10A)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.663 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT3
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[3]                                            NET DELAY                  4.679                 11.995  2       
i13137_3_lut/B->i13137_3_lut/Z            SLICE_R25C10A      D0_TO_F0_DELAY             0.476                 12.471  1       
ramInstance/encoderRamOut_3__N_88                            NET DELAY                  0.000                 12.471  1       
ramInstance/encoderRamOut_3__I_0_2/D                                                    0.000                 12.471  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/encoderRamOut_3__I_0_2/CK   ramInstance/encoderRamOut_2__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.470)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.663  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/ram/DATAOUT2  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/encoderRamOut_2__I_0_2/D  (SLICE_R25C10A)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.663 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT2
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[2]                                            NET DELAY                  4.679                 11.995  2       
i13136_3_lut/B->i13136_3_lut/Z            SLICE_R25C10A      D1_TO_F1_DELAY             0.476                 12.471  1       
ramInstance/encoderRamOut_2__N_89                            NET DELAY                  0.000                 12.471  1       
ramInstance/encoderRamOut_2__I_0_2/D                                                    0.000                 12.471  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/encoderRamOut_3__I_0_2/CK   ramInstance/encoderRamOut_2__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.470)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.663  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/ram/DATAOUT1  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/spiRamOut_1__I_0_2/D  (SLICE_R25C11A)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.663 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT1
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[1]                                            NET DELAY                  4.679                 11.995  2       
i13142_3_lut/B->i13142_3_lut/Z            SLICE_R25C11A      D0_TO_F0_DELAY             0.476                 12.471  1       
ramInstance/spiRamOut_1__N_37                                NET DELAY                  0.000                 12.471  1       
ramInstance/spiRamOut_1__I_0_2/D                                                        0.000                 12.471  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/spiRamOut_1__I_0_2/CK   ramInstance/spiRamOut_0__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.470)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.663  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/ram/DATAOUT0  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/spiRamOut_0__I_0_2/D  (SLICE_R25C11A)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.663 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT0
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[0]                                            NET DELAY                  4.679                 11.995  2       
i13134_3_lut/B->i13134_3_lut/Z            SLICE_R25C11A      D1_TO_F1_DELAY             0.476                 12.471  1       
ramInstance/spiRamOut_0__N_38                                NET DELAY                  0.000                 12.471  1       
ramInstance/spiRamOut_0__I_0_2/D                                                        0.000                 12.471  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/spiRamOut_1__I_0_2/CK   ramInstance/spiRamOut_0__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.470)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.663  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/ram/DATAOUT5  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/spiRamOut_5__I_0_2/D  (SLICE_R25C10C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.258 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT5
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[5]                                            NET DELAY                  4.084                 11.400  2       
i13146_3_lut/B->i13146_3_lut/Z            SLICE_R25C10C      D0_TO_F0_DELAY             0.476                 11.876  1       
ramInstance/spiRamOut_5__N_33                                NET DELAY                  0.000                 11.876  1       
ramInstance/spiRamOut_5__I_0_2/D                                                        0.000                 11.876  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/spiRamOut_5__I_0_2/CK   ramInstance/spiRamOut_4__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(11.875)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          14.258  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/ram/DATAOUT4  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/spiRamOut_4__I_0_2/D  (SLICE_R25C10C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.258 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT4
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[4]                                            NET DELAY                  4.084                 11.400  2       
i13145_3_lut/B->i13145_3_lut/Z            SLICE_R25C10C      D1_TO_F1_DELAY             0.476                 11.876  1       
ramInstance/spiRamOut_4__N_34                                NET DELAY                  0.000                 11.876  1       
ramInstance/spiRamOut_4__I_0_2/D                                                        0.000                 11.876  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/spiRamOut_5__I_0_2/CK   ramInstance/spiRamOut_4__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(11.875)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          14.258  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/ram/DATAOUT7  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/spiRamOut_7__I_0_2/D  (SLICE_R25C8D)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.258 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT7
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[7]                                            NET DELAY                  4.084                 11.400  2       
i13148_3_lut/B->i13148_3_lut/Z            SLICE_R25C8D       D0_TO_F0_DELAY             0.476                 11.876  1       
ramInstance/spiRamOut_7__N_31                                NET DELAY                  0.000                 11.876  1       
ramInstance/spiRamOut_7__I_0_2/D                                                        0.000                 11.876  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/spiRamOut_7__I_0_2/CK   ramInstance/spiRamOut_6__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(11.875)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          14.258  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/ram/DATAOUT6  (SRAM_SRAM_R26C1B)
Path End         : ramInstance/spiRamOut_6__I_0_2/D  (SLICE_R25C8D)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.258 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
ramInstance/high_clk                                         NET DELAY                  5.499                  5.499  23      
ramInstance/ram/CLOCK                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
ramInstance/ram/CLOCK->ramInstance/ram/DATAOUT6
                                          SRAM_SRAM_R26C1B   CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
ramInstance/DO[6]                                            NET DELAY                  4.084                 11.400  2       
i13147_3_lut/B->i13147_3_lut/Z            SLICE_R25C8D       D1_TO_F1_DELAY             0.476                 11.876  1       
ramInstance/spiRamOut_6__N_32                                NET DELAY                  0.000                 11.876  1       
ramInstance/spiRamOut_6__I_0_2/D                                                        0.000                 11.876  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
ramInstance/high_clk                                         NET DELAY                  5.499                 26.332  23      
{ramInstance/spiRamOut_7__I_0_2/CK   ramInstance/spiRamOut_6__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(11.875)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          14.258  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
new_clk_1__I_0/D                         |    1.743 ns 
ramInstance/spiRamOut_1__I_0_2/D         |    1.913 ns 
ramInstance/spiRamOut_0__I_0_2/D         |    1.913 ns 
ramInstance/spiRamOut_3__I_0_2/D         |    1.913 ns 
ramInstance/spiRamOut_2__I_0_2/D         |    1.913 ns 
ramInstance/spiRamOut_5__I_0_2/D         |    1.913 ns 
ramInstance/spiRamOut_4__I_0_2/D         |    1.913 ns 
ramInstance/spiRamOut_7__I_0_2/D         |    1.913 ns 
ramInstance/spiRamOut_6__I_0_2/D         |    1.913 ns 
new_clk_1168_1199__i1/D                  |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : new_clk_1168_1199__i1/Q  (SLICE_R14C2D)
Path End         : new_clk_1__I_0/D  (SLICE_R14C2D)
Source Clock     : high_clk (F)
Destination Clock: high_clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        2.343                  2.343  24      
{new_clk_1168_1199__i1/CK   new_clk_1__I_0/CK}
                                                                              0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
new_clk_1168_1199__i1/CK->new_clk_1168_1199__i1/Q
                                          SLICE_R14C2D       CLK_TO_Q0_DELAY  0.779                  3.122  2       
n2                                                           NET DELAY        0.712                  3.834  2       
i18871_2_lut/B->i18871_2_lut/Z            SLICE_R14C2D       D1_TO_F1_DELAY   0.252                  4.086  1       
new_clk_1__N_92[1]                                           NET DELAY        0.000                  4.086  1       
new_clk_1__I_0/D                                                              0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        2.343                  2.343  24      
{new_clk_1168_1199__i1/CK   new_clk_1__I_0/CK}
                                                                              0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/spiRamOut_1__I_0_2/Q  (SLICE_R25C11A)
Path End         : ramInstance/spiRamOut_1__I_0_2/D  (SLICE_R25C11A)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_1__I_0_2/CK   ramInstance/spiRamOut_0__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ramInstance/spiRamOut_1__I_0_2/CK->ramInstance/spiRamOut_1__I_0_2/Q
                                          SLICE_R25C11A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
ramInstance/spiRamOut[1]                                     NET DELAY        0.882                  4.745  2       
i13142_3_lut/A->i13142_3_lut/Z            SLICE_R25C11A      C0_TO_F0_DELAY   0.252                  4.997  1       
ramInstance/spiRamOut_1__N_37                                NET DELAY        0.000                  4.997  1       
ramInstance/spiRamOut_1__I_0_2/D                                              0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_1__I_0_2/CK   ramInstance/spiRamOut_0__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/spiRamOut_0__I_0_2/Q  (SLICE_R25C11A)
Path End         : ramInstance/spiRamOut_0__I_0_2/D  (SLICE_R25C11A)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_1__I_0_2/CK   ramInstance/spiRamOut_0__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ramInstance/spiRamOut_0__I_0_2/CK->ramInstance/spiRamOut_0__I_0_2/Q
                                          SLICE_R25C11A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
ramInstance/spiRamOut[0]                                     NET DELAY        0.882                  4.745  2       
i13134_3_lut/A->i13134_3_lut/Z            SLICE_R25C11A      C1_TO_F1_DELAY   0.252                  4.997  1       
ramInstance/spiRamOut_0__N_38                                NET DELAY        0.000                  4.997  1       
ramInstance/spiRamOut_0__I_0_2/D                                              0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_1__I_0_2/CK   ramInstance/spiRamOut_0__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/spiRamOut_3__I_0_2/Q  (SLICE_R25C8B)
Path End         : ramInstance/spiRamOut_3__I_0_2/D  (SLICE_R25C8B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_3__I_0_2/CK   ramInstance/spiRamOut_2__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ramInstance/spiRamOut_3__I_0_2/CK->ramInstance/spiRamOut_3__I_0_2/Q
                                          SLICE_R25C8B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
ramInstance/spiRamOut[3]                                     NET DELAY        0.882                  4.745  2       
i13144_3_lut/A->i13144_3_lut/Z            SLICE_R25C8B       C0_TO_F0_DELAY   0.252                  4.997  1       
ramInstance/spiRamOut_3__N_35                                NET DELAY        0.000                  4.997  1       
ramInstance/spiRamOut_3__I_0_2/D                                              0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_3__I_0_2/CK   ramInstance/spiRamOut_2__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/spiRamOut_2__I_0_2/Q  (SLICE_R25C8B)
Path End         : ramInstance/spiRamOut_2__I_0_2/D  (SLICE_R25C8B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_3__I_0_2/CK   ramInstance/spiRamOut_2__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ramInstance/spiRamOut_2__I_0_2/CK->ramInstance/spiRamOut_2__I_0_2/Q
                                          SLICE_R25C8B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
ramInstance/spiRamOut[2]                                     NET DELAY        0.882                  4.745  2       
i13143_3_lut/A->i13143_3_lut/Z            SLICE_R25C8B       C1_TO_F1_DELAY   0.252                  4.997  1       
ramInstance/spiRamOut_2__N_36                                NET DELAY        0.000                  4.997  1       
ramInstance/spiRamOut_2__I_0_2/D                                              0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_3__I_0_2/CK   ramInstance/spiRamOut_2__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/spiRamOut_5__I_0_2/Q  (SLICE_R25C10C)
Path End         : ramInstance/spiRamOut_5__I_0_2/D  (SLICE_R25C10C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_5__I_0_2/CK   ramInstance/spiRamOut_4__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ramInstance/spiRamOut_5__I_0_2/CK->ramInstance/spiRamOut_5__I_0_2/Q
                                          SLICE_R25C10C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
ramInstance/spiRamOut[5]                                     NET DELAY        0.882                  4.745  2       
i13146_3_lut/A->i13146_3_lut/Z            SLICE_R25C10C      C0_TO_F0_DELAY   0.252                  4.997  1       
ramInstance/spiRamOut_5__N_33                                NET DELAY        0.000                  4.997  1       
ramInstance/spiRamOut_5__I_0_2/D                                              0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_5__I_0_2/CK   ramInstance/spiRamOut_4__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/spiRamOut_4__I_0_2/Q  (SLICE_R25C10C)
Path End         : ramInstance/spiRamOut_4__I_0_2/D  (SLICE_R25C10C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_5__I_0_2/CK   ramInstance/spiRamOut_4__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ramInstance/spiRamOut_4__I_0_2/CK->ramInstance/spiRamOut_4__I_0_2/Q
                                          SLICE_R25C10C      CLK_TO_Q1_DELAY  0.779                  3.863  2       
ramInstance/spiRamOut[4]                                     NET DELAY        0.882                  4.745  2       
i13145_3_lut/A->i13145_3_lut/Z            SLICE_R25C10C      C1_TO_F1_DELAY   0.252                  4.997  1       
ramInstance/spiRamOut_4__N_34                                NET DELAY        0.000                  4.997  1       
ramInstance/spiRamOut_4__I_0_2/D                                              0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_5__I_0_2/CK   ramInstance/spiRamOut_4__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/spiRamOut_7__I_0_2/Q  (SLICE_R25C8D)
Path End         : ramInstance/spiRamOut_7__I_0_2/D  (SLICE_R25C8D)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_7__I_0_2/CK   ramInstance/spiRamOut_6__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ramInstance/spiRamOut_7__I_0_2/CK->ramInstance/spiRamOut_7__I_0_2/Q
                                          SLICE_R25C8D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
ramInstance/spiRamOut[7]                                     NET DELAY        0.882                  4.745  2       
i13148_3_lut/A->i13148_3_lut/Z            SLICE_R25C8D       C0_TO_F0_DELAY   0.252                  4.997  1       
ramInstance/spiRamOut_7__N_31                                NET DELAY        0.000                  4.997  1       
ramInstance/spiRamOut_7__I_0_2/D                                              0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_7__I_0_2/CK   ramInstance/spiRamOut_6__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInstance/spiRamOut_6__I_0_2/Q  (SLICE_R25C8D)
Path End         : ramInstance/spiRamOut_6__I_0_2/D  (SLICE_R25C8D)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_7__I_0_2/CK   ramInstance/spiRamOut_6__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ramInstance/spiRamOut_6__I_0_2/CK->ramInstance/spiRamOut_6__I_0_2/Q
                                          SLICE_R25C8D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
ramInstance/spiRamOut[6]                                     NET DELAY        0.882                  4.745  2       
i13147_3_lut/A->i13147_3_lut/Z            SLICE_R25C8D       C1_TO_F1_DELAY   0.252                  4.997  1       
ramInstance/spiRamOut_6__N_32                                NET DELAY        0.000                  4.997  1       
ramInstance/spiRamOut_6__I_0_2/D                                              0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        3.084                  3.084  24      
{ramInstance/spiRamOut_7__I_0_2/CK   ramInstance/spiRamOut_6__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : new_clk_1168_1199__i1/Q  (SLICE_R14C2D)
Path End         : new_clk_1168_1199__i1/D  (SLICE_R14C2D)
Source Clock     : high_clk (F)
Destination Clock: high_clk (F)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        2.343                  2.343  24      
{new_clk_1168_1199__i1/CK   new_clk_1__I_0/CK}
                                                                              0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
new_clk_1168_1199__i1/CK->new_clk_1168_1199__i1/Q
                                          SLICE_R14C2D       CLK_TO_Q0_DELAY  0.779                  3.122  2       
n2                                                           NET DELAY        0.882                  4.004  2       
i18869_1_lut/A->i18869_1_lut/Z            SLICE_R14C2D       C0_TO_F0_DELAY   0.252                  4.256  1       
n15                                                          NET DELAY        0.000                  4.256  1       
new_clk_1168_1199__i1/D                                                       0.000                  4.256  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
ramInstance/high_clk                                         NET DELAY        2.343                  2.343  24      
{new_clk_1168_1199__i1/CK   new_clk_1__I_0/CK}
                                                                              0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.256  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



