# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/Trans.vhd" \
"../../../../../src/Transcodeur_1.vhd" \
"../../../../../tb/trans_tb.vhd" \

# Do not sort compile order
nosort
