/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [29:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_3z[3] ? celloutsig_1_0z : celloutsig_1_1z[0];
  assign celloutsig_0_18z = celloutsig_0_8z[4] ? celloutsig_0_9z : celloutsig_0_0z;
  assign celloutsig_0_9z = ~(celloutsig_0_4z & celloutsig_0_4z);
  assign celloutsig_1_6z = !(celloutsig_1_5z[0] ? celloutsig_1_2z : celloutsig_1_4z);
  assign celloutsig_1_7z = !(celloutsig_1_4z ? celloutsig_1_6z : celloutsig_1_3z[3]);
  assign celloutsig_0_19z = ~((celloutsig_0_8z[4] | celloutsig_0_8z[3]) & (celloutsig_0_16z | celloutsig_0_5z));
  assign celloutsig_0_16z = celloutsig_0_4z | ~(celloutsig_0_9z);
  assign celloutsig_0_4z = celloutsig_0_0z | celloutsig_0_3z[0];
  assign celloutsig_1_19z = celloutsig_1_17z[2] | celloutsig_1_12z;
  assign celloutsig_0_22z = celloutsig_0_20z[2] | celloutsig_0_9z;
  assign celloutsig_1_2z = in_data[191] ^ in_data[140];
  assign celloutsig_1_10z = celloutsig_1_8z ^ celloutsig_1_6z;
  assign celloutsig_0_17z = ~(celloutsig_0_4z ^ celloutsig_0_2z);
  assign celloutsig_1_1z = in_data[185:183] + { in_data[164:163], celloutsig_1_0z };
  reg [2:0] _19_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 3'h0;
    else _19_ <= celloutsig_0_3z[3:1];
  assign { _01_, _02_, _03_[0] } = _19_;
  reg [29:0] _20_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _20_ <= 30'h00000000;
    else _20_ <= { celloutsig_0_14z[4:1], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_13z };
  assign { _04_[29:6], _00_, _04_[4:0] } = _20_;
  assign celloutsig_0_2z = celloutsig_0_1z[10:0] >= { celloutsig_0_1z[10:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[3] & ~(in_data[10]);
  assign celloutsig_0_55z = celloutsig_0_37z[0] & ~(celloutsig_0_3z[1]);
  assign celloutsig_0_3z = { in_data[12:10], celloutsig_0_2z } * { celloutsig_0_1z[9:7], celloutsig_0_0z };
  assign celloutsig_0_20z = celloutsig_0_15z[5:1] * { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_11z = in_data[78:68] != { celloutsig_0_1z[7:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_56z = - { _01_, _02_, _03_[0] };
  assign celloutsig_1_17z = - { in_data[99:97], celloutsig_1_10z };
  assign celloutsig_0_13z = - celloutsig_0_1z[6:2];
  assign celloutsig_0_5z = { in_data[34:33], celloutsig_0_0z, celloutsig_0_4z } !== in_data[67:64];
  assign celloutsig_1_12z = celloutsig_1_1z !== { in_data[129:128], celloutsig_1_2z };
  assign celloutsig_0_21z = { celloutsig_0_12z, celloutsig_0_11z } | { celloutsig_0_15z[5:3], celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_11z } | celloutsig_0_8z;
  assign celloutsig_1_0z = | in_data[171:155];
  assign celloutsig_0_15z = { celloutsig_0_6z[1], celloutsig_0_6z, _01_, _02_, _03_[0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_5z } >> { celloutsig_0_14z[4:1], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_37z = { celloutsig_0_12z, celloutsig_0_2z } << { celloutsig_0_33z[5], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_1_18z = { celloutsig_1_11z[3], celloutsig_1_7z, celloutsig_1_6z } << celloutsig_1_5z[3:1];
  assign celloutsig_0_33z = { celloutsig_0_25z[3:0], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_21z } >> { _04_[10:6], _00_, _04_[4:2], celloutsig_0_5z };
  assign celloutsig_0_6z = celloutsig_0_1z[4:0] >> celloutsig_0_1z[9:5];
  assign celloutsig_0_1z = in_data[58:47] >> { in_data[80:70], celloutsig_0_0z };
  assign celloutsig_1_11z = in_data[189:176] >>> { in_data[146:134], celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_1z[2:1], celloutsig_0_11z } >>> celloutsig_0_1z[7:5];
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_0z } >>> { celloutsig_0_8z[2:0], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_3z = { in_data[147:129], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } - { in_data[149:134], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_6z ~^ { celloutsig_0_6z[2:1], _01_, _02_, _03_[0] };
  assign celloutsig_1_5z = { in_data[175:172], celloutsig_1_4z } ^ { celloutsig_1_3z[16:14], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = ~((celloutsig_1_5z[0] & celloutsig_1_0z) | (celloutsig_1_3z[16] & celloutsig_1_4z));
  assign _03_[2:1] = { _01_, _02_ };
  assign _04_[5] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
