--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP 
"inst_vga_pll_clkout0" TS_clk100 /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3851 paths analyzed, 332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.302ns.
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_4 (SLICE_X30Y45.B2), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.194ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.847 - 0.873)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y19.DOADO2  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    SLICE_X31Y47.C2      net (fanout=13)       1.164   Inst_ov7670_controller/data<2>
    SLICE_X31Y47.C       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X31Y47.B3      net (fanout=1)        0.648   N20
    SLICE_X31Y47.B       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y45.C4      net (fanout=4)        0.767   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y45.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/delay[15]_GND_63_o_equal_65_o
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT12113
    SLICE_X30Y47.A6      net (fanout=3)        0.464   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT1211
    SLICE_X30Y47.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT1212
    SLICE_X30Y45.B2      net (fanout=7)        1.158   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT121
    SLICE_X30Y45.CLK     Tas                   0.043   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT15
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_4
    -------------------------------------------------  ---------------------------
    Total                                      7.194ns (2.993ns logic, 4.201ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.182ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.847 - 0.873)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y19.DOADO0  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    SLICE_X31Y47.C3      net (fanout=24)       1.152   Inst_ov7670_controller/data<0>
    SLICE_X31Y47.C       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X31Y47.B3      net (fanout=1)        0.648   N20
    SLICE_X31Y47.B       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y45.C4      net (fanout=4)        0.767   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y45.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/delay[15]_GND_63_o_equal_65_o
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT12113
    SLICE_X30Y47.A6      net (fanout=3)        0.464   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT1211
    SLICE_X30Y47.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT1212
    SLICE_X30Y45.B2      net (fanout=7)        1.158   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT121
    SLICE_X30Y45.CLK     Tas                   0.043   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT15
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_4
    -------------------------------------------------  ---------------------------
    Total                                      7.182ns (2.993ns logic, 4.189ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.984ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.847 - 0.873)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y19.DOADO3  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    SLICE_X31Y47.C4      net (fanout=20)       0.954   Inst_ov7670_controller/data<3>
    SLICE_X31Y47.C       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X31Y47.B3      net (fanout=1)        0.648   N20
    SLICE_X31Y47.B       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X26Y45.C4      net (fanout=4)        0.767   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X26Y45.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/delay[15]_GND_63_o_equal_65_o
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT12113
    SLICE_X30Y47.A6      net (fanout=3)        0.464   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT1211
    SLICE_X30Y47.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT1212
    SLICE_X30Y45.B2      net (fanout=7)        1.158   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT121
    SLICE_X30Y45.CLK     Tas                   0.043   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT15
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_4
    -------------------------------------------------  ---------------------------
    Total                                      6.984ns (2.993ns logic, 3.991ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_5 (SLICE_X30Y45.C1), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.847 - 0.873)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y19.DOADO2  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    SLICE_X31Y47.C2      net (fanout=13)       1.164   Inst_ov7670_controller/data<2>
    SLICE_X31Y47.C       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X31Y47.B3      net (fanout=1)        0.648   N20
    SLICE_X31Y47.B       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X27Y47.D4      net (fanout=4)        0.952   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X27Y47.CMUX    Topdc                 0.536   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.C1      net (fanout=10)       1.032   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.CLK     Tas                   0.045   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT18
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_5
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (3.283ns logic, 3.796ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.847 - 0.873)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y19.DOADO0  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    SLICE_X31Y47.C3      net (fanout=24)       1.152   Inst_ov7670_controller/data<0>
    SLICE_X31Y47.C       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X31Y47.B3      net (fanout=1)        0.648   N20
    SLICE_X31Y47.B       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X27Y47.D4      net (fanout=4)        0.952   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X27Y47.CMUX    Topdc                 0.536   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.C1      net (fanout=10)       1.032   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.CLK     Tas                   0.045   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT18
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_5
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (3.283ns logic, 3.784ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.847 - 0.873)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y19.DOADO3  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    SLICE_X31Y47.C4      net (fanout=20)       0.954   Inst_ov7670_controller/data<3>
    SLICE_X31Y47.C       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X31Y47.B3      net (fanout=1)        0.648   N20
    SLICE_X31Y47.B       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X27Y47.D4      net (fanout=4)        0.952   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X27Y47.CMUX    Topdc                 0.536   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.C1      net (fanout=10)       1.032   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.CLK     Tas                   0.045   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT18
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_5
    -------------------------------------------------  ---------------------------
    Total                                      6.869ns (3.283ns logic, 3.586ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_3 (SLICE_X30Y45.A2), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.072ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.847 - 0.873)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y19.DOADO2  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    SLICE_X31Y47.C2      net (fanout=13)       1.164   Inst_ov7670_controller/data<2>
    SLICE_X31Y47.C       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X31Y47.B3      net (fanout=1)        0.648   N20
    SLICE_X31Y47.B       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X27Y47.D4      net (fanout=4)        0.952   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X27Y47.CMUX    Topdc                 0.536   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.A2      net (fanout=10)       1.023   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.CLK     Tas                   0.047   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT12
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_3
    -------------------------------------------------  ---------------------------
    Total                                      7.072ns (3.285ns logic, 3.787ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.847 - 0.873)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y19.DOADO0  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    SLICE_X31Y47.C3      net (fanout=24)       1.152   Inst_ov7670_controller/data<0>
    SLICE_X31Y47.C       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X31Y47.B3      net (fanout=1)        0.648   N20
    SLICE_X31Y47.B       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X27Y47.D4      net (fanout=4)        0.952   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X27Y47.CMUX    Topdc                 0.536   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.A2      net (fanout=10)       1.023   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.CLK     Tas                   0.047   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT12
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_3
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (3.285ns logic, 3.775ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.847 - 0.873)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y19.DOADO3  Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    SLICE_X31Y47.C4      net (fanout=20)       0.954   Inst_ov7670_controller/data<3>
    SLICE_X31Y47.C       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>_SW0
    SLICE_X31Y47.B3      net (fanout=1)        0.648   N20
    SLICE_X31Y47.B       Tilo                  0.124   N42
                                                       Inst_ov7670_controller/Inst_i3c2/_n0600<3>
    SLICE_X27Y47.D4      net (fanout=4)        0.952   Inst_ov7670_controller/Inst_i3c2/_n0600
    SLICE_X27Y47.CMUX    Topdc                 0.536   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT921
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92_F
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.A2      net (fanout=10)       1.023   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT92
    SLICE_X30Y45.CLK     Tas                   0.047   Inst_ov7670_controller/Inst_i3c2/pcnext<5>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_63_o_wide_mux_118_OUT12
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_3
    -------------------------------------------------  ---------------------------
    Total                                      6.862ns (3.285ns logic, 3.577ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/i2c_data_3 (SLICE_X23Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/i2c_data_2 (FF)
  Destination:          Inst_ov7670_controller/Inst_i3c2/i2c_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.337 - 0.302)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/i2c_data_2 to Inst_ov7670_controller/Inst_i3c2/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.DQ      Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/i2c_data<2>
                                                       Inst_ov7670_controller/Inst_i3c2/i2c_data_2
    SLICE_X23Y46.A6      net (fanout=2)        0.120   Inst_ov7670_controller/Inst_i3c2/i2c_data<2>
    SLICE_X23Y46.CLK     Tah         (-Th)     0.046   Inst_ov7670_controller/Inst_i3c2/i2c_data<6>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_i2c_data[8]_wide_mux_114_OUT4
                                                       Inst_ov7670_controller/Inst_i3c2/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.095ns logic, 0.120ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/i2c_data_2 (SLICE_X21Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/i2c_data_2 (FF)
  Destination:          Inst_ov7670_controller/Inst_i3c2/i2c_data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/i2c_data_2 to Inst_ov7670_controller/Inst_i3c2/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.DQ      Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/i2c_data<2>
                                                       Inst_ov7670_controller/Inst_i3c2/i2c_data_2
    SLICE_X21Y46.D6      net (fanout=2)        0.120   Inst_ov7670_controller/Inst_i3c2/i2c_data<2>
    SLICE_X21Y46.CLK     Tah         (-Th)     0.047   Inst_ov7670_controller/Inst_i3c2/i2c_data<2>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_i2c_data[8]_wide_mux_114_OUT3
                                                       Inst_ov7670_controller/Inst_i3c2/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.094ns logic, 0.120ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAMB18_X2Y19.ADDRARDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/pcnext_9 (FF)
  Destination:          Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.347 - 0.297)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/pcnext_9 to Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X31Y45.AQ            Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                             Inst_ov7670_controller/Inst_i3c2/pcnext_9
    RAMB18_X2Y19.ADDRARDADDR12 net (fanout=2)        0.309   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
    RAMB18_X2Y19.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
                                                             Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT
    -------------------------------------------------------  ---------------------------
    Total                                            0.267ns (-0.042ns logic, 0.309ns route)
                                                             (-15.7% logic, 115.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.424ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT/CLKARDCLK
  Logical resource: Inst_ov7670_controller_Mram_address[9]_GND_62_o_wide_mux_0_OUT/CLKARDCLK
  Location pin: RAMB18_X2Y19.CLKARDCLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 17.845ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: inst_vga_pll/clkout1_buf/I0
  Logical resource: inst_vga_pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: inst_vga_pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_ov7670_controller/sys_clk/CLK
  Logical resource: Inst_ov7670_controller/sys_clk/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP 
"inst_vga_pll_clkout1" TS_clk100 /         0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28778839608336 paths analyzed, 3971 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.141ns.
--------------------------------------------------------------------------------

Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y13.A1), 2476 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.933ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (1.701 - 1.818)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X100Y18.B1     net (fanout=1)        3.516   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.ram_doutb<2>
    SLICE_X100Y18.B      Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C2      net (fanout=1)        2.282   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1379
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.D4      net (fanout=1)        1.253   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X62Y45.A1      net (fanout=2)        0.826   rddata<5>
    SLICE_X62Y45.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X63Y45.B3      net (fanout=2)        0.498   Inst_window/Madd_Y_lut<0>2
    SLICE_X63Y45.B       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X63Y45.A4      net (fanout=1)        0.433   N92
    SLICE_X63Y45.A       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y13.A1       net (fanout=4)        1.793   Inst_window/Y<3>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.933ns (7.332ns logic, 10.601ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.933ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (1.701 - 1.818)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X100Y18.B1     net (fanout=1)        3.516   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.ram_doutb<2>
    SLICE_X100Y18.B      Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C2      net (fanout=1)        2.282   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1379
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.D4      net (fanout=1)        1.253   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X62Y45.A1      net (fanout=2)        0.826   rddata<5>
    SLICE_X62Y45.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X63Y45.B3      net (fanout=2)        0.498   Inst_window/Madd_Y_lut<0>2
    SLICE_X63Y45.B       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X63Y45.A4      net (fanout=1)        0.433   N92
    SLICE_X63Y45.A       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y13.A1       net (fanout=4)        1.793   Inst_window/Y<3>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.933ns (7.332ns logic, 10.601ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.531ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (1.701 - 1.818)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO6  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X100Y18.A1     net (fanout=1)        2.823   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.ram_doutb<6>
    SLICE_X100Y18.A      Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1557
    SLICE_X85Y45.A2      net (fanout=1)        1.993   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1557
    SLICE_X85Y45.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_13119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935
    SLICE_X58Y45.D1      net (fanout=1)        1.390   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935
    SLICE_X58Y45.CMUX    Topdc                 0.539   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10
    SLICE_X61Y45.A2      net (fanout=4)        0.824   rddata<9>
    SLICE_X61Y45.A       Tilo                  0.124   Inst_window/Madd_Y_cy<0>1
                                                       Inst_window/Madd_Y_cy<0>21
    SLICE_X63Y45.B1      net (fanout=1)        0.940   Inst_window/Madd_Y_cy<0>1
    SLICE_X63Y45.B       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X63Y45.A4      net (fanout=1)        0.433   N92
    SLICE_X63Y45.A       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y13.A1       net (fanout=4)        1.793   Inst_window/Y<3>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.531ns (7.335ns logic, 10.196ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y13.A0), 1227 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.117ns (1.701 - 1.818)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X100Y18.B1     net (fanout=1)        3.516   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.ram_doutb<2>
    SLICE_X100Y18.B      Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C2      net (fanout=1)        2.282   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1379
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.D4      net (fanout=1)        1.253   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X62Y45.A1      net (fanout=2)        0.826   rddata<5>
    SLICE_X62Y45.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X62Y45.B6      net (fanout=2)        0.383   Inst_window/Madd_Y_lut<0>2
    SLICE_X62Y45.B       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y13.A0       net (fanout=4)        2.121   Inst_window/Y<2>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.589ns (7.208ns logic, 10.381ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.117ns (1.701 - 1.818)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X100Y18.B1     net (fanout=1)        3.516   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.ram_doutb<2>
    SLICE_X100Y18.B      Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C2      net (fanout=1)        2.282   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1379
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.D4      net (fanout=1)        1.253   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X62Y45.A1      net (fanout=2)        0.826   rddata<5>
    SLICE_X62Y45.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X62Y45.B6      net (fanout=2)        0.383   Inst_window/Madd_Y_lut<0>2
    SLICE_X62Y45.B       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y13.A0       net (fanout=4)        2.121   Inst_window/Y<2>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.589ns (7.208ns logic, 10.381ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      16.629ns (Levels of Logic = 5)
  Clock Path Skew:      -0.117ns (1.701 - 1.818)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO6  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X100Y18.A1     net (fanout=1)        2.823   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.ram_doutb<6>
    SLICE_X100Y18.A      Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1557
    SLICE_X85Y45.A2      net (fanout=1)        1.993   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1557
    SLICE_X85Y45.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_13119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935
    SLICE_X58Y45.D1      net (fanout=1)        1.390   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935
    SLICE_X58Y45.CMUX    Topdc                 0.539   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10
    SLICE_X62Y45.A3      net (fanout=4)        0.708   rddata<9>
    SLICE_X62Y45.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X62Y45.B6      net (fanout=2)        0.383   Inst_window/Madd_Y_lut<0>2
    SLICE_X62Y45.B       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y13.A0       net (fanout=4)        2.121   Inst_window/Y<2>
    DSP48_X3Y13.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     16.629ns (7.211ns logic, 9.418ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP48_X3Y14.A1), 2476 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      14.569ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.703 - 1.818)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X100Y18.B1     net (fanout=1)        3.516   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.ram_doutb<2>
    SLICE_X100Y18.B      Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C2      net (fanout=1)        2.282   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1379
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.D4      net (fanout=1)        1.253   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X62Y45.A1      net (fanout=2)        0.826   rddata<5>
    SLICE_X62Y45.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X63Y45.B3      net (fanout=2)        0.498   Inst_window/Madd_Y_lut<0>2
    SLICE_X63Y45.B       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X63Y45.A4      net (fanout=1)        0.433   N92
    SLICE_X63Y45.A       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y14.A1       net (fanout=4)        1.789   Inst_window/Y<3>
    DSP48_X3Y14.CLK      Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
                                                       Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     14.569ns (3.972ns logic, 10.597ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      14.569ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.703 - 1.818)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X100Y18.B1     net (fanout=1)        3.516   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.ram_doutb<2>
    SLICE_X100Y18.B      Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C2      net (fanout=1)        2.282   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
    SLICE_X85Y46.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1379
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.D4      net (fanout=1)        1.253   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923
    SLICE_X61Y46.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X62Y45.A1      net (fanout=2)        0.826   rddata<5>
    SLICE_X62Y45.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X63Y45.B3      net (fanout=2)        0.498   Inst_window/Madd_Y_lut<0>2
    SLICE_X63Y45.B       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X63Y45.A4      net (fanout=1)        0.433   N92
    SLICE_X63Y45.A       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y14.A1       net (fanout=4)        1.789   Inst_window/Y<3>
    DSP48_X3Y14.CLK      Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
                                                       Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     14.569ns (3.972ns logic, 10.597ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      14.167ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.703 - 1.818)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO6  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X100Y18.A1     net (fanout=1)        2.823   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.ram_doutb<6>
    SLICE_X100Y18.A      Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1537
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1557
    SLICE_X85Y45.A2      net (fanout=1)        1.993   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1557
    SLICE_X85Y45.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_13119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935
    SLICE_X58Y45.D1      net (fanout=1)        1.390   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935
    SLICE_X58Y45.CMUX    Topdc                 0.539   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10
    SLICE_X61Y45.A2      net (fanout=4)        0.824   rddata<9>
    SLICE_X61Y45.A       Tilo                  0.124   Inst_window/Madd_Y_cy<0>1
                                                       Inst_window/Madd_Y_cy<0>21
    SLICE_X63Y45.B1      net (fanout=1)        0.940   Inst_window/Madd_Y_cy<0>1
    SLICE_X63Y45.B       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X63Y45.A4      net (fanout=1)        0.433   N92
    SLICE_X63Y45.A       Tilo                  0.124   N92
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y14.A1       net (fanout=4)        1.789   Inst_window/Y<3>
    DSP48_X3Y14.CLK      Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
                                                       Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     14.167ns (3.975ns logic, 10.192ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift577 (SLICE_X50Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576 (FF)
  Destination:          Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift577 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.257ns (0.753 - 0.496)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576 to Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift577
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y25.DQ      Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576
    SLICE_X50Y26.AX      net (fanout=1)        0.212   Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576
    SLICE_X50Y26.CLK     Tckdi       (-Th)     0.059   Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift580
                                                       Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift577
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.082ns logic, 0.212ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y10.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Address_Generator/val_11 (FF)
  Destination:          Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.889 - 0.582)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Address_Generator/val_11 to Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X60Y44.DQ             Tcko                  0.141   Inst_Address_Generator/val<11>
                                                              Inst_Address_Generator/val_11
    RAMB36_X3Y10.ADDRBWRADDRL14 net (fanout=212)      0.427   Inst_Address_Generator/val<11>
    RAMB36_X3Y10.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.183   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                              Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.385ns (-0.042ns logic, 0.427ns route)
                                                              (-10.9% logic, 110.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y10.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Address_Generator/val_11 (FF)
  Destination:          Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.889 - 0.582)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Address_Generator/val_11 to Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X60Y44.DQ             Tcko                  0.141   Inst_Address_Generator/val<11>
                                                              Inst_Address_Generator/val_11
    RAMB36_X3Y10.ADDRBWRADDRU14 net (fanout=212)      0.427   Inst_Address_Generator/val<11>
    RAMB36_X3Y10.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.183   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                              Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.385ns (-0.042ns logic, 0.427ns route)
                                                              (-10.9% logic, 110.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKB)
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X4Y5.CLKBWRCLKL
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Location pin: RAMB36_X4Y5.CLKBWRCLKU
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKB)
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X4Y4.CLKBWRCLKL
  Clock network: clk_vga
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk100                      |     10.000ns|      4.000ns|      4.535ns|            0|            0|            0|28778839612187|
| TS_inst_vga_pll_clkout0       |     20.000ns|      7.302ns|          N/A|            0|            0|         3851|            0|
| TS_inst_vga_pll_clkout1       |     40.000ns|     18.141ns|          N/A|            0|            0|28778839608336|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   18.141|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28778839612187 paths, 0 nets, and 6999 connections

Design statistics:
   Minimum period:  18.141ns{1}   (Maximum frequency:  55.124MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 01 19:31:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 706 MB



