C_ARB_RTT_DEBUG__SHIFTED_PHASE_CH0_MASK 0xff0
#define MC_ARB_RTT_DEBUG__SHIFTED_PHASE_CH0__SHIFT 0x4
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH0_MASK 0x1f000
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH0__SHIFT 0xc
#define MC_ARB_RTT_DEBUG__SHIFTED_PHASE_CH1_MASK 0x1fe0000
#define MC_ARB_RTT_DEBUG__SHIFTED_PHASE_CH1__SHIFT 0x11
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH1_MASK 0x3e000000
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH1__SHIFT 0x19
#define MC_ARB_CAC_CNTL__ENABLE_MASK 0x1
#define MC_ARB_CAC_CNTL__ENABLE__SHIFT 0x0
#define MC_ARB_CAC_CNTL__READ_WEIGHT_MASK 0x7e
#define MC_ARB_CAC_CNTL__READ_WEIGHT__SHIFT 0x1
#define MC_ARB_CAC_CNTL__WRITE_WEIGHT_MASK 0x1f80
#define MC_ARB_CAC_CNTL__WRITE_WEIGHT__SHIFT 0x7
#define MC_ARB_CAC_CNTL__ALLOW_OVERFLOW_MASK 0x2000
#define MC_ARB_CAC_CNTL__ALLOW_OVERFLOW__SHIFT 0xd
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_ENABLE_MASK 0x20
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_ENABLE__SHIFT 0x5
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT4_MASK 0x40
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT4__SHIFT 0x6
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT5_MASK 0x80
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT5__SHIFT 0x7
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT6_MASK 0x100
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT6__SHIFT 0x8
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT7_MASK 0x200
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT7__SHIFT 0x9
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT8_MASK 0x400
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT8__SHIFT 0xa
#define MC_ARB_MISC2__POP_IDLE_REPLAY_MASK 0x800
#define MC_ARB_MISC2__POP_IDLE_REPLAY__SHIFT 0xb
#define MC_ARB_MISC2__RDRET_NO_REORDERING_MASK 0x1000
#define MC_ARB_MISC2__RDRET_NO_REORDERING__SHIFT 0xc
#define MC_ARB_MISC2__RDRET_NO_BP_MASK 0x2000
#define MC_ARB_MISC2__RDRET_NO_BP__SHIFT 0xd
#define MC_ARB_MISC2__RDRET_SEQ_SKID_MASK 0x3c000
#define MC_ARB_MISC2__RDRET_SEQ_SKID__SHIFT 0xe
#define MC_ARB_MISC2__GECC_MASK 0x40000
#define MC_ARB_MISC2__GECC__SHIFT 0x12
#define MC_ARB_MISC2__GECC_RST_MASK 0x80000
#define MC_ARB_MISC2__GECC_RST__SHIFT 0x13
#define MC_ARB_MISC2__GECC_STATUS_MASK 0x100000
#define MC_ARB_MISC2__GECC_STATUS__SHIFT 0x14
#define MC_ARB_MISC2__TAGFIFO_THRESHOLD_MASK 0x1e00000
#define MC_ARB_MISC2__TAGFIFO_THRESHOLD__SHIFT 0x15
#define MC_ARB_MISC2__WCDR_REPLAY_MASKCNT_MASK 0xe000000
#define MC_ARB_MISC2__WCDR_REPLAY_MASKCNT__SHIFT 0x19
#define MC_ARB_MISC2__REPLAY_DEBUG_MASK 0x10000000
#define MC_ARB_MISC2__REPLAY_DEBUG__SHIFT 0x1c
#define MC_ARB_MISC2__ARB_DEBUG29_MASK 0x20000000
#define MC_ARB_MISC2__ARB_DEBUG29__SHIFT 0x1d
#define MC_ARB_MISC2__SEQ_RDY_POP_IDLE_MASK 0x40000000
#define MC_ARB_MISC2__SEQ_RDY_POP_IDLE__SHIFT 0x1e
#define MC_ARB_MISC2__TCCDL4_REPLAY_EOB_MASK 0x80000000
#define MC_ARB_MISC2__TCCDL4_REPLAY_EOB__SHIFT 0x1f
#define MC_ARB_MISC__STICKY_RFSH_MASK 0x1
#define MC_ARB_MISC__STICKY_RFSH__SHIFT 0x0
#define MC_ARB_MISC__IDLE_RFSH_MASK 0x2
#define MC_ARB_MISC__IDLE_RFSH__SHIFT 0x1
#define MC_ARB_MISC__STUTTER_RFSH_MASK 0x4
#define MC_ARB_MISC__STUTTER_RFSH__SHIFT 0x2
#define MC_ARB_MISC__CHAN_COUPLE_MASK 0x7f8
#define MC_ARB_MISC__CHAN_COUPLE__SHIFT 0x3
#define MC_ARB_MISC__HARSHNESS_MASK 0x7f800
#define MC_ARB_MISC__HARSHNESS__SHIFT 0xb
#define MC_ARB_MISC__SMART_RDWR_SW_MASK 0x80000
#define MC_ARB_MISC__SMART_RDWR_SW__SHIFT 0x13
#define MC_ARB_MISC__CALI_ENABLE_MASK 0x100000
#define MC_ARB_MISC__CALI_ENABLE__SHIFT 0x14
#define MC_ARB_MISC__CALI_RATES_MASK 0x600000
#define MC_ARB_MISC__CALI_RATES__SHIFT 0x15
#define MC_ARB_MISC__DISPURGVLD_NOWRT_MASK 0x800000
#define MC_ARB_MISC__DISPURGVLD_NOWRT__SHIFT 0x17
#define MC_ARB_MISC__DISPURG_NOSW2WR_MASK 0x1000000
#define MC_ARB_MISC__DISPURG_NOSW2WR__SHIFT 0x18
#define MC_ARB_MISC__DISPURG_STALL_MASK 0x2000000
#define MC_ARB_MISC__DISPURG_STALL__SHIFT 0x19
#define MC_ARB_MISC__DISPURG_THROTTLE_MASK 0x3c000000
#define MC_ARB_MISC__DISPURG_THROTTLE__SHIFT 0x1a
#define MC_ARB_MISC__EXTEND_WEIGHT_MASK 0x40000000
#define MC_ARB_MISC__EXTEND_WEIGHT__SHIFT 0x1e
#defin