# //  Questa Sim-64
# //  Version 2019.2 linux_x86_64 Apr 16 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile inter.sv
vlog -reportprogress 300 -work work /home/chalamT_TECH/BRN28practice/inter.sv
# QuestaSim-64 vlog 2019.2 Compiler 2019.04 Apr 16 2019
# Start time: 10:13:45 on Jan 09,2023
# vlog -reportprogress 300 -work work /home/chalamT_TECH/BRN28practice/inter.sv 
# -- Compiling interface dff_if
# -- Compiling module dff
# -- Compiling module testcase
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:13:45 on Jan 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top -voptargs=+acc
# vsim work.top -voptargs="+acc" 
# Start time: 10:14:00 on Jan 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.dff_if(fast)
# Loading work.dff(fast)
# Loading work.testcase(fast)
add wave -r sim:/top/*
run -all
# RESET IS PERFECT
# Load D0 IS PERFECT
# LOAD D1 IS PERFECT
# Load D0 IS PERFECT
# LOAD D1 IS PERFECT
# ** Note: $finish    : /home/chalamT_TECH/BRN28practice/inter.sv(103)
#    Time: 2200 ns  Iteration: 0  Instance: /top/TB
# 1
# Break in Module testcase at /home/chalamT_TECH/BRN28practice/inter.sv line 103
# End time: 10:20:35 on Jan 09,2023, Elapsed time: 0:06:35
# Errors: 101, Warnings: 0
