cd librelane; librelane config.yaml --pdk ihp-sg13g2
[18:19:32] VERBOSE  Resolved PDK variant ihp-sg13g2.                                                                      cli.py:435
[18:19:32] INFO     Starting a new run of the 'Classic' flow with the tag 'RUN_2025-11-03_18-19-32'.                     flow.py:656
[18:19:32] INFO     Starting…                                                                                      sequential.py:339
────────────────────────────────────────────────────────── Verilator Lint ──────────────────────────────────────────────────────────
[18:19:32] VERBOSE  Running 'Verilator.Lint' at 'runs/RUN_2025-11-03_18-19-32/01-verilator-lint'…                       step.py:1140
[18:19:32] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/01-verilator-lint/verilator-lint.log'…          step.py:1340
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:15:23: Signal is not used: 'clk'                          
: ... note: In instance 'heichips25_pudding'                                                                                        
15 |     input  wire       clk,                                                                                                     
|                       ^~~                                                                                                         
... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.038                                                     
... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.                                  
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:16:23: Signal is not used: 'rst_n'                        
: ... note: In instance 'heichips25_pudding'                                                                                        
16 |     input  wire       rst_n,                                                                                                   
|                       ^~~~~                                                                                                       
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:6:19: Signal is not used: 'ON'                                   
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
6 |     input [127:0] ON,                                                                                                           
|                   ^~                                                                                                              
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:7:19: Signal is not used: 'ONB'                                  
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
7 |     input [127:0] ONB,                                                                                                          
|                   ^~~                                                                                                             
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:8:17: Signal is not used: 'EN'                                   
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
8 |     input [3:0] EN,                                                                                                             
|                 ^~                                                                                                                
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:9:17: Signal is not used: 'ENB'                                  
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
9 |     input [3:0] ENB,                                                                                                            
|                 ^~~                                                                                                               
- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038                                                          
- Verilator: Built from 0.167 MB sources in 90 modules, into 0.017 MB in 6 C++ files needing 0.000 MB                               
- Verilator: Walltime 0.139 s (elab=0.017, cvt=0.090, bld=0.000); cpu 0.094 s on 1 threads; alloced 14.227 MB                       
──────────────────────────────────────────────────── Lint Timing Errors Checker ────────────────────────────────────────────────────
[18:19:33] VERBOSE  Running 'Checker.LintTimingConstructs' at                                                           step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/02-checker-linttimingconstructs'…                                                 
[18:19:33] INFO     Check for Lint Timing Errors clear.                                                               checker.py:413
─────────────────────────────────────────────────────── Lint Errors Checker ────────────────────────────────────────────────────────
[18:19:33] VERBOSE  Running 'Checker.LintErrors' at 'runs/RUN_2025-11-03_18-19-32/03-checker-linterrors'…               step.py:1140
[18:19:33] INFO     Check for Lint errors clear.                                                                      checker.py:132
────────────────────────────────────────────────────── Lint Warnings Checker ───────────────────────────────────────────────────────
[18:19:33] VERBOSE  Running 'Checker.LintWarnings' at 'runs/RUN_2025-11-03_18-19-32/04-checker-lintwarnings'…           step.py:1140
[18:19:33] WARNING  6 Lint warnings found.                                                                            checker.py:123
─────────────────────────────────────────────────────── Generate JSON Header ───────────────────────────────────────────────────────
[18:19:33] VERBOSE  Running 'Yosys.JsonHeader' at 'runs/RUN_2025-11-03_18-19-32/05-yosys-jsonheader'…                   step.py:1140
[18:19:33] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/05-yosys-jsonheader/yosys-jsonheader.log'…      step.py:1340
                                                                                                                                    
/----------------------------------------------------------------------------\                                                      
|  yosys -- Yosys Open SYnthesis Suite                                       |                                                      
|  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                      
|  Distributed under an ISC-like license, type "license" to see terms        |                                                      
\----------------------------------------------------------------------------/                                                      
Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)                                            
                                                                                                                                    
1. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/tmp/140cafabc7ba4f68b15d220b6866a514.bb.v                           
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/tmp/140cafabc7ba4f68b15d220b6866a514.bb.v' to AST representation.  
Generating RTLIL representation for module `\sg13g2_a21o_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21o_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_a21oi_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_a221oi_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_a22oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_and2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_antennanp'.                                                                     
Generating RTLIL representation for module `\sg13g2_buf_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_buf_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_decap_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_decap_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_dlhq_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dllr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dllrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_ebufn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_fill_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_4'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_8'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_lgcp_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nand2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand2b_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand3_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand3b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand4_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2b_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2b_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_o21ai_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_or2_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or2_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.                                                                     
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.                                                                     
Generating RTLIL representation for module `\sg13g2_sighold'.                                                                       
Generating RTLIL representation for module `\sg13g2_slgcp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_tiehi'.                                                                         
Generating RTLIL representation for module `\sg13g2_tielo'.                                                                         
Generating RTLIL representation for module `\sg13g2_xnor2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_xor2_1'.                                                                        
Successfully finished Verilog frontend.                                                                                             
use_slang                                                                                                                           
                                                                                                                                    
2. Executing SLANG frontend.                                                                                                        
Top level design units:                                                                                                             
heichips25_pudding                                                                                                                  
                                                                                                                                    
Build succeeded: 0 errors, 0 warnings                                                                                               
                                                                                                                                    
2.1. Executing UNDRIVEN pass. (resolve undriven signals)                                                                            
<suppressed ~827 debug messages>                                                                                                    
                                                                                                                                    
2.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
2.3. Executing TRIBUF pass.                                                                                                         
                                                                                                                                    
2.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
2.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
2.6. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
2.7. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
                                                                                                                                    
2.8. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
                                                                                                                                    
2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
2.10. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
3. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
3.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
3.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
4. Executing PROC pass (convert processes to netlists).                                                                             
                                                                                                                                    
4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
4.4. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
4.5. Executing PROC_ARST pass (detect async resets in processes).                                                                   
                                                                                                                                    
4.6. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
                                                                                                                                    
4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
                                                                                                                                    
4.8. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                 
                                                                                                                                    
4.9. Executing PROC_DFF pass (convert process syncs to FFs).                                                                        
                                                                                                                                    
4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                           
                                                                                                                                    
4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                        
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
4.12. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
5. Executing FLATTEN pass (flatten design).                                                                                         
                                                                                                                                    
6. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                        
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 1 unused cells and 290 unused wires.                                                                                        
<suppressed ~291 debug messages>                                                                                                    
──────────────────────────────────────────────────────────── Synthesis ─────────────────────────────────────────────────────────────
[18:19:33] VERBOSE  Running 'Yosys.Synthesis' at 'runs/RUN_2025-11-03_18-19-32/06-yosys-synthesis'…                     step.py:1140
[18:19:33] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/06-yosys-synthesis/yosys-synthesis.log'…        step.py:1340
                                                                                                                                    
/----------------------------------------------------------------------------\                                                      
|  yosys -- Yosys Open SYnthesis Suite                                       |                                                      
|  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                      
|  Distributed under an ISC-like license, type "license" to see terms        |                                                      
\----------------------------------------------------------------------------/                                                      
Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)                                            
                                                                                                                                    
1. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_s
tdcell_typ_1p20V_25C.lib                                                                                                            
Imported 84 cell types from liberty file.                                                                                           
[INFO] Using SDC file '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/06-yosys-synthesis/synthesis.abc.sdc' for    
ABC…use_slang                                                                                                                       
                                                                                                                                    
2. Executing SLANG frontend.                                                                                                        
Top level design units:                                                                                                             
heichips25_pudding                                                                                                                  
                                                                                                                                    
Build succeeded: 0 errors, 0 warnings                                                                                               
                                                                                                                                    
2.1. Executing UNDRIVEN pass. (resolve undriven signals)                                                                            
<suppressed ~827 debug messages>                                                                                                    
                                                                                                                                    
2.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
2.3. Executing TRIBUF pass.                                                                                                         
                                                                                                                                    
2.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
2.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
2.6. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
2.7. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
                                                                                                                                    
2.8. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
                                                                                                                                    
2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
2.10. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
3. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
3.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
3.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
4. Generating Graphviz representation of design.                                                                                    
Writing dot description to `/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/06-yosys-synthesis/hierarchy.dot'.      
Dumping module heichips25_pudding to page 1.                                                                                        
                                                                                                                                    
5. Executing ATTRMAP pass (move or copy attributes).                                                                                
                                                                                                                                    
6. Executing TRIBUF pass.                                                                                                           
                                                                                                                                    
7. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
7.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
7.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
8. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                           
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                           
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
10. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                          
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
11. Executing PROC_INIT pass (extract init attributes).                                                                             
                                                                                                                                    
12. Executing PROC_ARST pass (detect async resets in processes).                                                                    
                                                                                                                                    
13. Executing PROC_ROM pass (convert switches to ROMs).                                                                             
Converted 0 switches.                                                                                                               
                                                                                                                                    
14. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                               
                                                                                                                                    
15. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                  
                                                                                                                                    
16. Executing PROC_DFF pass (convert process syncs to FFs).                                                                         
                                                                                                                                    
17. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                             
                                                                                                                                    
18. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
19. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
20. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
21. Executing FLATTEN pass (flatten design).                                                                                        
                                                                                                                                    
22. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
23. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 1 unused cells and 2 unused wires.                                                                                          
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
24. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
25. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
No muxes found in this module.                                                                                                      
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
28. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
29. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
30. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
31. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
32. Executing FSM pass (extract and optimize FSM).                                                                                  
                                                                                                                                    
32.1. Executing FSM_DETECT pass (finding FSMs in design).                                                                           
                                                                                                                                    
32.2. Executing FSM_EXTRACT pass (extracting FSM from design).                                                                      
                                                                                                                                    
32.3. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
32.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
32.5. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).                                                                  
                                                                                                                                    
32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).                                                     
                                                                                                                                    
32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                                                                         
                                                                                                                                    
33. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
34. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
No muxes found in this module.                                                                                                      
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
37. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
38. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
39. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
40. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
41. Executing WREDUCE pass (reducing word size of cells).                                                                           
                                                                                                                                    
42. Executing PEEPOPT pass (run peephole optimizers).                                                                               
                                                                                                                                    
43. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
44. Executing ALUMACC pass (create $alu and $macc cells).                                                                           
Extracting $alu and $macc cells in module heichips25_pudding:                                                                       
created 0 $alu and 0 $macc cells.                                                                                                   
                                                                                                                                    
45. Executing SHARE pass (SAT-based resource sharing).                                                                              
                                                                                                                                    
46. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
47. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
No muxes found in this module.                                                                                                      
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
50. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
51. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
52. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
53. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
54. Executing MEMORY pass.                                                                                                          
                                                                                                                                    
54.1. Executing OPT_MEM pass (optimize memories).                                                                                   
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
54.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).                                       
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
54.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).                                                
                                                                                                                                    
54.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                                                                    
                                                                                                                                    
54.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                                                                     
                                                                                                                                    
54.6. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
54.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).                                                              
                                                                                                                                    
54.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).                                                    
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
54.9. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
54.10. Executing MEMORY_COLLECT pass (generating $mem cells).                                                                       
                                                                                                                                    
55. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
56. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
57. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
58. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
59. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
60. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).                                                        
                                                                                                                                    
61. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
62. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
No muxes found in this module.                                                                                                      
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
65. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
66. Executing OPT_SHARE pass.                                                                                                       
                                                                                                                                    
67. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
68. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
69. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
70. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
70.1. Executing Verilog-2005 frontend: /nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v          
Parsing Verilog input from `/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v' to AST             
representation.                                                                                                                     
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.                                                               
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.                                                             
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.                                                              
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.                                                            
Generating RTLIL representation for module `\_90_simplemap_various'.                                                                
Generating RTLIL representation for module `\_90_simplemap_registers'.                                                              
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.                                                      
Generating RTLIL representation for module `\_90_shift_shiftx'.                                                                     
Generating RTLIL representation for module `\_90_fa'.                                                                               
Generating RTLIL representation for module `\_90_lcu_brent_kung'.                                                                   
Generating RTLIL representation for module `\_90_alu'.                                                                              
Generating RTLIL representation for module `\_90_macc'.                                                                             
Generating RTLIL representation for module `\_90_alumacc'.                                                                          
Generating RTLIL representation for module `\$__div_mod_u'.                                                                         
Generating RTLIL representation for module `\$__div_mod_trunc'.                                                                     
Generating RTLIL representation for module `\_90_div'.                                                                              
Generating RTLIL representation for module `\_90_mod'.                                                                              
Generating RTLIL representation for module `\$__div_mod_floor'.                                                                     
Generating RTLIL representation for module `\_90_divfloor'.                                                                         
Generating RTLIL representation for module `\_90_modfloor'.                                                                         
Generating RTLIL representation for module `\_90_pow'.                                                                              
Generating RTLIL representation for module `\_90_pmux'.                                                                             
Generating RTLIL representation for module `\_90_demux'.                                                                            
Generating RTLIL representation for module `\_90_lut'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
70.2. Continuing TECHMAP pass.                                                                                                      
No more expansions possible.                                                                                                        
<suppressed ~75 debug messages>                                                                                                     
                                                                                                                                    
71. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
72. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
73. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
74. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
75. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
76. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
77. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
78. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
79. Executing ABC pass (technology mapping using ABC).                                                                              
                                                                                                                                    
79.1. Extracting gate netlist of module `\heichips25_pudding' to `<abc-temp-dir>/input.blif'..                                      
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.                                                     
Don't call ABC as there is nothing to map.                                                                                          
Removing temp directory.                                                                                                            
                                                                                                                                    
80. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
80.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
80.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
80.3. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
80.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
80.5. Finished fast OPT passes.                                                                                                     
                                                                                                                                    
81. Executing HIERARCHY pass (managing design hierarchy).                                                                           
                                                                                                                                    
81.1. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
81.2. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
82. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
83. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                826                                                                                                 
Number of wire bits:           2421                                                                                                 
Number of public wires:         826                                                                                                 
Number of public wire bits:    2421                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                530                                                                                                 
dac128module                    2                                                                                                   
sg13g2_buf_1                  264                                                                                                   
sg13g2_inv_1                  264                                                                                                   
                                                                                                                                    
84. Generating Graphviz representation of design.                                                                                   
Writing dot description to                                                                                                          
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/06-yosys-synthesis/primitive_techmap.dot'.                         
Dumping module heichips25_pudding to page 1.                                                                                        
                                                                                                                                    
85. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
85.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
85.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
85.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                               
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
No muxes found in this module.                                                                                                      
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
85.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                           
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
85.5. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
85.6. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
85.7. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
85.8. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
85.9. Finished OPT passes. (There is nothing left to do.)                                                                           
                                                                                                                                    
86. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 288 unused wires.                                                                                        
<suppressed ~288 debug messages>                                                                                                    
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/tmp/9938c1609c4e4b4dbd24b215f95072c7.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         538,                                                                                                           
"num_wire_bits":     573,                                                                                                           
"num_pub_wires":     538,                                                                                                           
"num_pub_wire_bits": 573,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         530,                                                                                                           
"area":              3353.011200,                                                                                                   
"num_cells_by_type": {                                                                                                              
"dac128module": 2,                                                                                                                  
"sg13g2_buf_1": 264,                                                                                                                
"sg13g2_inv_1": 264                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         538,                                                                                                           
"num_wire_bits":     573,                                                                                                           
"num_pub_wires":     538,                                                                                                           
"num_pub_wire_bits": 573,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         530,                                                                                                           
"area":              3353.011200,                                                                                                   
"num_cells_by_type": {                                                                                                              
"dac128module": 2,                                                                                                                  
"sg13g2_buf_1": 264,                                                                                                                
"sg13g2_inv_1": 264                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
87. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                538                                                                                                 
Number of wire bits:            573                                                                                                 
Number of public wires:         538                                                                                                 
Number of public wire bits:     573                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                530                                                                                                 
dac128module                    2                                                                                                   
sg13g2_buf_1                  264                                                                                                   
sg13g2_inv_1                  264                                                                                                   
                                                                                                                                    
Area for cell type \dac128module is unknown!                                                                                        
                                                                                                                                    
Chip area for module '\heichips25_pudding': 3353.011200                                                                             
of which used for sequential elements: 0.000000 (0.00%)                                                                             
                                                                                                                                    
[INFO] Applying tri-state buffer mapping from                                                                                       
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v'…                                                                                                                     
                                                                                                                                    
88. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
88.1. Executing Verilog-2005 frontend:                                                                                              
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v' to AST representation.                                                                                               
Generating RTLIL representation for module `\$_TBUF_'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
88.2. Continuing TECHMAP pass.                                                                                                      
No more expansions possible.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
89. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                 
[INFO] Applying latch mapping from                                                                                                  
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v'…                                                                                                                       
                                                                                                                                    
90. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
90.1. Executing Verilog-2005 frontend:                                                                                              
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v' to AST representation.                                                                                                 
Generating RTLIL representation for module `\$_DLATCH_P_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_PN0_'.                                                                        
Generating RTLIL representation for module `\$_DLATCH_N_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_NN0_'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
90.2. Continuing TECHMAP pass.                                                                                                      
No more expansions possible.                                                                                                        
<suppressed ~6 debug messages>                                                                                                      
                                                                                                                                    
91. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                 
                                                                                                                                    
92. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).                                             
cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.                                       
final dff cell mappings:                                                                                                            
unmapped dff cell: $_DFF_N_                                                                                                         
unmapped dff cell: $_DFF_P_                                                                                                         
unmapped dff cell: $_DFF_NN0_                                                                                                       
unmapped dff cell: $_DFF_NN1_                                                                                                       
unmapped dff cell: $_DFF_NP0_                                                                                                       
unmapped dff cell: $_DFF_NP1_                                                                                                       
\sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));                                                                
unmapped dff cell: $_DFF_PN1_                                                                                                       
unmapped dff cell: $_DFF_PP0_                                                                                                       
unmapped dff cell: $_DFF_PP1_                                                                                                       
unmapped dff cell: $_DFFE_NN_                                                                                                       
unmapped dff cell: $_DFFE_NP_                                                                                                       
unmapped dff cell: $_DFFE_PN_                                                                                                       
unmapped dff cell: $_DFFE_PP_                                                                                                       
unmapped dff cell: $_DFFSR_NNN_                                                                                                     
unmapped dff cell: $_DFFSR_NNP_                                                                                                     
unmapped dff cell: $_DFFSR_NPN_                                                                                                     
unmapped dff cell: $_DFFSR_NPP_                                                                                                     
unmapped dff cell: $_DFFSR_PNN_                                                                                                     
unmapped dff cell: $_DFFSR_PNP_                                                                                                     
unmapped dff cell: $_DFFSR_PPN_                                                                                                     
unmapped dff cell: $_DFFSR_PPP_                                                                                                     
                                                                                                                                    
92.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).                                                    
<suppressed ~4 debug messages>                                                                                                      
Mapping DFF cells in module `\heichips25_pudding':                                                                                  
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/tmp/9938c1609c4e4b4dbd24b215f95072c7.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         538,                                                                                                           
"num_wire_bits":     573,                                                                                                           
"num_pub_wires":     538,                                                                                                           
"num_pub_wire_bits": 573,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         530,                                                                                                           
"area":              3353.011200,                                                                                                   
"num_cells_by_type": {                                                                                                              
"dac128module": 2,                                                                                                                  
"sg13g2_buf_1": 264,                                                                                                                
"sg13g2_inv_1": 264                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         538,                                                                                                           
"num_wire_bits":     573,                                                                                                           
"num_pub_wires":     538,                                                                                                           
"num_pub_wire_bits": 573,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         530,                                                                                                           
"area":              3353.011200,                                                                                                   
"num_cells_by_type": {                                                                                                              
"dac128module": 2,                                                                                                                  
"sg13g2_buf_1": 264,                                                                                                                
"sg13g2_inv_1": 264                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
93. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                538                                                                                                 
Number of wire bits:            573                                                                                                 
Number of public wires:         538                                                                                                 
Number of public wire bits:     573                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                530                                                                                                 
dac128module                    2                                                                                                   
sg13g2_buf_1                  264                                                                                                   
sg13g2_inv_1                  264                                                                                                   
                                                                                                                                    
Area for cell type \dac128module is unknown!                                                                                        
                                                                                                                                    
Chip area for module '\heichips25_pudding': 3353.011200                                                                             
of which used for sequential elements: 0.000000 (0.00%)                                                                             
                                                                                                                                    
[INFO] Using generated ABC script '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/06-yosys-synthesis/AREA_0.abc'…  
                                                                                                                                    
94. Executing ABC pass (technology mapping using ABC).                                                                              
                                                                                                                                    
94.1. Extracting gate netlist of module `\heichips25_pudding' to `/tmp/yosys-abc-E6o0Qz/input.blif'..                               
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.                                                     
Don't call ABC as there is nothing to map.                                                                                          
Removing temp directory.                                                                                                            
                                                                                                                                    
95. Executing SETUNDEF pass (replace undef values with defined constants).                                                          
                                                                                                                                    
96. Executing HILOMAP pass (mapping to constant drivers).                                                                           
                                                                                                                                    
97. Executing SPLITNETS pass (splitting up multi-bit signals).                                                                      
                                                                                                                                    
98. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 8 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
99. Executing INSBUF pass (insert buffer cells for connected wires).                                                                
Add heichips25_pudding/$auto$insbuf.cc:97:execute$97: \ui_in [0] -> \uio_out [0]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$98: \ui_in [0] -> \uio_out [1]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$99: \ui_in [0] -> \uio_out [2]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$100: \ui_in [0] -> \uio_out [3]                                                   
Add heichips25_pudding/$auto$insbuf.cc:97:execute$101: \ui_in [0] -> \uio_out [4]                                                   
Add heichips25_pudding/$auto$insbuf.cc:97:execute$102: \ui_in [0] -> \uio_out [5]                                                   
Add heichips25_pudding/$auto$insbuf.cc:97:execute$103: \ui_in [0] -> \uio_out [6]                                                   
Add heichips25_pudding/$auto$insbuf.cc:97:execute$104: \ui_in [0] -> \uio_out [7]                                                   
Add heichips25_pudding/$auto$insbuf.cc:97:execute$105: \ui_in [1] -> \uo_out [0]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$106: \ui_in [1] -> \uo_out [1]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$107: \ui_in [1] -> \uo_out [2]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$108: \ui_in [1] -> \uo_out [3]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$109: \ui_in [1] -> \uo_out [4]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$110: \ui_in [1] -> \uo_out [5]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$111: \ui_in [1] -> \uo_out [6]                                                    
Add heichips25_pudding/$auto$insbuf.cc:97:execute$112: \ui_in [1] -> \uo_out [7]                                                    
                                                                                                                                    
100. Executing CHECK pass (checking for obvious problems).                                                                          
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/tmp/9938c1609c4e4b4dbd24b215f95072c7.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         538,                                                                                                           
"num_wire_bits":     573,                                                                                                           
"num_pub_wires":     538,                                                                                                           
"num_pub_wire_bits": 573,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         554,                                                                                                           
"area":              3527.193600,                                                                                                   
"num_cells_by_type": {                                                                                                              
"dac128module": 2,                                                                                                                  
"sg13g2_buf_1": 280,                                                                                                                
"sg13g2_inv_1": 264,                                                                                                                
"sg13g2_tiehi": 8                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         538,                                                                                                           
"num_wire_bits":     573,                                                                                                           
"num_pub_wires":     538,                                                                                                           
"num_pub_wire_bits": 573,                                                                                                           
"num_ports":         10,                                                                                                            
"num_port_bits":     45,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         554,                                                                                                           
"area":              3527.193600,                                                                                                   
"num_cells_by_type": {                                                                                                              
"dac128module": 2,                                                                                                                  
"sg13g2_buf_1": 280,                                                                                                                
"sg13g2_inv_1": 264,                                                                                                                
"sg13g2_tiehi": 8                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
101. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                538                                                                                                 
Number of wire bits:            573                                                                                                 
Number of public wires:         538                                                                                                 
Number of public wire bits:     573                                                                                                 
Number of ports:                 10                                                                                                 
Number of port bits:             45                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                554                                                                                                 
dac128module                    2                                                                                                   
sg13g2_buf_1                  280                                                                                                   
sg13g2_inv_1                  264                                                                                                   
sg13g2_tiehi                    8                                                                                                   
                                                                                                                                    
Area for cell type \dac128module is unknown!                                                                                        
                                                                                                                                    
Chip area for module '\heichips25_pudding': 3527.193600                                                                             
of which used for sequential elements: 0.000000 (0.00%)                                                                             
                                                                                                                                    
102. Executing Verilog backend.                                                                                                     
Dumping module `\heichips25_pudding'.                                                                                               
                                                                                                                                    
103. Executing JSON backend.                                                                                                        
[18:19:34] VERBOSE  Parsing synthesis checks…                                                                           pyosys.py:56
────────────────────────────────────────────────────── Unmapped Cells Checker ──────────────────────────────────────────────────────
[18:19:34] VERBOSE  Running 'Checker.YosysUnmappedCells' at                                                             step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/07-checker-yosysunmappedcells'…                                                   
[18:19:34] INFO     Check for Unmapped Yosys instances clear.                                                         checker.py:132
──────────────────────────────────────────────────────── Yosys Synth Checks ────────────────────────────────────────────────────────
[18:19:34] VERBOSE  Running 'Checker.YosysSynthChecks' at 'runs/RUN_2025-11-03_18-19-32/08-checker-yosyssynthchecks'…   step.py:1140
[18:19:34] INFO     Check for Yosys check errors clear.                                                               checker.py:132
───────────────────────────────────────────────── Netlist Assign Statement Checker ─────────────────────────────────────────────────
[18:19:34] VERBOSE  Running 'Checker.NetlistAssignStatements' at                                                        step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/09-checker-netlistassignstatements'…                                              
───────────────────────────────────────────────────────── Check SDC Files ──────────────────────────────────────────────────────────
[18:19:34] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at 'runs/RUN_2025-11-03_18-19-32/10-openroad-checksdcfiles'…       step.py:1140
────────────────────────────────────────────────────── Check Macro Instances ───────────────────────────────────────────────────────
[18:19:34] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at                                                           step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/11-openroad-checkmacroinstances'…                                                 
[18:19:34] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:34] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:34] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/11-openroad-checkmacroinstances/openroad-checkmacroinstances.log'…                
+ define_corners nom_typ_1p20V_25C                                                                                                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading cell library for the 'nom_typ_1p20V_25C' corner at                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
Warning: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/06-yosys-synthesis/heichips25_pudding.nl.v line 640, module
dac128module not found. Creating black box for dacH.                                                                                
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────── Static Timing Analysis (Pre-PnR) ─────────────────────────────────────────────────
[18:19:34] VERBOSE  Running 'OpenROAD.STAPrePNR' at 'runs/RUN_2025-11-03_18-19-32/12-openroad-staprepnr'…               step.py:1140
[18:19:34] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:19:34] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:710
[18:19:34] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:19:34] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:710
[18:19:34] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:34] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:710
[18:19:34] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/12-openroad-staprepnr/nom_fast_1p32V_m40C/sta.log'…                               
[18:19:34] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/12-openroad-staprepnr/nom_slow_1p08V_125C/sta.log'…                               
[18:19:34] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/12-openroad-staprepnr/nom_typ_1p20V_25C/sta.log'…                                 
[18:19:35] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:725
[18:19:35] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:725
[18:19:35] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:725
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_fast_1p32V_m40C  │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_slow_1p08V_125C  │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_typ_1p20V_25C    │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Floorplan Initialization ─────────────────────────────────────────────────────
[18:19:35] VERBOSE  Running 'OpenROAD.Floorplan' at 'runs/RUN_2025-11-03_18-19-32/13-openroad-floorplan'…               step.py:1140
[18:19:35] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:35] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/13-openroad-floorplan/openroad-floorplan.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac128module.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac128module.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac128module.lef, created 1 library cells                                    
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
[18:19:36] WARNING  [ORD-2011] LEF master dac128module has no liberty cell.                                          openroad.py:287
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
Using site height: 3.78 and site width: 0.48…                                                                                       
[INFO] Using absolute sizing for the floorplan.                                                                                     
[INFO] Created floorplan obstruction at 358 38 500 68.33 (µm)                                                                       
[INFO] Created floorplan obstruction at 358 131.67 500 162 (µm)                                                                     
+ initialize_floorplan -site CoreSite -die_area 0 0 500 200 -core_area 2.88 3.78 497.12 196.22                                      
[INFO IFP-0001] Added 50 rows of 1029 site CoreSite.                                                                                
[INFO ODB-0303] The initial 50 rows (51450 sites) were cut with 2 shapes for a total of 50 rows (46230 sites).                      
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.                                                                        
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.                                                                        
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                                                                         
[INFO] Floorplanned on a die area of 0.0 0.0 500.0 200.0 (µm).                                                                      
[INFO] Floorplanned on a core area of 2.88 3.78 496.8 192.78 (µm).                                                                  
Writing metric design__die__bbox: 0.0 0.0 500.0 200.0                                                                               
Writing metric design__core__bbox: 2.88 3.78 496.8 192.78                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   554   10573.10                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/13-openroad-floorplan/heichips25_pudding.odb'…                     
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/13-openroad-floorplan/heichips25_pudding.nl.v'… 
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/13-openroad-floorplan/heichips25_pudding.pnl.v'…                   
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/13-openroad-floorplan/heichips25_pudding.def'…   
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/13-openroad-floorplan/heichips25_pudding.sdc'…                     
────────────────────────────────────────────────────────── Dump RC Values ──────────────────────────────────────────────────────────
[18:19:36] VERBOSE  Running 'OpenROAD.DumpRCValues' at 'runs/RUN_2025-11-03_18-19-32/14-openroad-dumprcvalues'…         step.py:1140
[18:19:36] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:36] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/14-openroad-dumprcvalues/openroad-dumprcvalues.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac128module.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac128module.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac128module.lef, created 1 library cells                                    
[INFO ODB-0127] Reading DEF file:                                                                                                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/13-openroad-floorplan/heichips25_pudding.def                        
[INFO ODB-0128] Design: heichips25_pudding                                                                                          
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0131]     Created 554 components and 2732 component-terminals.                                                            
[INFO ODB-0132]     Created 2 special nets and 1104 connections.                                                                    
[INFO ODB-0133]     Created 573 nets and 1628 connections.                                                                          
[INFO ODB-0134] Finished DEF file:                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/13-openroad-floorplan/heichips25_pudding.def                        
──────────────────────────────────── Check Antenna Properties of Macros Pins in Their LEF Views ────────────────────────────────────
[18:19:36] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at                                                        step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/15-odb-checkmacroantennaproperties'…                                              
[18:19:36] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/15-odb-checkmacroantennaproperties/odb-checkmacroantennaproperties.lo             
                    g'…                                                                                                             
────────────────────────────────────────────────────── Set Power Connections ───────────────────────────────────────────────────────
[18:19:37] VERBOSE  Running 'Odb.SetPowerConnections' at 'runs/RUN_2025-11-03_18-19-32/16-odb-setpowerconnections'…     step.py:1140
[18:19:37] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/16-odb-setpowerconnections/odb-setpowerconnections.log'…                          
Connecting power net VPWR to dacH/VDD…                                                                                              
[INFO] dacH/VDD is already connected to VPWR in the layout.                                                                         
Connecting ground net VGND to dacH/VSS…                                                                                             
[INFO] dacH/VSS is already connected to VGND in the layout.                                                                         
Connecting power net VPWR to dacL/VDD…                                                                                              
[INFO] dacL/VDD is already connected to VPWR in the layout.                                                                         
Connecting ground net VGND to dacL/VSS…                                                                                             
[INFO] dacL/VSS is already connected to VGND in the layout.                                                                         
────────────────────────────────────────────────────── Manual Macro Placement ──────────────────────────────────────────────────────
[18:19:38] VERBOSE  Running 'Odb.ManualMacroPlacement' at 'runs/RUN_2025-11-03_18-19-32/17-odb-manualmacroplacement'…   step.py:1140
[18:19:38] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/17-odb-manualmacroplacement/odb-manualmacroplacement.log'…                        
Placing the following macros:                                                                                                       
{'dacL': ['dacL', 360000, 40000, 'N'], 'dacH': ['dacH', 360000, 133670, 'N']}                                                       
Design name: heichips25_pudding                                                                                                     
Placing dacH                                                                                                                        
Placing dacL                                                                                                                        
Successfully placed 2 instances.                                                                                                    
───────────────────────────────────────────────────────────── Cut Rows ─────────────────────────────────────────────────────────────
[18:19:39] VERBOSE  Running 'OpenROAD.CutRows' at 'runs/RUN_2025-11-03_18-19-32/18-openroad-cutrows'…                   step.py:1140
[18:19:39] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:39] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/18-openroad-cutrows/openroad-cutrows.log'…      step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/17-odb-manualmacroplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ cut_rows -halo_width_x 2 -halo_width_y 2                                                                                          
[INFO ODB-0303] The initial 50 rows (46230 sites) were cut with 2 shapes for a total of 50 rows (46230 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   554   10573.10                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/18-openroad-cutrows/heichips25_pudding.odb'…                       
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/18-openroad-cutrows/heichips25_pudding.def'…     
─────────────────────────────────────────────────────── Tap/Decap Insertion ────────────────────────────────────────────────────────
[18:19:39] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at                                                            step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/19-openroad-tapendcapinsertion'…                                                  
[18:19:39] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:39] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/19-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/18-openroad-cutrows/heichips25_pudding.odb'…                       
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ tapcell -halo_width_x 2 -halo_width_y 2 -distance 0                                                                               
[INFO ODB-0303] The initial 50 rows (46230 sites) were cut with 2 shapes for a total of 50 rows (46230 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   554   10573.10                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/19-openroad-tapendcapinsertion/heichips25_pudding.nl.v'…           
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/19-openroad-tapendcapinsertion/heichips25_pudding.pnl.v'…          
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/19-openroad-tapendcapinsertion/heichips25_pudding.def'…            
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/19-openroad-tapendcapinsertion/heichips25_pudding.sdc'…            
─────────────────────────────────────────────────────── Add PDN obstructions ───────────────────────────────────────────────────────
[18:19:40] VERBOSE  Running 'Odb.AddPDNObstructions' at 'runs/RUN_2025-11-03_18-19-32/20-odb-addpdnobstructions'…       step.py:1140
[18:19:40] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…                                 odb.py:559
────────────────────────────────────────────── Power Distribution Network Generation ───────────────────────────────────────────────
[18:19:40] VERBOSE  Running 'OpenROAD.GeneratePDN' at 'runs/RUN_2025-11-03_18-19-32/21-openroad-generatepdn'…           step.py:1140
[18:19:40] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:40] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/21-openroad-generatepdn/openroad-generatepdn.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
[18:19:40] WARNING  [PDN-0211] Option -starts_with cannot be used with -followpins and will be ignored.              openroad.py:287
+ pdngen                                                                                                                            
[INFO PDN-0001] Inserting grid: stdcell_grid                                                                                        
[INFO PDN-0001] Inserting grid: macro - dacH                                                                                        
[INFO PDN-0001] Inserting grid: macro - dacL                                                                                        
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   554   10573.10                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/21-openroad-generatepdn/heichips25_pudding.odb'…                   
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/21-openroad-generatepdn/heichips25_pudding.nl.v'…                  
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/21-openroad-generatepdn/heichips25_pudding.pnl.v'…                 
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/21-openroad-generatepdn/heichips25_pudding.def'… 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/21-openroad-generatepdn/heichips25_pudding.sdc'…                   
[INFO PSM-0040] All shapes on net VPWR are connected.                                                                               
[INFO PSM-0040] All shapes on net VGND are connected.                                                                               
───────────────────────────────────────────────────── Remove PDN obstructions ──────────────────────────────────────────────────────
[18:19:40] VERBOSE  Running 'Odb.RemovePDNObstructions' at 'runs/RUN_2025-11-03_18-19-32/22-odb-removepdnobstructions'… step.py:1140
[18:19:40] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…                              odb.py:559
───────────────────────────────────────────────────────── Add Obstructions ─────────────────────────────────────────────────────────
[18:19:40] VERBOSE  Running 'Odb.AddRoutingObstructions' at                                                             step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/23-odb-addroutingobstructions'…                                                   
[18:19:40] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…                         odb.py:559
───────────────────────────────────────────────────── Global Placement Skip IO ─────────────────────────────────────────────────────
[18:19:41] VERBOSE  Running 'OpenROAD.GlobalPlacementSkipIO' at                                                         step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/24-openroad-globalplacementskipio'…                                               
[18:19:41] INFO     I/O pins were loaded from /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def. openroad.py:1525
                    Returning state unaltered…                                                                                      
────────────────────────────────────────────────────────── I/O Placement ───────────────────────────────────────────────────────────
[18:19:41] VERBOSE  Running 'OpenROAD.IOPlacement' at 'runs/RUN_2025-11-03_18-19-32/25-openroad-ioplacement'…           step.py:1140
[18:19:41] INFO     I/O pins were loaded from /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def. openroad.py:1227
                    Skipping OpenROAD.IOPlacement…                                                                                  
───────────────────────────────────────────────── Custom I/O Pin Placement Script ──────────────────────────────────────────────────
[18:19:41] VERBOSE  Running 'Odb.CustomIOPlacement' at 'runs/RUN_2025-11-03_18-19-32/26-odb-customioplacement'…         step.py:1140
[18:19:41] INFO     No custom I/O placement file configured, skipping 'Odb.CustomIOPlacement'…                            odb.py:669
──────────────────────────────────────────────────────── Apply DEF Template ────────────────────────────────────────────────────────
[18:19:41] VERBOSE  Running 'Odb.ApplyDEFTemplate' at 'runs/RUN_2025-11-03_18-19-32/27-odb-applydeftemplate'…           step.py:1140
[18:19:41] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/27-odb-applydeftemplate/odb-applydeftemplate.log'…                                
[18:19:41] WARNING  Bterm VGND is declared as a 'GROUND' pin. It will be ignored.                                          odb.py:67
[18:19:41] WARNING  Bterm VPWR is declared as a 'POWER' pin. It will be ignored.                                           odb.py:67
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                              
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 43 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 43 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                             
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                              
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 43 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 43 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                             
Using manufacturing grid: 5 Using dbu per mircons: 1000                                                                             
Found 43 block terminals in existing database...                                                                                    
Found 43 template_bterms…                                                                                                           
Wrote pin clk at layer Metal3 at (0, 183340, 400, 183740, 'PLACED')...                                                              
Wrote pin ena at layer Metal3 at (0, 179140, 400, 179540, 'PLACED')...                                                              
Wrote pin rst_n at layer Metal3 at (0, 187540, 400, 187940, 'PLACED')...                                                            
Wrote pin ui_in[0] at layer Metal3 at (0, 111940, 400, 112340, 'PLACED')...                                                         
Wrote pin ui_in[1] at layer Metal3 at (0, 116140, 400, 116540, 'PLACED')...                                                         
Wrote pin ui_in[2] at layer Metal3 at (0, 120340, 400, 120740, 'PLACED')...                                                         
Wrote pin ui_in[3] at layer Metal3 at (0, 124540, 400, 124940, 'PLACED')...                                                         
Wrote pin ui_in[4] at layer Metal3 at (0, 128740, 400, 129140, 'PLACED')...                                                         
Wrote pin ui_in[5] at layer Metal3 at (0, 132940, 400, 133340, 'PLACED')...                                                         
Wrote pin ui_in[6] at layer Metal3 at (0, 137140, 400, 137540, 'PLACED')...                                                         
Wrote pin ui_in[7] at layer Metal3 at (0, 141340, 400, 141740, 'PLACED')...                                                         
Wrote pin uio_in[0] at layer Metal3 at (0, 145540, 400, 145940, 'PLACED')...                                                        
Wrote pin uio_in[1] at layer Metal3 at (0, 149740, 400, 150140, 'PLACED')...                                                        
Wrote pin uio_in[2] at layer Metal3 at (0, 153940, 400, 154340, 'PLACED')...                                                        
Wrote pin uio_in[3] at layer Metal3 at (0, 158140, 400, 158540, 'PLACED')...                                                        
Wrote pin uio_in[4] at layer Metal3 at (0, 162340, 400, 162740, 'PLACED')...                                                        
Wrote pin uio_in[5] at layer Metal3 at (0, 166540, 400, 166940, 'PLACED')...                                                        
Wrote pin uio_in[6] at layer Metal3 at (0, 170740, 400, 171140, 'PLACED')...                                                        
Wrote pin uio_in[7] at layer Metal3 at (0, 174940, 400, 175340, 'PLACED')...                                                        
Wrote pin uio_oe[0] at layer Metal3 at (0, 78340, 400, 78740, 'PLACED')...                                                          
Wrote pin uio_oe[1] at layer Metal3 at (0, 82540, 400, 82940, 'PLACED')...                                                          
Wrote pin uio_oe[2] at layer Metal3 at (0, 86740, 400, 87140, 'PLACED')...                                                          
Wrote pin uio_oe[3] at layer Metal3 at (0, 90940, 400, 91340, 'PLACED')...                                                          
Wrote pin uio_oe[4] at layer Metal3 at (0, 95140, 400, 95540, 'PLACED')...                                                          
Wrote pin uio_oe[5] at layer Metal3 at (0, 99340, 400, 99740, 'PLACED')...                                                          
Wrote pin uio_oe[6] at layer Metal3 at (0, 103540, 400, 103940, 'PLACED')...                                                        
Wrote pin uio_oe[7] at layer Metal3 at (0, 107740, 400, 108140, 'PLACED')...                                                        
Wrote pin uio_out[0] at layer Metal3 at (0, 44740, 400, 45140, 'PLACED')...                                                         
Wrote pin uio_out[1] at layer Metal3 at (0, 48940, 400, 49340, 'PLACED')...                                                         
Wrote pin uio_out[2] at layer Metal3 at (0, 53140, 400, 53540, 'PLACED')...                                                         
Wrote pin uio_out[3] at layer Metal3 at (0, 57340, 400, 57740, 'PLACED')...                                                         
Wrote pin uio_out[4] at layer Metal3 at (0, 61540, 400, 61940, 'PLACED')...                                                         
Wrote pin uio_out[5] at layer Metal3 at (0, 65740, 400, 66140, 'PLACED')...                                                         
Wrote pin uio_out[6] at layer Metal3 at (0, 69940, 400, 70340, 'PLACED')...                                                         
Wrote pin uio_out[7] at layer Metal3 at (0, 74140, 400, 74540, 'PLACED')...                                                         
Wrote pin uo_out[0] at layer Metal3 at (0, 11140, 400, 11540, 'PLACED')...                                                          
Wrote pin uo_out[1] at layer Metal3 at (0, 15340, 400, 15740, 'PLACED')...                                                          
Wrote pin uo_out[2] at layer Metal3 at (0, 19540, 400, 19940, 'PLACED')...                                                          
Wrote pin uo_out[3] at layer Metal3 at (0, 23740, 400, 24140, 'PLACED')...                                                          
Wrote pin uo_out[4] at layer Metal3 at (0, 27940, 400, 28340, 'PLACED')...                                                          
Wrote pin uo_out[5] at layer Metal3 at (0, 32140, 400, 32540, 'PLACED')...                                                          
Wrote pin uo_out[6] at layer Metal3 at (0, 36340, 400, 36740, 'PLACED')...                                                          
Wrote pin uo_out[7] at layer Metal3 at (0, 40540, 400, 40940, 'PLACED')...                                                          
───────────────────────────────────────────────────────── Global Placement ─────────────────────────────────────────────────────────
[18:19:41] VERBOSE  Running 'OpenROAD.GlobalPlacement' at 'runs/RUN_2025-11-03_18-19-32/28-openroad-globalplacement'…   step.py:1140
[18:19:41] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:41] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/28-openroad-globalplacement/openroad-globalplacement.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/27-odb-applydeftemplate/heichips25_pudding.odb'…                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_placement -density 0.7 -timing_driven -routability_driven -pad_right 0 -pad_left 0 -init_wirelength_coef 0.25              
[INFO GPL-0002] DBU: 1000                                                                                                           
[INFO GPL-0003] SiteSize: (  0.480  3.780 ) um                                                                                      
[INFO GPL-0004] CoreBBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                  
[INFO GPL-0006] Number of instances:               588                                                                              
[INFO GPL-0007] Movable instances:                 552                                                                              
[INFO GPL-0008] Fixed instances:                     2                                                                              
[INFO GPL-0009] Dummy instances:                    34                                                                              
[INFO GPL-0010] Number of nets:                    571                                                                              
[INFO GPL-0011] Number of pins:                   1667                                                                              
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 500.000 200.000 ) um                                                                 
[INFO GPL-0013] Core BBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                 
[INFO GPL-0016] Core area:                   93350.880 um^2                                                                         
[INFO GPL-0017] Fixed instances area:         9471.168 um^2                                                                         
[INFO GPL-0018] Movable instances area:       3527.194 um^2                                                                         
[INFO GPL-0019] Utilization:                     4.205 %                                                                            
[INFO GPL-0020] Standard cells area:          3527.194 um^2                                                                         
[INFO GPL-0021] Large instances area:            0.000 um^2                                                                         
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000011 HPWL: 322454000                                                     
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000012 HPWL: 87068245                                                      
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000005 HPWL: 87112138                                                      
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000002 HPWL: 87240031                                                      
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000002 HPWL: 87292353                                                      
[INFO GPL-0023] Placement target density:       0.7000                                                                              
[INFO GPL-0024] Movable insts average area:      6.390 um^2                                                                         
[INFO GPL-0025] Ideal bin area:                  9.128 um^2                                                                         
[INFO GPL-0026] Ideal bin count:                 10226                                                                              
[INFO GPL-0027] Total bin area:              93350.880 um^2                                                                         
[INFO GPL-0028] Bin count (X, Y):         128 ,     64                                                                              
[INFO GPL-0029] Bin size (W * H):       3.859 *  2.953 um                                                                           
[INFO GPL-0030] Number of bins:                   8192                                                                              
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength                                                                                     
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
1 |   0.9287 |  3.110182e+06 |   +0.00% |  1.93e-15 |                                                                               
10 |   0.9257 |  3.309811e+06 |   +6.42% |  2.99e-15 |                                                                              
20 |   0.9258 |  3.309527e+06 |   -0.01% |  4.86e-15 |                                                                              
30 |   0.9258 |  3.309525e+06 |   -0.00% |  7.92e-15 |                                                                              
40 |   0.9258 |  3.309532e+06 |   +0.00% |  1.29e-14 |                                                                              
50 |   0.9258 |  3.309581e+06 |   +0.00% |  2.10e-14 |                                                                              
60 |   0.9257 |  3.309745e+06 |   +0.00% |  3.42e-14 |                                                                              
70 |   0.9257 |  3.309970e+06 |   +0.01% |  5.58e-14 |                                                                              
80 |   0.9258 |  3.310097e+06 |   +0.00% |  9.09e-14 |                                                                              
90 |   0.9257 |  3.310436e+06 |   +0.01% |  1.48e-13 |                                                                              
100 |   0.9257 |  3.311240e+06 |   +0.02% |  2.41e-13 |                                                                             
110 |   0.9257 |  3.312309e+06 |   +0.03% |  3.93e-13 |                                                                             
120 |   0.9257 |  3.313992e+06 |   +0.05% |  6.40e-13 |                                                                             
130 |   0.9256 |  3.317524e+06 |   +0.11% |  1.04e-12 |                                                                             
140 |   0.9253 |  3.325567e+06 |   +0.24% |  1.70e-12 |                                                                             
150 |   0.9243 |  3.333884e+06 |   +0.25% |  2.76e-12 |                                                                             
160 |   0.9236 |  3.356005e+06 |   +0.66% |  4.50e-12 |                                                                             
170 |   0.9249 |  3.353867e+06 |   -0.06% |  7.34e-12 |                                                                             
180 |   0.9246 |  3.367002e+06 |   +0.39% |  1.19e-11 |                                                                             
190 |   0.9240 |  3.371133e+06 |   +0.12% |  1.95e-11 |                                                                             
200 |   0.9229 |  3.342317e+06 |   -0.85% |  3.17e-11 |                                                                             
210 |   0.9213 |  3.300945e+06 |   -1.24% |  5.16e-11 |                                                                             
220 |   0.9182 |  3.292388e+06 |   -0.26% |  8.41e-11 |                                                                             
230 |   0.9140 |  3.233881e+06 |   -1.78% |  1.37e-10 |                                                                             
240 |   0.9104 |  3.328106e+06 |   +2.91% |  2.23e-10 |                                                                             
250 |   0.9040 |  3.387069e+06 |   +1.77% |  3.64e-10 |                                                                             
260 |   0.8902 |  3.351491e+06 |   -1.05% |  5.92e-10 |                                                                             
270 |   0.8868 |  3.554316e+06 |   +6.05% |  9.65e-10 |                                                                             
280 |   0.8831 |  3.800192e+06 |   +6.92% |  1.57e-09 |                                                                             
290 |   0.8539 |  4.073455e+06 |   +7.19% |  2.56e-09 |                                                                             
300 |   0.8276 |  3.955123e+06 |   -2.90% |  4.17e-09 |                                                                             
[INFO GPL-0100] Timing-driven iteration 1/5, virtual: true.                                                                         
[INFO GPL-0101]    Iter: 302, overflow: 0.776, keep resizer changes at: 0.3, HPWL: 4468039                                          
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |       571                                                                       
final |     +0.0% |       0 |       0 |             0 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0088] Routability snapshot saved at iter = 306                                                                            
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
310 |   0.8764 |  3.832458e+06 |   -3.10% |  6.79e-09 |                                                                             
320 |   0.8656 |  3.914894e+06 |   +2.15% |  1.10e-08 |                                                                             
330 |   0.7942 |  4.591482e+06 |  +17.28% |  1.80e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 1                                                                                            
[INFO GPL-0041] Total routing overflow: 3.1693                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 133 (5.43%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.0985                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0784                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0569                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0254                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0884                                                           
[INFO GPL-0048] Routing congestion (1.0884) lower than previous minimum (1e+30). Updating minimum.                                  
[INFO GPL-0051] Inflated area:                  23.593 um^2 (+0.67%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0058] White space area:            83879.712 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      58739.393 um^2 (+0.04%)                                                                
[INFO GPL-0060] Total filler area:           55188.606 um^2 (-0.00%)                                                                
[INFO GPL-0061] Total non-inflated area:     58739.393 um^2 (+0.04%)                                                                
[INFO GPL-0062] Total inflated area:         58762.986 um^2 (+0.04%)                                                                
[INFO GPL-0063] New Target Density:             0.7003                                                                              
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
340 |   0.6999 |  5.362083e+06 |  +16.78% |  2.73e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 2                                                                                            
[INFO GPL-0041] Total routing overflow: 3.3622                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 138 (5.63%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.0836                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0702                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0556                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0268                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0769                                                           
[INFO GPL-0048] Routing congestion (1.0769) lower than previous minimum (1.088). Updating minimum.                                  
[INFO GPL-0051] Inflated area:                  49.302 um^2 (+1.39%)                                                                
[INFO GPL-0052] Placement target density:       0.7003                                                                              
[INFO GPL-0058] White space area:            83879.712 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      58788.692 um^2 (+0.08%)                                                                
[INFO GPL-0060] Total filler area:           55188.603 um^2 (-0.00%)                                                                
[INFO GPL-0061] Total non-inflated area:     58788.692 um^2 (+0.08%)                                                                
[INFO GPL-0062] Total inflated area:         58837.994 um^2 (+0.08%)                                                                
[INFO GPL-0063] New Target Density:             0.7009                                                                              
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
350 |   0.2793 |  7.949231e+06 |  +48.25% |  2.83e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 3                                                                                            
[INFO GPL-0041] Total routing overflow: 3.4010                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 138 (5.63%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.0863                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0715                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0570                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0271                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0789                                                           
[INFO GPL-0049] Routing congestion (1.0789) higher than minimum (1.0769). Consecutive non-improvement count: 1.                     
[INFO GPL-0051] Inflated area:                  38.548 um^2 (+1.07%)                                                                
[INFO GPL-0052] Placement target density:       0.7009                                                                              
[INFO GPL-0058] White space area:            83879.712 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      58827.239 um^2 (+0.07%)                                                                
[INFO GPL-0060] Total filler area:           55188.603 um^2 (-0.00%)                                                                
[INFO GPL-0061] Total non-inflated area:     58827.239 um^2 (+0.07%)                                                                
[INFO GPL-0062] Total inflated area:         58865.788 um^2 (+0.07%)                                                                
[INFO GPL-0063] New Target Density:             0.7013                                                                              
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
[INFO GPL-0040] Routability iteration: 4                                                                                            
[INFO GPL-0041] Total routing overflow: 3.5570                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 138 (5.63%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.0865                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0710                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0571                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0284                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0787                                                           
[INFO GPL-0049] Routing congestion (1.0787) higher than minimum (1.0769). Consecutive non-improvement count: 2.                     
[INFO GPL-0051] Inflated area:                  41.026 um^2 (+1.13%)                                                                
[INFO GPL-0052] Placement target density:       0.7013                                                                              
[INFO GPL-0058] White space area:            83879.712 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      58868.261 um^2 (+0.07%)                                                                
[INFO GPL-0060] Total filler area:           55188.598 um^2 (-0.00%)                                                                
[INFO GPL-0061] Total non-inflated area:     58868.261 um^2 (+0.07%)                                                                
[INFO GPL-0062] Total inflated area:         58909.286 um^2 (+0.07%)                                                                
[INFO GPL-0063] New Target Density:             0.7018                                                                              
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
360 |   0.4247 |  6.639410e+06 |  -16.48% |  2.08e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 5                                                                                            
[INFO GPL-0041] Total routing overflow: 3.4402                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 139 (5.68%)                                                                             
[INFO GPL-0043] Average top 0.5% routing congestion: 1.0843                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0691                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0554                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0274                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0767                                                           
[INFO GPL-0049] Routing congestion (1.0767) higher than minimum (1.0769). Consecutive non-improvement count: 3.                     
[INFO GPL-0051] Inflated area:                  38.987 um^2 (+1.06%)                                                                
[INFO GPL-0052] Placement target density:       0.7018                                                                              
[INFO GPL-0054] No improvement in routing congestion for 3 consecutive iterations (limit is 3).                                     
[INFO GPL-0055] Reverting inflation values and target density from the iteration with minimum observed routing congestion.          
[INFO GPL-0056] Minimum observed routing congestion: 1.0769                                                                         
[INFO GPL-0057] Target density at minimum routing congestion: 0.7003                                                                
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
370 |   0.6339 |  4.890010e+06 |  -26.35% |  2.16e-08 |                                                                             
380 |   0.8457 |  7.742696e+06 |  +58.34% |  3.18e-08 |                                                                             
390 |   0.5722 |  5.017536e+06 |  -35.20% |  4.68e-08 |                                                                             
400 |   0.3710 |  6.431566e+06 |  +28.18% |  6.90e-08 |                                                                             
410 |   0.3573 |  6.369420e+06 |   -0.97% |  1.02e-07 |                                                                             
420 |   0.3480 |  5.883620e+06 |   -7.63% |  1.50e-07 |                                                                             
430 |   0.2796 |  6.244463e+06 |   +6.13% |  2.20e-07 |                                                                             
440 |   0.2405 |  6.508961e+06 |   +4.24% |  3.25e-07 |                                                                             
450 |   0.1968 |  6.737425e+06 |   +3.51% |  4.78e-07 |                                                                             
[INFO GPL-0100] Timing-driven iteration 2/5, virtual: false.                                                                        
[INFO GPL-0101]    Iter: 453, overflow: 0.199, keep resizer changes at: 0.3, HPWL: 6840824                                          
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |       571                                                                       
final |     +0.0% |       0 |       0 |             0 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0107] Timing-driven: repair_design delta area: 0.000 um^2 (+0.00%)                                                        
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 0 (+0.00%)                                                         
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 0                                                     
[INFO GPL-0110] Timing-driven: new target density: 0.70181763                                                                       
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
460 |   0.1550 |  6.011780e+06 |  -10.77% |  7.04e-07 |                                                                             
[INFO GPL-0100] Timing-driven iteration 3/5, virtual: false.                                                                        
[INFO GPL-0101]    Iter: 467, overflow: 0.140, keep resizer changes at: 0.3, HPWL: 6214253                                          
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |       571                                                                       
final |     +0.0% |       0 |       0 |             0 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0107] Timing-driven: repair_design delta area: 0.000 um^2 (+0.00%)                                                        
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 0 (+0.00%)                                                         
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 0                                                     
[INFO GPL-0110] Timing-driven: new target density: 0.70181763                                                                       
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
470 |   0.1155 |  6.209502e+06 |   +3.29% |  1.04e-06 |                                                                             
[INFO GPL-1001] Finished with Overflow: 0.097439                                                                                    
[INFO GPL-1002] Placed Cell Area             3550.7867                                                                              
[INFO GPL-1003] Available Free Area         83879.7120                                                                              
[INFO GPL-1004] Minimum Feasible Density        0.0423 (cell_area / free_area)                                                      
[INFO GPL-1006]   Suggested Target Densities:                                                                                       
[INFO GPL-1007]     - For 90% usage of free space: 0.0470                                                                           
[INFO GPL-1008]     - For 80% usage of free space: 0.0529                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   554   10573.10                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/28-openroad-globalplacement/heichips25_pudding.odb'…               
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/28-openroad-globalplacement/heichips25_pudding.nl.v'…              
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/28-openroad-globalplacement/heichips25_pudding.pnl.v'…             
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/28-openroad-globalplacement/heichips25_pudding.def'…               
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/28-openroad-globalplacement/heichips25_pudding.sdc'…               
─────────────────────────────────────────────────────── Write Verilog Header ───────────────────────────────────────────────────────
[18:19:44] VERBOSE  Running 'Odb.WriteVerilogHeader' at 'runs/RUN_2025-11-03_18-19-32/29-odb-writeverilogheader'…       step.py:1140
[18:19:44] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/29-odb-writeverilogheader/odb-writeverilogheader.log'…                            
─────────────────────────────────────────────────── Power Grid Violation Checker ───────────────────────────────────────────────────
[18:19:45] VERBOSE  Running 'Checker.PowerGridViolations' at                                                            step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/30-checker-powergridviolations'…                                                  
[18:19:45] INFO     Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) checker.py:132
                    clear.                                                                                                          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[18:19:45] VERBOSE  Running 'OpenROAD.STAMidPNR' at 'runs/RUN_2025-11-03_18-19-32/31-openroad-stamidpnr'…               step.py:1140
[18:19:45] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:45] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/31-openroad-stamidpnr/openroad-stamidpnr.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────── Repair Design (Post-Global Placement) ───────────────────────────────────────────────
[18:19:45] VERBOSE  Running 'OpenROAD.RepairDesignPostGPL' at                                                           step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/32-openroad-repairdesignpostgpl'…                                                 
[18:19:45] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:19:45] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:19:45] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:45] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/32-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'…                
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO RSZ-0027] Inserted 4 input buffers.                                                                                           
[INFO RSZ-0028] Inserted 16 output buffers.                                                                                         
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20                                                          
[INFO RSZ-0058] Using max wire length 5028um.                                                                                       
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |       591                                                                       
10 |     +0.0% |       0 |       0 |             0 |       581                                                                      
20 |     +0.0% |       0 |       0 |             0 |       571                                                                      
30 |     +0.0% |       0 |       0 |             0 |       561                                                                      
40 |     +0.0% |       0 |       0 |             0 |       551                                                                      
50 |     +0.0% |       0 |       0 |             0 |       541                                                                      
60 |     +0.0% |       0 |       0 |             0 |       531                                                                      
70 |     +0.0% |       0 |       0 |             0 |       521                                                                      
80 |     +0.0% |       0 |       0 |             0 |       511                                                                      
90 |     +0.0% |       0 |       0 |             0 |       501                                                                      
100 |     +0.0% |       0 |       0 |             0 |       491                                                                     
110 |     +0.0% |       0 |       0 |             0 |       481                                                                     
120 |     +0.0% |       0 |       0 |             0 |       471                                                                     
130 |     +0.0% |       0 |       0 |             0 |       461                                                                     
140 |     +0.0% |       0 |       0 |             0 |       451                                                                     
150 |     +0.0% |       0 |       0 |             0 |       441                                                                     
160 |     +0.0% |       0 |       0 |             0 |       431                                                                     
170 |     +0.0% |       0 |       0 |             0 |       421                                                                     
180 |     +0.0% |       0 |       0 |             0 |       411                                                                     
190 |     +0.0% |       0 |       0 |             0 |       401                                                                     
200 |     +0.0% |       0 |       0 |             0 |       391                                                                     
210 |     +0.0% |       0 |       0 |             0 |       381                                                                     
220 |     +0.0% |       0 |       0 |             0 |       371                                                                     
230 |     +0.0% |       0 |       0 |             0 |       361                                                                     
240 |     +0.0% |       0 |       0 |             0 |       351                                                                     
250 |     +0.0% |       0 |       0 |             0 |       341                                                                     
260 |     +0.0% |       0 |       0 |             0 |       331                                                                     
270 |     +0.0% |       0 |       0 |             0 |       321                                                                     
280 |     +0.0% |       0 |       0 |             0 |       311                                                                     
290 |     +0.0% |       0 |       0 |             0 |       301                                                                     
300 |     +0.0% |       0 |       0 |             0 |       291                                                                     
310 |     +0.0% |       0 |       0 |             0 |       281                                                                     
320 |     +0.0% |       0 |       0 |             0 |       271                                                                     
330 |     +0.0% |       0 |       0 |             0 |       261                                                                     
340 |     +0.0% |       0 |       0 |             0 |       251                                                                     
350 |     +0.0% |       0 |       0 |             0 |       241                                                                     
360 |     +0.0% |       0 |       0 |             0 |       231                                                                     
370 |     +0.0% |       0 |       0 |             0 |       221                                                                     
380 |     +0.0% |       0 |       0 |             0 |       211                                                                     
390 |     +0.0% |       0 |       0 |             0 |       201                                                                     
400 |     +0.0% |       0 |       0 |             0 |       191                                                                     
410 |     +0.0% |       0 |       0 |             0 |       181                                                                     
420 |     +0.0% |       0 |       0 |             0 |       171                                                                     
430 |     +0.0% |       0 |       0 |             0 |       161                                                                     
440 |     +0.0% |       0 |       0 |             0 |       151                                                                     
450 |     +0.0% |       0 |       0 |             0 |       141                                                                     
460 |     +0.0% |       0 |       0 |             0 |       131                                                                     
470 |     +0.0% |       0 |       0 |             0 |       121                                                                     
480 |     +0.0% |       0 |       0 |             0 |       111                                                                     
490 |     +0.0% |       0 |       0 |             0 |       101                                                                     
500 |     +0.0% |       0 |       0 |             0 |        91                                                                     
510 |     +0.0% |       0 |       0 |             0 |        81                                                                     
520 |     +0.0% |       0 |       0 |             0 |        71                                                                     
530 |     +0.0% |       0 |       0 |             0 |        61                                                                     
540 |     +0.0% |       0 |       0 |             0 |        51                                                                     
550 |     +0.0% |       0 |       0 |             0 |        41                                                                     
560 |     +0.0% |       0 |       0 |             0 |        31                                                                     
570 |     +6.4% |      12 |      92 |             2 |        21                                                                     
580 |     +6.4% |      12 |      92 |             2 |        11                                                                     
590 |     +6.4% |      12 |      92 |             2 |         1                                                                     
final |     +6.4% |      12 |      92 |             2 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0035] Found 2 fanout violations.                                                                                          
[INFO RSZ-0039] Resized 12 instances.                                                                                               
[INFO RSZ-0038] Inserted 92 buffers in 2 nets.                                                                                      
[INFO RSZ-0042] Inserted 8 tie sg13g2_tiehi instances.                                                                              
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement       1720.0 u                                                                                                   
average displacement        2.6 u                                                                                                   
max displacement           16.1 u                                                                                                   
original HPWL            9226.7 u                                                                                                   
legalized HPWL          10187.2 u                                                                                                   
delta HPWL                   10 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 305 instances                                                                                              
[INFO DPL-0021] HPWL before           10187.2 u                                                                                     
[INFO DPL-0022] HPWL after             9978.0 u                                                                                     
[INFO DPL-0023] HPWL delta               -2.1 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Timing Repair Buffer                    112     834.62                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   666   11407.73                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/32-openroad-repairdesignpostgpl/heichips25_pudding.nl.v'…          
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/32-openroad-repairdesignpostgpl/heichips25_pudding.pnl.v'…         
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/32-openroad-repairdesignpostgpl/heichips25_pudding.def'…           
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/32-openroad-repairdesignpostgpl/heichips25_pudding.sdc'…           
───────────────────────────────────────────────────── Manual Global Placement ──────────────────────────────────────────────────────
[18:19:46] VERBOSE  Running 'Odb.ManualGlobalPlacement' at 'runs/RUN_2025-11-03_18-19-32/33-odb-manualglobalplacement'… step.py:1140
[18:19:46] INFO     'MANUAL_GLOBAL_PLACEMENTS' not set, skipping 'Odb.ManualGlobalPlacement'…                             odb.py:982
──────────────────────────────────────────────────────── Detailed Placement ────────────────────────────────────────────────────────
[18:19:47] VERBOSE  Running 'OpenROAD.DetailedPlacement' at                                                             step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/34-openroad-detailedplacement'…                                                   
[18:19:47] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:47] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/34-openroad-detailedplacement/openroad-detailedplacement.log'…                    
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL            9978.0 u                                                                                                   
legalized HPWL          10187.2 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 305 instances                                                                                              
[INFO DPL-0021] HPWL before           10187.2 u                                                                                     
[INFO DPL-0022] HPWL after             9978.0 u                                                                                     
[INFO DPL-0023] HPWL delta               -2.1 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Timing Repair Buffer                    112     834.62                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   666   11407.73                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/34-openroad-detailedplacement/heichips25_pudding.nl.v'…            
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/34-openroad-detailedplacement/heichips25_pudding.pnl.v'…           
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/34-openroad-detailedplacement/heichips25_pudding.def'…             
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/34-openroad-detailedplacement/heichips25_pudding.sdc'…             
─────────────────────────────────────────────────────── Clock Tree Synthesis ───────────────────────────────────────────────────────
[18:19:47] VERBOSE  Running 'OpenROAD.CTS' at 'runs/RUN_2025-11-03_18-19-32/35-openroad-cts'…                           step.py:1140
[18:19:47] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:19:47] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:19:47] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:19:47] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/35-openroad-cts/openroad-cts.log'…              step.py:1340
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Configuring cts characterization…                                                                                            
+ configure_cts_characterization                                                                                                    
[INFO] Performing clock tree synthesis…                                                                                             
[INFO] Looking for the following net(s): clk                                                                                        
[INFO] Running Clock Tree Synthesis…                                                                                                
+ clock_tree_synthesis -buf_list sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 -root_buf sg13g2_buf_8 -sink_clustering_size 25
-sink_clustering_max_diameter 50 -sink_clustering_enable                                                                            
[INFO CTS-0050] Root buffer is sg13g2_buf_8.                                                                                        
[INFO CTS-0051] Sink buffer is sg13g2_buf_8.                                                                                        
[INFO CTS-0052] The following clock buffers will be used for CTS:                                                                   
sg13g2_buf_1                                                                                                                        
sg13g2_buf_2                                                                                                                        
sg13g2_buf_4                                                                                                                        
sg13g2_buf_8                                                                                                                        
[INFO CTS-0049] Characterization buffer is sg13g2_buf_8.                                                                            
[INFO CTS-0007] Net "clk" found for clock "clk".                                                                                    
[18:20:00] WARNING  [CTS-0041] Net "clk" has 0 sinks. Skipping...                                                    openroad.py:287
[18:20:00] WARNING  [CTS-0083] No clock nets have been found.                                                        openroad.py:287
[INFO CTS-0008] TritonCTS found 0 clock nets.                                                                                       
[18:20:00] WARNING  [CTS-0082] No valid clock nets in the design.                                                    openroad.py:287
[INFO] Repairing long wires on clock nets…                                                                                          
[INFO RSZ-0058] Using max wire length 5028um.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Timing Repair Buffer                    112     834.62                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   666   11407.73                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.sdc'…                           
[INFO] Legalizing…                                                                                                                  
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL            9978.0 u                                                                                                   
legalized HPWL          10187.2 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 305 instances                                                                                              
[INFO DPL-0021] HPWL before           10187.2 u                                                                                     
[INFO DPL-0022] HPWL after             9978.0 u                                                                                     
[INFO DPL-0023] HPWL delta               -2.1 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Timing Repair Buffer                    112     834.62                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   666   11407.73                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.sdc'…                           
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[18:20:01] VERBOSE  Running 'OpenROAD.STAMidPNR-1' at 'runs/RUN_2025-11-03_18-19-32/36-openroad-stamidpnr-1'…           step.py:1140
[18:20:01] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:01] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/36-openroad-stamidpnr-1/openroad-stamidpnr-1.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────── Resizer Timing Optimizations (Post-Clock Tree Synthesis) ─────────────────────────────────────
[18:20:01] VERBOSE  Running 'OpenROAD.ResizerTimingPostCTS' at                                                          step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/37-openroad-resizertimingpostcts'…                                                
[18:20:01] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:20:01] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:20:01] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:01] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/37-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'…              
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ repair_timing -verbose -setup -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -max_buffer_percent 50     
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove                       
[INFO RSZ-0098] No setup violations found                                                                                           
+ repair_timing -verbose -hold -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -hold_margin                
0.1000000000000000055511151231257827021181583404541015625 -max_buffer_percent 50                                                    
[INFO RSZ-0033] No hold violations found.                                                                                           
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL            9978.0 u                                                                                                   
legalized HPWL          10187.2 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 305 instances                                                                                              
[INFO DPL-0021] HPWL before           10187.2 u                                                                                     
[INFO DPL-0022] HPWL after             9978.0 u                                                                                     
[INFO DPL-0023] HPWL delta               -2.1 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Timing Repair Buffer                    112     834.62                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   666   11407.73                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/37-openroad-resizertimingpostcts/heichips25_pudding.nl.v'…         
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/37-openroad-resizertimingpostcts/heichips25_pudding.pnl.v'…        
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/37-openroad-resizertimingpostcts/heichips25_pudding.def'…          
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/37-openroad-resizertimingpostcts/heichips25_pudding.sdc'…          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[18:20:02] VERBOSE  Running 'OpenROAD.STAMidPNR-2' at 'runs/RUN_2025-11-03_18-19-32/38-openroad-stamidpnr-2'…           step.py:1140
[18:20:02] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:02] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/38-openroad-stamidpnr-2/openroad-stamidpnr-2.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[18:20:02] VERBOSE  Running 'OpenROAD.GlobalRouting' at 'runs/RUN_2025-11-03_18-19-32/39-openroad-globalrouting'…       step.py:1140
[18:20:02] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:03] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/39-openroad-globalrouting/openroad-globalrouting.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 2                                                                                                           
[INFO GRT-0004] Blockages: 278                                                                                                      
[INFO GRT-0019] Found 0 clock nets.                                                                                                 
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 9                                                                                                   
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
Routing      Original      Derated      Resource                                                                                    
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        31337         16553          47.18%                                                                      
Metal3     Horizontal      38324         21674          43.45%                                                                      
Metal4     Vertical        31337         16482          47.40%                                                                      
Metal5     Horizontal      26234         14202          45.86%                                                                      
TopMetal1    Vertical         2463           720          70.77%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0101] Running extra iterations to remove overflow.                                                                        
[INFO GRT-0197] Via related to pin nodes: 1735                                                                                      
[INFO GRT-0198] Via related Steiner nodes: 13                                                                                       
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 2144                                                                                          
[INFO GRT-0112] Final usage 3D: 7973                                                                                                
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           16553           845            5.10%             0 /  0 /  0                                                       
Metal3           21674           673            3.11%             0 /  0 /  0                                                       
Metal4           16482             2            0.01%             0 /  0 /  0                                                       
Metal5           14202             1            0.01%             0 /  0 /  0                                                       
TopMetal1            720            20            2.78%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            69631          1541            2.21%             0 /  0 /  0                                                       
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 15964 um                                                                                          
[INFO GRT-0014] Routed nets: 668                                                                                                    
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Timing Repair Buffer                    112     834.62                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   666   11407.73                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/39-openroad-globalrouting/heichips25_pudding.def'…                 
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[18:20:03] VERBOSE  Running 'OpenROAD.CheckAntennas' at 'runs/RUN_2025-11-03_18-19-32/40-openroad-checkantennas'…       step.py:1140
[18:20:03] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:03] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/40-openroad-checkantennas/openroad-checkantennas.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[18:20:04] INFO     Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be       sequential.py:362
                    skipped.                                                                                                        
[18:20:04] INFO     Skipping step 'Repair Design (Post-Global Routing)'…                                           sequential.py:370
──────────────────────────────────────────────── Diodes on Ports Protection Routine ────────────────────────────────────────────────
[18:20:04] VERBOSE  Running 'Odb.DiodesOnPorts' at 'runs/RUN_2025-11-03_18-19-32/41-odb-diodesonports'…                 step.py:1140
[18:20:04] INFO     'DIODE_ON_PORTS' is set to 'none': skipping 'Odb.DiodesOnPorts'…                                      odb.py:771
[18:20:04] INFO     Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be        sequential.py:362
                    skipped.                                                                                                        
[18:20:04] INFO     Skipping step 'Heuristic Diode Insertion'…                                                     sequential.py:370
────────────────────────────────────────────────────────── Antenna Repair ──────────────────────────────────────────────────────────
[18:20:04] VERBOSE  Running 'OpenROAD.RepairAntennas' at 'runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas'…     step.py:1140
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[18:20:04] VERBOSE  Running 'DiodeInsertion' at                                                                         step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas/1-diodeinsertion'…                                     
[18:20:04] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:04] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 2                                                                                                           
[INFO GRT-0004] Blockages: 278                                                                                                      
[INFO GRT-0019] Found 0 clock nets.                                                                                                 
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 9                                                                                                   
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
Routing      Original      Derated      Resource                                                                                    
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        31337         16553          47.18%                                                                      
Metal3     Horizontal      38324         21674          43.45%                                                                      
Metal4     Vertical        31337         16482          47.40%                                                                      
Metal5     Horizontal      26234         14202          45.86%                                                                      
TopMetal1    Vertical         2463           720          70.77%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0101] Running extra iterations to remove overflow.                                                                        
[INFO GRT-0197] Via related to pin nodes: 1735                                                                                      
[INFO GRT-0198] Via related Steiner nodes: 13                                                                                       
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 2144                                                                                          
[INFO GRT-0112] Final usage 3D: 7973                                                                                                
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           16553           845            5.10%             0 /  0 /  0                                                       
Metal3           21674           673            3.11%             0 /  0 /  0                                                       
Metal4           16482             2            0.01%             0 /  0 /  0                                                       
Metal5           14202             1            0.01%             0 /  0 /  0                                                       
TopMetal1            720            20            2.78%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            69631          1541            2.21%             0 /  0 /  0                                                       
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 15964 um                                                                                          
[INFO GRT-0014] Routed nets: 668                                                                                                    
[INFO GRT-0006] Repairing antennas, iteration 1.                                                                                    
[INFO GRT-0012] Found 0 antenna violations.                                                                                         
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL            9978.0 u                                                                                                   
legalized HPWL          10187.2 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 305 instances                                                                                              
[INFO DPL-0021] HPWL before           10187.2 u                                                                                     
[INFO DPL-0022] HPWL after             9978.0 u                                                                                     
[INFO DPL-0023] HPWL delta               -2.1 %                                                                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 2                                                                                                           
[INFO GRT-0004] Blockages: 278                                                                                                      
[INFO GRT-0019] Found 0 clock nets.                                                                                                 
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 9                                                                                                   
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
Routing      Original      Derated      Resource                                                                                    
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        31337         16553          47.18%                                                                      
Metal3     Horizontal      38324         21674          43.45%                                                                      
Metal4     Vertical        31337         16482          47.40%                                                                      
Metal5     Horizontal      26234         14202          45.86%                                                                      
TopMetal1    Vertical         2463           720          70.77%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0101] Running extra iterations to remove overflow.                                                                        
[INFO GRT-0197] Via related to pin nodes: 1735                                                                                      
[INFO GRT-0198] Via related Steiner nodes: 13                                                                                       
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 2144                                                                                          
[INFO GRT-0112] Final usage 3D: 7973                                                                                                
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           16553           845            5.10%             0 /  0 /  0                                                       
Metal3           21674           673            3.11%             0 /  0 /  0                                                       
Metal4           16482             2            0.01%             0 /  0 /  0                                                       
Metal5           14202             1            0.01%             0 /  0 /  0                                                       
TopMetal1            720            20            2.78%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            69631          1541            2.21%             0 /  0 /  0                                                       
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 15964 um                                                                                          
[INFO GRT-0014] Routed nets: 668                                                                                                    
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Timing Repair Buffer                    112     834.62                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   666   11407.73                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.def'
…                                                                                                                                   
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[18:20:05] VERBOSE  Running 'OpenROAD.CheckAntennas' at                                                                 step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas/2-openroad-checkantennas'…                             
[18:20:05] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:05] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas/2-openroad-checkantennas/openroad-checkant             
                    ennas.log'…                                                                                                     
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[18:20:06] INFO     Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be      sequential.py:362
                    skipped.                                                                                                        
[18:20:06] INFO     Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…                            sequential.py:370
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[18:20:06] VERBOSE  Running 'OpenROAD.STAMidPNR-3' at 'runs/RUN_2025-11-03_18-19-32/43-openroad-stamidpnr-3'…           step.py:1140
[18:20:06] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:06] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/43-openroad-stamidpnr-3/openroad-stamidpnr-3.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────────────── Detailed Routing ─────────────────────────────────────────────────────────
[18:20:07] VERBOSE  Running 'OpenROAD.DetailedRouting' at 'runs/RUN_2025-11-03_18-19-32/44-openroad-detailedrouting'…   step.py:1140
[18:20:07] INFO     Running TritonRoute with 8 threads…                                                             openroad.py:1829
[18:20:07] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:07] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/44-openroad-detailedrouting/openroad-detailedrouting.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO ORD-0030] Using 8 thread(s).                                                                                                  
+ detailed_route -bottom_routing_layer Metal2 -top_routing_layer TopMetal1 -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/44-openroad-detailedrouting/drt-run-0/heichips25_pudding.drc        
[INFO DRT-0149] Reading tech and libs.                                                                                              
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont            openroad.py:287
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:287
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:287
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2            openroad.py:287
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3            openroad.py:287
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4            openroad.py:287
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:287
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:287
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:287
[18:20:07] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:287
                                                                                                                                    
Units:                1000                                                                                                          
Number of layers:     15                                                                                                            
Number of macros:     85                                                                                                            
Number of vias:       77                                                                                                            
Number of viarulegen: 6                                                                                                             
                                                                                                                                    
[INFO DRT-0150] Reading design.                                                                                                     
                                                                                                                                    
Design:                   heichips25_pudding                                                                                        
Die area:                 ( 0 0 ) ( 500000 200000 )                                                                                 
Number of track patterns: 14                                                                                                        
Number of DEF vias:       0                                                                                                         
Number of components:     666                                                                                                       
Number of terminals:      45                                                                                                        
Number of snets:          2                                                                                                         
Number of nets:           683                                                                                                       
                                                                                                                                    
[INFO DRT-0167] List of default vias:                                                                                               
Layer Via2                                                                                                                          
default via: Via2_YX                                                                                                                
Layer Via3                                                                                                                          
default via: Via3_XY                                                                                                                
Layer Via4                                                                                                                          
default via: Via4_YX                                                                                                                
Layer TopVia1                                                                                                                       
default via: TopVia1EWNS                                                                                                            
Layer TopVia2                                                                                                                       
default via: TopVia2EWNS                                                                                                            
[INFO DRT-0162] Library cell analysis.                                                                                              
[INFO DRT-0163] Instance analysis.                                                                                                  
[INFO DRT-0164] Number of unique instances = 16.                                                                                    
[INFO DRT-0168] Init region query.                                                                                                  
[INFO DRT-0024]   Complete GatPoly.                                                                                                 
[INFO DRT-0024]   Complete Cont.                                                                                                    
[INFO DRT-0024]   Complete Metal1.                                                                                                  
[INFO DRT-0024]   Complete Via1.                                                                                                    
[INFO DRT-0024]   Complete Metal2.                                                                                                  
[INFO DRT-0024]   Complete Via2.                                                                                                    
[INFO DRT-0024]   Complete Metal3.                                                                                                  
[INFO DRT-0024]   Complete Via3.                                                                                                    
[INFO DRT-0024]   Complete Metal4.                                                                                                  
[INFO DRT-0024]   Complete Via4.                                                                                                    
[INFO DRT-0024]   Complete Metal5.                                                                                                  
[INFO DRT-0024]   Complete TopVia1.                                                                                                 
[INFO DRT-0024]   Complete TopMetal1.                                                                                               
[INFO DRT-0024]   Complete TopVia2.                                                                                                 
[INFO DRT-0024]   Complete TopMetal2.                                                                                               
[INFO DRT-0033] GatPoly shape region query size = 2.                                                                                
[INFO DRT-0033] Cont shape region query size = 0.                                                                                   
[INFO DRT-0033] Metal1 shape region query size = 8317.                                                                              
[INFO DRT-0033] Via1 shape region query size = 5270.                                                                                
[INFO DRT-0033] Metal2 shape region query size = 2772.                                                                              
[INFO DRT-0033] Via2 shape region query size = 5270.                                                                                
[INFO DRT-0033] Metal3 shape region query size = 2157.                                                                              
[INFO DRT-0033] Via3 shape region query size = 5270.                                                                                
[INFO DRT-0033] Metal4 shape region query size = 2110.                                                                              
[INFO DRT-0033] Via4 shape region query size = 5270.                                                                                
[INFO DRT-0033] Metal5 shape region query size = 3192.                                                                              
[INFO DRT-0033] TopVia1 shape region query size = 2784.                                                                             
[INFO DRT-0033] TopMetal1 shape region query size = 1658.                                                                           
[INFO DRT-0033] TopVia2 shape region query size = 480.                                                                              
[INFO DRT-0033] TopMetal2 shape region query size = 516.                                                                            
[INFO DRT-0165] Start pin access.                                                                                                   
[INFO DRT-0078]   Complete 586 pins.                                                                                                
[INFO DRT-0081]   Complete 14 unique inst patterns.                                                                                 
[INFO DRT-0084]   Complete 246 groups.                                                                                              
#scanned instances     = 666                                                                                                        
#unique  instances     = 16                                                                                                         
#stdCellGenAp          = 426                                                                                                        
#stdCellValidPlanarAp  = 0                                                                                                          
#stdCellValidViaAp     = 362                                                                                                        
#stdCellPinNoAp        = 0                                                                                                          
#stdCellPinCnt         = 1320                                                                                                       
#instTermValidViaApCnt = 0                                                                                                          
#macroGenAp            = 3168                                                                                                       
#macroValidPlanarAp    = 3168                                                                                                       
#macroValidViaAp       = 0                                                                                                          
#macroNoAp             = 0                                                                                                          
[INFO DRT-0166] Complete pin access.                                                                                                
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:07, memory = 99.77 (MB), peak = 99.77 (MB)                                
                                                                                                                                    
[INFO DRT-0157] Number of guides:     2695                                                                                          
                                                                                                                                    
[INFO DRT-0169] Post process guides.                                                                                                
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6300 ;                                                                                     
[INFO DRT-0177] GCELLGRID Y 0 DO 31 STEP 6300 ;                                                                                     
[INFO DRT-0028]   Complete GatPoly.                                                                                                 
[INFO DRT-0028]   Complete Cont.                                                                                                    
[INFO DRT-0028]   Complete Metal1.                                                                                                  
[INFO DRT-0028]   Complete Via1.                                                                                                    
[INFO DRT-0028]   Complete Metal2.                                                                                                  
[INFO DRT-0028]   Complete Via2.                                                                                                    
[INFO DRT-0028]   Complete Metal3.                                                                                                  
[INFO DRT-0028]   Complete Via3.                                                                                                    
[INFO DRT-0028]   Complete Metal4.                                                                                                  
[INFO DRT-0028]   Complete Via4.                                                                                                    
[INFO DRT-0028]   Complete Metal5.                                                                                                  
[INFO DRT-0028]   Complete TopVia1.                                                                                                 
[INFO DRT-0028]   Complete TopMetal1.                                                                                               
[INFO DRT-0028]   Complete TopVia2.                                                                                                 
[INFO DRT-0028]   Complete TopMetal2.                                                                                               
[INFO DRT-0178] Init guide query.                                                                                                   
[INFO DRT-0035]   Complete GatPoly (guide).                                                                                         
[INFO DRT-0035]   Complete Cont (guide).                                                                                            
[INFO DRT-0035]   Complete Metal1 (guide).                                                                                          
[INFO DRT-0035]   Complete Via1 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal2 (guide).                                                                                          
[INFO DRT-0035]   Complete Via2 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal3 (guide).                                                                                          
[INFO DRT-0035]   Complete Via3 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal4 (guide).                                                                                          
[INFO DRT-0035]   Complete Via4 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal5 (guide).                                                                                          
[INFO DRT-0035]   Complete TopVia1 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal1 (guide).                                                                                       
[INFO DRT-0035]   Complete TopVia2 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal2 (guide).                                                                                       
[INFO DRT-0036] GatPoly guide region query size = 0.                                                                                
[INFO DRT-0036] Cont guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal1 guide region query size = 956.                                                                               
[INFO DRT-0036] Via1 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal2 guide region query size = 1053.                                                                              
[INFO DRT-0036] Via2 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal3 guide region query size = 364.                                                                               
[INFO DRT-0036] Via3 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal4 guide region query size = 8.                                                                                 
[INFO DRT-0036] Via4 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal5 guide region query size = 7.                                                                                 
[INFO DRT-0036] TopVia1 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal1 guide region query size = 4.                                                                              
[INFO DRT-0036] TopVia2 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal2 guide region query size = 0.                                                                              
[INFO DRT-0179] Init gr pin query.                                                                                                  
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 101.07 (MB), peak = 101.07 (MB)                              
[INFO DRT-0245] skipped writing guide updates to database.                                                                          
[INFO DRT-0185] Post process initialize RPin region query.                                                                          
[INFO DRT-0181] Start track assignment.                                                                                             
[INFO DRT-0184] Done with 1065 vertical wires in 2 frboxes and 1327 horizontal wires in 1 frboxes.                                  
[INFO DRT-0186] Done with 252 vertical wires in 2 frboxes and 129 horizontal wires in 1 frboxes.                                    
[INFO DRT-0182] Complete track assignment.                                                                                          
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 116.70 (MB), peak = 116.70 (MB)                              
[INFO DRT-0187] Start routing data preparation.                                                                                     
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 117.21 (MB), peak = 117.21 (MB)                              
[INFO DRT-0194] Start detail routing.                                                                                               
[INFO DRT-0195] Start 0th optimization iteration.                                                                                   
Completing 10% with 0 violations.                                                                                                   
elapsed time = 00:00:00, memory = 122.72 (MB).                                                                                      
Completing 20% with 0 violations.                                                                                                   
elapsed time = 00:00:00, memory = 150.47 (MB).                                                                                      
Completing 30% with 0 violations.                                                                                                   
elapsed time = 00:00:01, memory = 132.91 (MB).                                                                                      
Completing 40% with 19 violations.                                                                                                  
elapsed time = 00:00:01, memory = 165.53 (MB).                                                                                      
Completing 50% with 19 violations.                                                                                                  
elapsed time = 00:00:01, memory = 145.30 (MB).                                                                                      
Completing 60% with 51 violations.                                                                                                  
elapsed time = 00:00:01, memory = 150.68 (MB).                                                                                      
Completing 70% with 51 violations.                                                                                                  
elapsed time = 00:00:01, memory = 151.93 (MB).                                                                                      
Completing 80% with 51 violations.                                                                                                  
elapsed time = 00:00:01, memory = 157.93 (MB).                                                                                      
Completing 90% with 59 violations.                                                                                                  
elapsed time = 00:00:01, memory = 172.05 (MB).                                                                                      
Completing 100% with 72 violations.                                                                                                 
elapsed time = 00:00:02, memory = 165.12 (MB).                                                                                      
[INFO DRT-0199]   Number of violations = 89.                                                                                        
Viol/Layer        Via1 Metal2 Metal3                                                                                                
Metal Spacing        0     40      0                                                                                                
Recheck              0     16      1                                                                                                
Short                3     28      1                                                                                                
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:02, memory = 571.25 (MB), peak = 571.25 (MB)                              
Total wire length = 9929 um.                                                                                                        
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 5599 um.                                                                                        
Total wire length on LAYER Metal3 = 4177 um.                                                                                        
Total wire length on LAYER Metal4 = 20 um.                                                                                          
Total wire length on LAYER Metal5 = 8 um.                                                                                           
Total wire length on LAYER TopMetal1 = 124 um.                                                                                      
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 2384.                                                                                                        
Up-via summary (total 2384):                                                                                                        
                                                                                                                                    
------------------                                                                                                                  
GatPoly       0                                                                                                                     
Metal1    1324                                                                                                                      
Metal2    1029                                                                                                                      
Metal3      17                                                                                                                      
Metal4       7                                                                                                                      
Metal5       7                                                                                                                      
TopMetal1       0                                                                                                                   
------------------                                                                                                                  
2384                                                                                                                                
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 1st optimization iteration.                                                                                   
Completing 10% with 89 violations.                                                                                                  
elapsed time = 00:00:00, memory = 577.12 (MB).                                                                                      
Completing 20% with 89 violations.                                                                                                  
elapsed time = 00:00:00, memory = 580.87 (MB).                                                                                      
Completing 30% with 89 violations.                                                                                                  
elapsed time = 00:00:00, memory = 582.62 (MB).                                                                                      
Completing 40% with 86 violations.                                                                                                  
elapsed time = 00:00:00, memory = 598.50 (MB).                                                                                      
Completing 50% with 86 violations.                                                                                                  
elapsed time = 00:00:01, memory = 583.39 (MB).                                                                                      
Completing 60% with 50 violations.                                                                                                  
elapsed time = 00:00:01, memory = 583.39 (MB).                                                                                      
Completing 70% with 50 violations.                                                                                                  
elapsed time = 00:00:01, memory = 586.39 (MB).                                                                                      
Completing 80% with 50 violations.                                                                                                  
elapsed time = 00:00:01, memory = 586.89 (MB).                                                                                      
Completing 90% with 48 violations.                                                                                                  
elapsed time = 00:00:01, memory = 595.02 (MB).                                                                                      
Completing 100% with 18 violations.                                                                                                 
elapsed time = 00:00:01, memory = 587.03 (MB).                                                                                      
[INFO DRT-0199]   Number of violations = 18.                                                                                        
Viol/Layer      Metal2                                                                                                              
Metal Spacing       11                                                                                                              
Short                7                                                                                                              
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:02, memory = 587.16 (MB), peak = 598.62 (MB)                              
Total wire length = 9918 um.                                                                                                        
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 5568 um.                                                                                        
Total wire length on LAYER Metal3 = 4196 um.                                                                                        
Total wire length on LAYER Metal4 = 23 um.                                                                                          
Total wire length on LAYER Metal5 = 13 um.                                                                                          
Total wire length on LAYER TopMetal1 = 115 um.                                                                                      
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 2379.                                                                                                        
Up-via summary (total 2379):                                                                                                        
                                                                                                                                    
------------------                                                                                                                  
GatPoly       0                                                                                                                     
Metal1    1321                                                                                                                      
Metal2    1034                                                                                                                      
Metal3      11                                                                                                                      
Metal4       7                                                                                                                      
Metal5       6                                                                                                                      
TopMetal1       0                                                                                                                   
------------------                                                                                                                  
2379                                                                                                                                
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 2nd optimization iteration.                                                                                   
Completing 10% with 18 violations.                                                                                                  
elapsed time = 00:00:00, memory = 587.16 (MB).                                                                                      
Completing 20% with 18 violations.                                                                                                  
elapsed time = 00:00:00, memory = 587.53 (MB).                                                                                      
Completing 30% with 18 violations.                                                                                                  
elapsed time = 00:00:00, memory = 588.03 (MB).                                                                                      
Completing 40% with 18 violations.                                                                                                  
elapsed time = 00:00:00, memory = 588.03 (MB).                                                                                      
Completing 50% with 18 violations.                                                                                                  
elapsed time = 00:00:00, memory = 588.03 (MB).                                                                                      
Completing 60% with 17 violations.                                                                                                  
elapsed time = 00:00:00, memory = 588.03 (MB).                                                                                      
Completing 70% with 17 violations.                                                                                                  
elapsed time = 00:00:00, memory = 588.03 (MB).                                                                                      
Completing 80% with 20 violations.                                                                                                  
elapsed time = 00:00:00, memory = 596.28 (MB).                                                                                      
Completing 90% with 20 violations.                                                                                                  
elapsed time = 00:00:00, memory = 596.28 (MB).                                                                                      
Completing 100% with 17 violations.                                                                                                 
elapsed time = 00:00:01, memory = 600.66 (MB).                                                                                      
[INFO DRT-0199]   Number of violations = 17.                                                                                        
Viol/Layer      Metal2                                                                                                              
Metal Spacing       12                                                                                                              
Short                5                                                                                                              
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:01, memory = 600.66 (MB), peak = 600.66 (MB)                              
Total wire length = 9930 um.                                                                                                        
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 5577 um.                                                                                        
Total wire length on LAYER Metal3 = 4191 um.                                                                                        
Total wire length on LAYER Metal4 = 25 um.                                                                                          
Total wire length on LAYER Metal5 = 19 um.                                                                                          
Total wire length on LAYER TopMetal1 = 116 um.                                                                                      
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 2368.                                                                                                        
Up-via summary (total 2368):                                                                                                        
                                                                                                                                    
------------------                                                                                                                  
GatPoly       0                                                                                                                     
Metal1    1321                                                                                                                      
Metal2    1021                                                                                                                      
Metal3      12                                                                                                                      
Metal4       8                                                                                                                      
Metal5       6                                                                                                                      
TopMetal1       0                                                                                                                   
------------------                                                                                                                  
2368                                                                                                                                
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 3rd optimization iteration.                                                                                   
Completing 10% with 17 violations.                                                                                                  
elapsed time = 00:00:00, memory = 600.66 (MB).                                                                                      
Completing 20% with 17 violations.                                                                                                  
elapsed time = 00:00:00, memory = 600.66 (MB).                                                                                      
Completing 30% with 17 violations.                                                                                                  
elapsed time = 00:00:00, memory = 600.66 (MB).                                                                                      
Completing 40% with 12 violations.                                                                                                  
elapsed time = 00:00:00, memory = 600.66 (MB).                                                                                      
Completing 50% with 12 violations.                                                                                                  
elapsed time = 00:00:01, memory = 601.28 (MB).                                                                                      
Completing 60% with 1 violations.                                                                                                   
elapsed time = 00:00:01, memory = 601.28 (MB).                                                                                      
Completing 70% with 1 violations.                                                                                                   
elapsed time = 00:00:01, memory = 601.28 (MB).                                                                                      
Completing 80% with 1 violations.                                                                                                   
elapsed time = 00:00:01, memory = 601.28 (MB).                                                                                      
Completing 90% with 1 violations.                                                                                                   
elapsed time = 00:00:01, memory = 601.28 (MB).                                                                                      
Completing 100% with 0 violations.                                                                                                  
elapsed time = 00:00:01, memory = 602.53 (MB).                                                                                      
[INFO DRT-0199]   Number of violations = 0.                                                                                         
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 602.53 (MB), peak = 602.53 (MB)                              
Total wire length = 9929 um.                                                                                                        
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 5571 um.                                                                                        
Total wire length on LAYER Metal3 = 4191 um.                                                                                        
Total wire length on LAYER Metal4 = 31 um.                                                                                          
Total wire length on LAYER Metal5 = 19 um.                                                                                          
Total wire length on LAYER TopMetal1 = 116 um.                                                                                      
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 2373.                                                                                                        
Up-via summary (total 2373):                                                                                                        
                                                                                                                                    
------------------                                                                                                                  
GatPoly       0                                                                                                                     
Metal1    1321                                                                                                                      
Metal2    1024                                                                                                                      
Metal3      14                                                                                                                      
Metal4       8                                                                                                                      
Metal5       6                                                                                                                      
TopMetal1       0                                                                                                                   
------------------                                                                                                                  
2373                                                                                                                                
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0198] Complete detail routing.                                                                                            
Total wire length = 9929 um.                                                                                                        
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 5571 um.                                                                                        
Total wire length on LAYER Metal3 = 4191 um.                                                                                        
Total wire length on LAYER Metal4 = 31 um.                                                                                          
Total wire length on LAYER Metal5 = 19 um.                                                                                          
Total wire length on LAYER TopMetal1 = 116 um.                                                                                      
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 2373.                                                                                                        
Up-via summary (total 2373):                                                                                                        
                                                                                                                                    
------------------                                                                                                                  
GatPoly       0                                                                                                                     
Metal1    1321                                                                                                                      
Metal2    1024                                                                                                                      
Metal3      14                                                                                                                      
Metal4       8                                                                                                                      
Metal5       6                                                                                                                      
TopMetal1       0                                                                                                                   
------------------                                                                                                                  
2373                                                                                                                                
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:08, memory = 602.53 (MB), peak = 602.53 (MB)                              
                                                                                                                                    
[INFO DRT-0180] Post processing.                                                                                                    
[INFO] Skipping post-DRT antenna repair: DRT_ANTENNA_REPAIR_ITERS set to 0.                                                         
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Buffer                                  280    2032.13                                                                              
Timing Repair Buffer                    112     834.62                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                   666   11407.73                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/44-openroad-detailedrouting/heichips25_pudding.odb'…               
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/44-openroad-detailedrouting/heichips25_pudding.nl.v'…              
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/44-openroad-detailedrouting/heichips25_pudding.pnl.v'…             
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/44-openroad-detailedrouting/heichips25_pudding.def'…               
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/44-openroad-detailedrouting/heichips25_pudding.sdc'…               
─────────────────────────────────────────────────────── Remove Obstructions ────────────────────────────────────────────────────────
[18:20:24] VERBOSE  Running 'Odb.RemoveRoutingObstructions' at                                                          step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/45-odb-removeroutingobstructions'…                                                
[18:20:24] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…                      odb.py:559
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[18:20:24] VERBOSE  Running 'OpenROAD.CheckAntennas-1' at 'runs/RUN_2025-11-03_18-19-32/46-openroad-checkantennas-1'…   step.py:1140
[18:20:24] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:24] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/46-openroad-checkantennas-1/openroad-checkantennas-1.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/44-openroad-detailedrouting/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
─────────────────────────────────────────────────── Routing Design Rule Checker ────────────────────────────────────────────────────
[18:20:24] VERBOSE  Running 'Checker.TrDRC' at 'runs/RUN_2025-11-03_18-19-32/47-checker-trdrc'…                         step.py:1140
[18:20:24] INFO     Check for Routing DRC errors clear.                                                               checker.py:132
───────────────────────────────────────────────────── Report Disconnected Pins ─────────────────────────────────────────────────────
[18:20:24] VERBOSE  Running 'Odb.ReportDisconnectedPins' at                                                             step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/48-odb-reportdisconnectedpins'…                                                   
[18:20:24] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/48-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'…                    
Found 15 disconnected pin(s), of which 0 are critical.                                                                              
──────────────────────────────────────────────────── Disconnected Pins Checker ─────────────────────────────────────────────────────
[18:20:25] VERBOSE  Running 'Checker.DisconnectedPins' at 'runs/RUN_2025-11-03_18-19-32/49-checker-disconnectedpins'…   step.py:1140
[18:20:25] INFO     Check for critical disconnected pins clear.                                                       checker.py:132
──────────────────────────────────────────────────────── Report Wire Length ────────────────────────────────────────────────────────
[18:20:25] VERBOSE  Running 'Odb.ReportWireLength' at 'runs/RUN_2025-11-03_18-19-32/50-odb-reportwirelength'…           step.py:1140
[18:20:25] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/50-odb-reportwirelength/odb-reportwirelength.log'…                                
────────────────────────────────────────────────── Wire Length Threshold Checker ───────────────────────────────────────────────────
[18:20:26] VERBOSE  Running 'Checker.WireLength' at 'runs/RUN_2025-11-03_18-19-32/51-checker-wirelength'…               step.py:1140
[18:20:26] WARNING  Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.            checker.py:109
────────────────────────────────────────────────────────── Fill Insertion ──────────────────────────────────────────────────────────
[18:20:26] VERBOSE  Running 'OpenROAD.FillInsertion' at 'runs/RUN_2025-11-03_18-19-32/52-openroad-fillinsertion'…       step.py:1140
[18:20:26] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:26] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/52-openroad-fillinsertion/openroad-fillinsertion.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/48-odb-reportdisconnectedpins/heichips25_pudding.odb'…             
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
sg13g2_decap_* sg13g2_fill_1 sg13g2_fill_2                                                                                          
[INFO DPL-0001] Placed 6478 filler instances.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7045.91                                                                              
Fill cell                              6478   79517.89                                                                              
Buffer                                  280    2032.13                                                                              
Timing Repair Buffer                    112     834.62                                                                              
Inverter                                264    1437.00                                                                              
Multi-Input combinational cell            8      58.06                                                                              
Total                                  7144   90925.62                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/52-openroad-fillinsertion/heichips25_pudding.odb'…                 
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/52-openroad-fillinsertion/heichips25_pudding.nl.v'…                
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/52-openroad-fillinsertion/heichips25_pudding.pnl.v'…               
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/52-openroad-fillinsertion/heichips25_pudding.def'…                 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/52-openroad-fillinsertion/heichips25_pudding.sdc'…                 
────────────────────────────────────────────────── Generate Cell Frequency Tables ──────────────────────────────────────────────────
[18:20:27] VERBOSE  Running 'Odb.CellFrequencyTables' at 'runs/RUN_2025-11-03_18-19-32/53-odb-cellfrequencytables'…     step.py:1140
[18:20:27] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/53-odb-cellfrequencytables/buffer_list.txt'…    step.py:1340
sg13g2_buf_1                                                                                                                        
sg13g2_buf_16                                                                                                                       
sg13g2_buf_2                                                                                                                        
sg13g2_buf_4                                                                                                                        
sg13g2_buf_8                                                                                                                        
sg13g2_dlygate4sd1_1                                                                                                                
sg13g2_dlygate4sd2_1                                                                                                                
sg13g2_dlygate4sd3_1                                                                                                                
[18:20:27] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/53-odb-cellfrequencytables/odb-cellfrequencytables.log'…                          
Cells by Master                                                                                                                     
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Cell                                                 ┃ Count                 ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
│ dac128module                                         │ 2                     │                                                    
│ sg13g2_buf_1                                         │ 380                   │                                                    
│ sg13g2_buf_2                                         │ 12                    │                                                    
│ sg13g2_decap_4                                       │ 35                    │                                                    
│ sg13g2_decap_8                                       │ 6192                  │                                                    
│ sg13g2_fill_1                                        │ 160                   │                                                    
│ sg13g2_fill_2                                        │ 91                    │                                                    
│ sg13g2_inv_1                                         │ 264                   │                                                    
│ sg13g2_tiehi                                         │ 8                     │                                                    
└──────────────────────────────────────────────────────┴───────────────────────┘                                                    
Cells by Function                                                                                                                   
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Cell Function                                       ┃ Count                  ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
└─────────────────────────────────────────────────────┴────────────────────────┘                                                    
Cells by SCL                                                                                                                        
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ SCL                             ┃ Count                                      ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
└─────────────────────────────────┴────────────────────────────────────────────┘                                                    
Buffers by Cell Master                                                                                                              
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Buffer                                             ┃ Count                   ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
│ sg13g2_buf_1                                       │ 380                     │                                                    
│ sg13g2_buf_2                                       │ 12                      │                                                    
└────────────────────────────────────────────────────┴─────────────────────────┘                                                    
─────────────────────────────────────────── Parasitic Resistance/Capacitance Extraction ────────────────────────────────────────────
[18:20:28] VERBOSE  Running 'OpenROAD.RCX' at 'runs/RUN_2025-11-03_18-19-32/54-openroad-rcx'…                           step.py:1140
[18:20:28] INFO     Running RCX for corners matching nom_*                                                          openroad.py:1972
                    (/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/54-openroad-rcx/nom/rcx.log)…                  
[18:20:28] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/54-openroad-rcx/nom/rcx.log'…                   step.py:1340
[18:20:29] INFO     Finished RCX for corners matching nom_*.                                                        openroad.py:1981
──────────────────────────────────────────────── Static Timing Analysis (Post-PnR) ─────────────────────────────────────────────────
[18:20:29] VERBOSE  Running 'OpenROAD.STAPostPNR' at 'runs/RUN_2025-11-03_18-19-32/55-openroad-stapostpnr'…             step.py:1140
[18:20:29] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:20:29] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:710
[18:20:29] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[18:20:29] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:710
[18:20:29] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:29] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:710
[18:20:29] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/55-openroad-stapostpnr/nom_fast_1p32V_m40C/sta.log'…                              
[18:20:29] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/55-openroad-stapostpnr/nom_slow_1p08V_125C/sta.log'…                              
[18:20:29] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/55-openroad-stapostpnr/nom_typ_1p20V_25C/sta.log'…                                
[18:20:29] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:725
[18:20:29] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:725
[18:20:29] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:725
[18:20:29] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/55-openroad-stapostpnr/nom_fast_1p32V_m40C/filter_unannotated.log'…               
[18:20:29] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/55-openroad-stapostpnr/nom_typ_1p20V_25C/filter_unannotated.log'…                 
[18:20:29] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/55-openroad-stapostpnr/nom_slow_1p08V_125C/filter_unannotated.log'…               
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_fast_1p32V_m40C  │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_slow_1p08V_125C  │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_typ_1p20V_25C    │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Generate IR Drop Report ──────────────────────────────────────────────────────
[18:20:30] VERBOSE  Running 'OpenROAD.IRDropReport' at 'runs/RUN_2025-11-03_18-19-32/56-openroad-irdropreport'…         step.py:1140
[18:20:30] WARNING  'VSRC_LOC_FILES' was not given a value, which may make the results of IR drop analysis          openroad.py:2072
                    inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this                    
                    warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.                                                 
[18:20:30] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[18:20:30] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/56-openroad-irdropreport/openroad-irdropreport.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/53-odb-cellfrequencytables/heichips25_pudding.odb'…                
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Using voltage extracted from lib (1.2V) for power nets and 0V for ground nets…                                               
[18:20:34] VERBOSE  + analyze_power_grid -net VPWR -voltage_file                                                    openroad.py:2084
                    /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/56-openroad-irdropreport/net-VP                 
                    WR.csv                                                                                                          
                    [INFO PSM-0040] All shapes on net VPWR are connected.                                                           
                    ########## IR report #################                                                                          
                    Net              : VPWR                                                                                         
                    Corner           : nom_typ_1p20V_25C                                                                            
                    Supply voltage   : 1.20e+00 V                                                                                   
                    Worstcase voltage: 1.20e+00 V                                                                                   
                    Average voltage  : 1.20e+00 V                                                                                   
                    Average IR drop  : 5.58e-06 V                                                                                   
                    Worstcase IR drop: 2.07e-04 V                                                                                   
                    Percentage drop  : 0.02 %                                                                                       
                    ######################################                                                                          
                    + analyze_power_grid -net VGND -voltage_file                                                                    
                    /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/56-openroad-irdropreport/net-VG                 
                    ND.csv                                                                                                          
                    [INFO PSM-0040] All shapes on net VGND are connected.                                                           
                    ########## IR report #################                                                                          
                    Net              : VGND                                                                                         
                    Corner           : nom_typ_1p20V_25C                                                                            
                    Supply voltage   : 0.00e+00 V                                                                                   
                    Worstcase voltage: 2.06e-04 V                                                                                   
                    Average voltage  : 4.68e-06 V                                                                                   
                    Average IR drop  : 4.68e-06 V                                                                                   
                    Worstcase IR drop: 2.06e-04 V                                                                                   
                    Percentage drop  : 0.02 %                                                                                       
                    ######################################                                                                          
                                                                                                                                    
───────────────────────────────────────────────────── GDSII Stream Out (Magic) ─────────────────────────────────────────────────────
[18:20:34] VERBOSE  Running 'Magic.StreamOut' at 'runs/RUN_2025-11-03_18-19-32/57-magic-streamout'…                     step.py:1140
[18:20:34] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/57-magic-streamout/dac128module.get_bbox.log'…  step.py:1340
                                                                                                                                    
Magic 8.3 revision 528 - Compiled on Sat Jun 21 19:19:56 UTC 2025.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
fillfet sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pad seal thruvia   
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading                                                                                                                             
"/nix/store/3x0iz65q90laa2wjrvxaqx13fnzp1abs-python3-3.12.10-env/lib/python3.12/site-packages/librelane/scripts/magic/wrapper.tcl"  
from command line.                                                                                                                  
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 6.0                                                                                            
Library name: LIB                                                                                                                   
Reading "$$$CONTEXT_INFO$$$".                                                                                                       
Reading "via_stack$2$1".                                                                                                            
Reading "via_stack$3".                                                                                                              
Reading "FEOL$contacts$9$1".                                                                                                        
Reading "via_stack$1$1$1".                                                                                                          
Reading "FEOL$contacts$3$2$1".                                                                                                      
Reading "FEOL$contacts$1$1$1".                                                                                                      
Reading "FEOL$contacts$1$2".                                                                                                        
Reading "FEOL$contacts$4$1".                                                                                                        
Reading "FEOL$contacts$5$1".                                                                                                        
Reading "FEOL$contacts$7$1".                                                                                                        
Reading "FEOL$contacts$6$1".                                                                                                        
Reading "DAC_SW".                                                                                                                   
Reading "NONOVERLAP".                                                                                                               
Reading "via_stack$6$2$1".                                                                                                          
Reading "via_stack$7$1$1".                                                                                                          
Reading "via_stack$4$1".                                                                                                            
Reading "PCSOURCE2U".                                                                                                               
Reading "CASCODEDRIVE".                                                                                                             
Reading "via_stack$9$1".                                                                                                            
Reading "via_stack$6".                                                                                                              
Reading "via_stack$5".                                                                                                              
Reading "FEOL$contacts$8".                                                                                                          
Reading "FEOL$contacts$3$1".                                                                                                        
Reading "UNITSOURCE2U".                                                                                                             
Reading "CASCODEBIAS".                                                                                                              
Reading "via_stack$4".                                                                                                              
Reading "DAC2U64OUT2IN".                                                                                                            
Reading "via_stack".                                                                                                                
Reading "dac2u128out4in".                                                                                                           
Reading "dac128module_vss_strap".                                                                                                   
Reading "dac128module_vdd_strap".                                                                                                   
Reading "dac128module_pins".                                                                                                        
Reading "dac128module".                                                                                                             
[18:20:35] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/57-magic-streamout/magic-streamout.log'…        step.py:1340
                                                                                                                                    
Magic 8.3 revision 528 - Compiled on Sat Jun 21 19:19:56 UTC 2025.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
fillfet sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pad seal thruvia   
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading                                                                                                                             
"/nix/store/3x0iz65q90laa2wjrvxaqx13fnzp1abs-python3-3.12.10-env/lib/python3.12/site-packages/librelane/scripts/magic/wrapper.tcl"  
from command line.                                                                                                                  
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_stdcell                                                                                                        
Reading "sg13g2_a21o_1".                                                                                                            
Reading "sg13g2_a21o_2".                                                                                                            
Reading "sg13g2_a21oi_1".                                                                                                           
CIF file read warning: CIF style sg13g2(): units rescaled by factor of 5 / 1                                                        
Reading "sg13g2_a21oi_2".                                                                                                           
Reading "sg13g2_a221oi_1".                                                                                                          
Reading "sg13g2_a22oi_1".                                                                                                           
Reading "sg13g2_and2_1".                                                                                                            
Reading "sg13g2_and2_2".                                                                                                            
Reading "sg13g2_and3_1".                                                                                                            
Reading "sg13g2_and3_2".                                                                                                            
Reading "sg13g2_and4_1".                                                                                                            
Reading "sg13g2_and4_2".                                                                                                            
Reading "sg13g2_antennanp".                                                                                                         
Reading "sg13g2_buf_1".                                                                                                             
Reading "sg13g2_buf_16".                                                                                                            
Reading "sg13g2_buf_2".                                                                                                             
Reading "sg13g2_buf_4".                                                                                                             
Reading "sg13g2_buf_8".                                                                                                             
Reading "sg13g2_decap_4".                                                                                                           
Reading "sg13g2_decap_8".                                                                                                           
Reading "sg13g2_dfrbp_1".                                                                                                           
Reading "sg13g2_dfrbp_2".                                                                                                           
Reading "sg13g2_dfrbpq_1".                                                                                                          
Reading "sg13g2_dfrbpq_2".                                                                                                          
Reading "sg13g2_dlhq_1".                                                                                                            
Reading "sg13g2_dlhr_1".                                                                                                            
Reading "sg13g2_dlhrq_1".                                                                                                           
Reading "sg13g2_dllr_1".                                                                                                            
Reading "sg13g2_dllrq_1".                                                                                                           
Reading "sg13g2_dlygate4sd1_1".                                                                                                     
Reading "sg13g2_dlygate4sd2_1".                                                                                                     
Reading "sg13g2_dlygate4sd3_1".                                                                                                     
Reading "sg13g2_ebufn_2".                                                                                                           
Reading "sg13g2_ebufn_4".                                                                                                           
Reading "sg13g2_ebufn_8".                                                                                                           
Reading "sg13g2_einvn_2".                                                                                                           
Reading "sg13g2_einvn_4".                                                                                                           
Reading "sg13g2_einvn_8".                                                                                                           
Reading "sg13g2_fill_1".                                                                                                            
Reading "sg13g2_fill_2".                                                                                                            
Reading "sg13g2_fill_4".                                                                                                            
Reading "sg13g2_fill_8".                                                                                                            
Reading "sg13g2_inv_1".                                                                                                             
Reading "sg13g2_inv_16".                                                                                                            
Reading "sg13g2_inv_2".                                                                                                             
Reading "sg13g2_inv_4".                                                                                                             
Reading "sg13g2_inv_8".                                                                                                             
Reading "sg13g2_lgcp_1".                                                                                                            
Reading "sg13g2_mux2_1".                                                                                                            
Reading "sg13g2_mux2_2".                                                                                                            
Reading "sg13g2_mux4_1".                                                                                                            
Reading "sg13g2_nand2_1".                                                                                                           
Reading "sg13g2_nand2_2".                                                                                                           
Reading "sg13g2_nand2b_1".                                                                                                          
Reading "sg13g2_nand2b_2".                                                                                                          
Reading "sg13g2_nand3_1".                                                                                                           
Reading "sg13g2_nand3b_1".                                                                                                          
Reading "sg13g2_nand4_1".                                                                                                           
Reading "sg13g2_nor2_1".                                                                                                            
Reading "sg13g2_nor2_2".                                                                                                            
Reading "sg13g2_nor2b_1".                                                                                                           
Reading "sg13g2_nor2b_2".                                                                                                           
Reading "sg13g2_nor3_1".                                                                                                            
Reading "sg13g2_nor3_2".                                                                                                            
Reading "sg13g2_nor4_1".                                                                                                            
Reading "sg13g2_nor4_2".                                                                                                            
Reading "sg13g2_o21ai_1".                                                                                                           
Reading "sg13g2_or2_1".                                                                                                             
Reading "sg13g2_or2_2".                                                                                                             
Reading "sg13g2_or3_1".                                                                                                             
Reading "sg13g2_or3_2".                                                                                                             
Reading "sg13g2_or4_1".                                                                                                             
Reading "sg13g2_or4_2".                                                                                                             
Reading "sg13g2_sdfbbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_2".                                                                                                          
Reading "sg13g2_sdfrbpq_1".                                                                                                         
Reading "sg13g2_sdfrbpq_2".                                                                                                         
Reading "sg13g2_sighold".                                                                                                           
Reading "sg13g2_slgcp_1".                                                                                                           
Reading "sg13g2_tiehi".                                                                                                             
Reading "sg13g2_tielo".                                                                                                             
Reading "sg13g2_xnor2_1".                                                                                                           
Reading "sg13g2_xor2_1".                                                                                                            
Cell dac128module couldn't be read                                                                                                  
No such file or directory                                                                                                           
Creating new cell                                                                                                                   
{FIXED_BBOX 0 -14 26760 5252} {GDS_FILE /home/cmaier/EDA/PUDDING/gds/dac128module.gds} {GDS_START 0} {LEFview true}                 
> set GDS_FILE of dac128module to /home/cmaier/EDA/PUDDING/gds/dac128module.gds                                                     
Cell (NEWCELL) couldn't be read                                                                                                     
No such file or directory                                                                                                           
Creating new cell                                                                                                                   
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef                                                                                                                             
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef.                                                                                                                            
This action cannot be undone.                                                                                                       
LEF read, Line 79 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                                
LEF read, Line 80 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                              
LEF read, Line 81 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                            
LEF read, Line 87 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                    
LEF read, Line 91 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                           
LEF read, Line 92 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                       
LEF read, Line 121 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 122 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 123 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 129 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 134 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 135 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 163 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 171 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 176 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 177 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 213 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 218 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 219 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 254 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 259 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 260 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 286 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 287 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 288 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 293 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 294 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 320 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 321 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 322 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 327 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 328 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read: Processed 1197 lines.                                                                                                     
> def read /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/53-odb-cellfrequencytables/heichips25_pudding.def        
-noblockage -labels                                                                                                                 
Reading DEF data from file                                                                                                          
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/53-odb-cellfrequencytables/heichips25_pudding.def.                  
This action cannot be undone.                                                                                                       
Processed 7 vias total.                                                                                                             
Processed 7144 subcell instances total.                                                                                             
Processed 45 pins total.                                                                                                            
Processed 2 special nets total.                                                                                                     
Processed 685 nets total.                                                                                                           
DEF read: Processed 21401 lines.                                                                                                    
Root cell box:                                                                                                                      
width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)                                                                  
                                                                                                                                    
microns:  500.000 x 200.000  ( 0.000,  0.000), ( 500.000,  200.000)  100000.000                                                     
lambda:   50000.00 x 20000.00  (  0.00,  0.00 ), ( 50000.00,  20000.00)  1000000000.00                                              
internal: 100000 x 40000   (     0,  0    ), ( 100000,  40000)  4000000000                                                          
Copying output for cell sg13g2_decap_8 from                                                                                         
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Copying output for cell sg13g2_buf_1 from                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Copying output for cell sg13g2_fill_2 from                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Copying output for cell sg13g2_fill_1 from                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Copying output for cell sg13g2_decap_4 from                                                                                         
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Copying output for cell sg13g2_inv_1 from                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Copying output for cell sg13g2_buf_2 from                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Copying output for cell dac128module from /home/cmaier/EDA/PUDDING/gds/dac128module.gds                                             
Reading "$$$CONTEXT_INFO$$$".                                                                                                       
Diagnostic:  via_stack$4 is a forward reference?                                                                                    
Diagnostic:  via_stack is a forward reference?                                                                                      
Reading "via_stack$2$1".                                                                                                            
Reading "via_stack$3".                                                                                                              
Reading "FEOL$contacts$9$1".                                                                                                        
Reading "via_stack$1$1$1".                                                                                                          
Reading "FEOL$contacts$3$2$1".                                                                                                      
Reading "FEOL$contacts$1$1$1".                                                                                                      
Reading "FEOL$contacts$1$2".                                                                                                        
Reading "FEOL$contacts$4$1".                                                                                                        
Reading "FEOL$contacts$5$1".                                                                                                        
Reading "FEOL$contacts$7$1".                                                                                                        
Reading "FEOL$contacts$6$1".                                                                                                        
Reading "DAC_SW".                                                                                                                   
Reading "NONOVERLAP".                                                                                                               
Reading "via_stack$6$2$1".                                                                                                          
Reading "via_stack$7$1$1".                                                                                                          
Reading "via_stack$4$1".                                                                                                            
Reading "PCSOURCE2U".                                                                                                               
Reading "CASCODEDRIVE".                                                                                                             
Reading "via_stack$9$1".                                                                                                            
Reading "via_stack$6".                                                                                                              
Reading "via_stack$5".                                                                                                              
Reading "FEOL$contacts$8".                                                                                                          
Reading "FEOL$contacts$3$1".                                                                                                        
Reading "UNITSOURCE2U".                                                                                                             
Reading "CASCODEBIAS".                                                                                                              
Reading "via_stack$4".                                                                                                              
Reading "DAC2U64OUT2IN".                                                                                                            
Reading "via_stack".                                                                                                                
Reading "dac2u128out4in".                                                                                                           
Reading "dac128module_vss_strap".                                                                                                   
Reading "dac128module_vdd_strap".                                                                                                   
Reading "dac128module_pins".                                                                                                        
Reading "dac128module".                                                                                                             
Copying output for cell sg13g2_tiehi from                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Generating output for cell heichips25_pudding                                                                                       
[INFO] GDS Write Complete                                                                                                           
──────────────────────────────────────────────────── GDSII Stream Out (KLayout) ────────────────────────────────────────────────────
[18:20:36] VERBOSE  Running 'KLayout.StreamOut' at 'runs/RUN_2025-11-03_18-19-32/58-klayout-streamout'…                 step.py:1140
[18:20:36] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/58-klayout-streamout/klayout-streamout.log'…    step.py:1340
Warning: No mapping for purpose 'BLOCKAGE' - layer is ignored (line=7476, cell=, file=heichips25_pudding.def)                       
[INFO] Clearing cells…                                                                                                              
[INFO] Merging GDS files…                                                                                                           
[INFO] Copying top level cell 'heichips25_pudding'…                                                                                 
[INFO] Checking for missing GDS…                                                                                                    
[INFO] All LEF cells have matching GDS cells.                                                                                       
[INFO] Writing out GDS                                                                                                              
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/58-klayout-streamout/heichips25_pudding.klayout.gds'…              
[INFO] Done.                                                                                                                        
──────────────────────────────────────────────────────── Write LEF (Magic) ─────────────────────────────────────────────────────────
[18:20:38] VERBOSE  Running 'Magic.WriteLEF' at 'runs/RUN_2025-11-03_18-19-32/59-magic-writelef'…                       step.py:1140
[18:20:38] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/59-magic-writelef/magic-writelef.log'…          step.py:1340
                                                                                                                                    
Magic 8.3 revision 528 - Compiled on Sat Jun 21 19:19:56 UTC 2025.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
fillfet sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pad seal thruvia   
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading                                                                                                                             
"/nix/store/3x0iz65q90laa2wjrvxaqx13fnzp1abs-python3-3.12.10-env/lib/python3.12/site-packages/librelane/scripts/magic/wrapper.tcl"  
from command line.                                                                                                                  
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef                                                                                                                             
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef.                                                                                                                            
This action cannot be undone.                                                                                                       
LEF read, Line 79 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                                
LEF read, Line 80 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                              
LEF read, Line 81 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                            
LEF read, Line 87 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                    
LEF read, Line 91 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                           
LEF read, Line 92 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                       
LEF read, Line 121 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 122 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 123 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 129 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 134 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 135 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 163 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 171 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 176 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 177 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 213 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 218 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 219 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 254 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 259 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 260 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 286 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 287 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 288 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 293 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 294 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 320 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 321 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 322 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 327 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 328 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read: Processed 1197 lines.                                                                                                     
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_stdcell                                                                                                        
Reading "sg13g2_a21o_1".                                                                                                            
Reading "sg13g2_a21o_2".                                                                                                            
Reading "sg13g2_a21oi_1".                                                                                                           
CIF file read warning: CIF style sg13g2(): units rescaled by factor of 5 / 1                                                        
Reading "sg13g2_a21oi_2".                                                                                                           
Reading "sg13g2_a221oi_1".                                                                                                          
Reading "sg13g2_a22oi_1".                                                                                                           
Reading "sg13g2_and2_1".                                                                                                            
Reading "sg13g2_and2_2".                                                                                                            
Reading "sg13g2_and3_1".                                                                                                            
Reading "sg13g2_and3_2".                                                                                                            
Reading "sg13g2_and4_1".                                                                                                            
Reading "sg13g2_and4_2".                                                                                                            
Reading "sg13g2_antennanp".                                                                                                         
Reading "sg13g2_buf_1".                                                                                                             
Reading "sg13g2_buf_16".                                                                                                            
Reading "sg13g2_buf_2".                                                                                                             
Reading "sg13g2_buf_4".                                                                                                             
Reading "sg13g2_buf_8".                                                                                                             
Reading "sg13g2_decap_4".                                                                                                           
Reading "sg13g2_decap_8".                                                                                                           
Reading "sg13g2_dfrbp_1".                                                                                                           
Reading "sg13g2_dfrbp_2".                                                                                                           
Reading "sg13g2_dfrbpq_1".                                                                                                          
Reading "sg13g2_dfrbpq_2".                                                                                                          
Reading "sg13g2_dlhq_1".                                                                                                            
Reading "sg13g2_dlhr_1".                                                                                                            
Reading "sg13g2_dlhrq_1".                                                                                                           
Reading "sg13g2_dllr_1".                                                                                                            
Reading "sg13g2_dllrq_1".                                                                                                           
Reading "sg13g2_dlygate4sd1_1".                                                                                                     
Reading "sg13g2_dlygate4sd2_1".                                                                                                     
Reading "sg13g2_dlygate4sd3_1".                                                                                                     
Reading "sg13g2_ebufn_2".                                                                                                           
Reading "sg13g2_ebufn_4".                                                                                                           
Reading "sg13g2_ebufn_8".                                                                                                           
Reading "sg13g2_einvn_2".                                                                                                           
Reading "sg13g2_einvn_4".                                                                                                           
Reading "sg13g2_einvn_8".                                                                                                           
Reading "sg13g2_fill_1".                                                                                                            
Reading "sg13g2_fill_2".                                                                                                            
Reading "sg13g2_fill_4".                                                                                                            
Reading "sg13g2_fill_8".                                                                                                            
Reading "sg13g2_inv_1".                                                                                                             
Reading "sg13g2_inv_16".                                                                                                            
Reading "sg13g2_inv_2".                                                                                                             
Reading "sg13g2_inv_4".                                                                                                             
Reading "sg13g2_inv_8".                                                                                                             
Reading "sg13g2_lgcp_1".                                                                                                            
Reading "sg13g2_mux2_1".                                                                                                            
Reading "sg13g2_mux2_2".                                                                                                            
Reading "sg13g2_mux4_1".                                                                                                            
Reading "sg13g2_nand2_1".                                                                                                           
Reading "sg13g2_nand2_2".                                                                                                           
Reading "sg13g2_nand2b_1".                                                                                                          
Reading "sg13g2_nand2b_2".                                                                                                          
Reading "sg13g2_nand3_1".                                                                                                           
Reading "sg13g2_nand3b_1".                                                                                                          
Reading "sg13g2_nand4_1".                                                                                                           
Reading "sg13g2_nor2_1".                                                                                                            
Reading "sg13g2_nor2_2".                                                                                                            
Reading "sg13g2_nor2b_1".                                                                                                           
Reading "sg13g2_nor2b_2".                                                                                                           
Reading "sg13g2_nor3_1".                                                                                                            
Reading "sg13g2_nor3_2".                                                                                                            
Reading "sg13g2_nor4_1".                                                                                                            
Reading "sg13g2_nor4_2".                                                                                                            
Reading "sg13g2_o21ai_1".                                                                                                           
Reading "sg13g2_or2_1".                                                                                                             
Reading "sg13g2_or2_2".                                                                                                             
Reading "sg13g2_or3_1".                                                                                                             
Reading "sg13g2_or3_2".                                                                                                             
Reading "sg13g2_or4_1".                                                                                                             
Reading "sg13g2_or4_2".                                                                                                             
Reading "sg13g2_sdfbbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_2".                                                                                                          
Reading "sg13g2_sdfrbpq_1".                                                                                                         
Reading "sg13g2_sdfrbpq_2".                                                                                                         
Reading "sg13g2_sighold".                                                                                                           
Reading "sg13g2_slgcp_1".                                                                                                           
Reading "sg13g2_tiehi".                                                                                                             
Reading "sg13g2_tielo".                                                                                                             
Reading "sg13g2_xnor2_1".                                                                                                           
Reading "sg13g2_xor2_1".                                                                                                            
> gds read /home/cmaier/EDA/PUDDING/gds/dac128module.gds                                                                            
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 6.0                                                                                            
Library name: LIB                                                                                                                   
Reading "$$$CONTEXT_INFO$$$".                                                                                                       
Reading "via_stack$2$1".                                                                                                            
Reading "via_stack$3".                                                                                                              
Reading "FEOL$contacts$9$1".                                                                                                        
Reading "via_stack$1$1$1".                                                                                                          
Reading "FEOL$contacts$3$2$1".                                                                                                      
Reading "FEOL$contacts$1$1$1".                                                                                                      
Reading "FEOL$contacts$1$2".                                                                                                        
Reading "FEOL$contacts$4$1".                                                                                                        
Reading "FEOL$contacts$5$1".                                                                                                        
Reading "FEOL$contacts$7$1".                                                                                                        
Reading "FEOL$contacts$6$1".                                                                                                        
Reading "DAC_SW".                                                                                                                   
Reading "NONOVERLAP".                                                                                                               
Reading "via_stack$6$2$1".                                                                                                          
Reading "via_stack$7$1$1".                                                                                                          
Reading "via_stack$4$1".                                                                                                            
Reading "PCSOURCE2U".                                                                                                               
Reading "CASCODEDRIVE".                                                                                                             
Reading "via_stack$9$1".                                                                                                            
Reading "via_stack$6".                                                                                                              
Reading "via_stack$5".                                                                                                              
Reading "FEOL$contacts$8".                                                                                                          
Reading "FEOL$contacts$3$1".                                                                                                        
Reading "UNITSOURCE2U".                                                                                                             
Reading "CASCODEBIAS".                                                                                                              
Reading "via_stack$4".                                                                                                              
Reading "DAC2U64OUT2IN".                                                                                                            
Reading "via_stack".                                                                                                                
Reading "dac2u128out4in".                                                                                                           
Reading "dac128module_vss_strap".                                                                                                   
Reading "dac128module_vdd_strap".                                                                                                   
Reading "dac128module_pins".                                                                                                        
Reading "dac128module".                                                                                                             
Cell (REFRESHLAYOUT?) couldn't be read                                                                                              
No such file or directory                                                                                                           
Creating new cell                                                                                                                   
> def read /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/53-odb-cellfrequencytables/heichips25_pudding.def        
-noblockage -labels                                                                                                                 
Reading DEF data from file                                                                                                          
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/53-odb-cellfrequencytables/heichips25_pudding.def.                  
This action cannot be undone.                                                                                                       
Processed 7 vias total.                                                                                                             
Processed 7144 subcell instances total.                                                                                             
Processed 45 pins total.                                                                                                            
Processed 2 special nets total.                                                                                                     
Processed 685 nets total.                                                                                                           
DEF read: Processed 21401 lines.                                                                                                    
[INFO] Ignoring 'VPWR VGND'                                                                                                         
[INFO] Writing abstract LEF…                                                                                                        
[INFO] Not specifiying -pinonly (nets connected to pins on the same layer are declared as part of the pin)…                         
Generating LEF output /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/59-magic-writelef/heichips25_pudding.lef for  
cell heichips25_pudding:                                                                                                            
Diagnostic:  Write LEF header for cell heichips25_pudding                                                                           
Diagnostic:  Writing LEF output for cell heichips25_pudding                                                                         
Diagnostic:  Scale value is 0.005000                                                                                                
[INFO] LEF Write Complete.                                                                                                          
──────────────────────────────── Check Antenna Properties of Pins in The Generated Design LEF view ─────────────────────────────────
[18:20:41] VERBOSE  Running 'Odb.CheckDesignAntennaProperties' at                                                       step.py:1140
                    'runs/RUN_2025-11-03_18-19-32/60-odb-checkdesignantennaproperties'…                                             
[18:20:41] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-11-03_18-19-32/60-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.             
                    log'…                                                                                                           
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                                                        
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/59-magic-writelef/heichips25_pudding.lef at line 2.                 
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/59-magic-writelef/heichips25_pudding.lef, 
created 1 library cells                                                                                                             
[INFO ODB-0127] Reading DEF file: /tmp/tmp3k1lbwhk                                                                                  
[INFO ODB-0128] Design: empty                                                                                                       
[INFO ODB-0134] Finished DEF file: /tmp/tmp3k1lbwhk                                                                                 
[18:20:41] WARNING  Cell 'heichips25_pudding' has (15) input pin(s) without antenna gate information. They might not be    odb.py:67
                    connected to a gate.                                                                                            
────────────────────────────────────────────────────── KLayout vs. Magic XOR ───────────────────────────────────────────────────────
[18:20:41] VERBOSE  Running 'KLayout.XOR' at 'runs/RUN_2025-11-03_18-19-32/61-klayout-xor'…                             step.py:1140
[18:20:41] INFO     Running XOR with 8 threads…                                                                       klayout.py:326
[18:20:41] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/61-klayout-xor/klayout-xor.log'…                step.py:1340
Using 8 threads…                                                                                                                    
Using a tile size of (500 µm)²…                                                                                                     
Reading /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/57-magic-streamout/heichips25_pudding.magic.gds ..          
Reading /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/58-klayout-streamout/heichips25_pudding.klayout.gds ..      
--- Running XOR for layer 1/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 32005 (flat)  43 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 417.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 32005 (flat)  43 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 417.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 4528 (flat)  4528 (hierarchical)                                                                                    
Elapsed: 0.300s  Memory: 423.00M                                                                                                    
XOR differences: 4528                                                                                                               
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 4528 (flat)  4528 (hierarchical)                                                                                    
Elapsed: 0.010s  Memory: 425.00M                                                                                                    
--- Running XOR for layer 10/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 10842 (flat)  5556 (hierarchical)                                                                                   
Elapsed: 0.000s  Memory: 425.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 12807 (flat)  3073 (hierarchical)                                                                                   
Elapsed: 0.000s  Memory: 425.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 8992 (flat)  8992 (hierarchical)                                                                                    
Elapsed: 0.210s  Memory: 437.00M                                                                                                    
XOR differences: 8992                                                                                                               
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 8992 (flat)  8992 (hierarchical)                                                                                    
Elapsed: 0.050s  Memory: 439.00M                                                                                                    
--- Running XOR for layer 10/2 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 3960 (flat)  799 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 439.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 3960 (flat)  799 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 439.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 3696 (flat)  3696 (hierarchical)                                                                                    
Elapsed: 0.060s  Memory: 440.00M                                                                                                    
XOR differences: 3696                                                                                                               
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 3696 (flat)  3696 (hierarchical)                                                                                    
Elapsed: 0.010s  Memory: 442.00M                                                                                                    
--- Running XOR for layer 10/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 442.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 442.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.020s  Memory: 442.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 442.00M                                                                                                    
--- Running XOR for layer 125/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 2790 (flat)  2790 (hierarchical)                                                                                    
Elapsed: 0.000s  Memory: 442.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 2790 (flat)  29 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 443.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.020s  Memory: 443.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 443.00M                                                                                                    
--- Running XOR for layer 126/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 52 (flat)  52 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 444.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 1667 (flat)  105 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 444.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.040s  Memory: 444.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 444.00M                                                                                                    
--- Running XOR for layer 126/2 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 49 (flat)  49 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 444.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 49 (flat)  49 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 444.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.010s  Memory: 444.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 444.00M                                                                                                    
--- Running XOR for layer 126/25 ---                                                                                                
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 444.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.010s  Memory: 445.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 445.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 445.00M                                                                                                    
--- Running XOR for layer 133/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 441 (flat)  441 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 445.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 480 (flat)  1 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 445.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.020s  Memory: 445.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 445.00M                                                                                                    
--- Running XOR for layer 134/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 18 (flat)  18 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 445.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 516 (flat)  37 (hierarchical)                                                                                       
Elapsed: 0.000s  Memory: 445.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.010s  Memory: 446.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.010s  Memory: 446.00M                                                                                                    
--- Running XOR for layer 134/2 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 18 (flat)  18 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 446.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 18 (flat)  18 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 446.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.020s  Memory: 446.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 446.00M                                                                                                    
--- Running XOR for layer 134/25 ---                                                                                                
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 446.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 446.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.010s  Memory: 446.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 447.00M                                                                                                    
--- Running XOR for layer 14/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 15350 (flat)  22 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 447.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 15350 (flat)  22 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 447.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 28 (flat)  28 (hierarchical)                                                                                        
Elapsed: 0.180s  Memory: 457.00M                                                                                                    
XOR differences: 28                                                                                                                 
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 28 (flat)  28 (hierarchical)                                                                                        
Elapsed: 0.030s  Memory: 458.00M                                                                                                    
--- Running XOR for layer 189/4 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 7939 (flat)  14 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 458.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 7939 (flat)  14 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 458.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.120s  Memory: 458.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 458.00M                                                                                                    
--- Running XOR for layer 19/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 10391 (flat)  6613 (hierarchical)                                                                                   
Elapsed: 0.000s  Memory: 458.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 10391 (flat)  29 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 458.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 7600 (flat)  7600 (hierarchical)                                                                                    
Elapsed: 0.140s  Memory: 459.00M                                                                                                    
XOR differences: 7600                                                                                                               
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 7600 (flat)  7600 (hierarchical)                                                                                    
Elapsed: 0.010s  Memory: 459.00M                                                                                                    
--- Running XOR for layer 29/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 7630 (flat)  6301 (hierarchical)                                                                                    
Elapsed: 0.010s  Memory: 459.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 7630 (flat)  13 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 459.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 2672 (flat)  2672 (hierarchical)                                                                                    
Elapsed: 0.070s  Memory: 459.00M                                                                                                    
XOR differences: 2672                                                                                                               
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 2672 (flat)  2672 (hierarchical)                                                                                    
Elapsed: 0.000s  Memory: 461.00M                                                                                                    
--- Running XOR for layer 30/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 3870 (flat)  1687 (hierarchical)                                                                                    
Elapsed: 0.000s  Memory: 461.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 6161 (flat)  837 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 461.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 32 (flat)  32 (hierarchical)                                                                                        
Elapsed: 0.110s  Memory: 463.00M                                                                                                    
XOR differences: 32                                                                                                                 
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 32 (flat)  32 (hierarchical)                                                                                        
Elapsed: 0.030s  Memory: 464.00M                                                                                                    
--- Running XOR for layer 30/2 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 1135 (flat)  61 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 464.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 1135 (flat)  61 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 464.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 32 (flat)  32 (hierarchical)                                                                                        
Elapsed: 0.030s  Memory: 464.00M                                                                                                    
XOR differences: 32                                                                                                                 
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 32 (flat)  32 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 464.00M                                                                                                    
--- Running XOR for layer 30/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 464.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 464.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.010s  Memory: 464.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 464.00M                                                                                                    
--- Running XOR for layer 31/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 8208 (flat)  14 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 464.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 8208 (flat)  14 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 464.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 4 (flat)  4 (hierarchical)                                                                                          
Elapsed: 0.160s  Memory: 469.00M                                                                                                    
XOR differences: 4                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 4 (flat)  4 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 469.00M                                                                                                    
--- Running XOR for layer 49/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 7236 (flat)  5316 (hierarchical)                                                                                    
Elapsed: 0.000s  Memory: 469.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 7204 (flat)  38 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 469.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 3840 (flat)  3840 (hierarchical)                                                                                    
Elapsed: 0.060s  Memory: 469.00M                                                                                                    
XOR differences: 3840                                                                                                               
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 3840 (flat)  3840 (hierarchical)                                                                                    
Elapsed: 0.000s  Memory: 470.00M                                                                                                    
--- Running XOR for layer 5/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 23945 (flat)  32 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 471.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 23945 (flat)  32 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 471.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 5576 (flat)  5576 (hierarchical)                                                                                    
Elapsed: 0.340s  Memory: 474.00M                                                                                                    
XOR differences: 5576                                                                                                               
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 5576 (flat)  5576 (hierarchical)                                                                                    
Elapsed: 0.040s  Memory: 475.00M                                                                                                    
--- Running XOR for layer 50/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 1178 (flat)  1080 (hierarchical)                                                                                    
Elapsed: 0.000s  Memory: 475.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 2242 (flat)  20 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 475.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 40 (flat)  40 (hierarchical)                                                                                        
Elapsed: 0.040s  Memory: 475.00M                                                                                                    
XOR differences: 40                                                                                                                 
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 40 (flat)  40 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 475.00M                                                                                                    
--- Running XOR for layer 50/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 475.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 475.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 475.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 475.00M                                                                                                    
--- Running XOR for layer 6/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 218706 (flat)  224 (hierarchical)                                                                                   
Elapsed: 0.000s  Memory: 476.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 218706 (flat)  224 (hierarchical)                                                                                   
Elapsed: 0.000s  Memory: 476.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 33296 (flat)  33296 (hierarchical)                                                                                  
Elapsed: 1.430s  Memory: 491.00M                                                                                                    
XOR differences: 33296                                                                                                              
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 33296 (flat)  33296 (hierarchical)                                                                                  
Elapsed: 0.080s  Memory: 507.00M                                                                                                    
--- Running XOR for layer 63/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 528 (flat)  2 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 508.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 528 (flat)  2 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 508.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 528 (flat)  528 (hierarchical)                                                                                      
Elapsed: 0.040s  Memory: 508.00M                                                                                                    
XOR differences: 528                                                                                                                
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 528 (flat)  528 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 508.00M                                                                                                    
--- Running XOR for layer 66/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 9478 (flat)  5478 (hierarchical)                                                                                    
Elapsed: 0.010s  Memory: 509.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 9278 (flat)  206 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 509.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 8000 (flat)  8000 (hierarchical)                                                                                    
Elapsed: 0.080s  Memory: 510.00M                                                                                                    
XOR differences: 8000                                                                                                               
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 8000 (flat)  8000 (hierarchical)                                                                                    
Elapsed: 0.020s  Memory: 514.00M                                                                                                    
--- Running XOR for layer 67/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 1123 (flat)  1101 (hierarchical)                                                                                    
Elapsed: 0.000s  Memory: 515.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 3234 (flat)  1070 (hierarchical)                                                                                    
Elapsed: 0.000s  Memory: 515.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 34 (flat)  34 (hierarchical)                                                                                        
Elapsed: 0.060s  Memory: 517.00M                                                                                                    
XOR differences: 34                                                                                                                 
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 34 (flat)  34 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 517.00M                                                                                                    
--- Running XOR for layer 67/2 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 4 (flat)  2 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 517.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 4 (flat)  2 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 517.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 8 (flat)  8 (hierarchical)                                                                                          
Elapsed: 0.010s  Memory: 517.00M                                                                                                    
XOR differences: 8                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 8 (flat)  8 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 517.00M                                                                                                    
--- Running XOR for layer 67/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 517.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 518.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.020s  Memory: 518.00M                                                                                                    
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                          
Elapsed: 0.000s  Memory: 518.00M                                                                                                    
--- Running XOR for layer 8/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 30932 (flat)  1446 (hierarchical)                                                                                   
Elapsed: 0.000s  Memory: 518.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 31986 (flat)  128 (hierarchical)                                                                                    
Elapsed: 0.000s  Memory: 518.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 8276 (flat)  8276 (hierarchical)                                                                                    
Elapsed: 0.720s  Memory: 530.00M                                                                                                    
XOR differences: 8276                                                                                                               
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 8276 (flat)  8276 (hierarchical)                                                                                    
Elapsed: 0.040s  Memory: 532.00M                                                                                                    
--- Running XOR for layer 8/2 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 17852 (flat)  39 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 532.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 17852 (flat)  39 (hierarchical)                                                                                     
Elapsed: 0.000s  Memory: 533.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 564 (flat)  564 (hierarchical)                                                                                      
Elapsed: 0.200s  Memory: 533.00M                                                                                                    
XOR differences: 564                                                                                                                
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 564 (flat)  564 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 533.00M                                                                                                    
--- Running XOR for layer 8/25 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 264 (flat)  1 (hierarchical)                                                                                        
Elapsed: 0.000s  Memory: 533.00M                                                                                                    
"input" in: xor.drc:109                                                                                                             
Polygons (raw): 264 (flat)  1 (hierarchical)                                                                                        
Elapsed: 0.010s  Memory: 533.00M                                                                                                    
"^" in: xor.drc:109                                                                                                                 
Polygons (raw): 528 (flat)  528 (hierarchical)                                                                                      
Elapsed: 0.060s  Memory: 533.00M                                                                                                    
XOR differences: 528                                                                                                                
"output" in: xor.drc:86                                                                                                             
Polygons (raw): 528 (flat)  528 (hierarchical)                                                                                      
Elapsed: 0.000s  Memory: 534.00M                                                                                                    
---                                                                                                                                 
Total XOR differences: 88274                                                                                                        
Writing report database: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/61-klayout-xor/xor.xml ..                  
Total elapsed: 6.380s  Memory: 534.00M                                                                                              
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/57-magic-streamout/heichips25_pudding.magic.gds                     
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/58-klayout-streamout/heichips25_pudding.klayout.gds                 
───────────────────────────────────────────── Magic vs. KLayout XOR Difference Checker ─────────────────────────────────────────────
[18:20:50] VERBOSE  Running 'Checker.XOR' at 'runs/RUN_2025-11-03_18-19-32/62-checker-xor'…                             step.py:1140
[18:20:51] ERROR    88274 XOR differences found. - deferred                                                           checker.py:125
──────────────────────────────────────────────────────── Design Rule Checks ────────────────────────────────────────────────────────
[18:20:51] VERBOSE  Running 'Magic.DRC' at 'runs/RUN_2025-11-03_18-19-32/63-magic-drc'…                                 step.py:1140
[18:20:51] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/63-magic-drc/magic-drc.log'…                    step.py:1340
                                                                                                                                    
Magic 8.3 revision 528 - Compiled on Sat Jun 21 19:19:56 UTC 2025.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
fillfet sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pad seal thruvia   
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading                                                                                                                             
"/nix/store/3x0iz65q90laa2wjrvxaqx13fnzp1abs-python3-3.12.10-env/lib/python3.12/site-packages/librelane/scripts/magic/wrapper.tcl"  
from command line.                                                                                                                  
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 3.0                                                                                            
Library name: heichips25_pudding                                                                                                    
Reading "sg13g2_decap_8".                                                                                                           
Reading "sg13g2_buf_1".                                                                                                             
Reading "sg13g2_fill_2".                                                                                                            
Reading "sg13g2_fill_1".                                                                                                            
Reading "sg13g2_decap_4".                                                                                                           
Reading "sg13g2_inv_1".                                                                                                             
Reading "sg13g2_buf_2".                                                                                                             
Reading "L1_$$$CONTEXT_INFO$$$".                                                                                                    
Reading "L1_via_stack$2$1".                                                                                                         
Reading "L1_via_stack$3".                                                                                                           
Reading "L1_FEOL$contacts$9$1".                                                                                                     
Reading "L1_via_stack$1$1$1".                                                                                                       
Reading "L1_FEOL$contacts$3$2$1".                                                                                                   
Reading "L1_FEOL$contacts$1$1$1".                                                                                                   
Reading "L1_FEOL$contacts$1$2".                                                                                                     
Reading "L1_FEOL$contacts$4$1".                                                                                                     
Reading "L1_FEOL$contacts$5$1".                                                                                                     
Reading "L1_FEOL$contacts$7$1".                                                                                                     
Reading "L1_FEOL$contacts$6$1".                                                                                                     
Reading "L1_DAC_SW".                                                                                                                
Reading "L1_NONOVERLAP".                                                                                                            
Reading "L1_via_stack$6$2$1".                                                                                                       
Reading "L1_via_stack$7$1$1".                                                                                                       
Reading "L1_via_stack$4$1".                                                                                                         
Reading "L1_PCSOURCE2U".                                                                                                            
Reading "L1_CASCODEDRIVE".                                                                                                          
Reading "L1_via_stack$9$1".                                                                                                         
Reading "L1_via_stack$6".                                                                                                           
Reading "L1_via_stack$5".                                                                                                           
Reading "L1_FEOL$contacts$8".                                                                                                       
Reading "L1_FEOL$contacts$3$1".                                                                                                     
Reading "L1_UNITSOURCE2U".                                                                                                          
Reading "L1_CASCODEBIAS".                                                                                                           
Reading "L1_via_stack$4".                                                                                                           
Reading "L1_DAC2U64OUT2IN".                                                                                                         
Reading "L1_via_stack".                                                                                                             
Reading "L1_dac2u128out4in".                                                                                                        
Reading "L1_dac128module_vss_strap".                                                                                                
Reading "L1_dac128module_vdd_strap".                                                                                                
Reading "L1_dac128module_pins".                                                                                                     
Reading "dac128module".                                                                                                             
Reading "sg13g2_tiehi".                                                                                                             
CIF file read warning: CIF style sg13g2(): units rescaled by factor of 5 / 1                                                        
Reading "heichips25_pudding".                                                                                                       
5000 uses                                                                                                                           
[INFO] Loading heichips25_pudding                                                                                                   
                                                                                                                                    
DRC style is now "drc(full)"                                                                                                        
Loading DRC CIF style.                                                                                                              
No errors found.                                                                                                                    
[INFO] COUNT: 0                                                                                                                     
[INFO] Should be divided by 3 or 4                                                                                                  
[INFO] DRC Checking DONE                                                                                                            
(/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/63-magic-drc/reports/drc_violations.magic.rpt)                     
[INFO] Saving mag view with DRC errors                                                                                              
(/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/63-magic-drc/views/heichips25_pudding.drc.mag)                     
[INFO] Saved                                                                                                                        
─────────────────────────────────────────────────── Design Rule Check (KLayout) ────────────────────────────────────────────────────
[18:21:52] VERBOSE  Running 'KLayout.DRC' at 'runs/RUN_2025-11-03_18-19-32/64-klayout-drc'…                             step.py:1140
[18:21:52] INFO     Running KLayout DRC with 8 threads…                                                               klayout.py:483
[18:21:52] VERBOSE  Logging subprocess to 'runs/RUN_2025-11-03_18-19-32/64-klayout-drc/klayout-drc.log'…                step.py:1340
DRC: batch mode                                                                                                                     
ERROR: In                                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/klayout/tech/drc/sg13g2_ma
ximal.lydrc: 'source': The layout has multiple top cells in Layout::top_cell                                                        
ERROR: RuntimeError: 'source': The layout has multiple top cells in Layout::top_cell in Executable::execute                         
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/klayout/tech/drc/sg13g2_ma
ximal.lydrc:43:in `execute'                                                                                                         
:/built-in-macros/drc_interpreters.lym:31:in `instance_eval'                                                                        
:/built-in-macros/drc_interpreters.lym:31:in `execute'                                                                              
[18:21:54] ERROR    Subprocess had a non-zero exit.                                                                     step.py:1385
[18:21:54] ERROR    Last 6 line(s):                                                                                     step.py:1390
                    DRC: batch mode                                                                                                 
                    ERROR: In                                                                                                       
                    /home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/lib             
                    s.tech/klayout/tech/drc/sg13g2_maximal.lydrc: 'source': The layout has multiple top cells in                    
                    Layout::top_cell                                                                                                
                    ERROR: RuntimeError: 'source': The layout has multiple top cells in Layout::top_cell in                         
                    Executable::execute                                                                                             
                      /home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/l             
                    ibs.tech/klayout/tech/drc/sg13g2_maximal.lydrc:43:in `execute'                                                  
                      :/built-in-macros/drc_interpreters.lym:31:in `instance_eval'                                                  
                      :/built-in-macros/drc_interpreters.lym:31:in `execute'                                                        
                                                                                                                                    
[18:21:54] ERROR    Full log file: 'runs/RUN_2025-11-03_18-19-32/64-klayout-drc/klayout-drc.log'                        step.py:1393
Classic - Stage 67 - Design Rule Check (KLayout) ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━        66/79 0:02:22
[18:21:54] WARNING  The following warnings were generated by the flow:                                                   flow.py:701
[18:21:54] WARNING  [Checker.LintWarnings] 6 Lint warnings found.                                                        flow.py:703
[18:21:54] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed.    flow.py:703
                    (and 25 similar warnings)                                                                                       
[18:21:54] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be black-boxed.  flow.py:703
                    (and 4 similar warnings)                                                                                        
[18:21:54] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be black-boxed.  flow.py:703
                    (and 4 similar warnings)                                                                                        
[18:21:54] WARNING  [OpenROAD.Floorplan] [ORD-2011] LEF master dac128module has no liberty cell.                         flow.py:703
[18:21:54] WARNING  [OpenROAD.GeneratePDN] [PDN-0211] Option -starts_with cannot be used with -followpins and will be    flow.py:703
                    ignored.                                                                                                        
[18:21:54] WARNING  [Odb.ApplyDEFTemplate] Bterm VGND is declared as a 'GROUND' pin. It will be ignored. (and 2 similar  flow.py:703
                    warnings)                                                                                                       
[18:21:54] WARNING  [OpenROAD.CTS] [CTS-0041] Net "clk" has 0 sinks. Skipping...                                         flow.py:703
[18:21:54] WARNING  [OpenROAD.CTS] [CTS-0083] No clock nets have been found.                                             flow.py:703
[18:21:54] WARNING  [OpenROAD.CTS] [CTS-0082] No valid clock nets in the design.                                         flow.py:703
[18:21:54] WARNING  [OpenROAD.DetailedRouting] [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping    flow.py:703
                    for layer Cont (and 9 similar warnings)                                                                         
[18:21:54] WARNING  [Checker.WireLength] Threshold for Threshold-surpassing long wires is not set. The checker will be   flow.py:703
                    skipped.                                                                                                        
[18:21:54] WARNING  [OpenROAD.IRDropReport] 'VSRC_LOC_FILES' was not given a value, which may make the results of IR     flow.py:703
                    drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may                  
                    ignore this warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.                                     
[18:21:54] ERROR    The following error was encountered while running the flow:                                      __main__.py:188
                    Design Rule Check (KLayout): subprocess (1, ['klayout', '-b', '-zz', '-r',                                      
                    '/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2                
                    /libs.tech/klayout/tech/drc/sg13g2_maximal.lydrc', '-rd',                                                       
                    'in_gds=/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/57-magic-streamout/heich                
                    ips25_pudding.gds', '-rd',                                                                                      
                    'report_file=/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-11-03_18-19-32/64-klayout-drc/repo                
                    rts/drc_violations.klayout.xml', '-rd', 'densityRules=False', '-rd', 'threads=8']) failed                       
[18:21:54] ERROR    LibreLane will now quit.                                                                         __main__.py:189
