================================================================================ 
Commit: 076eccd21b164b0a9647820eacd3079b76307562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:55 2018 -0800 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2472.01

BIOS ID change from 2472.00 to 2472.01

Hsd-es-id: No-HSD

Original commit date: Tue Nov 20 11:33:36 2018 -0800
Change-Id: I237da66384da16d2b003eeadc96906de7b52d621
Original commit hash: 8de18663d8100e4cfb64c3d2acf6ba2df79a6dd8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c2c9e9a49d76a050f218b5b0390b60ad9c20a94f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:54 2018 -0800 
-------------------------------------------------------------------------------- 
ICL Security [TXT] : Debug BIOS v2462.01 asserts at PC 757F with TXT enabled environment

memory conflict between CPU DbC (FED6_2000~FED6_3FFF) and TXT provisioning (FED2_0000~FED7_FFFF); w/a by removing memory reservation for CPU DbC, need further tune up for device memory map.

Hsd-es-id: 1606798626
Original commit date: Mon Nov 19 20:58:49 2018 +0800
Change-Id: Ia34ee3789c950d2565fbf0740bb65d19ae9e450e
Original commit hash: b254b501a9c87000107cb8988d1f0797df138eec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 860fce7b3309a5262ae848bb35280815cafee825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:50 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] Add clarity/specificity to PCH PCI Express Clock Gating Knob and remove redundant Pch Knob

Scrub redundant knob name in PCH PCI Express clock gating.
Provide unique name to seperate of SA Pci Express clock gating

Hsd-es-id: 1408396344
Original commit date: Thu Nov 15 16:18:35 2018 -0800
Change-Id: I501d7a2d2bed50bd71c01682e8e08272ddd3cd42
Original commit hash: c9cec3f4d4f614cf79ae92d3813e573d6d95d557

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 92f4ed4b6794dc2d62a21eecf08a74154ce91d61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:47 2018 -0800 
-------------------------------------------------------------------------------- 
[TCSS] BIOS to pCode mailbox command to control DEVEN for TCSScold RCR

1. Implemet BIOS-pCode mailbox command MAILBOX_BIOS_CMD_READ_TCSS_DEVEN_STATUS and MAILBOX_BIOS_CMD_CLEAR_TCSS_DEVEN
2. BIOS send the mailbox command to pCode to disable TCSS_DEVEN, in _OFF method prior to enter TC Cold
3. BIOS send the mailbox command to pCode to enable TCSS_DEVEN, in _ON method after TCSS back to D0
4. Set XDCI INT and IRQ after check IomReady is 1 and D3_COLD_REQ bit is 0
5. Perform D3 Cold exit only when it was in D3 Cold before
6. Correct the IOM_ACK polling flow for D3 cold exit sequence

Hsd-es-id: 1407647710
Original commit date: Tue Sep 25 13:12:21 2018 +0800
Change-Id: I9ca1150067a8fa3bad516e9fe43d6018e3650668
Original commit hash: f42641fdc1330d17627d6d29acbc8c51bef157a3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c

================================================================================ 
Commit: 2be656a50293178dc6170b5f4e4af2ffbefa6cb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:46 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Bx Patch 0x2E

Update ICL Bx with Patch 0x2E

Hsd-es-id: None

Original commit date: Mon Nov 19 23:19:50 2018 -0800
Change-Id: I881d0656145fc25a316e691d7eaaaf23c3f4f2d0
Original commit hash: 41461d78ab2798d3d92fb72d1986c581f3ac6f35

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 91080202981d0985783e6de168a6f1abf6af145a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:45 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Nov 20 00:36:43 2018 -0800
Original commit date: Tue Nov 20 00:36:43 2018 -0800
Original commit hash: b6070cf2ec9cb1d6553ecd3e92eef587a4201aae

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 99f434b5c165aa98354470d4186770bb6993fb61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:43 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] USB IP BIOS Guide updates - rev9

Updated xHCI programming steps to align with IP Guide rev9

Hsd-es-id: 1407596728
Attestation-link: IceLakeSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Oct 16 15:22:46 2018 +0200
Change-Id: If022a3aac4bf0b8ebeca060f58e8f72b41a36be5
Original commit hash: 98d94412e695ffc329d568b765dfab1f45727df3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 9a8f69c307e3a54cc9c40ae07e9d9eb58a67d70e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:41 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Nov 20 00:18:16 2018 -0800
Original commit date: Tue Nov 20 00:18:16 2018 -0800
Original commit hash: d89c8e4c80285d34a4cb24200796bc0246d244db

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 858894e93a3ddf3bc9d18f2439a6c5749293ca39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:39 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Nov 20 00:12:11 2018 -0800
Original commit date: Tue Nov 20 00:12:11 2018 -0800
Original commit hash: a5162e692880bf2f6c21cdceb056e8f1f905e83a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fe153615778e3f77f05b0c5f11470da576ce0437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:35 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Add FSP-S blob to TPM measurements

Resolution:

The IBB elements (FVRecovery, FVRecovery2 and FSP_M_T) are being measured and
extended by the Boot Guard ACM. Platform and Core BIOS are responsible for
measuring the complementary elements that conform the BIOS. The problem found
was that when the FspWrapper (FSP 2.0 API mode) was enabled, the silicon
initialization would be compiled into a separate FSP-S binary outside the main
BIOS FVs being measured.

To include FSP-S in the measurements, once the binary blob is located in
PeiPolicyInit, we will hash and extend the FSP-S blob and create the
corresponding TPM event log.

Since the functions to hash, extend and create event logs during PEI phase are
not available outside Tcg2Pei.c, this functionality has been consolidated into a
separate library (PeiTpmMeasurementLib).

Hsd-es-id: 2204387195
Original commit date: Thu Aug 16 14:24:30 2018 -0700
Change-Id: I2ac49b9ac0d9a1ed8dc6ba72adb062f6be6eb074
Original commit hash: e61774b1b5be3991dc9deec5ca7e5de35c10514c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/Library/PeiTpmMeasurementLib.h
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurement.c
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurement.h
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurementLib.inf
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementLibNull.inf
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementNull.c
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: d25643b0720819a8c7e780a1c32925f49bb51cff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:33 2018 -0800 
-------------------------------------------------------------------------------- 
[ICLR][PEG]Port PCIe Gen4 libraries from TGL

PCIe Gen4 development lead vehicle is TGL.
This code is being ported from TGL to support PCIe Gen4 on ICLH.

Hsd-es-id: 1606769420

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Sep 25 14:00:58 2018 +0530
Change-Id: If4a4baaa9fbb74e168cc76217258295e608a6df3
Original commit hash: 2e47b273fd11147fec77de5652eae2a6e1d52dfe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/Setup.inf
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/Include/PcieRegs.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Library/CpuRegbarAccessLib.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
IceLakeSiliconPkg/SystemAgent/Include/SaDataHob.h
IceLakeSiliconPkg/SystemAgent/Include/SaPcieRegs.h
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: db97a13b2d058f437eccfd337b4fa920ed15b20c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:30 2018 -0800 
-------------------------------------------------------------------------------- 
[Capsule Update] Boot Guard Chain of Trust is broken in Seamless Recovery path

  1.PcdPostIbbVerificationEnable is enabled.
  2.check FvFspS, FvRecovery3 and FirmwareBinaries in IsPostIbbSigned() no matter TopSwap is enabled or not.
  3.Skip ProcessFirmwareVolume of FvMain2, CNV, FvTrustedDeviceSetup.

Hsd-es-id: 1606671579
Original commit date: Tue Nov 6 14:37:52 2018 +0800
Change-Id: Ia4f14edba2ed05d11697632aa45ab491fdb5b478
Original commit hash: 4cfd09be65b6c67b6b622c69bc444b02def89688

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/BiosInfo/BiosInfo.c
IceLakePlatSamplePkg/BiosInfo/BiosInfo.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
IceLakePlatSamplePkg/Features/MultiFv/DecompressFvCnvDxe/DecompressFvCnvDxe.c
IceLakePlatSamplePkg/Features/MultiFv/DecompressFvCnvDxe/DecompressFvCnvDxe.inf
IceLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
IceLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf

================================================================================ 
Commit: bfe0e6fb46a1de955aabc164f942b919f564575e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:28 2018 -0800 
-------------------------------------------------------------------------------- 
NASM support for TXT.

Ported two NASM files from CNLBranch.

Impacted Platforms: ICL, TGL
Hsd-es-id: 2205575503

Original commit date: Tue Oct 2 19:46:59 2018 -0700
Change-Id: Ifcb81d8fd9febf44a9f52719aa2f406f2424e752
Original commit hash: 002f66ce930d619b027833042ba32d053865e298

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/Ia32/TxtPeiBsp.asm
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/Ia32/TxtPeiBsp.nasm
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/Ia32/TxtPeiBspGccDummy.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/PeiTxtLib.inf
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeGccDummy.c
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/x64/TxtDxeBsp.asm
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/x64/TxtDxeBsp.nasm

================================================================================ 
Commit: a4dc70c1c17e70ecc9bbc163170c261895910a75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:27 2018 -0800 
-------------------------------------------------------------------------------- 
Validate length in OverClockSmiHandler

Before dereferencing MemoryDataLocation pointer and assiging values into
the header fields, we should first validate the buffer length.

Hsd-es-id: 1606762886
Original commit date: Fri Nov 2 11:32:50 2018 -0700
Change-Id: Ib7516f42da9a167ad5c89bd1592cd22c83df91fa
Original commit hash: 76b21f9873eb42b8a17c5b1951d79b3b8502f236

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c

================================================================================ 
Commit: 12117c17a5dbb28c5527fb074217042136716507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:26 2018 -0800 
-------------------------------------------------------------------------------- 
[TCSS] TCSS/TBT-PCIe PTM setting update
TCSS PCIE Registers updated
    B_PCIE_ACRG3_PPTMTMUCF  0x6cc 17:14 = 0x2
    B_PCIE_ACRG3_PPTMTMUCFE 0x6cc 18    = 0x1
    B_PCIE_COCTL_CT         0x594  9:02 0x8

Hsd-es-id: 1305922784
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Oct 16 17:14:31 2018 +0530
Change-Id: I1a516a0f767e84f288cf4279e57ad7731632f99d
Original commit hash: 20daf8db19801707d9eee16c1ca66e4c7bda260e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c

================================================================================ 
Commit: 62930f5752b47978283cfc270eeff9c75b4ea931 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:25 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/CapsuleUpdate: Modify capsule creation scripts to support multiple capsule targets

This change supports building Monolithic/BIOS/ME/EC Capsules via capsulebuild.bat according to user input.
(Original capsulebuild.bat only supports building Monolithic and BIOS FMP Capsules)
1. Move all capsule relative scripts to IceLakePlatSamplePkg\Features\CapsuleUpdate\Tools
2. Extract the scripts of generating BIOS update images (ClientBios_Ft.rom, BiosUpdate.ini, and BiosBgup.bin) which are required payloads for Monolithic/BIOS FMP Capsule from capsulebuild.bat to IceLakePlatSamplePkg\Features\CapsuleUpdate\Tools\GenBiosUpdateImages\GenBiosUpdateImages.bat
3. Add scripts to parse BIOS/EC version from BIOS/EC images.
4. Remove "-bios" argument from capsulebuild.bat. The file name of BIOS ROM must be ClientBios.rom
5. Remove "rlsrom" argument from capsulebuild.bat. The script will determine if ClientBios.rom is a release build or debug build by parsing the image.
6. Add "-mever" argument to capsulebuild.bat. User needs to provide ME build version to build a standalone ME Capsule manually.

Build steps in new capsulebuild.bat becomes:
1. Determine the capsule build target (monolithic/bios/me/ec capsules) from input arguments
2. Check binary according to the build target, get BIOS/EC version by invoking GetBiosIdFromBin.py/GetEcVerFromBin.py
3. Generate BIOS update images by invoking GenBiosUpdateImages.bat
4. According to capsule build target, generate FMP Capsules by invoking GenCapsuleSysFwBios.bat\GenCapsuleSysFwEc.bat\GenCapsuleSysFwMe.bat\GenCapsuleSysFwMonolithic.bat
5. The capsules are generated in CapsuleUpdateConfig\CapsuleOutput directory

Hsd-es-id: 1506410723
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506410723
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Nov 5 20:29:02 2018 +0800
Change-Id: I39feac8cef0d38a605dcd70343d93ba2753d9d02
Original commit hash: c41e1a7bd47bacbe892b808505f0538d0f2016d5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/CapsuleUpdateConfig/CapsuleApp.efi
IceLakePlatSamplePkg/CapsuleUpdateConfig/EcBgup.bin
IceLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe.depex
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_D.efi
IceLakePlatSamplePkg/CapsuleUpdateConfig/SystemFirmwareUpdateDxe_R.efi
IceLakePlatSamplePkg/Features/CapsuleUpdate/GenerateCapsule/GenCapsuleSysFwEc.bat
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FitBpmGen.bat
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FvBinaryRebase.py
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/ProcessFvRebase.py
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsInf.py
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBios.bat
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwEc.bat
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.bat
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/SAMPLE_DEVELOPMENT.pfx
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBiosIdFromBin.py
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetEcVerFromBin.py

================================================================================ 
Commit: 39f5e3aae7054d7b9fed4f64076f79da2df546a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:23 2018 -0800 
-------------------------------------------------------------------------------- 
DebugLib, ReportStatusCodeHandler: Support all Debug Port without additional layer

Create a new DebugLib instance supporting all Debug Port.
Replace ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler with
BpCommonPkg/Universal/PlatformStatusCodeHandler (SerialPort, TraceHub) and
IceLakePlatSamplePkg/Universal/PlatformStatusCodeHandler (Ram, Usb3, SerialIoUart).

Hsd-es-id: 1506850574
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506850574
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Nov 9 14:32:38 2018 -0800
Change-Id: I65b70f5475a7c61a7081cf5a04d094d9856e086d
Original commit hash: 43dda728fc454e5ab2e22870c732f99d2a421871

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/RamStatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SerialIoUartStatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/Usb3StatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/RamStatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/Usb3StatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/RamStatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/SerialIoUartStatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/Usb3StatusCodeWorker.c
IceLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
IceLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.uni
IceLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugLib.c
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.c
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.inf
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.uni
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 7446e2ecb49e0c2bbc9f3fc45fc2c1a8a5d736d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:21 2018 -0800 
-------------------------------------------------------------------------------- 
Remove unnecessary ACPI methods from Power Participant

None of ACPI methods NPWR/LSOC/APKP/APKT/USPL are supported in DPTF today. Hence removing unsed methods.

Hsd-es-id: 2206001802
Original commit date: Thu Nov 1 13:26:29 2018 -0700
Change-Id: I83cc906a54db19fd93ca854beacf50297432f5b8
Original commit hash: 1f650a8707a8d311ae03ec427190d3518a6b74da

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 03dcc3ebb5f92bcb46bc2046580043c42b25352d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:20 2018 -0800 
-------------------------------------------------------------------------------- 
[TCSS] High Definition Audio Yellow Bang Observed under PCI Express Root Port in Device Manager while Hot plugged TBT3 eGPU Dock(AMD/NVIDIA)

Add INTx and IRQx data.

Hsd-es-id: 1605207558
Tracker-link: https://hsdes.intel.com/appstore/article/#/1605207558
Original commit date: Fri Nov 2 17:18:46 2018 +0800
Change-Id: I0cfb6b8eda0c739133c03f6d24c1f1f469ef3ad4
Original commit hash: ca87e796c1f4644e2a52f58f051efd924fd79eae

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PciTree.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c

================================================================================ 
Commit: 18ed9a870b32262b43417bbac7ba74fe878b8836 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:18 2018 -0800 
-------------------------------------------------------------------------------- 
Title: [ICL] [SECURITY] Missing HSTI Tests (ICL Platform FAS 1.2v)
Impacted Platforms: ICL
Resolution:

  Me Fw Status Test if statement fixed
  VMD Lock and Enable Tests updated and added respectively,
  enclosed VMD code under restricted flag to align with SA Si Code
  Fixed Klockwork issue at HstiIhvDxe.c

Hsd-es-id: 1407990452
Original commit date: Tue Nov 6 16:34:22 2018 -0800
Change-Id: Ia63b6214cb2f31d28b9479e8dd895f67bed41724
Original commit hash: 011ca90fddbfeccb6a1afb712d53cb1b5712bff1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c

================================================================================ 
Commit: bcf012fe1bc8da79cc82467f5cde12bd7b215850 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:17 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Add the lost tag RPPO-CNL-0090 back in the GenFvInternalLib.c

Refer to the code review, https://git-amr-7.devtools.intel.com/gerrit/#/c/14330/

Hsd-es-id: 1504760429
Tracker-link: https://hsdes.intel.com/appstore/article/#/1504760429
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Nov 14 15:43:15 2018 +0800
Change-Id: Ic358e7c875c57aca01b995f09405425e52a5ce3d
Original commit hash: 5d755c7221825880d5a179e4f5fc8e8c1993aa64

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/BaseTools/Source/C/GenFv/GenFvInternalLib.c

================================================================================ 
Commit: 8d2e82f63fbe21605cf5a941791a7f233670fbb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:15 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Removing the core override for the Klockwork issue

There are some core overrides are for Klockwork issue, and they are mainly for the error handling for release mode.
Clean up the unnecessary override for help future sync up or removal for the existing overrides.

Hsd-es-id: 1506941873
Original commit date: Thu Nov 15 10:36:34 2018 +0800
Change-Id: I3c7bcbacf09c737f122e8e1dda5e1e7b1e5fcc77
Original commit hash: 7620deed0b320a0e9be41694945a6ef683fd5607

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c

================================================================================ 
Commit: 2f4806fd473844efe7ba25b4d30187e367550562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:14 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 20 03:51:04 2018 +0000
Original commit date: Tue Nov 20 03:51:04 2018 +0000
Original commit hash: e61fd976b6f8bdf3c0ce6dc407271926619e0dc8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dd03090a44bb2da31e42b45ac2b963dd2f9813d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:13 2018 -0800 
-------------------------------------------------------------------------------- 
Fix SLE build failures

Original commit date: Mon Nov 19 17:18:05 2018 -0800
Change-Id: I841e880461d6c18bcb5a8f62840e438ee3babf9d
Original commit hash: 944bcd9622d21c6a8a8c836f4abf66d7445197fa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: d4a644cddd1825534d721281941c9ca229f54bb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:08 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL]Move the "Royal Park Platform Override" to Intel\IceLakePlatSamplePkg\Override\DoxygenRpOverride.md

The DoxygenRpOverride.md was merged to DoxygenPlat.md, however it brings some difficulties for engineers to figure out how to add a new override,
move "Royal Park Platform Override" portion from DoxygenPlat.md back to DoxygenRpOverride.md

Hsd-es-id: 1506770355
Original commit date: Tue Oct 23 12:05:46 2018 +0800
Change-Id: Id8c23cbc79278d4d697ee23b0329aeaf5a07d7e2
Original commit hash: f66352b01a86f8981e80fcd1bbf0632615ca09b3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.md

================================================================================ 
Commit: 43575636060201fcec36cb0ab345940b0595d627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:06 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] Add missing function to OcWdtLibNull

Hsd-es-id: 1406784140
Tracker-link: https://hsdes.intel.com/appstore/article/#/1406784140
Attestation-link: IceLakeSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Nov 15 09:23:57 2018 -0800
Change-Id: I612a07132f6f3bd8c9070e131d1c9913d45b5c0a
Original commit hash: 6378903d20764d3234254daf8beac42040b9ac9c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/PeiOcWdtLibNull/PeiOcWdtLibNull.c

================================================================================ 
Commit: 8561a6a3d951234dc994fb7b1985911862372c2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:05 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 19 23:43:19 2018 +0000
Original commit date: Mon Nov 19 23:43:19 2018 +0000
Original commit hash: 8279c8f6c917bae5123bdfedde153db67f6863e9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d55811c253ffda051a5a7c4b2d6285f220a6ae7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:03 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Add sub-channel level info for LP4 in RMT BDAT table]

Issue:
 Current RMT BDAT table has the same data for LP4 subch 0 and 1, for CmdT/RecvEn/WrLvl parameters.
 Subch1 data is reported on both subch0 and subch1.
Solution:
 Report these margins per subchannel as expected.

Additional change:
 Add MiniBios support to MrcFillBdatStructure() so that it can be debugged easily.

Original commit date: Thu Nov 15 18:22:14 2018 -0800
Change-Id: Iefe4af572d379d5da2d6bf55b3ae856b6f9c302a
Original commit hash: 281f9f1fdcebe3421e4aef5f655a8e1c1490ce6f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/ConfigBlock.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 57c48aa647c7a6e64a81af635636e61da0f3aadc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:01 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 19 21:32:04 2018 +0000
Original commit date: Mon Nov 19 21:32:04 2018 +0000
Original commit hash: 083e3d78b08318573386629a67d361ae28dc684a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73cf3cfc4511fb7e2f8e9ff0f9563f7fca1a062f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:30:00 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Merge CNL MRC 0.5.1.11] Need to disable Opportunistic Self Refresh for >1.5us SR Exit latency

Change: MRC should auto detect 2 Rank x8 Device Width or any 4 Rank LPDDR4 and set Serialize_ZQ = 1.

Set the MSR bit "VIRTUAL_MSR_CR_POWER_CTL.SAPM_iMC_C2_POLICY" to 0 after MRC is done.

Original commit date: Wed Aug 22 14:59:54 2018 -0700
Change-Id: I8d9d50ce5999dad07905ca708ecd5b1693486191
Original commit hash: 15bdd9cb64715060b2e4966eff4677568e975cc7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: df372007d4c9e66c9608b2f27f42fdf15ed77e2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:58 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 19 21:15:46 2018 +0000
Original commit date: Mon Nov 19 21:15:46 2018 +0000
Original commit hash: 036c796c3417d5f03931e9d080be14d52d0a5d06

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 627c25614a9e980fe496fb5342f632c4e863aa0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:57 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Merge CNL-H MRC 0.5.1.13]Hard-coded rank value in TrainDDROptParamCliff causing TAT failure when only rank23 is populated

This GetMarginByte call within TrainDDROptParamCliff is only requesting margin for rank0.  When rank0 is not populated we're seeing failures in TAT because the initial margin data is invalid.
This call needs to be updated to include only the populated ranks.

Additional Changes:
Change to initial value for RcvEna and TxDqs when Rank0 is unpopulated, due to failures seen in Pre-Si.

Original commit date: Wed Oct 31 14:52:59 2018 -0700
Change-Id: Ic80c9e3b7ac216c0db063e525255ea68dabe7fe1
Original commit hash: 6af2d11ef455634a026aece98cf6cde636a4c7f1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ccfcb4664154b37f2be92e7d7f441257a91ffd74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:55 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 19 20:50:37 2018 +0000
Original commit date: Mon Nov 19 20:50:37 2018 +0000
Original commit hash: ccd60e8073496ab0a92d11ea91c05d3332e2a771

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d892492e993fdcf4267168d14b2d603104f73f6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:53 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Merge CNL MRC 0.5.1.31] MRC not issuing an assert when Alias check fails

Change:Added assert when Alias test detects an error

Original commit date: Fri Aug 17 15:17:22 2018 -0700
Change-Id: Ic0ead9cbcd1863f3e731ee4ca52c1ccfb9918ace
Original commit hash: ea5f5f7ea98d200aa9fd8824767bcf7a0bcfb26b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: c6e8bcd421642af657bfc2e59141531af796861f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:52 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 19 20:24:45 2018 +0000
Original commit date: Mon Nov 19 20:24:45 2018 +0000
Original commit hash: 160bfe1583cb771c4cfa78d491b7d5e8c2d7ac0e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b561cba78283fc8863005fb1b5289c06c7e118b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:50 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Merge CNL-H MRC 0.5.1.69]Klocwork issues for MRC based on Daily_132_00_123

Change: MemConfigNoCrc initialization issue

Original commit date: Wed Oct 31 11:17:15 2018 -0700
Change-Id: I2296faf62d185ee14102d03697d1699f8cf7024e
Original commit hash: 58e00f51b2741486934d95084cfbc3dae170ff87

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 7c1ef91fa52eed89f1d3e27afd8068cf44f7c3bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:49 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 19 19:59:06 2018 +0000
Original commit date: Mon Nov 19 19:59:06 2018 +0000
Original commit hash: 23053c84d0b65402e1e1a4d12c78c85b6d8a6558

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06f29ff80ce1736419b8cf4d7b18fe23d793252d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:46 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-G0] MRC needs to check SAGV_DISABLED bit in CAPID

Change: On ICL G0 the CAPID_C bit 14 (currently SPARE_14) will contain the state of the QCLK_GV_DISABLE fuse.
MRC needs to read this bit to determine to run triple mrc

Original commit date: Fri Oct 26 12:54:16 2018 -0700
Change-Id: I368c0d434de707d1eb0739628b90be3bbad6b10e
Original commit hash: a5451c7e2ed07af5ae7b127ef07db2b8c820faec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 9496a3f9c8a87aa127ff93bbe16aa0c0331fa104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:39 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Nov 19 00:32:47 2018 -0800
Original commit date: Mon Nov 19 00:32:47 2018 -0800
Original commit hash: fe08d3688bbfb4764573cfa0f709f8ff90c5cf30

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: fc1b8cf21b1526aeed6e115284d7ef2b6f791c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:38 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Nov 19 00:23:41 2018 -0800
Original commit date: Mon Nov 19 00:23:41 2018 -0800
Original commit hash: 22a5b570476bb648e0f9f3cfba5c1ef508d603d5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 88f9a465c617420e70959a94efb3f5a8a6c2a0ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:36 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Nov 19 00:11:58 2018 -0800
Original commit date: Mon Nov 19 00:11:58 2018 -0800
Original commit hash: 1baa62b20a5957ba21ab7166b340b8e080d039cf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 54233aadb86170257fc6bd760076b036f921d53e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:33 2018 -0800 
-------------------------------------------------------------------------------- 
Correct ClientCommonPkg override number and content

Hsd-es-id: N/A
Original commit date: Fri Nov 16 16:18:52 2018 +0800
Change-Id: I63501a6b2cc854f4a1c6531e032fa4389176a2ae
Original commit hash: 5c604741c47e57f6f58e3f57c505583319acf025

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.inf
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: ac5a179adfda76d2d2f12a1bcf870158f4f96ce7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:27 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Nov 18 00:17:22 2018 -0800
Original commit date: Sun Nov 18 00:17:22 2018 -0800
Original commit hash: 5574dfd7eee828db5ab0f0f71ecaefbe9967af7e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 024b8fb457e041c8f5258fd5b971bf7e8ed66d8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:26 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Nov 18 00:08:56 2018 -0800
Original commit date: Sun Nov 18 00:08:56 2018 -0800
Original commit hash: 4102601f876b9a45c0ba634290957ec0e9a47b08

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c455907821a5af59f0e8162f00c6bbf9dd77549e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:23 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Nov 17 00:18:21 2018 -0800
Original commit date: Sat Nov 17 00:18:21 2018 -0800
Original commit hash: ac7a5b0f5c9702b7ec6e8b8938059683c2b196d7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f5f77da7dc46d8f0973c62eeb166934b9b10e09a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:22 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Nov 17 00:10:03 2018 -0800
Original commit date: Sat Nov 17 00:10:03 2018 -0800
Original commit hash: d9851fb3345abcf89a1aa8ca71ef139d44cfa885

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0c2037c9ce46e4118a86f80a2fc9c7f64e4b7bee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:11 2018 -0800 
-------------------------------------------------------------------------------- 
Revert "BIOS stop for a long time during boot after setting CSM Control to <Always ON>"

This reverts commit f4ae7bcabc0fb8dd72e4ea8f135717755ba1df55.

Hsd-es-id: 1506364757
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Nov 15 17:06:24 2018 +0800
Change-Id: I6ebeba3429672466aa9a7b854b7904a53af00cd6
Original commit hash: 26ffbe39a37787ead5a1c122619899cc181b647b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyPci.c

================================================================================ 
Commit: 68f991d44ca60c4b83a5c4457157c7e0b5a3f9be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:07 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Nov 16 00:18:53 2018 -0800
Original commit date: Fri Nov 16 00:18:53 2018 -0800
Original commit hash: ac1426a1bef8b5a4d8c222299d98d232de2d28e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1be7605b11f782cdac5b183d1cce592f9dd0bc66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:29:06 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Nov 16 00:08:55 2018 -0800
Original commit date: Fri Nov 16 00:08:55 2018 -0800
Original commit hash: 93b56761c15696871fd0694710416177d99b40ab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 25c5321fc7556ca68e0198194d8b7610f95661dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:58 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL Mintree] Add BoardId 0x012 support.

1. Add BoardId 0x012 support.
2. Simplify board detect process by avoid reading from EC multiple times.
3. Combine board id definitions into one single header file.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Nov 13 11:34:52 2018 -0800
Change-Id: Iac54b176defb645e216ccb4dd3304ccc0e236c53
Original commit hash: b2c7748163ea35d18fcfa13b846190cf8be271c3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Include/BoardId.h
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Include/IclUDdr4Type3TcpdId.h
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/DxeAcpiTableLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/DxeMultiBoardAcpiSupportLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/SmmAcpiEnableLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardAcpiLib/SmmMultiBoardAcpiSupportLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitBoardDetect.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitPreMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiBoardInitPreMemLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiIclUDdr4Type3TcpdBoardDetect.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/Library/PeiSiliconPolicyUpdateLib/PeiMultiBoardSiliconPolicyUpdateLib.c
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.dsc

================================================================================ 
Commit: b2ba0a5bb788a517946f1e007c118d86abfeb819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:55 2018 -0800 
-------------------------------------------------------------------------------- 
[CPU][PCH] Registers definition clean up.

1. Clean up unused register definitions from CoreMsrcommon.h, CpuRegs.h, and RegsUsb.h.
2. Remove GbeMdiLib.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Nov 13 15:59:12 2018 -0800
Change-Id: I83842a732a8919e9dcf34c4300f9744c170c0d3b
Original commit hash: 82c6eb42720a320601e903d43ae682cae90e206f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.dsc
IceLakeOpenSiliconPkg/Cpu/Include/CpuRegs.h
IceLakeOpenSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
IceLakeOpenSiliconPkg/Include/Register/RegsUsb.h
IceLakeOpenSiliconPkg/Pch/Include/Library/GbeMdiLib.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsLan.h
IceLakeOpenSiliconPkg/Pch/Library/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
IceLakeOpenSiliconPkg/Pch/Library/PeiDxeSmmGbeMdiLib/PeiDxeSmmGbeMdiLib.inf
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchLanSxSmm.c

================================================================================ 
Commit: cb86e7e13823a921a0decbbeab5fe4e4c367a362 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:49 2018 -0800 
-------------------------------------------------------------------------------- 
Clean up the RPCO-0061 form ClientCommonPkg

Help to clean up the RPCO-0061 from ClientCommonPkg

Hsd-es-id: 1506936364
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Nov 13 15:32:58 2018 +0800
Change-Id: If8ee41b1edaa158c19c3498154566c4ca52ff0d1
Original commit hash: 00e6b2c4f4df33671a9f2f8d2ea830ef4c2d76fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/IA32/InterruptTable.S
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/IA32/InterruptTable.asm
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/X64/InterruptTable.S
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/X64/InterruptTable.asm
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 4abbcb4ce56404bb03aa91a313f54a0ba77f34d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:47 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Nov 15 00:14:56 2018 -0800
Original commit date: Thu Nov 15 00:14:56 2018 -0800
Original commit hash: b96e576da156158cbc158442eac7dcbd547d813c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ad3f6dbf5903cfaca8b61a1f0efef38784574ed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:46 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Nov 15 00:08:45 2018 -0800
Original commit date: Thu Nov 15 00:08:45 2018 -0800
Original commit hash: fce806eb5682f688ad28d1ffffa4f57b6e5b8bb0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fc2e0e764ec48ffade6006ef48daef70b8efb724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:43 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Update binary to match with latest Source 1ce93c

Source version: 1ce93cac97596f8f316551255241582459c675be

Hsd-es-id: None
Original commit date: Thu Nov 15 12:24:16 2018 +0800
Change-Id: Ib691ede15e7fa43af9b7797ec5dae6bd47bea528
Original commit hash: 6a1d63b6b5b07ef0abdc70cf8bce0f7edb27bd01

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/FMMT.exe

================================================================================ 
Commit: 464ffc4e5146969833f9e481d7ad74b94b702965 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:41 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Update version to 0.23

Hsd-es-id: None
Tracker-link: None
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Wed Nov 14 16:54:26 2018 +0800
Change-Id: I104b099a1987fb4913061a2ce8a0e5c3e7110f7b
Original commit hash: 1ce93cac97596f8f316551255241582459c675be

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h

================================================================================ 
Commit: bd26eec1273e550a27230880002cf5b6dc6acbf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:28 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Nov 14 00:15:00 2018 -0800
Original commit date: Wed Nov 14 00:15:00 2018 -0800
Original commit hash: 043a8b9545de08e1a3204dd6f5ad9ef1d2f44981

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 60018a6606433fb32438cdd651bf887d0c931176 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:27 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Nov 14 00:10:29 2018 -0800
Original commit date: Wed Nov 14 00:10:29 2018 -0800
Original commit hash: d49bf938b86c4604286671fcb84861064d91dda2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5eb1c6e77fe3941ac319cfa15e961121a69d3387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:20 2018 -0800 
-------------------------------------------------------------------------------- 
Update IceLake 2462 Minor Version to 01.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Tue Nov 13 13:55:59 2018 -0800
Change-Id: Ibf39ad1c6d289821f65adfb906eb3c666abc5485
Original commit hash: 59df7e566cd6a7701646144528d295b1ab0458b4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: deca46e42bea75f7756da0561ab6b16d519632a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:19 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] SUT hangs at "00CS" POST Code after adopting new CS settings
Revert "[PCH] ICP PMC BIOS WG update"

Hsd-es-id: 1606794124
Original commit date: Tue Nov 13 14:43:34 2018 -0700
Change-Id: I5b313f00ef98c21d085f367fff7065e0e825b4e3
Original commit hash: e510747b3bd6c5734bff718a9c9fe8c5094cc4f3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: d5f41479a0af1b3ad63e2885df15f92bec7422ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:11 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] Minor changes for FSP_NEXT to align with spec

According to FSP 2.1 spec draft version, we need some small changes to comply with.
a. FSP_INFO_HEADER change:
   SpecVersion field should be 0x21 representing for FSP spec 2.1.
   HeaderRevision field should be 0x4 instead of previous 0x3.
   ImageAttribute field BIT1 should be set to 1 to indicate Dispatch mode is supported.
b. PEI_CORE_FV_LOCATION_PPI and relevant file/Guid/Variable naming changed to EFI_PEI_CORE_FV_LOCATION_PPI.
c. FSPM_ARCH_CONFIG_PPI installed from boot loader before ReportFv () for FSP-M, and consumed by Dispatch mode.
d. SI_PROGRAM_MTRR_PPI renamed to FSP_TEMP_RAM_EXIT_PPI.

Hsd-es-id: 1506918877
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506918877
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Nov 8 14:45:11 2018 +0800
Change-Id: I8e63b1aa05db07c716f53519bd37b10742955d12
Original commit hash: 2dbfcacb8c6567d552e3f2557e5fc28de0fdccee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Include/Ppi/PeiCoreFvLocation.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
IceLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecCore.inf
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.c
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.inf
IceLakeSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLibrary.h
IceLakeSiliconPkg/Include/Ppi/FspmArchConfigPpi.h
IceLakeSiliconPkg/Include/Ppi/TempRamExitPpi.h
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.c
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.h
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
IceLakeSiliconPkg/SiInit/Pei/TempRamExit.c
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 15e09f7ee5abc2f154ada46fd2e1b41ad587c777 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:06 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Nov 13 00:24:08 2018 -0800
Original commit date: Tue Nov 13 00:24:08 2018 -0800
Original commit hash: 125ccafcc91bb1373e74138c5fe75e6010acd9f2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 13ebd34c9d03307b78a70ca57d9d4f9ef2549046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:05 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Nov 13 00:13:38 2018 -0800
Original commit date: Tue Nov 13 00:13:38 2018 -0800
Original commit hash: 39929df9c02db7651a0d749d692bf55e656cad5e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 24fd833b5a1b9d27703862f4351eec52914fb6fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:02 2018 -0800 
-------------------------------------------------------------------------------- 
[SA][PCH] Pre-configure TraceHub DbC related registers

Set Trace Hub DbC base and offset, which is applicable for CNL/ICL/LKF

1. Set DbC base and offset for respective Trace Hub, and reserve its MMIO.
2. Remove skipping MMIO/IO resource hob in wrapper when sync HOB data with FSP for FspApiMode. Because it blcoks MMIO/IO resource HOB's validity which are created in SI.

Hsd-es-id: 1806432227
Original commit date: Wed Sep 19 18:47:51 2018 +0800
Change-Id: I26e0bbd54a6419b525c1b9ee4856ca763083aa60
Original commit hash: ef85e91ad2e3e8ed6f75e7fd937c74a750eac031

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiPchTraceHubLib.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsTraceHub.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLibPreMem.c
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsTraceHub.h
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: c9aa4c3183ce9b44cdb1e5896db00cea0cfb3eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:28:00 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] Heap Guard of Special Pool Feature doesn't work for flash read to get GbE UUID

1. Fix VirtualKeyboard access NULL pointer causing Overflow.
2. SPI DXE protocol can only allocate the buffer for SmmCommunication before EndOfDxe.
3. Remove WA solution on below URL.
   https://git-amr-7.devtools.intel.com/gerrit/#/c/18245/

Hsd-es-id: 2204514993
Tracker-link: https://hsdes.intel.com/appstore/article/#/2204514993
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Nov 2 14:00:41 2018 +0800
Change-Id: I4f02a899ddc9fdbc11af55d4d22f4190076a665d
Original commit hash: 5ad4e02b769ab08ecef14c1f57536ac7d5bc94ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboard.h
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
IceLakeSiliconPkg/Pch/Spi/Dxe/SpiSmmDxe.c

================================================================================ 
Commit: a4d95817fa650ea7b5564c5e5116e18872b155bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:59 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: BIOS not exposing SMBIOS TPM Device (Type 43) table.

Build and install SMBIOS TPM Device (Type 43) structure.

Hsd-es-id: 2204103083
Original commit date: Thu Sep 13 21:44:33 2018 -0700
Change-Id: I08cad448896f88e2b61df3e5c531d205228eeedb
Original commit hash: 5b1258dfbf70bd939c5d28851989d9b89aa1a73b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Smbios/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.c
IceLakePlatSamplePkg/Features/Smbios/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.h
IceLakePlatSamplePkg/Features/Smbios/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: bb0883b3dcaafd45bca25ba73ae88fd223a58acc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:57 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] PCI clock frequency can't keep in 100 Mhz.

Change list ported from CNL

Hsd-es-id: 2201211251
Original commit date: Tue Oct 2 16:40:42 2018 -0700
Change-Id: I41017715bc3d7d0890d7fb8b833b8871a14c87c8
Original commit hash: 84067d29c7ac2681c9b24843fd6a3076fb8a3ca0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 4b3087493a86c27d3697a89d3345b4aac7c4c367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:56 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-U42-RS4][ICL-Y42-RS5][YN][EM] DUT is not showing battery listing order [Battery1,Battery 2,Battery3] with or without battery connected.
After discussion, decide to show 3 batteries in OS.
Revert "[ICL]:[SDS]:[Power]: 3 Batteries show in OS on ICL-SDS"

Hsd-es-id: 1606707140
Original commit date: Mon Nov 5 18:25:11 2018 +0800
Change-Id: I7dcd686b30827203b861d250899681529f297bbd
Original commit hash: 43322a350a1a80620d78b8affaf8a6263b92f62b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/Asl/Bat0Virt.asl
IceLakePlatSamplePkg/EC/Asl/Bat1Real.asl
IceLakePlatSamplePkg/EC/Asl/Bat2Real.asl

================================================================================ 
Commit: c7c2f6947a20071721f7737b18110b455924f212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:55 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] ICP PMC BIOS WG update

Update register programming based on latest PMC BIOS WG

Hsd-es-id: 1408228088
Original commit date: Sun Oct 21 12:04:03 2018 -0700
Change-Id: I6302cf7ab31b35abde023f858cef3deaf86c221c
Original commit hash: fb37f2e4bcd3106e8027e65d19ce9a2f1cd61cb8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: d6f26c2a09d7bb1e2d10193d940676f51a771bc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:53 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] Update HSIO ChipsetInit Version 2 for ICP-LP C0

Hsd-es-id: 1408265580
Original commit date: Fri Nov 9 15:30:11 2018 -0800
Change-Id: Icebd9c9f4e6311a06cd060a64332a99f6845e90a
Original commit hash: 1758855e4aab177c05187b90236c6d5751cf1521

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Cx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Cx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioCx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioCx.c

================================================================================ 
Commit: bca8ccea7d560d74311077ce0db8c51244a036f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:52 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate  ICL GOP 14.0.1015 and VBIOS 1002

Integrate  ICL GOP 14.0.1015 and VBIOS 1002 released by VPG team

Hsd-es-id: 1606787870
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Nov 9 02:07:42 2018 +0530
Change-Id: Icb2576d7c040d82b631b3df9a961ac550d5a2e43
Original commit hash: 273ce54dc5b8b8d5e1c2821abdc223586109d75c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
IceLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
IceLakeSiliconPkg/SampleCode/IntelGraphicsVbt/Vbt.bin
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi

================================================================================ 
Commit: 180b14b18e14a7c32b092bfa3ad48f653fcd6596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:50 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL U/Y] Re-Add Voltage Support to ICL platform

-Exposed overclocking menu for all platforms. This allows for voltage override control on mobile.

Hsd-es-id: 1306015735
Tracker-link: https://hsdes.intel.com/appstore/article/#/1306015735
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Nov 7 16:33:51 2018 -0800
Change-Id: Id3ee63d8b9c1907d8f6dccabcd2ca3a123efefbe
Original commit hash: 79feae1f08ade8979ce3c09346a8fa1301faac90

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: fdb9618bf019e1d8e068e8d6450f0356887a39a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:49 2018 -0800 
-------------------------------------------------------------------------------- 
Set PcdFrameworkCompatibilitySupport to FALSE.

To set the PCD "PcdFrameworkCompatibilitySupport" to FALSE.

Hsd-es-id: 1506852121
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Oct 19 15:46:54 2018 +0800
Change-Id: Ibc665f05b1a4b31c556d5a448f3837aac3ec7516
Original commit hash: 3848f77d98d736070bf047c6ee764c50c148a036

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: f650218e8f2e37334054a485477f69b6e516220f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:47 2018 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Add null check before using pointer.

Hsd-es-id: 2206262997
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Nov 12 13:09:22 2018 +0800
Change-Id: Id0d3ab4266c031340f4ea7f2c8bde9f184e5137b
Original commit hash: 982053dbf39cd0a440a791f1eb170b5bf94f1403

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/DxeOverrideAcpiResetLib/DxeOverrideAcpiResetLib.c
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 830ad698d33e7c8ac92aa1fb5fc8b44e054d34a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:44 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL]FSP-M should not care about where the stack is located relative to the FSP heap

FSP stack is migration doesn't depend on wrapper stack location. The stack pointer is saved at FSP entry and the address is used to calculate the stack to migrate.

Hsd-es-id: 2205371834
Tracker-link: https://hsdes.intel.com/resource/2205371834
Attestation-link: IceLakeSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Oct 29 17:24:07 2018 -0700
Change-Id: Ibe9cf27560ae27d2d6d0252964f0a4b3efec4dcb
Original commit hash: a9650fd01db1d504521a35bbd1986a876d201cc7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Override/DoxygenFspOverride.h
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/ReadEsp.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.h
IceLakeFspPkg/Override/IntelFsp2Pkg/IntelFsp2Pkg.dec

================================================================================ 
Commit: 5cab0b6b5a37b5ac8c1e3639caa3069595ba50ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:34 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Nov 12 00:21:59 2018 -0800
Original commit date: Mon Nov 12 00:21:59 2018 -0800
Original commit hash: 7cfed041b7f1c2c165a1b8eed1f390ffb829302a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6f5bdc7a0c71e8fb23746f2589e76ec812718d68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:33 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Nov 12 00:14:27 2018 -0800
Original commit date: Mon Nov 12 00:14:27 2018 -0800
Original commit hash: d8fdf851445b684f3809af9557016f08cae0a3f4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e70da1093b650faa3e6fadbe79c7a357c7b510e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:33 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Nov 12 00:10:23 2018 -0800
Original commit date: Mon Nov 12 00:10:23 2018 -0800
Original commit hash: 3704031fccd06aecb356ac57516183923ed3e226

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ab3bdd383654516427b689ce6dffa92193f44c62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:25 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Nov 11 00:14:14 2018 -0800
Original commit date: Sun Nov 11 00:14:14 2018 -0800
Original commit hash: f6aa296ed8c063dd5e04a4d1fe352cf679066cd4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d5733c1363411a1a7f7d34290c278dfacb0e09ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:24 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Nov 10 16:08:40 2018 -0800
Original commit date: Sat Nov 10 16:08:40 2018 -0800
Original commit hash: bbaf6ff8797f1662c3edafe122ae397c5119b80b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 8a82c066c5f78969bc1cb1b67232212941fcf04d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:23 2018 -0800 
-------------------------------------------------------------------------------- 
BIOS stop for a long time during boot after setting CSM Control to <Always ON>

Bypass legacy OpRom dispatch progress for pci device (0,0x12,0) or (0,0x14,2)

Hsd-es-id: 1506364757
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Nov 9 16:33:20 2018 +0800
Change-Id: Idf0bb4c8d2ddd0c82c00ca818ec3a1b229a5dc3c
Original commit hash: f4ae7bcabc0fb8dd72e4ea8f135717755ba1df55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyPci.c

================================================================================ 
Commit: dd143290fd71230dafd4f795f6873d1d41191d2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:19 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Nov 10 00:13:38 2018 -0800
Original commit date: Sat Nov 10 00:13:38 2018 -0800
Original commit hash: 13f2e551ebdefce982b6cb4519cd65cc7a2d368b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d26615dd329c37747dea2cf80365554c7007f4ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:17 2018 -0800 
-------------------------------------------------------------------------------- 
[TGL]FSP-M should not care about where the stack is located relative to the FSP heap

FSP stack is migration doesn't depend on wrapper stack location. The stack pointer is saved at FSP entry and the address is used to calculate the stack to migrate.

Original commit date: Mon Oct 29 17:24:07 2018 -0700
Change-Id: I39ce623686e1612f8c5ea1659b6a27e8aa239416
Original commit hash: e6553da4636f3dde5ca50e21e0f15d7bbb37a3cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/IntelFsp2Pkg/Include/Library/FspCommonLib.h
ClientSiliconPkg/Override/IntelFsp2Pkg/IntelFsp2Pkg.dec
ClientSiliconPkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/FspCommonLib.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c

================================================================================ 
Commit: be655e91098c2f49539ed5f8edacc1aaf2cda75d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:27:05 2018 -0800 
-------------------------------------------------------------------------------- 
ICL Mintree: Fix system hang while SetVariable "MemoryConfig".

The size of MemoryConfig Variable has been enlarged in latest FSP binary.
Increase the PcdMaxVariableSize to fix system hang.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Thu Nov 8 10:23:21 2018 -0800
Change-Id: I262c0bf2a4efbf77fe1bf44322c1cb5c49a34d9d
Original commit hash: 02d91c9e8d9c2f16072477c94c7fedf72eee642a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkgPcd.dsc

================================================================================ 
Commit: b18be827b18a6a056f27dd7c0d46e876666aa353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:26:54 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Nov 9 00:09:01 2018 -0800
Original commit date: Fri Nov 9 00:09:01 2018 -0800
Original commit hash: 99bf77cefc31427ae529b9898536be2293b44ea1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d798be6f932bca36b8baaa51a1f51d1875ed133b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:26:53 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Fri Nov 9 00:03:10 2018 -0800
Original commit date: Fri Nov 9 00:03:10 2018 -0800
Original commit hash: 57aa00548f3a0dbba63ecba33fad19cf1e889056

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 719f1145846007cb03058aae963fb87052dce859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 3 10:26:48 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/HddPassword/Smm: [CVE-2017-5753] Fix bounds check bypass

REF:https://bugzilla.tianocore.org/show_bug.cgi?id=1194

Speculative execution is used by processor to avoid having to wait for
data to arrive from memory, or for previous operations to finish, the
processor may speculate as to what will be executed.

If the speculation is incorrect, the speculatively executed instructions
might leave hints such as which memory locations have been brought into
cache. Malicious actors can use the bounds check bypass method (code
gadgets with controlled external inputs) to infer data values that have
been used in speculative operations to reveal secrets which should not
otherwise be accessed.

This commit will focus on the SMI handler(s) registered within the
HddPassword\Smm driver and insert InternalAsmLfence API to mitigate the
bounds check bypass issue.

For SMI handler SmmHddPasswordHandler():

Code:
"Port     = ((EFI_HDD_DEVICE_LIST*)(SmmFunctionHeader->Data))->Port;"
can be a potential cross boundary access of the 'CommBuffer' (controlled
external inputs) during speculative execution. This cross boundary access
'Port' can then be passed as parameter 'Identifier' into function
AtaCmdDispatcher().

Witin function AtaCmdDispatcher(), 'Port' is used as the index to access
buffer 'mIdeRegisters'. One can observe which part of the content within
array was brought into cache to possibly reveal the value of 'Port'.

Hence, this commit adds an InternalAsmLfence() call after the
boundary/range checks of 'CommBuffer' to prevent the speculative
execution.

A more detailed explanation of the purpose of commit is under the
'Bounds check bypass mitigation' section of the below link:
https://software.intel.com/security-software-guidance/insights/host-firmware-speculative-execution-side-channel-mitigation

And the document at:
https://software.intel.com/security-software-guidance/api-app/sites/default/files/337879-analyzing-potential-bounds-Check-bypass-vulnerabilities.pdf

Hsd-es-id: none
Original commit date: Thu Sep 13 16:00:21 2018 +0800
Change-Id: Ia824d28c688c5bc2ff9bed44da7e6d65f47663cb
Original commit hash: 09e28d09b329b1eea3329c3bb6a1951c42de4155

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.c
BpCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.h
BpCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.inf
BpCommonPkg/Universal/HddPassword/Smm/Ia32/Lfence.nasm
BpCommonPkg/Universal/HddPassword/Smm/X64/Lfence.nasm
