============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  12:44:30 am
  Module:                 exclusive_max
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5376 ps) Late External Delay Assertion at pin q
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) q
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     224                  
             Slack:=    5376                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_2_1 
  output_delay             2000            chip.sdc_line_8     

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  a              -       -     R     (arrival)                  2  2.0     0     0    2000    (-,-) 
  g389__6260/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_R        1  0.6    20    19    2019    (-,-) 
  sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R       2  1.4    34    25    2044    (-,-) 
  g387/Y         -       A->Y  R     INVx1_ASAP7_75t_R          1  0.8    17    15    2059    (-,-) 
  g412__5526/Y   -       A->Y  F     NAND3xp33_ASAP7_75t_R      2  1.7    38    24    2083    (-,-) 
  g409__4319/Y   -       A->Y  R     MAJIxp5_ASAP7_75t_R        1 15.3   268   139    2222    (-,-) 
  q              -       -     R     (port)                     -    -     -     1    2224    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (7392 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     209                  
             Slack:=    7392                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  b                -       -      F     (arrival)                     2  2.0     0     0    2000    (-,-) 
  g389__6260/Y     -       A->Y   F     XOR2xp5_ASAP7_75t_R           1  0.6    14    18    2018    (-,-) 
  sr/g24__2398/Y   -       B->Y   R     NOR2xp33_ASAP7_75t_R          2  1.4    41    25    2043    (-,-) 
  g387/Y           -       A->Y   F     INVx1_ASAP7_75t_R             1  0.8    15    14    2056    (-,-) 
  g412__5526/Y     -       A->Y   R     NAND3xp33_ASAP7_75t_R         2  1.7    30    20    2076    (-,-) 
  g445__1881/Y     -       B->Y   F     OAI21xp5_ASAP7_75t_R          2  1.4    32    20    2096    (-,-) 
  g443__6131/Y     -       B->Y   F     AND2x2_ASAP7_75t_R            2  1.6    11    29    2125    (-,-) 
  g441__8246/Y     -       B->Y   R     NAND2xp5_ASAP7_75t_R          2  1.5    29    16    2141    (-,-) 
  g440/Y           -       A->Y   F     INVxp67_ASAP7_75t_R           1  1.2    19    17    2158    (-,-) 
  g2/CON           -       B->CON R     HAxp5_ASAP7_75t_R             1  1.3    33    21    2180    (-,-) 
  g433__3680/Y     -       B->Y   R     XOR2xp5_ASAP7_75t_R           1  0.9    30    30    2209    (-,-) 
  counter_reg[3]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2209    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (7397 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     204                  
             Slack:=    7397                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  a                -       -       R     (arrival)                     2  2.0     0     0    2000    (-,-) 
  g389__6260/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_R           1  0.6    20    19    2019    (-,-) 
  sr/g24__2398/Y   -       B->Y    F     NOR2xp33_ASAP7_75t_R          2  1.4    34    25    2044    (-,-) 
  g387/Y           -       A->Y    R     INVx1_ASAP7_75t_R             1  0.8    17    15    2059    (-,-) 
  g412__5526/Y     -       A->Y    F     NAND3xp33_ASAP7_75t_R         2  1.7    38    24    2083    (-,-) 
  g445__1881/Y     -       B->Y    R     OAI21xp5_ASAP7_75t_R          2  1.4    39    22    2106    (-,-) 
  g443__6131/Y     -       B->Y    R     AND2x2_ASAP7_75t_R            2  1.6    13    29    2135    (-,-) 
  g441__8246/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    25    16    2151    (-,-) 
  g440/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    21    18    2168    (-,-) 
  g2/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    29    20    2188    (-,-) 
  g2/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    16    2204    (-,-) 
  counter_reg[2]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2204    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 4: MET (7435 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -2                  
       Uncertainty:-     400                  
     Required Time:=    9602                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     167                  
             Slack:=    7435                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  a                -       -     R     (arrival)                     2  2.0     0     0    2000    (-,-) 
  g389__6260/Y     -       B->Y  R     XOR2xp5_ASAP7_75t_R           1  0.6    20    19    2019    (-,-) 
  sr/g24__2398/Y   -       B->Y  F     NOR2xp33_ASAP7_75t_R          2  1.4    34    25    2044    (-,-) 
  g387/Y           -       A->Y  R     INVx1_ASAP7_75t_R             1  0.8    17    15    2059    (-,-) 
  g412__5526/Y     -       A->Y  F     NAND3xp33_ASAP7_75t_R         2  1.7    38    24    2083    (-,-) 
  g445__1881/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          2  1.4    39    22    2106    (-,-) 
  g443__6131/Y     -       B->Y  R     AND2x2_ASAP7_75t_R            2  1.6    13    29    2135    (-,-) 
  g441__8246/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.5    25    16    2151    (-,-) 
  g439__5122/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          1  0.9    25    16    2167    (-,-) 
  counter_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2167    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 5: MET (7443 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -2                  
       Uncertainty:-     400                  
     Required Time:=    9602                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     158                  
             Slack:=    7443                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  b                -       -     F     (arrival)                     2  2.0     0     0    2000    (-,-) 
  g389__6260/Y     -       A->Y  F     XOR2xp5_ASAP7_75t_R           1  0.6    14    18    2018    (-,-) 
  sr/g24__2398/Y   -       B->Y  R     NOR2xp33_ASAP7_75t_R          2  1.4    41    25    2043    (-,-) 
  g387/Y           -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8    15    14    2056    (-,-) 
  g412__5526/Y     -       A->Y  R     NAND3xp33_ASAP7_75t_R         2  1.7    30    20    2076    (-,-) 
  g445__1881/Y     -       B->Y  F     OAI21xp5_ASAP7_75t_R          2  1.4    32    20    2096    (-,-) 
  g444/Y           -       A->Y  R     INVxp67_ASAP7_75t_R           2  1.5    28    23    2119    (-,-) 
  g442__7098/Y     -       B->Y  F     AOI211xp5_ASAP7_75t_R         1  0.8    28    18    2137    (-,-) 
  g438__1705/Y     -       B->Y  R     AOI21xp5_ASAP7_75t_R          1  0.9    26    22    2158    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2158    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

