// Seed: 3386813475
module module_0 ();
  wire id_1;
  ;
  wire id_2;
endmodule
module module_1 #(
    parameter id_12 = 32'd67,
    parameter id_28 = 32'd35,
    parameter id_46 = 32'd29,
    parameter id_8  = 32'd2
) (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    input tri id_4,
    input wand id_5
);
  supply0  id_7  ,  _id_8  ,  id_9  ,  id_10  ,  id_11  ,  _id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  _id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ;
  logic [1 : id_8] id_44 = id_16, id_45;
  logic _id_46;
  ;
  assign #id_47 id_11 = id_39;
  wire id_48;
  wire [1 : id_12] id_49;
  logic [id_46  <  -1 : id_28] id_50 = -1 !=? id_45;
  assign id_26 = 1;
  logic [1  && $realtime : -1] id_51;
  ;
  wire id_52;
  module_0 modCall_1 ();
  always_latch @(posedge id_38) force id_51 = 1;
  assign id_21 = -1;
  always @(negedge 1) begin : LABEL_0
    assume (id_48);
  end
  logic id_53 = 1;
endmodule
