#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Sep 10 18:08:29 2023
# Process ID: 36820
# Current directory: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40516 C:\Users\john_westbrook1\OneDrive - Baylor University\Engineering\System on Chip\Vivado\ClassReport1\ClassReport1.xpr
# Log file: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/vivado.log
# Journal file: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1\vivado.jou
# Running On: ROG-115-04, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34033 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1549.312 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv} {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hex_display_mux_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hex_display_mux_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hex_display_mux_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/new/count_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_display_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_display_mux_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv:23]
ERROR: [VRFC 10-3180] cannot find port 'cw' on this module [C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv:22]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hex_display_mux_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hex_display_mux_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hex_display_mux_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/new/count_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_display_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_display_mux_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 20 for port 'count' [C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_n_default
Compiling module xil_defaultlib.hex_display_mux
Compiling module xil_defaultlib.hex_display_mux_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot hex_display_mux_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hex_display_mux_test_behav -key {Behavioral:sim_1:Functional:hex_display_mux_test} -tclbatch {hex_display_mux_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hex_display_mux_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hex_display_mux_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.312 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/hex_display_mux_test/dut/counter/count}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hex_display_mux_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hex_display_mux_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hex_display_mux_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hex_display_mux_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 20 for port 'count' [C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux.sv:17]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 110 ns : File "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv" Line 37
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hex_display_mux_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hex_display_mux_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hex_display_mux_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 20 for port 'count' [C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux.sv:17]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 110 ns : File "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv" Line 37
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hex_display_mux_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hex_display_mux_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/new/count_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_display_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_display_mux_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hex_display_mux_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_display_mux_test_behav xil_defaultlib.hex_display_mux_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 20 for port 'count' [C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_n_default
Compiling module xil_defaultlib.hex_display_mux
Compiling module xil_defaultlib.hex_display_mux_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot hex_display_mux_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 160 ns : File "C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv" Line 40
add_files -fileset constrs_1 -norecurse {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/constrs_1/Nexys4_DDR_chu.xdc}}
add_files -norecurse {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux_test.sv} {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux.sv}}
update_compile_order -fileset sources_1
set_property top disp_mux_test [current_fileset]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 18:38:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/runme.log
[Sun Sep 10 18:38:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-16:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1549.312 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA4EA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/disp_mux_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4BA4EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA4EA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
add_files -norecurse {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/count_n.sv}}
update_compile_order -fileset sources_1
set_property top hex_display_mux [current_fileset]
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/top_hex_display_mux.sv}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux_test.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux_test.sv}}
export_ip_user_files -of_objects  [get_files {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux.sv}}
set_property top top_hex_display_mux [current_fileset]
update_compile_order -fileset sources_1
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/disp_mux_test.dcp to C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 18:56:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/runme.log
[Sun Sep 10 18:56:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4BA4EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA4EA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 18:57:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/runme.log
[Sun Sep 10 18:57:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux_test.sv}}
export_ip_user_files -of_objects  [get_files {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/new/count_n.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/new/count_n.sv}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 18:58:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/runme.log
[Sun Sep 10 18:58:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 18:59:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/runme.log
[Sun Sep 10 18:59:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/runme.log
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project project_1 {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1} -part xc7a100tcsg324-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.2/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
add_files -norecurse {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/top_hex_display_mux.sv} {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/count_n.sv} {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/sources_1/hex_display_mux.sv}}
add_files -fileset constrs_1 -norecurse {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/constrs_1/Nexys4_DDR_chu.xdc}}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:00:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 10 19:00:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/synth_1/top_hex_display_mux.dcp to C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:04:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 10 19:04:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:05:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 10 19:05:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:06:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 10 19:06:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/impl_1/runme.log
read_checkpoint -help
read_checkpoint

Description: 
Read a design checkpoint

Syntax: 
read_checkpoint  [-cell <arg>] [-incremental] [-directive <arg>]
                 [-auto_incremental] [-fix_objects <args>]
                 [-dcp_cell_list <args>] [-quiet] [-verbose] [<file>]

Usage: 
  Name                 Description
  --------------------------------
  [-cell]              Replace this cell with the checkpoint. The cell must 
                       be a black box.
  [-incremental]       Input design checkpoint file to be used for re-using 
                       implementation.
  [-directive]         Mode of behavior (directive) for this command. Please 
                       refer to Arguments section of this help for values for
                       this option.
                       Default: RuntimeOptimized
  [-auto_incremental]  Enters automatic mode for incremental compile. This is
                       less aggressive than the standard incremental mode and
                       will readily switch from incremental algorithms to the
                       default algorithms if results might not be maintained.
                       Should not be used with -reuse_objects.
  [-fix_objects]       Fix only given list of cells, clock regions, SLRs or 
                       Design
  [-dcp_cell_list]     A list of cell/dcp pairs, e.g. {<cell1> <dcp1> <cell2>
                       <dcp2>}. The option value should be in curly braces.
  [-quiet]             Ignore command errors
  [-verbose]           Suspend message limits during command execution
  [<file>]             Design checkpoint file

Categories: 
FileIO

Description:

  Reads a design checkpoint file (DCP) that contains the netlist,
  constraints, and may optionally have the placement and routing information
  of an implemented design. You can save design checkpoints at any stage in
  the design using the write_checkpoint command.

  The read_checkpoint command simply reads the associated checkpoint file,
  without opening a design or project in-memory. To create a project from the
  imported checkpoint, use the open_checkpoint command instead of
  read_checkpoint, or use the link_design command after read_checkpoint to
  open the in-memory design from the checkpoint or checkpoint files currently
  read.

  Note: When multiple design checkpoints are open in the Vivado tool, you
  must use the current_project command to switch between the open designs.
  You can use current_design to check which checkpoint is the active design.

  Note: The -incremental switch is not intended to merge two DCP files into a
  single design. It applies the placement and routing of the incremental
  checkpoint to the netlist objects in the current design.

  After loading an incremental design checkpoint, you can use the
  report_incremental_reuse command to determine the percentage of physical
  data reused from the incremental checkpoint, in the current design. The
  place_design and route_design commands will run incremental place and
  route, preserving reused placement and routing information and
  incorporating it into the design solution.

  Reading a design checkpoint with -incremental, loads the physical data into
  the current in-memory design. To clear out the incremental design data, you
  must either reload the current design, using open_run to open the synthesis
  run for instance, or read a new incremental checkpoint to overwrite the one
  previously loaded.

Arguments:

  -cell <arg> - (Optional) Specifies a black box cell in the current design
  to populate with the netlist data from the checkpoint file being read. This
  option cannot be used with -incremental, or any of its related options.

  -auto_incremental - (Optional) Enables incremental algorithms only when the
  quality of the reference checkpoint is high. This allows a user to set this
  option and let the tool decide whether to run default or incremental
  algorithms.

  -incremental - (Optional) Load a checkpoint file into an already open
  design to enable the incremental implementation design flow, where <file>
  specifies the path and filename of the incremental design checkpoint (DCP)
  file. In the incremental implementation flow, the placement and routing
  from the incremental DCP is applied to matching netlist objects in the
  current design to reuse existing placement and routing. Refer to the Vivado
  Design Suite User Guide: Implementation (UG904) for more information on
  incremental implementation.

  -directive [ RuntimeOptimized | TimingClosure | Quick ] - (Optional)
  Specifies a directive, or mode of operation for the -incremental process.

   *  RuntimeOptimized: The target WNS is the referenced from the incremental
      DCP. By default, more reuse from the reference checkpoint is
      encouraged.

   *  TimingClosure: The target WNS is 0. This mode attempts to meet timing
      at the expense of runtime. Paths not meeting timing will be ripped up
      and the incremental algorithms will be applied to fix timing on the
      paths.

   *  Quick: Specifies a low effort, non-timing-driven incremental
      implementation mode with the fastest runtime.

  -reuse_objects <args> - (Optional) For use with the -incremental option, to
  read and reuse only a portion of the checkpoint file, this option specifies
  to reuse only the placement and routing data of the specified list of
  cells, clock regions, and SLRs from the incremental checkpoint.

  Note: When this option is not specified, the whole design will be reused.
  The -reuse_objects options can be used multiple times to reuse different
  object types. See examples below.

  -fix_objects - (Optional) When -incremental is specified, mark the
  placement location of specifed cells as fixed (IS_LOC_FIXED) to prevent
  changes by the place_design command. This option will fix the placement of
  the specified list of cells, clock regions, SLRs or the current_design.

  -dcp_cell_list <arg> - (Optional) Lets you specify a list of cell/dcp
  pairs. This lets you read in multiple DCP files for specified cells in a
  single run of the read_checkpoint command. The format is specified as a
  list of cell/DCP pairs enclosed in curly braces: {<cell1> <dcp1> <cell2>
  <dcp2>}.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

  <file> - (Required) The path and filename of the checkpoint file to read.

  Note: If the path is not specified as part of the file name, the tool will
  search for the specified file in the current working directory and then in
  the directory from which the tool was launched.

Examples:

  The following example imports the specified checkpoint file into the tool,
  and then links the various design elements to create an in-memory design of
  the specified name:

    read_checkpoint C:/Data/checkpoint.dcp  
    link_design -name Test1 
    

  This example reads a design checkpoint on top of the current design for
  incremental place and route of the design:

    read_checkpoint -incremental C:/Data/routed.dcp 
    

  This example reads a design checkpoint. Incremental algorithms will be used
  only if the timing is nearly met and if there is a high reuse:

    read_checkpoint -auto_incremental C:/Data/routed.dcp

  Reuse and fix the placement and routing associated with the DSPs and Block
  RAMs:

    read_checkpoint -incremental C:/Data/routed.dcp \  
    -reuse_objects [all_rams] -reuse_objects [all_dsps] -fix_objects [current_design] 
    

  Note: The -reuse_objects option could also be written as:

    -reuse_objects [get_cells -hier -filter {PRIMITIVE_TYPE =~ BMEM.*.* || PRIMITIVE_TYPE =~ MULT.dsp.* }] 
    

  The following example reuses the placement and routing of the cells inside
  the hierarchical cpuEngine cell, and fixes the placement of the DSP cells:

    read_checkpoint -incremental C:/Data/routed.dcp -reuse_objects [get_cells cpuEngine] -fix_objects [all_dsps]  
     
    

See Also:

   *  all_dsps
   *  config_implementation
   *  current_design
   *  current_project
   *  get_cells
   *  link_design
   *  open_checkpoint
   *  report_config_implementation
   *  write_checkpoint
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:10:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 10 19:10:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux_test.sv} {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux.sv}}
update_compile_order -fileset sources_1
set_property top disp_mux_test [current_fileset]
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-16:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3411.340 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA4EA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:11:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 10 19:11:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 19:19:21 2023...
