// Seed: 3522815353
module module_0 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    input  logic id_3
);
  reg id_5;
  always begin : LABEL_0
    id_0 <= 1;
  end
  assign id_5 = 1;
  reg id_6, id_7;
  assign id_5 = id_7;
  final repeat (1) id_6 <= id_6 && id_5;
  assign module_1.type_7 = 0;
  wire id_8;
  always id_6.id_3 <= id_1;
  assign id_5 = 1;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input  logic id_2
);
  initial id_0 <= id_2;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2
  );
  wire id_4;
  wire id_5, id_6;
endmodule
