<stg><name>Loop_VITIS_LOOP_35_1_proc</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %process_shape_read = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %process_shape

]]></Node>
<StgValue><ssdm name="process_shape_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:4 %gmem1_addr = getelementptr i8 %gmem1, i64 %process_shape_read

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="18" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="19" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="20" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="21" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %process_shape, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem1_addr, i32

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_rd_req"/></StgValue>
</operation>

<operation id="25" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="26" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln35, void, i4, void %entry

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln35 = icmp_eq  i4 %i, i4

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="28" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="29" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %add_ln35 = add i4 %i, i4

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="30" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln35 = br i1 %icmp_ln35, void, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="31" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:3 %gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P, i8 %gmem1_addr, i1 %gmem1_addr_1_rd_req

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="32" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:0 %zext_ln35 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="33" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="34" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="35" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %p_kernel_addr = getelementptr i8 %p_kernel, i64, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="p_kernel_addr"/></StgValue>
</operation>

<operation id="36" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:5 %store_ln39 = store i8 %gmem1_addr_read, i4 %p_kernel_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="37" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln35 = br void

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="38" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="process_shape" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="process_shape"/></StgValue>
</port>
<port id="57" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="58" name="p_kernel" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_kernel"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="_ssdm_op_Read.ap_fifo.i64P" to="process_shape_read" fromId="59" toId="13">
</dataflow>
<dataflow id="61" from="process_shape" to="process_shape_read" fromId="56" toId="13">
</dataflow>
<dataflow id="62" from="gmem1" to="gmem1_addr" fromId="57" toId="14">
</dataflow>
<dataflow id="63" from="process_shape_read" to="gmem1_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="65" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem1_addr_1_rd_req" fromId="64" toId="15">
</dataflow>
<dataflow id="66" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="14" toId="15">
</dataflow>
<dataflow id="68" from="StgValue_67" to="gmem1_addr_1_rd_req" fromId="67" toId="15">
</dataflow>
<dataflow id="69" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem1_addr_1_rd_req" fromId="64" toId="16">
</dataflow>
<dataflow id="70" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="14" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_67" to="gmem1_addr_1_rd_req" fromId="67" toId="16">
</dataflow>
<dataflow id="72" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem1_addr_1_rd_req" fromId="64" toId="17">
</dataflow>
<dataflow id="73" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="14" toId="17">
</dataflow>
<dataflow id="74" from="StgValue_67" to="gmem1_addr_1_rd_req" fromId="67" toId="17">
</dataflow>
<dataflow id="75" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem1_addr_1_rd_req" fromId="64" toId="18">
</dataflow>
<dataflow id="76" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="14" toId="18">
</dataflow>
<dataflow id="77" from="StgValue_67" to="gmem1_addr_1_rd_req" fromId="67" toId="18">
</dataflow>
<dataflow id="78" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem1_addr_1_rd_req" fromId="64" toId="19">
</dataflow>
<dataflow id="79" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="14" toId="19">
</dataflow>
<dataflow id="80" from="StgValue_67" to="gmem1_addr_1_rd_req" fromId="67" toId="19">
</dataflow>
<dataflow id="81" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem1_addr_1_rd_req" fromId="64" toId="20">
</dataflow>
<dataflow id="82" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="14" toId="20">
</dataflow>
<dataflow id="83" from="StgValue_67" to="gmem1_addr_1_rd_req" fromId="67" toId="20">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="21">
</dataflow>
<dataflow id="86" from="gmem1" to="specinterface_ln0" fromId="57" toId="21">
</dataflow>
<dataflow id="88" from="empty_12" to="specinterface_ln0" fromId="87" toId="21">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="21">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="21">
</dataflow>
<dataflow id="93" from="empty_21" to="specinterface_ln0" fromId="92" toId="21">
</dataflow>
<dataflow id="94" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="21">
</dataflow>
<dataflow id="95" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="21">
</dataflow>
<dataflow id="96" from="empty_21" to="specinterface_ln0" fromId="92" toId="21">
</dataflow>
<dataflow id="97" from="empty_21" to="specinterface_ln0" fromId="92" toId="21">
</dataflow>
<dataflow id="98" from="empty_21" to="specinterface_ln0" fromId="92" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="21">
</dataflow>
<dataflow id="104" from="empty_21" to="specinterface_ln0" fromId="92" toId="21">
</dataflow>
<dataflow id="105" from="empty_21" to="specinterface_ln0" fromId="92" toId="21">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="22">
</dataflow>
<dataflow id="107" from="process_shape" to="specinterface_ln0" fromId="56" toId="22">
</dataflow>
<dataflow id="109" from="ap_fifo_str" to="specinterface_ln0" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="22">
</dataflow>
<dataflow id="113" from="p_str" to="specinterface_ln0" fromId="112" toId="22">
</dataflow>
<dataflow id="114" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="22">
</dataflow>
<dataflow id="116" from="p_str" to="specinterface_ln0" fromId="112" toId="22">
</dataflow>
<dataflow id="117" from="p_str" to="specinterface_ln0" fromId="112" toId="22">
</dataflow>
<dataflow id="118" from="p_str" to="specinterface_ln0" fromId="112" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="124" from="p_str" to="specinterface_ln0" fromId="112" toId="22">
</dataflow>
<dataflow id="126" from="ScalarProp_str" to="specinterface_ln0" fromId="125" toId="22">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="23">
</dataflow>
<dataflow id="128" from="gmem1" to="specinterface_ln0" fromId="57" toId="23">
</dataflow>
<dataflow id="129" from="empty_12" to="specinterface_ln0" fromId="87" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="131" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="132" from="empty_21" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="23">
</dataflow>
<dataflow id="135" from="empty_21" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="136" from="empty_21" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="137" from="empty_21" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="23">
</dataflow>
<dataflow id="139" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="23">
</dataflow>
<dataflow id="141" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="23">
</dataflow>
<dataflow id="142" from="empty_21" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="143" from="empty_21" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="144" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem1_addr_1_rd_req" fromId="64" toId="24">
</dataflow>
<dataflow id="145" from="gmem1_addr" to="gmem1_addr_1_rd_req" fromId="14" toId="24">
</dataflow>
<dataflow id="146" from="StgValue_67" to="gmem1_addr_1_rd_req" fromId="67" toId="24">
</dataflow>
<dataflow id="147" from="add_ln35" to="i" fromId="29" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln35" to="i" fromId="37" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="150" from="StgValue_149" to="i" fromId="149" toId="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="br_ln0" to="i" fromId="25" toId="26">
</dataflow>
<dataflow id="152" from="i" to="icmp_ln35" fromId="26" toId="27">
</dataflow>
<dataflow id="154" from="StgValue_153" to="icmp_ln35" fromId="153" toId="27">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="155" toId="28">
</dataflow>
<dataflow id="158" from="StgValue_157" to="speclooptripcount_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="159" from="StgValue_157" to="speclooptripcount_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="160" from="StgValue_157" to="speclooptripcount_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="161" from="i" to="add_ln35" fromId="26" toId="29">
</dataflow>
<dataflow id="163" from="StgValue_162" to="add_ln35" fromId="162" toId="29">
</dataflow>
<dataflow id="164" from="icmp_ln35" to="br_ln35" fromId="27" toId="30">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.m_axi.i8P" to="gmem1_addr_read" fromId="165" toId="31">
</dataflow>
<dataflow id="167" from="gmem1_addr" to="gmem1_addr_read" fromId="14" toId="31">
</dataflow>
<dataflow id="168" from="i" to="zext_ln35" fromId="26" toId="32">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecPipeline" to="specpipeline_ln39" fromId="169" toId="33">
</dataflow>
<dataflow id="172" from="StgValue_171" to="specpipeline_ln39" fromId="171" toId="33">
</dataflow>
<dataflow id="174" from="StgValue_173" to="specpipeline_ln39" fromId="173" toId="33">
</dataflow>
<dataflow id="175" from="StgValue_89" to="specpipeline_ln39" fromId="89" toId="33">
</dataflow>
<dataflow id="176" from="StgValue_89" to="specpipeline_ln39" fromId="89" toId="33">
</dataflow>
<dataflow id="177" from="empty_21" to="specpipeline_ln39" fromId="92" toId="33">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopName" to="specloopname_ln39" fromId="178" toId="34">
</dataflow>
<dataflow id="181" from="empty_2" to="specloopname_ln39" fromId="180" toId="34">
</dataflow>
<dataflow id="182" from="p_kernel" to="p_kernel_addr" fromId="58" toId="35">
</dataflow>
<dataflow id="184" from="StgValue_183" to="p_kernel_addr" fromId="183" toId="35">
</dataflow>
<dataflow id="185" from="zext_ln35" to="p_kernel_addr" fromId="32" toId="35">
</dataflow>
<dataflow id="186" from="gmem1_addr_read" to="store_ln39" fromId="31" toId="36">
</dataflow>
<dataflow id="187" from="p_kernel_addr" to="store_ln39" fromId="35" toId="36">
</dataflow>
<dataflow id="188" from="icmp_ln35" to="StgValue_10" fromId="27" toId="10">
</dataflow>
<dataflow id="189" from="icmp_ln35" to="StgValue_11" fromId="27" toId="11">
</dataflow>
<dataflow id="190" from="icmp_ln35" to="StgValue_9" fromId="27" toId="9">
</dataflow>
</dataflows>


</stg>
