{
  "module_name": "pfc-r8a77995.c",
  "hash_id": "f0343fda2fc951a93235732a0a7664e1d1d1e8be0b5983a8a19a1540e28de120",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a77995.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/kernel.h>\n\n#include \"core.h\"\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_GP(fn, sfx)\t\t\t\t\t\t\\\n\tPORT_GP_CFG_9(0,  fn, sfx, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_32(1, fn, sfx, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_32(2, fn, sfx, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_10(3, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_32(4, fn, sfx, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_21(5, fn, sfx, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_14(6, fn, sfx, SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(DU_DOTCLKIN0, \"DU_DOTCLKIN0\", fn, SH_PFC_PIN_CFG_PULL_DOWN),\t\\\n\tPIN_NOGP_CFG(FSCLKST_N, \"FSCLKST#\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(MLB_REF, \"MLB_REF\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(PRESETOUT_N, \"PRESETOUT#\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(TCK, \"TCK\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TDI, \"TDI\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TMS, \"TMS\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TRST_N, \"TRST#\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPIN_NOGP_CFG(VDDQ_AVB0, \"VDDQ_AVB0\", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_25_33)\n\n \n\n \n#define GPSR0_8\t\tF_(MLB_SIG,\t\tIP0_27_24)\n#define GPSR0_7\t\tF_(MLB_DAT,\t\tIP0_23_20)\n#define GPSR0_6\t\tF_(MLB_CLK,\t\tIP0_19_16)\n#define GPSR0_5\t\tF_(MSIOF2_RXD,\t\tIP0_15_12)\n#define GPSR0_4\t\tF_(MSIOF2_TXD,\t\tIP0_11_8)\n#define GPSR0_3\t\tF_(MSIOF2_SCK,\t\tIP0_7_4)\n#define GPSR0_2\t\tF_(IRQ0_A,\t\tIP0_3_0)\n#define GPSR0_1\t\tFM(USB0_OVC)\n#define GPSR0_0\t\tFM(USB0_PWEN)\n\n \n#define GPSR1_31\tF_(QPOLB,\t\tIP4_27_24)\n#define GPSR1_30\tF_(QPOLA,\t\tIP4_23_20)\n#define GPSR1_29\tF_(DU_CDE,\t\tIP4_19_16)\n#define GPSR1_28\tF_(DU_DISP_CDE,\t\tIP4_15_12)\n#define GPSR1_27\tF_(DU_DISP,\t\tIP4_11_8)\n#define GPSR1_26\tF_(DU_VSYNC,\t\tIP4_7_4)\n#define GPSR1_25\tF_(DU_HSYNC,\t\tIP4_3_0)\n#define GPSR1_24\tF_(DU_DOTCLKOUT0,\tIP3_31_28)\n#define GPSR1_23\tF_(DU_DR7,\t\tIP3_27_24)\n#define GPSR1_22\tF_(DU_DR6,\t\tIP3_23_20)\n#define GPSR1_21\tF_(DU_DR5,\t\tIP3_19_16)\n#define GPSR1_20\tF_(DU_DR4,\t\tIP3_15_12)\n#define GPSR1_19\tF_(DU_DR3,\t\tIP3_11_8)\n#define GPSR1_18\tF_(DU_DR2,\t\tIP3_7_4)\n#define GPSR1_17\tF_(DU_DR1,\t\tIP3_3_0)\n#define GPSR1_16\tF_(DU_DR0,\t\tIP2_31_28)\n#define GPSR1_15\tF_(DU_DG7,\t\tIP2_27_24)\n#define GPSR1_14\tF_(DU_DG6,\t\tIP2_23_20)\n#define GPSR1_13\tF_(DU_DG5,\t\tIP2_19_16)\n#define GPSR1_12\tF_(DU_DG4,\t\tIP2_15_12)\n#define GPSR1_11\tF_(DU_DG3,\t\tIP2_11_8)\n#define GPSR1_10\tF_(DU_DG2,\t\tIP2_7_4)\n#define GPSR1_9\t\tF_(DU_DG1,\t\tIP2_3_0)\n#define GPSR1_8\t\tF_(DU_DG0,\t\tIP1_31_28)\n#define GPSR1_7\t\tF_(DU_DB7,\t\tIP1_27_24)\n#define GPSR1_6\t\tF_(DU_DB6,\t\tIP1_23_20)\n#define GPSR1_5\t\tF_(DU_DB5,\t\tIP1_19_16)\n#define GPSR1_4\t\tF_(DU_DB4,\t\tIP1_15_12)\n#define GPSR1_3\t\tF_(DU_DB3,\t\tIP1_11_8)\n#define GPSR1_2\t\tF_(DU_DB2,\t\tIP1_7_4)\n#define GPSR1_1\t\tF_(DU_DB1,\t\tIP1_3_0)\n#define GPSR1_0\t\tF_(DU_DB0,\t\tIP0_31_28)\n\n \n#define GPSR2_31\tF_(NFCE_N,\t\tIP8_19_16)\n#define GPSR2_30\tF_(NFCLE,\t\tIP8_15_12)\n#define GPSR2_29\tF_(NFALE,\t\tIP8_11_8)\n#define GPSR2_28\tF_(VI4_CLKENB,\t\tIP8_7_4)\n#define GPSR2_27\tF_(VI4_FIELD,\t\tIP8_3_0)\n#define GPSR2_26\tF_(VI4_HSYNC_N,\t\tIP7_31_28)\n#define GPSR2_25\tF_(VI4_VSYNC_N,\t\tIP7_27_24)\n#define GPSR2_24\tF_(VI4_DATA23,\t\tIP7_23_20)\n#define GPSR2_23\tF_(VI4_DATA22,\t\tIP7_19_16)\n#define GPSR2_22\tF_(VI4_DATA21,\t\tIP7_15_12)\n#define GPSR2_21\tF_(VI4_DATA20,\t\tIP7_11_8)\n#define GPSR2_20\tF_(VI4_DATA19,\t\tIP7_7_4)\n#define GPSR2_19\tF_(VI4_DATA18,\t\tIP7_3_0)\n#define GPSR2_18\tF_(VI4_DATA17,\t\tIP6_31_28)\n#define GPSR2_17\tF_(VI4_DATA16,\t\tIP6_27_24)\n#define GPSR2_16\tF_(VI4_DATA15,\t\tIP6_23_20)\n#define GPSR2_15\tF_(VI4_DATA14,\t\tIP6_19_16)\n#define GPSR2_14\tF_(VI4_DATA13,\t\tIP6_15_12)\n#define GPSR2_13\tF_(VI4_DATA12,\t\tIP6_11_8)\n#define GPSR2_12\tF_(VI4_DATA11,\t\tIP6_7_4)\n#define GPSR2_11\tF_(VI4_DATA10,\t\tIP6_3_0)\n#define GPSR2_10\tF_(VI4_DATA9,\t\tIP5_31_28)\n#define GPSR2_9\t\tF_(VI4_DATA8,\t\tIP5_27_24)\n#define GPSR2_8\t\tF_(VI4_DATA7,\t\tIP5_23_20)\n#define GPSR2_7\t\tF_(VI4_DATA6,\t\tIP5_19_16)\n#define GPSR2_6\t\tF_(VI4_DATA5,\t\tIP5_15_12)\n#define GPSR2_5\t\tFM(VI4_DATA4)\n#define GPSR2_4\t\tF_(VI4_DATA3,\t\tIP5_11_8)\n#define GPSR2_3\t\tF_(VI4_DATA2,\t\tIP5_7_4)\n#define GPSR2_2\t\tF_(VI4_DATA1,\t\tIP5_3_0)\n#define GPSR2_1\t\tF_(VI4_DATA0,\t\tIP4_31_28)\n#define GPSR2_0\t\tFM(VI4_CLK)\n\n \n#define GPSR3_9\t\tF_(NFDATA7,\t\tIP9_31_28)\n#define GPSR3_8\t\tF_(NFDATA6,\t\tIP9_27_24)\n#define GPSR3_7\t\tF_(NFDATA5,\t\tIP9_23_20)\n#define GPSR3_6\t\tF_(NFDATA4,\t\tIP9_19_16)\n#define GPSR3_5\t\tF_(NFDATA3,\t\tIP9_15_12)\n#define GPSR3_4\t\tF_(NFDATA2,\t\tIP9_11_8)\n#define GPSR3_3\t\tF_(NFDATA1,\t\tIP9_7_4)\n#define GPSR3_2\t\tF_(NFDATA0,\t\tIP9_3_0)\n#define GPSR3_1\t\tF_(NFWE_N,\t\tIP8_31_28)\n#define GPSR3_0\t\tF_(NFRE_N,\t\tIP8_27_24)\n\n \n#define GPSR4_31\tF_(CAN0_RX_A,\t\tIP12_27_24)\n#define GPSR4_30\tF_(CAN1_TX_A,\t\tIP13_7_4)\n#define GPSR4_29\tF_(CAN1_RX_A,\t\tIP13_3_0)\n#define GPSR4_28\tF_(CAN0_TX_A,\t\tIP12_31_28)\n#define GPSR4_27\tFM(TX2)\n#define GPSR4_26\tFM(RX2)\n#define GPSR4_25\tF_(SCK2,\t\tIP12_11_8)\n#define GPSR4_24\tF_(TX1_A,\t\tIP12_7_4)\n#define GPSR4_23\tF_(RX1_A,\t\tIP12_3_0)\n#define GPSR4_22\tF_(SCK1_A,\t\tIP11_31_28)\n#define GPSR4_21\tF_(TX0_A,\t\tIP11_27_24)\n#define GPSR4_20\tF_(RX0_A,\t\tIP11_23_20)\n#define GPSR4_19\tF_(SCK0_A,\t\tIP11_19_16)\n#define GPSR4_18\tF_(MSIOF1_RXD,\t\tIP11_15_12)\n#define GPSR4_17\tF_(MSIOF1_TXD,\t\tIP11_11_8)\n#define GPSR4_16\tF_(MSIOF1_SCK,\t\tIP11_7_4)\n#define GPSR4_15\tFM(MSIOF0_RXD)\n#define GPSR4_14\tFM(MSIOF0_TXD)\n#define GPSR4_13\tFM(MSIOF0_SYNC)\n#define GPSR4_12\tFM(MSIOF0_SCK)\n#define GPSR4_11\tF_(SDA1,\t\tIP11_3_0)\n#define GPSR4_10\tF_(SCL1,\t\tIP10_31_28)\n#define GPSR4_9\t\tFM(SDA0)\n#define GPSR4_8\t\tFM(SCL0)\n#define GPSR4_7\t\tF_(SSI_WS4_A,\t\tIP10_27_24)\n#define GPSR4_6\t\tF_(SSI_SDATA4_A,\tIP10_23_20)\n#define GPSR4_5\t\tF_(SSI_SCK4_A,\t\tIP10_19_16)\n#define GPSR4_4\t\tF_(SSI_WS34,\t\tIP10_15_12)\n#define GPSR4_3\t\tF_(SSI_SDATA3,\t\tIP10_11_8)\n#define GPSR4_2\t\tF_(SSI_SCK34,\t\tIP10_7_4)\n#define GPSR4_1\t\tF_(AUDIO_CLKA,\t\tIP10_3_0)\n#define GPSR4_0\t\tF_(NFRB_N,\t\tIP8_23_20)\n\n \n#define GPSR5_20\tFM(AVB0_LINK)\n#define GPSR5_19\tFM(AVB0_PHY_INT)\n#define GPSR5_18\tFM(AVB0_MAGIC)\n#define GPSR5_17\tFM(AVB0_MDC)\n#define GPSR5_16\tFM(AVB0_MDIO)\n#define GPSR5_15\tFM(AVB0_TXCREFCLK)\n#define GPSR5_14\tFM(AVB0_TD3)\n#define GPSR5_13\tFM(AVB0_TD2)\n#define GPSR5_12\tFM(AVB0_TD1)\n#define GPSR5_11\tFM(AVB0_TD0)\n#define GPSR5_10\tFM(AVB0_TXC)\n#define GPSR5_9\t\tFM(AVB0_TX_CTL)\n#define GPSR5_8\t\tFM(AVB0_RD3)\n#define GPSR5_7\t\tFM(AVB0_RD2)\n#define GPSR5_6\t\tFM(AVB0_RD1)\n#define GPSR5_5\t\tFM(AVB0_RD0)\n#define GPSR5_4\t\tFM(AVB0_RXC)\n#define GPSR5_3\t\tFM(AVB0_RX_CTL)\n#define GPSR5_2\t\tF_(CAN_CLK,\t\tIP12_23_20)\n#define GPSR5_1\t\tF_(TPU0TO1_A,\t\tIP12_19_16)\n#define GPSR5_0\t\tF_(TPU0TO0_A,\t\tIP12_15_12)\n\n \n#define GPSR6_13\tFM(RPC_INT_N)\n#define GPSR6_12\tFM(RPC_RESET_N)\n#define GPSR6_11\tFM(QSPI1_SSL)\n#define GPSR6_10\tFM(QSPI1_IO3)\n#define GPSR6_9\t\tFM(QSPI1_IO2)\n#define GPSR6_8\t\tFM(QSPI1_MISO_IO1)\n#define GPSR6_7\t\tFM(QSPI1_MOSI_IO0)\n#define GPSR6_6\t\tFM(QSPI1_SPCLK)\n#define GPSR6_5\t\tFM(QSPI0_SSL)\n#define GPSR6_4\t\tFM(QSPI0_IO3)\n#define GPSR6_3\t\tFM(QSPI0_IO2)\n#define GPSR6_2\t\tFM(QSPI0_MISO_IO1)\n#define GPSR6_1\t\tFM(QSPI0_MOSI_IO0)\n#define GPSR6_0\t\tFM(QSPI0_SPCLK)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t \t\t\t \t\t \n#define IP0_3_0\t\tFM(IRQ0_A)\t\tFM(MSIOF2_SYNC_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_7_4\t\tFM(MSIOF2_SCK)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_11_8\tFM(MSIOF2_TXD)\t\tFM(SCL3_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_15_12\tFM(MSIOF2_RXD)\t\tFM(SDA3_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_19_16\tFM(MLB_CLK)\t\tFM(MSIOF2_SYNC_A)\tFM(SCK5_A)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_23_20\tFM(MLB_DAT)\t\tFM(MSIOF2_SS1)\t\tFM(RX5_A)\t\tFM(SCL3_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_27_24\tFM(MLB_SIG)\t\tFM(MSIOF2_SS2)\t\tFM(TX5_A)\t\tFM(SDA3_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_31_28\tFM(DU_DB0)\t\tFM(LCDOUT0)\t\tFM(MSIOF3_TXD_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_3_0\t\tFM(DU_DB1)\t\tFM(LCDOUT1)\t\tFM(MSIOF3_RXD_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_7_4\t\tFM(DU_DB2)\t\tFM(LCDOUT2)\t\tFM(IRQ0_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_11_8\tFM(DU_DB3)\t\tFM(LCDOUT3)\t\tFM(SCK5_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_15_12\tFM(DU_DB4)\t\tFM(LCDOUT4)\t\tFM(RX5_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_19_16\tFM(DU_DB5)\t\tFM(LCDOUT5)\t\tFM(TX5_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_23_20\tFM(DU_DB6)\t\tFM(LCDOUT6)\t\tFM(MSIOF3_SS1_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_27_24\tFM(DU_DB7)\t\tFM(LCDOUT7)\t\tFM(MSIOF3_SS2_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_31_28\tFM(DU_DG0)\t\tFM(LCDOUT8)\t\tFM(MSIOF3_SCK_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_3_0\t\tFM(DU_DG1)\t\tFM(LCDOUT9)\t\tFM(MSIOF3_SYNC_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_7_4\t\tFM(DU_DG2)\t\tFM(LCDOUT10)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_11_8\tFM(DU_DG3)\t\tFM(LCDOUT11)\t\tFM(IRQ1_A)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_15_12\tFM(DU_DG4)\t\tFM(LCDOUT12)\t\tFM(HSCK3_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_19_16\tFM(DU_DG5)\t\tFM(LCDOUT13)\t\tFM(HTX3_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_23_20\tFM(DU_DG6)\t\tFM(LCDOUT14)\t\tFM(HRX3_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_27_24\tFM(DU_DG7)\t\tFM(LCDOUT15)\t\tFM(SCK4_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_31_28\tFM(DU_DR0)\t\tFM(LCDOUT16)\t\tFM(RX4_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_3_0\t\tFM(DU_DR1)\t\tFM(LCDOUT17)\t\tFM(TX4_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_7_4\t\tFM(DU_DR2)\t\tFM(LCDOUT18)\t\tFM(PWM0_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_11_8\tFM(DU_DR3)\t\tFM(LCDOUT19)\t\tFM(PWM1_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_15_12\tFM(DU_DR4)\t\tFM(LCDOUT20)\t\tFM(TCLK2_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_19_16\tFM(DU_DR5)\t\tFM(LCDOUT21)\t\tFM(NMI)\t\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_23_20\tFM(DU_DR6)\t\tFM(LCDOUT22)\t\tFM(PWM2_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_27_24\tFM(DU_DR7)\t\tFM(LCDOUT23)\t\tFM(TCLK1_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_31_28\tFM(DU_DOTCLKOUT0)\tFM(QCLK)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t \t\t\t \t\t \n#define IP4_3_0\t\tFM(DU_HSYNC)\t\tFM(QSTH_QHS)\t\tFM(IRQ3_A)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_7_4\t\tFM(DU_VSYNC)\t\tFM(QSTVA_QVS)\t\tFM(IRQ4_A)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_11_8\tFM(DU_DISP)\t\tFM(QSTVB_QVE)\t\tFM(PWM3_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_15_12\tFM(DU_DISP_CDE)\t\tFM(QCPV_QDE)\t\tFM(IRQ2_B)\t\tFM(DU_DOTCLKIN1)F_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_19_16\tFM(DU_CDE)\t\tFM(QSTB_QHE)\t\tFM(SCK3_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_23_20\tFM(QPOLA)\t\tF_(0, 0)\t\tFM(RX3_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_27_24\tFM(QPOLB)\t\tF_(0, 0)\t\tFM(TX3_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_31_28\tFM(VI4_DATA0)\t\tFM(PWM0_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_3_0\t\tFM(VI4_DATA1)\t\tFM(PWM1_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_7_4\t\tFM(VI4_DATA2)\t\tFM(PWM2_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_11_8\tFM(VI4_DATA3)\t\tFM(PWM3_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_15_12\tFM(VI4_DATA5)\t\tFM(SCK4_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_19_16\tFM(VI4_DATA6)\t\tFM(IRQ2_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_23_20\tFM(VI4_DATA7)\t\tFM(TCLK2_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_27_24\tFM(VI4_DATA8)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_31_28\tFM(VI4_DATA9)\t\tFM(MSIOF3_SS2_A)\tFM(IRQ1_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_3_0\t\tFM(VI4_DATA10)\t\tFM(RX4_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_7_4\t\tFM(VI4_DATA11)\t\tFM(TX4_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_11_8\tFM(VI4_DATA12)\t\tFM(TCLK1_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_15_12\tFM(VI4_DATA13)\t\tFM(MSIOF3_SS1_A)\tFM(HCTS3_N)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_19_16\tFM(VI4_DATA14)\t\tFM(SSI_SCK4_B)\t\tFM(HRTS3_N)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_23_20\tFM(VI4_DATA15)\t\tFM(SSI_SDATA4_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_27_24\tFM(VI4_DATA16)\t\tFM(HRX3_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_31_28\tFM(VI4_DATA17)\t\tFM(HTX3_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_3_0\t\tFM(VI4_DATA18)\t\tFM(HSCK3_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_7_4\t\tFM(VI4_DATA19)\t\tFM(SSI_WS4_B)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(NFDATA15)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_11_8\tFM(VI4_DATA20)\t\tFM(MSIOF3_SYNC_A)\tF_(0, 0)\t\tF_(0, 0)\tFM(NFDATA14)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_15_12\tFM(VI4_DATA21)\t\tFM(MSIOF3_TXD_A)\tF_(0, 0)\t\tF_(0, 0)\tFM(NFDATA13)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_19_16\tFM(VI4_DATA22)\t\tFM(MSIOF3_RXD_A)\tF_(0, 0)\t\tF_(0, 0)\tFM(NFDATA12)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_23_20\tFM(VI4_DATA23)\t\tFM(MSIOF3_SCK_A)\tF_(0, 0)\t\tF_(0, 0)\tFM(NFDATA11)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_27_24\tFM(VI4_VSYNC_N)\t\tFM(SCK1_B)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(NFDATA10)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_31_28\tFM(VI4_HSYNC_N)\t\tFM(RX1_B)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(NFDATA9)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t \t\t\t \t\t \n#define IP8_3_0\t\tFM(VI4_FIELD)\t\tFM(AUDIO_CLKB)\t\tFM(IRQ5_A)\t\tFM(SCIF_CLK)\tFM(NFDATA8)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_7_4\t\tFM(VI4_CLKENB)\t\tFM(TX1_B)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(NFWP_N)\t\tFM(DVC_MUTE_A)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_11_8\tFM(NFALE)\t\tFM(SCL2_B)\t\tFM(IRQ3_B)\t\tFM(PWM0_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_15_12\tFM(NFCLE)\t\tFM(SDA2_B)\t\tFM(SCK3_A)\t\tFM(PWM1_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_19_16\tFM(NFCE_N)\t\tF_(0, 0)\t\tFM(RX3_A)\t\tFM(PWM2_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_23_20\tFM(NFRB_N)\t\tF_(0, 0)\t\tFM(TX3_A)\t\tFM(PWM3_C)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_27_24\tFM(NFRE_N)\t\tFM(MMC_CMD)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_31_28\tFM(NFWE_N)\t\tFM(MMC_CLK)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_3_0\t\tFM(NFDATA0)\t\tFM(MMC_D0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_7_4\t\tFM(NFDATA1)\t\tFM(MMC_D1)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_11_8\tFM(NFDATA2)\t\tFM(MMC_D2)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_15_12\tFM(NFDATA3)\t\tFM(MMC_D3)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_19_16\tFM(NFDATA4)\t\tFM(MMC_D4)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_23_20\tFM(NFDATA5)\t\tFM(MMC_D5)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_27_24\tFM(NFDATA6)\t\tFM(MMC_D6)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_31_28\tFM(NFDATA7)\t\tFM(MMC_D7)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_3_0\tFM(AUDIO_CLKA)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tFM(DVC_MUTE_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_7_4\tFM(SSI_SCK34)\t\tFM(FSO_CFE_0_N_A)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_11_8\tFM(SSI_SDATA3)\t\tFM(FSO_CFE_1_N_A)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_15_12\tFM(SSI_WS34)\t\tFM(FSO_TOE_N_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_19_16\tFM(SSI_SCK4_A)\t\tFM(HSCK0)\t\tFM(AUDIO_CLKOUT)\tFM(CAN0_RX_B)\tFM(IRQ4_B)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_23_20\tFM(SSI_SDATA4_A)\tFM(HTX0)\t\tFM(SCL2_A)\t\tFM(CAN1_RX_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_27_24\tFM(SSI_WS4_A)\t\tFM(HRX0)\t\tFM(SDA2_A)\t\tFM(CAN1_TX_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_31_28\tFM(SCL1)\t\tFM(CTS1_N)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_3_0\tFM(SDA1)\t\tFM(RTS1_N)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_7_4\tFM(MSIOF1_SCK)\t\tFM(AVB0_AVTP_PPS_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_11_8\tFM(MSIOF1_TXD)\t\tFM(AVB0_AVTP_CAPTURE_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_15_12\tFM(MSIOF1_RXD)\t\tFM(AVB0_AVTP_MATCH_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_19_16\tFM(SCK0_A)\t\tFM(MSIOF1_SYNC)\t\tFM(FSO_CFE_0_N_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_23_20\tFM(RX0_A)\t\tFM(MSIOF0_SS1)\t\tFM(FSO_CFE_1_N_B)\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_27_24\tFM(TX0_A)\t\tFM(MSIOF0_SS2)\t\tFM(FSO_TOE_N_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_31_28\tFM(SCK1_A)\t\tFM(MSIOF1_SS2)\t\tFM(TPU0TO2_B)\t\tFM(CAN0_TX_B)\tFM(AUDIO_CLKOUT1)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t \t\t\t \t\t \n#define IP12_3_0\tFM(RX1_A)\t\tFM(CTS0_N)\t\tFM(TPU0TO0_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_7_4\tFM(TX1_A)\t\tFM(RTS0_N)\t\tFM(TPU0TO1_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_11_8\tFM(SCK2)\t\tFM(MSIOF1_SS1)\t\tFM(TPU0TO3_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_15_12\tFM(TPU0TO0_A)\t\tFM(AVB0_AVTP_CAPTURE_A)\tFM(HCTS0_N)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_19_16\tFM(TPU0TO1_A)\t\tFM(AVB0_AVTP_MATCH_A)\tFM(HRTS0_N)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_23_20\tFM(CAN_CLK)\t\tFM(AVB0_AVTP_PPS_A)\tFM(SCK0_B)\t\tFM(IRQ5_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_27_24\tFM(CAN0_RX_A)\t\tFM(CANFD0_RX)\t\tFM(RX0_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_31_28\tFM(CAN0_TX_A)\t\tFM(CANFD0_TX)\t\tFM(TX0_B)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_3_0\tFM(CAN1_RX_A)\t\tFM(CANFD1_RX)\t\tFM(TPU0TO2_A)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_7_4\tFM(CAN1_TX_A)\t\tFM(CANFD1_TX)\t\tFM(TPU0TO3_A)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n#define PINMUX_GPSR\t\\\n\\\n\t\tGPSR1_31\tGPSR2_31\t\t\tGPSR4_31\t\t \\\n\t\tGPSR1_30\tGPSR2_30\t\t\tGPSR4_30\t\t \\\n\t\tGPSR1_29\tGPSR2_29\t\t\tGPSR4_29\t\t \\\n\t\tGPSR1_28\tGPSR2_28\t\t\tGPSR4_28\t\t \\\n\t\tGPSR1_27\tGPSR2_27\t\t\tGPSR4_27\t\t \\\n\t\tGPSR1_26\tGPSR2_26\t\t\tGPSR4_26\t\t \\\n\t\tGPSR1_25\tGPSR2_25\t\t\tGPSR4_25\t\t \\\n\t\tGPSR1_24\tGPSR2_24\t\t\tGPSR4_24\t\t \\\n\t\tGPSR1_23\tGPSR2_23\t\t\tGPSR4_23\t\t \\\n\t\tGPSR1_22\tGPSR2_22\t\t\tGPSR4_22\t\t \\\n\t\tGPSR1_21\tGPSR2_21\t\t\tGPSR4_21\t\t \\\n\t\tGPSR1_20\tGPSR2_20\t\t\tGPSR4_20\tGPSR5_20 \\\n\t\tGPSR1_19\tGPSR2_19\t\t\tGPSR4_19\tGPSR5_19 \\\n\t\tGPSR1_18\tGPSR2_18\t\t\tGPSR4_18\tGPSR5_18 \\\n\t\tGPSR1_17\tGPSR2_17\t\t\tGPSR4_17\tGPSR5_17 \\\n\t\tGPSR1_16\tGPSR2_16\t\t\tGPSR4_16\tGPSR5_16 \\\n\t\tGPSR1_15\tGPSR2_15\t\t\tGPSR4_15\tGPSR5_15 \\\n\t\tGPSR1_14\tGPSR2_14\t\t\tGPSR4_14\tGPSR5_14 \\\n\t\tGPSR1_13\tGPSR2_13\t\t\tGPSR4_13\tGPSR5_13\tGPSR6_13 \\\n\t\tGPSR1_12\tGPSR2_12\t\t\tGPSR4_12\tGPSR5_12\tGPSR6_12 \\\n\t\tGPSR1_11\tGPSR2_11\t\t\tGPSR4_11\tGPSR5_11\tGPSR6_11 \\\n\t\tGPSR1_10\tGPSR2_10\t\t\tGPSR4_10\tGPSR5_10\tGPSR6_10 \\\n\t\tGPSR1_9\t\tGPSR2_9\t\tGPSR3_9\t\tGPSR4_9\t\tGPSR5_9\t\tGPSR6_9 \\\nGPSR0_8\t\tGPSR1_8\t\tGPSR2_8\t\tGPSR3_8\t\tGPSR4_8\t\tGPSR5_8\t\tGPSR6_8 \\\nGPSR0_7\t\tGPSR1_7\t\tGPSR2_7\t\tGPSR3_7\t\tGPSR4_7\t\tGPSR5_7\t\tGPSR6_7 \\\nGPSR0_6\t\tGPSR1_6\t\tGPSR2_6\t\tGPSR3_6\t\tGPSR4_6\t\tGPSR5_6\t\tGPSR6_6 \\\nGPSR0_5\t\tGPSR1_5\t\tGPSR2_5\t\tGPSR3_5\t\tGPSR4_5\t\tGPSR5_5\t\tGPSR6_5 \\\nGPSR0_4\t\tGPSR1_4\t\tGPSR2_4\t\tGPSR3_4\t\tGPSR4_4\t\tGPSR5_4\t\tGPSR6_4 \\\nGPSR0_3\t\tGPSR1_3\t\tGPSR2_3\t\tGPSR3_3\t\tGPSR4_3\t\tGPSR5_3\t\tGPSR6_3 \\\nGPSR0_2\t\tGPSR1_2\t\tGPSR2_2\t\tGPSR3_2\t\tGPSR4_2\t\tGPSR5_2\t\tGPSR6_2 \\\nGPSR0_1\t\tGPSR1_1\t\tGPSR2_1\t\tGPSR3_1\t\tGPSR4_1\t\tGPSR5_1\t\tGPSR6_1 \\\nGPSR0_0\t\tGPSR1_0\t\tGPSR2_0\t\tGPSR3_0\t\tGPSR4_0\t\tGPSR5_0\t\tGPSR6_0\n\n#define PINMUX_IPSR\t\t\t\t\\\n\\\nFM(IP0_3_0)\tIP0_3_0\t\tFM(IP1_3_0)\tIP1_3_0\t\tFM(IP2_3_0)\tIP2_3_0\t\tFM(IP3_3_0)\tIP3_3_0 \\\nFM(IP0_7_4)\tIP0_7_4\t\tFM(IP1_7_4)\tIP1_7_4\t\tFM(IP2_7_4)\tIP2_7_4\t\tFM(IP3_7_4)\tIP3_7_4 \\\nFM(IP0_11_8)\tIP0_11_8\tFM(IP1_11_8)\tIP1_11_8\tFM(IP2_11_8)\tIP2_11_8\tFM(IP3_11_8)\tIP3_11_8 \\\nFM(IP0_15_12)\tIP0_15_12\tFM(IP1_15_12)\tIP1_15_12\tFM(IP2_15_12)\tIP2_15_12\tFM(IP3_15_12)\tIP3_15_12 \\\nFM(IP0_19_16)\tIP0_19_16\tFM(IP1_19_16)\tIP1_19_16\tFM(IP2_19_16)\tIP2_19_16\tFM(IP3_19_16)\tIP3_19_16 \\\nFM(IP0_23_20)\tIP0_23_20\tFM(IP1_23_20)\tIP1_23_20\tFM(IP2_23_20)\tIP2_23_20\tFM(IP3_23_20)\tIP3_23_20 \\\nFM(IP0_27_24)\tIP0_27_24\tFM(IP1_27_24)\tIP1_27_24\tFM(IP2_27_24)\tIP2_27_24\tFM(IP3_27_24)\tIP3_27_24 \\\nFM(IP0_31_28)\tIP0_31_28\tFM(IP1_31_28)\tIP1_31_28\tFM(IP2_31_28)\tIP2_31_28\tFM(IP3_31_28)\tIP3_31_28 \\\n\\\nFM(IP4_3_0)\tIP4_3_0\t\tFM(IP5_3_0)\tIP5_3_0\t\tFM(IP6_3_0)\tIP6_3_0\t\tFM(IP7_3_0)\tIP7_3_0 \\\nFM(IP4_7_4)\tIP4_7_4\t\tFM(IP5_7_4)\tIP5_7_4\t\tFM(IP6_7_4)\tIP6_7_4\t\tFM(IP7_7_4)\tIP7_7_4 \\\nFM(IP4_11_8)\tIP4_11_8\tFM(IP5_11_8)\tIP5_11_8\tFM(IP6_11_8)\tIP6_11_8\tFM(IP7_11_8)\tIP7_11_8 \\\nFM(IP4_15_12)\tIP4_15_12\tFM(IP5_15_12)\tIP5_15_12\tFM(IP6_15_12)\tIP6_15_12\tFM(IP7_15_12)\tIP7_15_12 \\\nFM(IP4_19_16)\tIP4_19_16\tFM(IP5_19_16)\tIP5_19_16\tFM(IP6_19_16)\tIP6_19_16\tFM(IP7_19_16)\tIP7_19_16 \\\nFM(IP4_23_20)\tIP4_23_20\tFM(IP5_23_20)\tIP5_23_20\tFM(IP6_23_20)\tIP6_23_20\tFM(IP7_23_20)\tIP7_23_20 \\\nFM(IP4_27_24)\tIP4_27_24\tFM(IP5_27_24)\tIP5_27_24\tFM(IP6_27_24)\tIP6_27_24\tFM(IP7_27_24)\tIP7_27_24 \\\nFM(IP4_31_28)\tIP4_31_28\tFM(IP5_31_28)\tIP5_31_28\tFM(IP6_31_28)\tIP6_31_28\tFM(IP7_31_28)\tIP7_31_28 \\\n\\\nFM(IP8_3_0)\tIP8_3_0\t\tFM(IP9_3_0)\tIP9_3_0\t\tFM(IP10_3_0)\tIP10_3_0\tFM(IP11_3_0)\tIP11_3_0 \\\nFM(IP8_7_4)\tIP8_7_4\t\tFM(IP9_7_4)\tIP9_7_4\t\tFM(IP10_7_4)\tIP10_7_4\tFM(IP11_7_4)\tIP11_7_4 \\\nFM(IP8_11_8)\tIP8_11_8\tFM(IP9_11_8)\tIP9_11_8\tFM(IP10_11_8)\tIP10_11_8\tFM(IP11_11_8)\tIP11_11_8 \\\nFM(IP8_15_12)\tIP8_15_12\tFM(IP9_15_12)\tIP9_15_12\tFM(IP10_15_12)\tIP10_15_12\tFM(IP11_15_12)\tIP11_15_12 \\\nFM(IP8_19_16)\tIP8_19_16\tFM(IP9_19_16)\tIP9_19_16\tFM(IP10_19_16)\tIP10_19_16\tFM(IP11_19_16)\tIP11_19_16 \\\nFM(IP8_23_20)\tIP8_23_20\tFM(IP9_23_20)\tIP9_23_20\tFM(IP10_23_20)\tIP10_23_20\tFM(IP11_23_20)\tIP11_23_20 \\\nFM(IP8_27_24)\tIP8_27_24\tFM(IP9_27_24)\tIP9_27_24\tFM(IP10_27_24)\tIP10_27_24\tFM(IP11_27_24)\tIP11_27_24 \\\nFM(IP8_31_28)\tIP8_31_28\tFM(IP9_31_28)\tIP9_31_28\tFM(IP10_31_28)\tIP10_31_28\tFM(IP11_31_28)\tIP11_31_28 \\\n\\\nFM(IP12_3_0)\tIP12_3_0\tFM(IP13_3_0)\tIP13_3_0 \\\nFM(IP12_7_4)\tIP12_7_4\tFM(IP13_7_4)\tIP13_7_4 \\\nFM(IP12_11_8)\tIP12_11_8 \\\nFM(IP12_15_12)\tIP12_15_12 \\\nFM(IP12_19_16)\tIP12_19_16 \\\nFM(IP12_23_20)\tIP12_23_20 \\\nFM(IP12_27_24)\tIP12_27_24 \\\nFM(IP12_31_28)\tIP12_31_28 \\\n\n \n#define REV4(f0, f1, f2, f3)\t\t\tf0 f2 f1 f3\n\n \t\t\t \t\t\t \t\t\t \t\t\t \n#define MOD_SEL0_30\t\tFM(SEL_MSIOF2_0)\tFM(SEL_MSIOF2_1)\n#define MOD_SEL0_29\t\tFM(SEL_I2C3_0)\t\tFM(SEL_I2C3_1)\n#define MOD_SEL0_28\t\tFM(SEL_SCIF5_0)\t\tFM(SEL_SCIF5_1)\n#define MOD_SEL0_27\t\tFM(SEL_MSIOF3_0)\tFM(SEL_MSIOF3_1)\n#define MOD_SEL0_26\t\tFM(SEL_HSCIF3_0)\tFM(SEL_HSCIF3_1)\n#define MOD_SEL0_25\t\tFM(SEL_SCIF4_0)\t\tFM(SEL_SCIF4_1)\n#define MOD_SEL0_24_23\t   REV4(FM(SEL_PWM0_0),\t\tFM(SEL_PWM0_1),\t\tFM(SEL_PWM0_2),\t\tF_(0, 0))\n#define MOD_SEL0_22_21\t   REV4(FM(SEL_PWM1_0),\t\tFM(SEL_PWM1_1),\t\tFM(SEL_PWM1_2),\t\tF_(0, 0))\n#define MOD_SEL0_20_19\t   REV4(FM(SEL_PWM2_0),\t\tFM(SEL_PWM2_1),\t\tFM(SEL_PWM2_2),\t\tF_(0, 0))\n#define MOD_SEL0_18_17\t   REV4(FM(SEL_PWM3_0),\t\tFM(SEL_PWM3_1),\t\tFM(SEL_PWM3_2),\t\tF_(0, 0))\n#define MOD_SEL0_15\t\tFM(SEL_IRQ_0_0)\t\tFM(SEL_IRQ_0_1)\n#define MOD_SEL0_14\t\tFM(SEL_IRQ_1_0)\t\tFM(SEL_IRQ_1_1)\n#define MOD_SEL0_13\t\tFM(SEL_IRQ_2_0)\t\tFM(SEL_IRQ_2_1)\n#define MOD_SEL0_12\t\tFM(SEL_IRQ_3_0)\t\tFM(SEL_IRQ_3_1)\n#define MOD_SEL0_11\t\tFM(SEL_IRQ_4_0)\t\tFM(SEL_IRQ_4_1)\n#define MOD_SEL0_10\t\tFM(SEL_IRQ_5_0)\t\tFM(SEL_IRQ_5_1)\n#define MOD_SEL0_5\t\tFM(SEL_TMU_0_0)\t\tFM(SEL_TMU_0_1)\n#define MOD_SEL0_4\t\tFM(SEL_TMU_1_0)\t\tFM(SEL_TMU_1_1)\n#define MOD_SEL0_3\t\tFM(SEL_SCIF3_0)\t\tFM(SEL_SCIF3_1)\n#define MOD_SEL0_2\t\tFM(SEL_SCIF1_0)\t\tFM(SEL_SCIF1_1)\n#define MOD_SEL0_1\t\tFM(SEL_SCU_0)\t\tFM(SEL_SCU_1)\n#define MOD_SEL0_0\t\tFM(SEL_RFSO_0)\t\tFM(SEL_RFSO_1)\n\n#define MOD_SEL1_31\t\tFM(SEL_CAN0_0)\t\tFM(SEL_CAN0_1)\n#define MOD_SEL1_30\t\tFM(SEL_CAN1_0)\t\tFM(SEL_CAN1_1)\n#define MOD_SEL1_29\t\tFM(SEL_I2C2_0)\t\tFM(SEL_I2C2_1)\n#define MOD_SEL1_28\t\tFM(SEL_ETHERAVB_0)\tFM(SEL_ETHERAVB_1)\n#define MOD_SEL1_27\t\tFM(SEL_SCIF0_0)\t\tFM(SEL_SCIF0_1)\n#define MOD_SEL1_26\t\tFM(SEL_SSIF4_0)\t\tFM(SEL_SSIF4_1)\n\n\n#define PINMUX_MOD_SELS\t\\\n\\\n\t\tMOD_SEL1_31 \\\nMOD_SEL0_30\tMOD_SEL1_30 \\\nMOD_SEL0_29\tMOD_SEL1_29 \\\nMOD_SEL0_28\tMOD_SEL1_28 \\\nMOD_SEL0_27\tMOD_SEL1_27 \\\nMOD_SEL0_26\tMOD_SEL1_26 \\\nMOD_SEL0_25 \\\nMOD_SEL0_24_23 \\\nMOD_SEL0_22_21 \\\nMOD_SEL0_20_19 \\\nMOD_SEL0_18_17 \\\nMOD_SEL0_15 \\\nMOD_SEL0_14 \\\nMOD_SEL0_13 \\\nMOD_SEL0_12 \\\nMOD_SEL0_11 \\\nMOD_SEL0_10 \\\nMOD_SEL0_5 \\\nMOD_SEL0_4 \\\nMOD_SEL0_3 \\\nMOD_SEL0_2 \\\nMOD_SEL0_1 \\\nMOD_SEL0_0\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n#define F_(x, y)\n#define FM(x)\tFN_##x,\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_FUNCTION_END,\n#undef F_\n#undef FM\n\n#define F_(x, y)\n#define FM(x)\tx##_MARK,\n\tPINMUX_MARK_BEGIN,\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_MARK_END,\n#undef F_\n#undef FM\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),\n\n\tPINMUX_SINGLE(USB0_OVC),\n\tPINMUX_SINGLE(USB0_PWEN),\n\tPINMUX_SINGLE(VI4_DATA4),\n\tPINMUX_SINGLE(VI4_CLK),\n\tPINMUX_SINGLE(TX2),\n\tPINMUX_SINGLE(RX2),\n\tPINMUX_SINGLE(AVB0_LINK),\n\tPINMUX_SINGLE(AVB0_PHY_INT),\n\tPINMUX_SINGLE(AVB0_MAGIC),\n\tPINMUX_SINGLE(AVB0_MDC),\n\tPINMUX_SINGLE(AVB0_MDIO),\n\tPINMUX_SINGLE(AVB0_TXCREFCLK),\n\tPINMUX_SINGLE(AVB0_TD3),\n\tPINMUX_SINGLE(AVB0_TD2),\n\tPINMUX_SINGLE(AVB0_TD1),\n\tPINMUX_SINGLE(AVB0_TD0),\n\tPINMUX_SINGLE(AVB0_TXC),\n\tPINMUX_SINGLE(AVB0_TX_CTL),\n\tPINMUX_SINGLE(AVB0_RD3),\n\tPINMUX_SINGLE(AVB0_RD2),\n\tPINMUX_SINGLE(AVB0_RD1),\n\tPINMUX_SINGLE(AVB0_RD0),\n\tPINMUX_SINGLE(AVB0_RXC),\n\tPINMUX_SINGLE(AVB0_RX_CTL),\n\tPINMUX_SINGLE(RPC_INT_N),\n\tPINMUX_SINGLE(RPC_RESET_N),\n\tPINMUX_SINGLE(QSPI1_SSL),\n\tPINMUX_SINGLE(QSPI1_IO3),\n\tPINMUX_SINGLE(QSPI1_IO2),\n\tPINMUX_SINGLE(QSPI1_MISO_IO1),\n\tPINMUX_SINGLE(QSPI1_MOSI_IO0),\n\tPINMUX_SINGLE(QSPI1_SPCLK),\n\tPINMUX_SINGLE(QSPI0_SSL),\n\tPINMUX_SINGLE(QSPI0_IO3),\n\tPINMUX_SINGLE(QSPI0_IO2),\n\tPINMUX_SINGLE(QSPI0_MISO_IO1),\n\tPINMUX_SINGLE(QSPI0_MOSI_IO0),\n\tPINMUX_SINGLE(QSPI0_SPCLK),\n\tPINMUX_SINGLE(SCL0),\n\tPINMUX_SINGLE(SDA0),\n\tPINMUX_SINGLE(MSIOF0_RXD),\n\tPINMUX_SINGLE(MSIOF0_TXD),\n\tPINMUX_SINGLE(MSIOF0_SYNC),\n\tPINMUX_SINGLE(MSIOF0_SCK),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0_3_0,\tIRQ0_A, SEL_IRQ_0_0),\n\tPINMUX_IPSR_MSEL(IP0_3_0,\tMSIOF2_SYNC_B, SEL_MSIOF2_1),\n\n\tPINMUX_IPSR_GPSR(IP0_7_4,\tMSIOF2_SCK),\n\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tMSIOF2_TXD),\n\tPINMUX_IPSR_MSEL(IP0_11_8,\tSCL3_A, SEL_I2C3_0),\n\n\tPINMUX_IPSR_GPSR(IP0_15_12,\tMSIOF2_RXD),\n\tPINMUX_IPSR_MSEL(IP0_15_12,\tSDA3_A, SEL_I2C3_0),\n\n\tPINMUX_IPSR_GPSR(IP0_19_16,\tMLB_CLK),\n\tPINMUX_IPSR_MSEL(IP0_19_16,\tMSIOF2_SYNC_A, SEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP0_19_16,\tSCK5_A, SEL_SCIF5_0),\n\n\tPINMUX_IPSR_GPSR(IP0_23_20,\tMLB_DAT),\n\tPINMUX_IPSR_GPSR(IP0_23_20,\tMSIOF2_SS1),\n\tPINMUX_IPSR_MSEL(IP0_23_20,\tRX5_A, SEL_SCIF5_0),\n\tPINMUX_IPSR_MSEL(IP0_23_20,\tSCL3_B, SEL_I2C3_1),\n\n\tPINMUX_IPSR_GPSR(IP0_27_24,\tMLB_SIG),\n\tPINMUX_IPSR_GPSR(IP0_27_24,\tMSIOF2_SS2),\n\tPINMUX_IPSR_MSEL(IP0_27_24,\tTX5_A, SEL_SCIF5_0),\n\tPINMUX_IPSR_MSEL(IP0_27_24,\tSDA3_B, SEL_I2C3_1),\n\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tDU_DB0),\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tLCDOUT0),\n\tPINMUX_IPSR_MSEL(IP0_31_28,\tMSIOF3_TXD_B, SEL_MSIOF3_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1_3_0,\tDU_DB1),\n\tPINMUX_IPSR_GPSR(IP1_3_0,\tLCDOUT1),\n\tPINMUX_IPSR_MSEL(IP1_3_0,\tMSIOF3_RXD_B, SEL_MSIOF3_1),\n\n\tPINMUX_IPSR_GPSR(IP1_7_4,\tDU_DB2),\n\tPINMUX_IPSR_GPSR(IP1_7_4,\tLCDOUT2),\n\tPINMUX_IPSR_MSEL(IP1_7_4,\tIRQ0_B, SEL_IRQ_0_1),\n\n\tPINMUX_IPSR_GPSR(IP1_11_8,\tDU_DB3),\n\tPINMUX_IPSR_GPSR(IP1_11_8,\tLCDOUT3),\n\tPINMUX_IPSR_MSEL(IP1_11_8,\tSCK5_B, SEL_SCIF5_1),\n\n\tPINMUX_IPSR_GPSR(IP1_15_12,\tDU_DB4),\n\tPINMUX_IPSR_GPSR(IP1_15_12,\tLCDOUT4),\n\tPINMUX_IPSR_MSEL(IP1_15_12,\tRX5_B, SEL_SCIF5_1),\n\n\tPINMUX_IPSR_GPSR(IP1_19_16,\tDU_DB5),\n\tPINMUX_IPSR_GPSR(IP1_19_16,\tLCDOUT5),\n\tPINMUX_IPSR_MSEL(IP1_19_16,\tTX5_B, SEL_SCIF5_1),\n\n\tPINMUX_IPSR_GPSR(IP1_23_20,\tDU_DB6),\n\tPINMUX_IPSR_GPSR(IP1_23_20,\tLCDOUT6),\n\tPINMUX_IPSR_MSEL(IP1_23_20,\tMSIOF3_SS1_B, SEL_MSIOF3_1),\n\n\tPINMUX_IPSR_GPSR(IP1_27_24,\tDU_DB7),\n\tPINMUX_IPSR_GPSR(IP1_27_24,\tLCDOUT7),\n\tPINMUX_IPSR_MSEL(IP1_27_24,\tMSIOF3_SS2_B, SEL_MSIOF3_1),\n\n\tPINMUX_IPSR_GPSR(IP1_31_28,\tDU_DG0),\n\tPINMUX_IPSR_GPSR(IP1_31_28,\tLCDOUT8),\n\tPINMUX_IPSR_MSEL(IP1_31_28,\tMSIOF3_SCK_B, SEL_MSIOF3_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2_3_0,\tDU_DG1),\n\tPINMUX_IPSR_GPSR(IP2_3_0,\tLCDOUT9),\n\tPINMUX_IPSR_MSEL(IP2_3_0,\tMSIOF3_SYNC_B, SEL_MSIOF3_1),\n\n\tPINMUX_IPSR_GPSR(IP2_7_4,\tDU_DG2),\n\tPINMUX_IPSR_GPSR(IP2_7_4,\tLCDOUT10),\n\n\tPINMUX_IPSR_GPSR(IP2_11_8,\tDU_DG3),\n\tPINMUX_IPSR_GPSR(IP2_11_8,\tLCDOUT11),\n\tPINMUX_IPSR_MSEL(IP2_11_8,\tIRQ1_A, SEL_IRQ_1_0),\n\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tDU_DG4),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tLCDOUT12),\n\tPINMUX_IPSR_MSEL(IP2_15_12,\tHSCK3_B, SEL_HSCIF3_1),\n\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tDU_DG5),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tLCDOUT13),\n\tPINMUX_IPSR_MSEL(IP2_19_16,\tHTX3_B, SEL_HSCIF3_1),\n\n\tPINMUX_IPSR_GPSR(IP2_23_20,\tDU_DG6),\n\tPINMUX_IPSR_GPSR(IP2_23_20,\tLCDOUT14),\n\tPINMUX_IPSR_MSEL(IP2_23_20,\tHRX3_B, SEL_HSCIF3_1),\n\n\tPINMUX_IPSR_GPSR(IP2_27_24,\tDU_DG7),\n\tPINMUX_IPSR_GPSR(IP2_27_24,\tLCDOUT15),\n\tPINMUX_IPSR_MSEL(IP2_27_24,\tSCK4_B, SEL_SCIF4_1),\n\n\tPINMUX_IPSR_GPSR(IP2_31_28,\tDU_DR0),\n\tPINMUX_IPSR_GPSR(IP2_31_28,\tLCDOUT16),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\tRX4_B, SEL_SCIF4_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3_3_0,\tDU_DR1),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\tLCDOUT17),\n\tPINMUX_IPSR_MSEL(IP3_3_0,\tTX4_B, SEL_SCIF4_1),\n\n\tPINMUX_IPSR_GPSR(IP3_7_4,\tDU_DR2),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\tLCDOUT18),\n\tPINMUX_IPSR_MSEL(IP3_7_4,\tPWM0_B, SEL_PWM0_2),\n\n\tPINMUX_IPSR_GPSR(IP3_11_8,\tDU_DR3),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\tLCDOUT19),\n\tPINMUX_IPSR_MSEL(IP3_11_8,\tPWM1_B, SEL_PWM1_2),\n\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tDU_DR4),\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tLCDOUT20),\n\tPINMUX_IPSR_MSEL(IP3_15_12,\tTCLK2_B, SEL_TMU_0_1),\n\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tDU_DR5),\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tLCDOUT21),\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tNMI),\n\n\tPINMUX_IPSR_GPSR(IP3_23_20,\tDU_DR6),\n\tPINMUX_IPSR_GPSR(IP3_23_20,\tLCDOUT22),\n\tPINMUX_IPSR_MSEL(IP3_23_20,\tPWM2_B, SEL_PWM2_2),\n\n\tPINMUX_IPSR_GPSR(IP3_27_24,\tDU_DR7),\n\tPINMUX_IPSR_GPSR(IP3_27_24,\tLCDOUT23),\n\tPINMUX_IPSR_MSEL(IP3_27_24,\tTCLK1_B, SEL_TMU_1_1),\n\n\tPINMUX_IPSR_GPSR(IP3_31_28,\tDU_DOTCLKOUT0),\n\tPINMUX_IPSR_GPSR(IP3_31_28,\tQCLK),\n\n\t \n\tPINMUX_IPSR_GPSR(IP4_3_0,\tDU_HSYNC),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\tQSTH_QHS),\n\tPINMUX_IPSR_MSEL(IP4_3_0,\tIRQ3_A, SEL_IRQ_3_0),\n\n\tPINMUX_IPSR_GPSR(IP4_7_4,\tDU_VSYNC),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\tQSTVA_QVS),\n\tPINMUX_IPSR_MSEL(IP4_7_4,\tIRQ4_A, SEL_IRQ_4_0),\n\n\tPINMUX_IPSR_GPSR(IP4_11_8,\tDU_DISP),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\tQSTVB_QVE),\n\tPINMUX_IPSR_MSEL(IP4_11_8,\tPWM3_B, SEL_PWM3_2),\n\n\tPINMUX_IPSR_GPSR(IP4_15_12,\tDU_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP4_15_12,\tQCPV_QDE),\n\tPINMUX_IPSR_MSEL(IP4_15_12,\tIRQ2_B, SEL_IRQ_2_1),\n\tPINMUX_IPSR_GPSR(IP4_15_12,\tDU_DOTCLKIN1),\n\n\tPINMUX_IPSR_GPSR(IP4_19_16,\tDU_CDE),\n\tPINMUX_IPSR_GPSR(IP4_19_16,\tQSTB_QHE),\n\tPINMUX_IPSR_MSEL(IP4_19_16,\tSCK3_B, SEL_SCIF3_1),\n\n\tPINMUX_IPSR_GPSR(IP4_23_20,\tQPOLA),\n\tPINMUX_IPSR_MSEL(IP4_23_20,\tRX3_B, SEL_SCIF3_1),\n\n\tPINMUX_IPSR_GPSR(IP4_27_24,\tQPOLB),\n\tPINMUX_IPSR_MSEL(IP4_27_24,\tTX3_B, SEL_SCIF3_1),\n\n\tPINMUX_IPSR_GPSR(IP4_31_28,\tVI4_DATA0),\n\tPINMUX_IPSR_MSEL(IP4_31_28,\tPWM0_A, SEL_PWM0_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP5_3_0,\tVI4_DATA1),\n\tPINMUX_IPSR_MSEL(IP5_3_0,\tPWM1_A, SEL_PWM1_0),\n\n\tPINMUX_IPSR_GPSR(IP5_7_4,\tVI4_DATA2),\n\tPINMUX_IPSR_MSEL(IP5_7_4,\tPWM2_A, SEL_PWM2_0),\n\n\tPINMUX_IPSR_GPSR(IP5_11_8,\tVI4_DATA3),\n\tPINMUX_IPSR_MSEL(IP5_11_8,\tPWM3_A, SEL_PWM3_0),\n\n\tPINMUX_IPSR_GPSR(IP5_15_12,\tVI4_DATA5),\n\tPINMUX_IPSR_MSEL(IP5_15_12,\tSCK4_A, SEL_SCIF4_0),\n\n\tPINMUX_IPSR_GPSR(IP5_19_16,\tVI4_DATA6),\n\tPINMUX_IPSR_MSEL(IP5_19_16,\tIRQ2_A, SEL_IRQ_2_0),\n\n\tPINMUX_IPSR_GPSR(IP5_23_20,\tVI4_DATA7),\n\tPINMUX_IPSR_MSEL(IP5_23_20,\tTCLK2_A, SEL_TMU_0_0),\n\n\tPINMUX_IPSR_GPSR(IP5_27_24,\tVI4_DATA8),\n\n\tPINMUX_IPSR_GPSR(IP5_31_28,\tVI4_DATA9),\n\tPINMUX_IPSR_MSEL(IP5_31_28,\tMSIOF3_SS2_A, SEL_MSIOF3_0),\n\tPINMUX_IPSR_MSEL(IP5_31_28,\tIRQ1_B, SEL_IRQ_1_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP6_3_0,\tVI4_DATA10),\n\tPINMUX_IPSR_MSEL(IP6_3_0,\tRX4_A, SEL_SCIF4_0),\n\n\tPINMUX_IPSR_GPSR(IP6_7_4,\tVI4_DATA11),\n\tPINMUX_IPSR_MSEL(IP6_7_4,\tTX4_A, SEL_SCIF4_0),\n\n\tPINMUX_IPSR_GPSR(IP6_11_8,\tVI4_DATA12),\n\tPINMUX_IPSR_MSEL(IP6_11_8,\tTCLK1_A, SEL_TMU_1_0),\n\n\tPINMUX_IPSR_GPSR(IP6_15_12,\tVI4_DATA13),\n\tPINMUX_IPSR_MSEL(IP6_15_12,\tMSIOF3_SS1_A, SEL_MSIOF3_0),\n\tPINMUX_IPSR_GPSR(IP6_15_12,\tHCTS3_N),\n\n\tPINMUX_IPSR_GPSR(IP6_19_16,\tVI4_DATA14),\n\tPINMUX_IPSR_MSEL(IP6_19_16,\tSSI_SCK4_B, SEL_SSIF4_1),\n\tPINMUX_IPSR_GPSR(IP6_19_16,\tHRTS3_N),\n\n\tPINMUX_IPSR_GPSR(IP6_23_20,\tVI4_DATA15),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\tSSI_SDATA4_B, SEL_SSIF4_1),\n\n\tPINMUX_IPSR_GPSR(IP6_27_24,\tVI4_DATA16),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\tHRX3_A, SEL_HSCIF3_0),\n\n\tPINMUX_IPSR_GPSR(IP6_31_28,\tVI4_DATA17),\n\tPINMUX_IPSR_MSEL(IP6_31_28,\tHTX3_A, SEL_HSCIF3_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP7_3_0,\tVI4_DATA18),\n\tPINMUX_IPSR_MSEL(IP7_3_0,\tHSCK3_A, SEL_HSCIF3_0),\n\n\tPINMUX_IPSR_GPSR(IP7_7_4,\tVI4_DATA19),\n\tPINMUX_IPSR_MSEL(IP7_7_4,\tSSI_WS4_B, SEL_SSIF4_1),\n\tPINMUX_IPSR_GPSR(IP7_7_4,\tNFDATA15),\n\n\tPINMUX_IPSR_GPSR(IP7_11_8,\tVI4_DATA20),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\tMSIOF3_SYNC_A, SEL_MSIOF3_0),\n\tPINMUX_IPSR_GPSR(IP7_11_8,\tNFDATA14),\n\n\tPINMUX_IPSR_GPSR(IP7_15_12,\tVI4_DATA21),\n\tPINMUX_IPSR_MSEL(IP7_15_12,\tMSIOF3_TXD_A, SEL_MSIOF3_0),\n\n\tPINMUX_IPSR_GPSR(IP7_15_12,\tNFDATA13),\n\tPINMUX_IPSR_GPSR(IP7_19_16,\tVI4_DATA22),\n\tPINMUX_IPSR_MSEL(IP7_19_16,\tMSIOF3_RXD_A, SEL_MSIOF3_0),\n\n\tPINMUX_IPSR_GPSR(IP7_19_16,\tNFDATA12),\n\tPINMUX_IPSR_GPSR(IP7_23_20,\tVI4_DATA23),\n\tPINMUX_IPSR_MSEL(IP7_23_20,\tMSIOF3_SCK_A, SEL_MSIOF3_0),\n\n\tPINMUX_IPSR_GPSR(IP7_23_20,\tNFDATA11),\n\n\tPINMUX_IPSR_GPSR(IP7_27_24,\tVI4_VSYNC_N),\n\tPINMUX_IPSR_MSEL(IP7_27_24,\tSCK1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP7_27_24,\tNFDATA10),\n\n\tPINMUX_IPSR_GPSR(IP7_31_28,\tVI4_HSYNC_N),\n\tPINMUX_IPSR_MSEL(IP7_31_28,\tRX1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP7_31_28,\tNFDATA9),\n\n\t \n\tPINMUX_IPSR_GPSR(IP8_3_0,\tVI4_FIELD),\n\tPINMUX_IPSR_GPSR(IP8_3_0,\tAUDIO_CLKB),\n\tPINMUX_IPSR_MSEL(IP8_3_0,\tIRQ5_A, SEL_IRQ_5_0),\n\tPINMUX_IPSR_GPSR(IP8_3_0,\tSCIF_CLK),\n\tPINMUX_IPSR_GPSR(IP8_3_0,\tNFDATA8),\n\n\tPINMUX_IPSR_GPSR(IP8_7_4,\tVI4_CLKENB),\n\tPINMUX_IPSR_MSEL(IP8_7_4,\tTX1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP8_7_4,\tNFWP_N),\n\tPINMUX_IPSR_MSEL(IP8_7_4,\tDVC_MUTE_A, SEL_SCU_0),\n\n\tPINMUX_IPSR_GPSR(IP8_11_8,\tNFALE),\n\tPINMUX_IPSR_MSEL(IP8_11_8,\tSCL2_B, SEL_I2C2_1),\n\tPINMUX_IPSR_MSEL(IP8_11_8,\tIRQ3_B, SEL_IRQ_3_1),\n\tPINMUX_IPSR_MSEL(IP8_11_8,\tPWM0_C, SEL_PWM0_1),\n\n\tPINMUX_IPSR_GPSR(IP8_15_12,\tNFCLE),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\tSDA2_B, SEL_I2C2_1),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\tSCK3_A, SEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\tPWM1_C, SEL_PWM1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_19_16,\tNFCE_N),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\tRX3_A, SEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\tPWM2_C, SEL_PWM2_1),\n\n\tPINMUX_IPSR_GPSR(IP8_23_20,\tNFRB_N),\n\tPINMUX_IPSR_MSEL(IP8_23_20,\tTX3_A, SEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP8_23_20,\tPWM3_C, SEL_PWM3_1),\n\n\tPINMUX_IPSR_GPSR(IP8_27_24,\tNFRE_N),\n\tPINMUX_IPSR_GPSR(IP8_27_24,\tMMC_CMD),\n\n\tPINMUX_IPSR_GPSR(IP8_31_28,\tNFWE_N),\n\tPINMUX_IPSR_GPSR(IP8_31_28,\tMMC_CLK),\n\n\t \n\tPINMUX_IPSR_GPSR(IP9_3_0,\tNFDATA0),\n\tPINMUX_IPSR_GPSR(IP9_3_0,\tMMC_D0),\n\n\tPINMUX_IPSR_GPSR(IP9_7_4,\tNFDATA1),\n\tPINMUX_IPSR_GPSR(IP9_7_4,\tMMC_D1),\n\n\tPINMUX_IPSR_GPSR(IP9_11_8,\tNFDATA2),\n\tPINMUX_IPSR_GPSR(IP9_11_8,\tMMC_D2),\n\n\tPINMUX_IPSR_GPSR(IP9_15_12,\tNFDATA3),\n\tPINMUX_IPSR_GPSR(IP9_15_12,\tMMC_D3),\n\n\tPINMUX_IPSR_GPSR(IP9_19_16,\tNFDATA4),\n\tPINMUX_IPSR_GPSR(IP9_19_16,\tMMC_D4),\n\n\tPINMUX_IPSR_GPSR(IP9_23_20,\tNFDATA5),\n\tPINMUX_IPSR_GPSR(IP9_23_20,\tMMC_D5),\n\n\tPINMUX_IPSR_GPSR(IP9_27_24,\tNFDATA6),\n\tPINMUX_IPSR_GPSR(IP9_27_24,\tMMC_D6),\n\n\tPINMUX_IPSR_GPSR(IP9_31_28,\tNFDATA7),\n\tPINMUX_IPSR_GPSR(IP9_31_28,\tMMC_D7),\n\n\t \n\tPINMUX_IPSR_GPSR(IP10_3_0,\tAUDIO_CLKA),\n\tPINMUX_IPSR_MSEL(IP10_3_0,\tDVC_MUTE_B, SEL_SCU_1),\n\n\tPINMUX_IPSR_GPSR(IP10_7_4,\tSSI_SCK34),\n\tPINMUX_IPSR_MSEL(IP10_7_4,\tFSO_CFE_0_N_A, SEL_RFSO_0),\n\n\tPINMUX_IPSR_GPSR(IP10_11_8,\tSSI_SDATA3),\n\tPINMUX_IPSR_MSEL(IP10_11_8,\tFSO_CFE_1_N_A, SEL_RFSO_0),\n\n\tPINMUX_IPSR_GPSR(IP10_15_12,\tSSI_WS34),\n\tPINMUX_IPSR_MSEL(IP10_15_12,\tFSO_TOE_N_A, SEL_RFSO_0),\n\n\tPINMUX_IPSR_MSEL(IP10_19_16,\tSSI_SCK4_A, SEL_SSIF4_0),\n\tPINMUX_IPSR_GPSR(IP10_19_16,\tHSCK0),\n\tPINMUX_IPSR_GPSR(IP10_19_16,\tAUDIO_CLKOUT),\n\tPINMUX_IPSR_MSEL(IP10_19_16,\tCAN0_RX_B, SEL_CAN0_1),\n\tPINMUX_IPSR_MSEL(IP10_19_16,\tIRQ4_B, SEL_IRQ_4_1),\n\n\tPINMUX_IPSR_MSEL(IP10_23_20,\tSSI_SDATA4_A, SEL_SSIF4_0),\n\tPINMUX_IPSR_GPSR(IP10_23_20,\tHTX0),\n\tPINMUX_IPSR_MSEL(IP10_23_20,\tSCL2_A, SEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP10_23_20,\tCAN1_RX_B, SEL_CAN1_1),\n\n\tPINMUX_IPSR_MSEL(IP10_27_24,\tSSI_WS4_A, SEL_SSIF4_0),\n\tPINMUX_IPSR_GPSR(IP10_27_24,\tHRX0),\n\tPINMUX_IPSR_MSEL(IP10_27_24,\tSDA2_A, SEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP10_27_24,\tCAN1_TX_B, SEL_CAN1_1),\n\n\tPINMUX_IPSR_GPSR(IP10_31_28,\tSCL1),\n\tPINMUX_IPSR_GPSR(IP10_31_28,\tCTS1_N),\n\n\t \n\tPINMUX_IPSR_GPSR(IP11_3_0,\tSDA1),\n\tPINMUX_IPSR_GPSR(IP11_3_0,\tRTS1_N),\n\n\tPINMUX_IPSR_GPSR(IP11_7_4,\tMSIOF1_SCK),\n\tPINMUX_IPSR_MSEL(IP11_7_4,\tAVB0_AVTP_PPS_B, SEL_ETHERAVB_1),\n\n\tPINMUX_IPSR_GPSR(IP11_11_8,\tMSIOF1_TXD),\n\tPINMUX_IPSR_MSEL(IP11_11_8,\tAVB0_AVTP_CAPTURE_B, SEL_ETHERAVB_1),\n\n\tPINMUX_IPSR_GPSR(IP11_15_12,\tMSIOF1_RXD),\n\tPINMUX_IPSR_MSEL(IP11_15_12,\tAVB0_AVTP_MATCH_B, SEL_ETHERAVB_1),\n\n\tPINMUX_IPSR_MSEL(IP11_19_16,\tSCK0_A, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP11_19_16,\tMSIOF1_SYNC),\n\tPINMUX_IPSR_MSEL(IP11_19_16,\tFSO_CFE_0_N_B, SEL_RFSO_1),\n\n\tPINMUX_IPSR_MSEL(IP11_23_20,\tRX0_A, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP11_23_20,\tMSIOF0_SS1),\n\tPINMUX_IPSR_MSEL(IP11_23_20,\tFSO_CFE_1_N_B, SEL_RFSO_1),\n\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tTX0_A, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP11_27_24,\tMSIOF0_SS2),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\tFSO_TOE_N_B, SEL_RFSO_1),\n\n\tPINMUX_IPSR_MSEL(IP11_31_28,\tSCK1_A, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP11_31_28,\tMSIOF1_SS2),\n\tPINMUX_IPSR_GPSR(IP11_31_28,\tTPU0TO2_B),\n\tPINMUX_IPSR_MSEL(IP11_31_28,\tCAN0_TX_B, SEL_CAN0_1),\n\tPINMUX_IPSR_GPSR(IP11_31_28,\tAUDIO_CLKOUT1),\n\n\t \n\tPINMUX_IPSR_MSEL(IP12_3_0,\tRX1_A, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP12_3_0,\tCTS0_N),\n\tPINMUX_IPSR_GPSR(IP12_3_0,\tTPU0TO0_B),\n\n\tPINMUX_IPSR_MSEL(IP12_7_4,\tTX1_A, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP12_7_4,\tRTS0_N),\n\tPINMUX_IPSR_GPSR(IP12_7_4,\tTPU0TO1_B),\n\n\tPINMUX_IPSR_GPSR(IP12_11_8,\tSCK2),\n\tPINMUX_IPSR_GPSR(IP12_11_8,\tMSIOF1_SS1),\n\tPINMUX_IPSR_GPSR(IP12_11_8,\tTPU0TO3_B),\n\n\tPINMUX_IPSR_GPSR(IP12_15_12,\tTPU0TO0_A),\n\tPINMUX_IPSR_MSEL(IP12_15_12,\tAVB0_AVTP_CAPTURE_A, SEL_ETHERAVB_0),\n\tPINMUX_IPSR_GPSR(IP12_15_12,\tHCTS0_N),\n\n\tPINMUX_IPSR_GPSR(IP12_19_16,\tTPU0TO1_A),\n\tPINMUX_IPSR_MSEL(IP12_19_16,\tAVB0_AVTP_MATCH_A, SEL_ETHERAVB_0),\n\tPINMUX_IPSR_GPSR(IP12_19_16,\tHRTS0_N),\n\n\tPINMUX_IPSR_GPSR(IP12_23_20,\tCAN_CLK),\n\tPINMUX_IPSR_MSEL(IP12_23_20,\tAVB0_AVTP_PPS_A, SEL_ETHERAVB_0),\n\tPINMUX_IPSR_MSEL(IP12_23_20,\tSCK0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP12_23_20,\tIRQ5_B, SEL_IRQ_5_1),\n\n\tPINMUX_IPSR_MSEL(IP12_27_24,\tCAN0_RX_A, SEL_CAN0_0),\n\tPINMUX_IPSR_GPSR(IP12_27_24,\tCANFD0_RX),\n\tPINMUX_IPSR_MSEL(IP12_27_24,\tRX0_B, SEL_SCIF0_1),\n\n\tPINMUX_IPSR_MSEL(IP12_31_28,\tCAN0_TX_A, SEL_CAN0_0),\n\tPINMUX_IPSR_GPSR(IP12_31_28,\tCANFD0_TX),\n\tPINMUX_IPSR_MSEL(IP12_31_28,\tTX0_B, SEL_SCIF0_1),\n\n\t \n\tPINMUX_IPSR_MSEL(IP13_3_0,\tCAN1_RX_A, SEL_CAN1_0),\n\tPINMUX_IPSR_GPSR(IP13_3_0,\tCANFD1_RX),\n\tPINMUX_IPSR_GPSR(IP13_3_0,\tTPU0TO2_A),\n\n\tPINMUX_IPSR_MSEL(IP13_7_4,\tCAN1_TX_A, SEL_CAN1_0),\n\tPINMUX_IPSR_GPSR(IP13_7_4,\tCANFD1_TX),\n\tPINMUX_IPSR_GPSR(IP13_7_4,\tTPU0TO3_A),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int audio_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int audio_clk_a_mux[] = {\n\tAUDIO_CLKA_MARK,\n};\nstatic const unsigned int audio_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 27),\n};\nstatic const unsigned int audio_clk_b_mux[] = {\n\tAUDIO_CLKB_MARK,\n};\nstatic const unsigned int audio_clkout_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int audio_clkout_mux[] = {\n\tAUDIO_CLKOUT_MARK,\n};\nstatic const unsigned int audio_clkout1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\nstatic const unsigned int audio_clkout1_mux[] = {\n\tAUDIO_CLKOUT1_MARK,\n};\n\n \nstatic const unsigned int avb0_link_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20),\n};\nstatic const unsigned int avb0_link_mux[] = {\n\tAVB0_LINK_MARK,\n};\nstatic const unsigned int avb0_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int avb0_magic_mux[] = {\n\tAVB0_MAGIC_MARK,\n};\nstatic const unsigned int avb0_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int avb0_phy_int_mux[] = {\n\tAVB0_PHY_INT_MARK,\n};\nstatic const unsigned int avb0_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int avb0_mdio_mux[] = {\n\tAVB0_MDC_MARK, AVB0_MDIO_MARK,\n};\nstatic const unsigned int avb0_mii_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 9), RCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 11),\n\tRCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 14),\n\tRCAR_GP_PIN(5, 3), RCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 5),\n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 7), RCAR_GP_PIN(5, 8),\n\tRCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int avb0_mii_mux[] = {\n\tAVB0_TX_CTL_MARK, AVB0_TXC_MARK, AVB0_TD0_MARK,\n\tAVB0_TD1_MARK, AVB0_TD2_MARK, AVB0_TD3_MARK,\n\tAVB0_RX_CTL_MARK, AVB0_RXC_MARK, AVB0_RD0_MARK,\n\tAVB0_RD1_MARK, AVB0_RD2_MARK, AVB0_RD3_MARK,\n\tAVB0_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb0_avtp_pps_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int avb0_avtp_pps_a_mux[] = {\n\tAVB0_AVTP_PPS_A_MARK,\n};\nstatic const unsigned int avb0_avtp_match_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1),\n};\nstatic const unsigned int avb0_avtp_match_a_mux[] = {\n\tAVB0_AVTP_MATCH_A_MARK,\n};\nstatic const unsigned int avb0_avtp_capture_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int avb0_avtp_capture_a_mux[] = {\n\tAVB0_AVTP_CAPTURE_A_MARK,\n};\nstatic const unsigned int avb0_avtp_pps_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int avb0_avtp_pps_b_mux[] = {\n\tAVB0_AVTP_PPS_B_MARK,\n};\nstatic const unsigned int avb0_avtp_match_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int avb0_avtp_match_b_mux[] = {\n\tAVB0_AVTP_MATCH_B_MARK,\n};\nstatic const unsigned int avb0_avtp_capture_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int avb0_avtp_capture_b_mux[] = {\n\tAVB0_AVTP_CAPTURE_B_MARK,\n};\n\n \nstatic const unsigned int can0_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 31),\n};\nstatic const unsigned int can0_data_a_mux[] = {\n\tCAN0_TX_A_MARK, CAN0_RX_A_MARK,\n};\nstatic const unsigned int can0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22), RCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int can0_data_b_mux[] = {\n\tCAN0_TX_B_MARK, CAN0_RX_B_MARK,\n};\nstatic const unsigned int can1_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 30), RCAR_GP_PIN(4, 29),\n};\nstatic const unsigned int can1_data_a_mux[] = {\n\tCAN1_TX_A_MARK, CAN1_RX_A_MARK,\n};\nstatic const unsigned int can1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7), RCAR_GP_PIN(4, 6),\n};\nstatic const unsigned int can1_data_b_mux[] = {\n\tCAN1_TX_B_MARK, CAN1_RX_B_MARK,\n};\n\n \nstatic const unsigned int can_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int can_clk_mux[] = {\n\tCAN_CLK_MARK,\n};\n\n \nstatic const unsigned int canfd0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 31),\n};\nstatic const unsigned int canfd0_data_mux[] = {\n\tCANFD0_TX_MARK, CANFD0_RX_MARK,\n};\nstatic const unsigned int canfd1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 30), RCAR_GP_PIN(4, 29),\n};\nstatic const unsigned int canfd1_data_mux[] = {\n\tCANFD1_TX_MARK, CANFD1_RX_MARK,\n};\n\n \nstatic const unsigned int du_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 21),\n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),\n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 7),  RCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 4),  RCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int du_rgb666_mux[] = {\n\tDU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK, DU_DR4_MARK,\n\tDU_DR3_MARK, DU_DR2_MARK,\n\tDU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK, DU_DG4_MARK,\n\tDU_DG3_MARK, DU_DG2_MARK,\n\tDU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK, DU_DB4_MARK,\n\tDU_DB3_MARK, DU_DB2_MARK,\n};\nstatic const unsigned int du_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 21),\n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),\n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 9),  RCAR_GP_PIN(1, 8),\n\tRCAR_GP_PIN(1, 7),  RCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 4),  RCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 2),\n\tRCAR_GP_PIN(1, 1),  RCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int du_rgb888_mux[] = {\n\tDU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK, DU_DR4_MARK,\n\tDU_DR3_MARK, DU_DR2_MARK, DU_DR1_MARK, DU_DR0_MARK,\n\tDU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK, DU_DG4_MARK,\n\tDU_DG3_MARK, DU_DG2_MARK, DU_DG1_MARK, DU_DG0_MARK,\n\tDU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK, DU_DB4_MARK,\n\tDU_DB3_MARK, DU_DB2_MARK, DU_DB1_MARK, DU_DB0_MARK,\n};\nstatic const unsigned int du_clk_in_1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 28),\n};\nstatic const unsigned int du_clk_in_1_mux[] = {\n\tDU_DOTCLKIN1_MARK\n};\nstatic const unsigned int du_clk_out_0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int du_clk_out_0_mux[] = {\n\tDU_DOTCLKOUT0_MARK\n};\nstatic const unsigned int du_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int du_sync_mux[] = {\n\tDU_VSYNC_MARK, DU_HSYNC_MARK\n};\nstatic const unsigned int du_disp_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 28),\n};\nstatic const unsigned int du_disp_cde_mux[] = {\n\tDU_DISP_CDE_MARK,\n};\nstatic const unsigned int du_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 29),\n};\nstatic const unsigned int du_cde_mux[] = {\n\tDU_CDE_MARK,\n};\nstatic const unsigned int du_disp_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int du_disp_mux[] = {\n\tDU_DISP_MARK,\n};\n\n \nstatic const unsigned int i2c0_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),\n};\nstatic const unsigned int i2c0_mux[] = {\n\tSCL0_MARK, SDA0_MARK,\n};\nstatic const unsigned int i2c1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 10), RCAR_GP_PIN(4, 11),\n};\nstatic const unsigned int i2c1_mux[] = {\n\tSCL1_MARK, SDA1_MARK,\n};\nstatic const unsigned int i2c2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6), RCAR_GP_PIN(4, 7),\n};\nstatic const unsigned int i2c2_a_mux[] = {\n\tSCL2_A_MARK, SDA2_A_MARK,\n};\nstatic const unsigned int i2c2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 29), RCAR_GP_PIN(2, 30),\n};\nstatic const unsigned int i2c2_b_mux[] = {\n\tSCL2_B_MARK, SDA2_B_MARK,\n};\nstatic const unsigned int i2c3_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n};\nstatic const unsigned int i2c3_a_mux[] = {\n\tSCL3_A_MARK, SDA3_A_MARK,\n};\nstatic const unsigned int i2c3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7), RCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int i2c3_b_mux[] = {\n\tSCL3_B_MARK, SDA3_B_MARK,\n};\n\n \nstatic const unsigned int mlb_3pin_pins[] = {\n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int mlb_3pin_mux[] = {\n\tMLB_CLK_MARK, MLB_SIG_MARK, MLB_DAT_MARK,\n};\n\n \nstatic const unsigned int mmc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),\n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5),\n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n\tRCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int mmc_data_mux[] = {\n\tMMC_D0_MARK, MMC_D1_MARK,\n\tMMC_D2_MARK, MMC_D3_MARK,\n\tMMC_D4_MARK, MMC_D5_MARK,\n\tMMC_D6_MARK, MMC_D7_MARK,\n};\nstatic const unsigned int mmc_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int mmc_ctrl_mux[] = {\n\tMMC_CLK_MARK, MMC_CMD_MARK,\n};\n\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 12),\n};\n\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\n\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13),\n};\n\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\n\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20),\n};\n\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\n\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 21),\n};\n\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\n\nstatic const unsigned int msiof0_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14),\n};\n\nstatic const unsigned int msiof0_txd_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\n\nstatic const unsigned int msiof0_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15),\n};\n\nstatic const unsigned int msiof0_rxd_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16),\n};\n\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\n\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 19),\n};\n\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\n\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 25),\n};\n\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\n\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\n\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\n\nstatic const unsigned int msiof1_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 17),\n};\n\nstatic const unsigned int msiof1_txd_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\n\nstatic const unsigned int msiof1_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18),\n};\n\nstatic const unsigned int msiof1_rxd_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 3),\n};\n\nstatic const unsigned int msiof2_clk_mux[] = {\n\tMSIOF2_SCK_MARK,\n};\n\nstatic const unsigned int msiof2_sync_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6),\n};\n\nstatic const unsigned int msiof2_sync_a_mux[] = {\n\tMSIOF2_SYNC_A_MARK,\n};\n\nstatic const unsigned int msiof2_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2),\n};\n\nstatic const unsigned int msiof2_sync_b_mux[] = {\n\tMSIOF2_SYNC_B_MARK,\n};\n\nstatic const unsigned int msiof2_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7),\n};\n\nstatic const unsigned int msiof2_ss1_mux[] = {\n\tMSIOF2_SS1_MARK,\n};\n\nstatic const unsigned int msiof2_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\n\nstatic const unsigned int msiof2_ss2_mux[] = {\n\tMSIOF2_SS2_MARK,\n};\n\nstatic const unsigned int msiof2_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4),\n};\n\nstatic const unsigned int msiof2_txd_mux[] = {\n\tMSIOF2_TXD_MARK,\n};\n\nstatic const unsigned int msiof2_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5),\n};\n\nstatic const unsigned int msiof2_rxd_mux[] = {\n\tMSIOF2_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof3_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\n\nstatic const unsigned int msiof3_clk_a_mux[] = {\n\tMSIOF3_SCK_A_MARK,\n};\n\nstatic const unsigned int msiof3_sync_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 21),\n};\n\nstatic const unsigned int msiof3_sync_a_mux[] = {\n\tMSIOF3_SYNC_A_MARK,\n};\n\nstatic const unsigned int msiof3_ss1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\n\nstatic const unsigned int msiof3_ss1_a_mux[] = {\n\tMSIOF3_SS1_A_MARK,\n};\n\nstatic const unsigned int msiof3_ss2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10),\n};\n\nstatic const unsigned int msiof3_ss2_a_mux[] = {\n\tMSIOF3_SS2_A_MARK,\n};\n\nstatic const unsigned int msiof3_txd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 22),\n};\n\nstatic const unsigned int msiof3_txd_a_mux[] = {\n\tMSIOF3_TXD_A_MARK,\n};\n\nstatic const unsigned int msiof3_rxd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 23),\n};\n\nstatic const unsigned int msiof3_rxd_a_mux[] = {\n\tMSIOF3_RXD_A_MARK,\n};\n\nstatic const unsigned int msiof3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8),\n};\n\nstatic const unsigned int msiof3_clk_b_mux[] = {\n\tMSIOF3_SCK_B_MARK,\n};\n\nstatic const unsigned int msiof3_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9),\n};\n\nstatic const unsigned int msiof3_sync_b_mux[] = {\n\tMSIOF3_SYNC_B_MARK,\n};\n\nstatic const unsigned int msiof3_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6),\n};\n\nstatic const unsigned int msiof3_ss1_b_mux[] = {\n\tMSIOF3_SS1_B_MARK,\n};\n\nstatic const unsigned int msiof3_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7),\n};\n\nstatic const unsigned int msiof3_ss2_b_mux[] = {\n\tMSIOF3_SS2_B_MARK,\n};\n\nstatic const unsigned int msiof3_txd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\n\nstatic const unsigned int msiof3_txd_b_mux[] = {\n\tMSIOF3_TXD_B_MARK,\n};\n\nstatic const unsigned int msiof3_rxd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\n\nstatic const unsigned int msiof3_rxd_b_mux[] = {\n\tMSIOF3_RXD_B_MARK,\n};\n\n \nstatic const unsigned int pwm0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1),\n};\n\nstatic const unsigned int pwm0_a_mux[] = {\n\tPWM0_A_MARK,\n};\n\nstatic const unsigned int pwm0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18),\n};\n\nstatic const unsigned int pwm0_b_mux[] = {\n\tPWM0_B_MARK,\n};\n\nstatic const unsigned int pwm0_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 29),\n};\n\nstatic const unsigned int pwm0_c_mux[] = {\n\tPWM0_C_MARK,\n};\n\n \nstatic const unsigned int pwm1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2),\n};\n\nstatic const unsigned int pwm1_a_mux[] = {\n\tPWM1_A_MARK,\n};\n\nstatic const unsigned int pwm1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19),\n};\n\nstatic const unsigned int pwm1_b_mux[] = {\n\tPWM1_B_MARK,\n};\n\nstatic const unsigned int pwm1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 30),\n};\n\nstatic const unsigned int pwm1_c_mux[] = {\n\tPWM1_C_MARK,\n};\n\n \nstatic const unsigned int pwm2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3),\n};\n\nstatic const unsigned int pwm2_a_mux[] = {\n\tPWM2_A_MARK,\n};\n\nstatic const unsigned int pwm2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\n\nstatic const unsigned int pwm2_b_mux[] = {\n\tPWM2_B_MARK,\n};\n\nstatic const unsigned int pwm2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 31),\n};\n\nstatic const unsigned int pwm2_c_mux[] = {\n\tPWM2_C_MARK,\n};\n\n \nstatic const unsigned int pwm3_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4),\n};\n\nstatic const unsigned int pwm3_a_mux[] = {\n\tPWM3_A_MARK,\n};\n\nstatic const unsigned int pwm3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\n\nstatic const unsigned int pwm3_b_mux[] = {\n\tPWM3_B_MARK,\n};\n\nstatic const unsigned int pwm3_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 0),\n};\n\nstatic const unsigned int pwm3_c_mux[] = {\n\tPWM3_C_MARK,\n};\n\n \nstatic const unsigned int qspi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 5),\n};\nstatic const unsigned int qspi0_ctrl_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI0_SSL_MARK,\n};\n \nstatic const unsigned int qspi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 6), RCAR_GP_PIN(6, 11),\n};\nstatic const unsigned int qspi1_ctrl_mux[] = {\n\tQSPI1_SPCLK_MARK, QSPI1_SSL_MARK,\n};\n\n \nstatic const unsigned int rpc_clk_pins[] = {\n\t \n\t \n\tRCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 6),\n};\nstatic const unsigned int rpc_clk_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI1_SPCLK_MARK,\n};\nstatic const unsigned int rpc_ctrl_pins[] = {\n\t \n\t \n\tRCAR_GP_PIN(6, 5), RCAR_GP_PIN(6, 11),\n};\nstatic const unsigned int rpc_ctrl_mux[] = {\n\tQSPI0_SSL_MARK, QSPI1_SSL_MARK,\n};\nstatic const unsigned int rpc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 1), RCAR_GP_PIN(6, 2),\n\tRCAR_GP_PIN(6, 3), RCAR_GP_PIN(6, 4),\n\tRCAR_GP_PIN(6, 7), RCAR_GP_PIN(6, 8),\n\tRCAR_GP_PIN(6, 9), RCAR_GP_PIN(6, 10),\n};\nstatic const unsigned int rpc_data_mux[] = {\n\tQSPI0_MOSI_IO0_MARK, QSPI0_MISO_IO1_MARK,\n\tQSPI0_IO2_MARK, QSPI0_IO3_MARK,\n\tQSPI1_MOSI_IO0_MARK, QSPI1_MISO_IO1_MARK,\n\tQSPI1_IO2_MARK, QSPI1_IO3_MARK,\n};\nstatic const unsigned int rpc_reset_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 12),\n};\nstatic const unsigned int rpc_reset_mux[] = {\n\tRPC_RESET_N_MARK,\n};\nstatic const unsigned int rpc_int_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 13),\n};\nstatic const unsigned int rpc_int_mux[] = {\n\tRPC_INT_N_MARK,\n};\n\n \nstatic const unsigned int scif0_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 21),\n};\nstatic const unsigned int scif0_data_a_mux[] = {\n\tRX0_A_MARK, TX0_A_MARK,\n};\nstatic const unsigned int scif0_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 19),\n};\nstatic const unsigned int scif0_clk_a_mux[] = {\n\tSCK0_A_MARK,\n};\nstatic const unsigned int scif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 31), RCAR_GP_PIN(4, 28),\n};\nstatic const unsigned int scif0_data_b_mux[] = {\n\tRX0_B_MARK, TX0_B_MARK,\n};\nstatic const unsigned int scif0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int scif0_clk_b_mux[] = {\n\tSCK0_B_MARK,\n};\nstatic const unsigned int scif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 24), RCAR_GP_PIN(4, 23),\n};\nstatic const unsigned int scif0_ctrl_mux[] = {\n\tRTS0_N_MARK, CTS0_N_MARK,\n};\n \nstatic const unsigned int scif1_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 23), RCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int scif1_data_a_mux[] = {\n\tRX1_A_MARK, TX1_A_MARK,\n};\nstatic const unsigned int scif1_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\nstatic const unsigned int scif1_clk_a_mux[] = {\n\tSCK1_A_MARK,\n};\nstatic const unsigned int scif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 26), RCAR_GP_PIN(2, 28),\n};\nstatic const unsigned int scif1_data_b_mux[] = {\n\tRX1_B_MARK, TX1_B_MARK,\n};\nstatic const unsigned int scif1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25),\n};\nstatic const unsigned int scif1_clk_b_mux[] = {\n\tSCK1_B_MARK,\n};\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 11), RCAR_GP_PIN(4, 10),\n};\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_N_MARK, CTS1_N_MARK,\n};\n\n \nstatic const unsigned int scif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 26), RCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int scif2_data_mux[] = {\n\tRX2_MARK, TX2_MARK,\n};\nstatic const unsigned int scif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 25),\n};\nstatic const unsigned int scif2_clk_mux[] = {\n\tSCK2_MARK,\n};\n \nstatic const unsigned int scif3_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 31), RCAR_GP_PIN(4, 00),\n};\nstatic const unsigned int scif3_data_a_mux[] = {\n\tRX3_A_MARK, TX3_A_MARK,\n};\nstatic const unsigned int scif3_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 30),\n};\nstatic const unsigned int scif3_clk_a_mux[] = {\n\tSCK3_A_MARK,\n};\nstatic const unsigned int scif3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 30), RCAR_GP_PIN(1, 31),\n};\nstatic const unsigned int scif3_data_b_mux[] = {\n\tRX3_B_MARK, TX3_B_MARK,\n};\nstatic const unsigned int scif3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 29),\n};\nstatic const unsigned int scif3_clk_b_mux[] = {\n\tSCK3_B_MARK,\n};\n \nstatic const unsigned int scif4_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int scif4_data_a_mux[] = {\n\tRX4_A_MARK, TX4_A_MARK,\n};\nstatic const unsigned int scif4_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int scif4_clk_a_mux[] = {\n\tSCK4_A_MARK,\n};\nstatic const unsigned int scif4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int scif4_data_b_mux[] = {\n\tRX4_B_MARK, TX4_B_MARK,\n};\nstatic const unsigned int scif4_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int scif4_clk_b_mux[] = {\n\tSCK4_B_MARK,\n};\n \nstatic const unsigned int scif5_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7), RCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int scif5_data_a_mux[] = {\n\tRX5_A_MARK, TX5_A_MARK,\n};\nstatic const unsigned int scif5_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6),\n};\nstatic const unsigned int scif5_clk_a_mux[] = {\n\tSCK5_A_MARK,\n};\nstatic const unsigned int scif5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),\n};\nstatic const unsigned int scif5_data_b_mux[] = {\n\tRX5_B_MARK, TX5_B_MARK,\n};\nstatic const unsigned int scif5_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int scif5_clk_b_mux[] = {\n\tSCK5_B_MARK,\n};\n \nstatic const unsigned int scif_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 27),\n};\nstatic const unsigned int scif_clk_mux[] = {\n\tSCIF_CLK_MARK,\n};\n\n \nstatic const unsigned int ssi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 3),\n};\nstatic const unsigned int ssi3_data_mux[] = {\n\tSSI_SDATA3_MARK,\n};\nstatic const unsigned int ssi34_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 4),\n};\nstatic const unsigned int ssi34_ctrl_mux[] = {\n\tSSI_SCK34_MARK, SSI_WS34_MARK,\n};\nstatic const unsigned int ssi4_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 5), RCAR_GP_PIN(4, 7),\n};\nstatic const unsigned int ssi4_ctrl_a_mux[] = {\n\tSSI_SCK4_A_MARK, SSI_WS4_A_MARK,\n};\nstatic const unsigned int ssi4_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6),\n};\nstatic const unsigned int ssi4_data_a_mux[] = {\n\tSSI_SDATA4_A_MARK,\n};\nstatic const unsigned int ssi4_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 20),\n};\nstatic const unsigned int ssi4_ctrl_b_mux[] = {\n\tSSI_SCK4_B_MARK, SSI_WS4_B_MARK,\n};\nstatic const unsigned int ssi4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16),\n};\nstatic const unsigned int ssi4_data_b_mux[] = {\n\tSSI_SDATA4_B_MARK,\n};\n\n \nstatic const unsigned int usb0_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0), RCAR_GP_PIN(0, 1),\n};\nstatic const unsigned int usb0_mux[] = {\n\tUSB0_PWEN_MARK, USB0_OVC_MARK,\n};\n\n \nstatic const unsigned int vin4_data18_pins[] = {\n\tRCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 4),\n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 6),\n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),\n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 12),\n\tRCAR_GP_PIN(2, 13), RCAR_GP_PIN(2, 14),\n\tRCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 16),\n\tRCAR_GP_PIN(2, 19), RCAR_GP_PIN(2, 20),\n\tRCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 22),\n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int vin4_data18_mux[] = {\n\tVI4_DATA2_MARK, VI4_DATA3_MARK,\n\tVI4_DATA4_MARK, VI4_DATA5_MARK,\n\tVI4_DATA6_MARK, VI4_DATA7_MARK,\n\tVI4_DATA10_MARK, VI4_DATA11_MARK,\n\tVI4_DATA12_MARK, VI4_DATA13_MARK,\n\tVI4_DATA14_MARK, VI4_DATA15_MARK,\n\tVI4_DATA18_MARK, VI4_DATA19_MARK,\n\tVI4_DATA20_MARK, VI4_DATA21_MARK,\n\tVI4_DATA22_MARK, VI4_DATA23_MARK,\n};\nstatic const unsigned int vin4_data_pins[] = {\n\tRCAR_GP_PIN(2, 1), RCAR_GP_PIN(2, 2),\n\tRCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 4),\n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 6),\n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),\n\tRCAR_GP_PIN(2, 9), RCAR_GP_PIN(2, 10),\n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 12),\n\tRCAR_GP_PIN(2, 13), RCAR_GP_PIN(2, 14),\n\tRCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 16),\n\tRCAR_GP_PIN(2, 17), RCAR_GP_PIN(2, 18),\n\tRCAR_GP_PIN(2, 19), RCAR_GP_PIN(2, 20),\n\tRCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 22),\n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int vin4_data_mux[] = {\n\tVI4_DATA0_MARK, VI4_DATA1_MARK,\n\tVI4_DATA2_MARK, VI4_DATA3_MARK,\n\tVI4_DATA4_MARK, VI4_DATA5_MARK,\n\tVI4_DATA6_MARK, VI4_DATA7_MARK,\n\tVI4_DATA8_MARK,  VI4_DATA9_MARK,\n\tVI4_DATA10_MARK, VI4_DATA11_MARK,\n\tVI4_DATA12_MARK, VI4_DATA13_MARK,\n\tVI4_DATA14_MARK, VI4_DATA15_MARK,\n\tVI4_DATA16_MARK, VI4_DATA17_MARK,\n\tVI4_DATA18_MARK, VI4_DATA19_MARK,\n\tVI4_DATA20_MARK, VI4_DATA21_MARK,\n\tVI4_DATA22_MARK, VI4_DATA23_MARK,\n};\nstatic const unsigned int vin4_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 26), RCAR_GP_PIN(2, 25),\n};\nstatic const unsigned int vin4_sync_mux[] = {\n\tVI4_HSYNC_N_MARK, VI4_VSYNC_N_MARK,\n};\nstatic const unsigned int vin4_field_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 27),\n};\nstatic const unsigned int vin4_field_mux[] = {\n\tVI4_FIELD_MARK,\n};\nstatic const unsigned int vin4_clkenb_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 28),\n};\nstatic const unsigned int vin4_clkenb_mux[] = {\n\tVI4_CLKENB_MARK,\n};\nstatic const unsigned int vin4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int vin4_clk_mux[] = {\n\tVI4_CLK_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(audio_clk_a),\n\tSH_PFC_PIN_GROUP(audio_clk_b),\n\tSH_PFC_PIN_GROUP(audio_clkout),\n\tSH_PFC_PIN_GROUP(audio_clkout1),\n\tSH_PFC_PIN_GROUP(avb0_link),\n\tSH_PFC_PIN_GROUP(avb0_magic),\n\tSH_PFC_PIN_GROUP(avb0_phy_int),\n\tSH_PFC_PIN_GROUP_ALIAS(avb0_mdc, avb0_mdio),\t \n\tSH_PFC_PIN_GROUP(avb0_mdio),\n\tSH_PFC_PIN_GROUP(avb0_mii),\n\tSH_PFC_PIN_GROUP(avb0_avtp_pps_a),\n\tSH_PFC_PIN_GROUP(avb0_avtp_match_a),\n\tSH_PFC_PIN_GROUP(avb0_avtp_capture_a),\n\tSH_PFC_PIN_GROUP(avb0_avtp_pps_b),\n\tSH_PFC_PIN_GROUP(avb0_avtp_match_b),\n\tSH_PFC_PIN_GROUP(avb0_avtp_capture_b),\n\tSH_PFC_PIN_GROUP(can0_data_a),\n\tSH_PFC_PIN_GROUP(can0_data_b),\n\tSH_PFC_PIN_GROUP(can1_data_a),\n\tSH_PFC_PIN_GROUP(can1_data_b),\n\tSH_PFC_PIN_GROUP(can_clk),\n\tSH_PFC_PIN_GROUP(canfd0_data),\n\tSH_PFC_PIN_GROUP(canfd1_data),\n\tSH_PFC_PIN_GROUP(du_rgb666),\n\tSH_PFC_PIN_GROUP(du_rgb888),\n\tSH_PFC_PIN_GROUP(du_clk_in_1),\n\tSH_PFC_PIN_GROUP(du_clk_out_0),\n\tSH_PFC_PIN_GROUP(du_sync),\n\tSH_PFC_PIN_GROUP(du_disp_cde),\n\tSH_PFC_PIN_GROUP(du_cde),\n\tSH_PFC_PIN_GROUP(du_disp),\n\tSH_PFC_PIN_GROUP(i2c0),\n\tSH_PFC_PIN_GROUP(i2c1),\n\tSH_PFC_PIN_GROUP(i2c2_a),\n\tSH_PFC_PIN_GROUP(i2c2_b),\n\tSH_PFC_PIN_GROUP(i2c3_a),\n\tSH_PFC_PIN_GROUP(i2c3_b),\n\tSH_PFC_PIN_GROUP(mlb_3pin),\n\tBUS_DATA_PIN_GROUP(mmc_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc_data, 8),\n\tSH_PFC_PIN_GROUP(mmc_ctrl),\n\tSH_PFC_PIN_GROUP(msiof0_clk),\n\tSH_PFC_PIN_GROUP(msiof0_sync),\n\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\tSH_PFC_PIN_GROUP(msiof0_txd),\n\tSH_PFC_PIN_GROUP(msiof0_rxd),\n\tSH_PFC_PIN_GROUP(msiof1_clk),\n\tSH_PFC_PIN_GROUP(msiof1_sync),\n\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\tSH_PFC_PIN_GROUP(msiof1_txd),\n\tSH_PFC_PIN_GROUP(msiof1_rxd),\n\tSH_PFC_PIN_GROUP(msiof2_clk),\n\tSH_PFC_PIN_GROUP(msiof2_sync_a),\n\tSH_PFC_PIN_GROUP(msiof2_sync_b),\n\tSH_PFC_PIN_GROUP(msiof2_ss1),\n\tSH_PFC_PIN_GROUP(msiof2_ss2),\n\tSH_PFC_PIN_GROUP(msiof2_txd),\n\tSH_PFC_PIN_GROUP(msiof2_rxd),\n\tSH_PFC_PIN_GROUP(msiof3_clk_a),\n\tSH_PFC_PIN_GROUP(msiof3_sync_a),\n\tSH_PFC_PIN_GROUP(msiof3_ss1_a),\n\tSH_PFC_PIN_GROUP(msiof3_ss2_a),\n\tSH_PFC_PIN_GROUP(msiof3_txd_a),\n\tSH_PFC_PIN_GROUP(msiof3_rxd_a),\n\tSH_PFC_PIN_GROUP(msiof3_clk_b),\n\tSH_PFC_PIN_GROUP(msiof3_sync_b),\n\tSH_PFC_PIN_GROUP(msiof3_ss1_b),\n\tSH_PFC_PIN_GROUP(msiof3_ss2_b),\n\tSH_PFC_PIN_GROUP(msiof3_txd_b),\n\tSH_PFC_PIN_GROUP(msiof3_rxd_b),\n\tSH_PFC_PIN_GROUP(pwm0_a),\n\tSH_PFC_PIN_GROUP(pwm0_b),\n\tSH_PFC_PIN_GROUP(pwm0_c),\n\tSH_PFC_PIN_GROUP(pwm1_a),\n\tSH_PFC_PIN_GROUP(pwm1_b),\n\tSH_PFC_PIN_GROUP(pwm1_c),\n\tSH_PFC_PIN_GROUP(pwm2_a),\n\tSH_PFC_PIN_GROUP(pwm2_b),\n\tSH_PFC_PIN_GROUP(pwm2_c),\n\tSH_PFC_PIN_GROUP(pwm3_a),\n\tSH_PFC_PIN_GROUP(pwm3_b),\n\tSH_PFC_PIN_GROUP(pwm3_c),\n\tSH_PFC_PIN_GROUP(qspi0_ctrl),\n\tSH_PFC_PIN_GROUP_SUBSET(qspi0_data2, rpc_data, 0, 2),\n\tSH_PFC_PIN_GROUP_SUBSET(qspi0_data4, rpc_data, 0, 4),\n\tSH_PFC_PIN_GROUP(qspi1_ctrl),\n\tSH_PFC_PIN_GROUP_SUBSET(qspi1_data2, rpc_data, 4, 2),\n\tSH_PFC_PIN_GROUP_SUBSET(qspi1_data4, rpc_data, 4, 4),\n\tBUS_DATA_PIN_GROUP(rpc_clk, 1),\n\tBUS_DATA_PIN_GROUP(rpc_clk, 2),\n\tSH_PFC_PIN_GROUP(rpc_ctrl),\n\tSH_PFC_PIN_GROUP(rpc_data),\n\tSH_PFC_PIN_GROUP(rpc_reset),\n\tSH_PFC_PIN_GROUP(rpc_int),\n\tSH_PFC_PIN_GROUP(scif0_data_a),\n\tSH_PFC_PIN_GROUP(scif0_clk_a),\n\tSH_PFC_PIN_GROUP(scif0_data_b),\n\tSH_PFC_PIN_GROUP(scif0_clk_b),\n\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\tSH_PFC_PIN_GROUP(scif1_data_a),\n\tSH_PFC_PIN_GROUP(scif1_clk_a),\n\tSH_PFC_PIN_GROUP(scif1_data_b),\n\tSH_PFC_PIN_GROUP(scif1_clk_b),\n\tSH_PFC_PIN_GROUP(scif1_ctrl),\n\tSH_PFC_PIN_GROUP(scif2_data),\n\tSH_PFC_PIN_GROUP(scif2_clk),\n\tSH_PFC_PIN_GROUP(scif3_data_a),\n\tSH_PFC_PIN_GROUP(scif3_clk_a),\n\tSH_PFC_PIN_GROUP(scif3_data_b),\n\tSH_PFC_PIN_GROUP(scif3_clk_b),\n\tSH_PFC_PIN_GROUP(scif4_data_a),\n\tSH_PFC_PIN_GROUP(scif4_clk_a),\n\tSH_PFC_PIN_GROUP(scif4_data_b),\n\tSH_PFC_PIN_GROUP(scif4_clk_b),\n\tSH_PFC_PIN_GROUP(scif5_data_a),\n\tSH_PFC_PIN_GROUP(scif5_clk_a),\n\tSH_PFC_PIN_GROUP(scif5_data_b),\n\tSH_PFC_PIN_GROUP(scif5_clk_b),\n\tSH_PFC_PIN_GROUP(scif_clk),\n\tSH_PFC_PIN_GROUP(ssi3_data),\n\tSH_PFC_PIN_GROUP(ssi34_ctrl),\n\tSH_PFC_PIN_GROUP(ssi4_ctrl_a),\n\tSH_PFC_PIN_GROUP(ssi4_data_a),\n\tSH_PFC_PIN_GROUP(ssi4_ctrl_b),\n\tSH_PFC_PIN_GROUP(ssi4_data_b),\n\tSH_PFC_PIN_GROUP(usb0),\n\tBUS_DATA_PIN_GROUP(vin4_data, 8),\n\tBUS_DATA_PIN_GROUP(vin4_data, 10),\n\tBUS_DATA_PIN_GROUP(vin4_data, 12),\n\tBUS_DATA_PIN_GROUP(vin4_data, 16),\n\tSH_PFC_PIN_GROUP(vin4_data18),\n\tBUS_DATA_PIN_GROUP(vin4_data, 20),\n\tBUS_DATA_PIN_GROUP(vin4_data, 24),\n\tSH_PFC_PIN_GROUP(vin4_sync),\n\tSH_PFC_PIN_GROUP(vin4_field),\n\tSH_PFC_PIN_GROUP(vin4_clkenb),\n\tSH_PFC_PIN_GROUP(vin4_clk),\n};\n\nstatic const char * const audio_clk_groups[] = {\n\t\"audio_clk_a\",\n\t\"audio_clk_b\",\n\t\"audio_clkout\",\n\t\"audio_clkout1\",\n};\n\nstatic const char * const avb0_groups[] = {\n\t\"avb0_link\",\n\t\"avb0_magic\",\n\t\"avb0_phy_int\",\n\t\"avb0_mdc\",\t \n\t\"avb0_mdio\",\n\t\"avb0_mii\",\n\t\"avb0_avtp_pps_a\",\n\t\"avb0_avtp_match_a\",\n\t\"avb0_avtp_capture_a\",\n\t\"avb0_avtp_pps_b\",\n\t\"avb0_avtp_match_b\",\n\t\"avb0_avtp_capture_b\",\n};\n\nstatic const char * const can0_groups[] = {\n\t\"can0_data_a\",\n\t\"can0_data_b\",\n};\nstatic const char * const can1_groups[] = {\n\t\"can1_data_a\",\n\t\"can1_data_b\",\n};\nstatic const char * const can_clk_groups[] = {\n\t\"can_clk\",\n};\n\nstatic const char * const canfd0_groups[] = {\n\t\"canfd0_data\",\n};\nstatic const char * const canfd1_groups[] = {\n\t\"canfd1_data\",\n};\n\nstatic const char * const du_groups[] = {\n\t\"du_rgb666\",\n\t\"du_rgb888\",\n\t\"du_clk_in_1\",\n\t\"du_clk_out_0\",\n\t\"du_sync\",\n\t\"du_disp_cde\",\n\t\"du_cde\",\n\t\"du_disp\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0\",\n};\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_a\",\n\t\"i2c2_b\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3_a\",\n\t\"i2c3_b\",\n};\n\nstatic const char * const mlb_3pin_groups[] = {\n\t\"mlb_3pin\",\n};\n\nstatic const char * const mmc_groups[] = {\n\t\"mmc_data1\",\n\t\"mmc_data4\",\n\t\"mmc_data8\",\n\t\"mmc_ctrl\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_txd\",\n\t\"msiof0_rxd\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_txd\",\n\t\"msiof1_rxd\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk\",\n\t\"msiof2_sync_a\",\n\t\"msiof2_sync_b\",\n\t\"msiof2_ss1\",\n\t\"msiof2_ss2\",\n\t\"msiof2_txd\",\n\t\"msiof2_rxd\",\n};\n\nstatic const char * const msiof3_groups[] = {\n\t\"msiof3_clk_a\",\n\t\"msiof3_sync_a\",\n\t\"msiof3_ss1_a\",\n\t\"msiof3_ss2_a\",\n\t\"msiof3_txd_a\",\n\t\"msiof3_rxd_a\",\n\t\"msiof3_clk_b\",\n\t\"msiof3_sync_b\",\n\t\"msiof3_ss1_b\",\n\t\"msiof3_ss2_b\",\n\t\"msiof3_txd_b\",\n\t\"msiof3_rxd_b\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0_a\",\n\t\"pwm0_b\",\n\t\"pwm0_c\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1_a\",\n\t\"pwm1_b\",\n\t\"pwm1_c\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"pwm2_a\",\n\t\"pwm2_b\",\n\t\"pwm2_c\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3_a\",\n\t\"pwm3_b\",\n\t\"pwm3_c\",\n};\n\nstatic const char * const qspi0_groups[] = {\n\t\"qspi0_ctrl\",\n\t\"qspi0_data2\",\n\t\"qspi0_data4\",\n};\n\nstatic const char * const qspi1_groups[] = {\n\t\"qspi1_ctrl\",\n\t\"qspi1_data2\",\n\t\"qspi1_data4\",\n};\n\nstatic const char * const rpc_groups[] = {\n\t\"rpc_clk1\",\n\t\"rpc_clk2\",\n\t\"rpc_ctrl\",\n\t\"rpc_data\",\n\t\"rpc_reset\",\n\t\"rpc_int\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data_a\",\n\t\"scif0_clk_a\",\n\t\"scif0_data_b\",\n\t\"scif0_clk_b\",\n\t\"scif0_ctrl\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data_a\",\n\t\"scif1_clk_a\",\n\t\"scif1_data_b\",\n\t\"scif1_clk_b\",\n\t\"scif1_ctrl\",\n};\n\nstatic const char * const scif2_groups[] = {\n\t\"scif2_data\",\n\t\"scif2_clk\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data_a\",\n\t\"scif3_clk_a\",\n\t\"scif3_data_b\",\n\t\"scif3_clk_b\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data_a\",\n\t\"scif4_clk_a\",\n\t\"scif4_data_b\",\n\t\"scif4_clk_b\",\n};\n\nstatic const char * const scif5_groups[] = {\n\t\"scif5_data_a\",\n\t\"scif5_clk_a\",\n\t\"scif5_data_b\",\n\t\"scif5_clk_b\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk\",\n};\n\nstatic const char * const ssi_groups[] = {\n\t\"ssi3_data\",\n\t\"ssi34_ctrl\",\n\t\"ssi4_ctrl_a\",\n\t\"ssi4_data_a\",\n\t\"ssi4_ctrl_b\",\n\t\"ssi4_data_b\",\n};\n\nstatic const char * const usb0_groups[] = {\n\t\"usb0\",\n};\n\nstatic const char * const vin4_groups[] = {\n\t\"vin4_data8\",\n\t\"vin4_data10\",\n\t\"vin4_data12\",\n\t\"vin4_data16\",\n\t\"vin4_data18\",\n\t\"vin4_data20\",\n\t\"vin4_data24\",\n\t\"vin4_sync\",\n\t\"vin4_field\",\n\t\"vin4_clkenb\",\n\t\"vin4_clk\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(audio_clk),\n\tSH_PFC_FUNCTION(avb0),\n\tSH_PFC_FUNCTION(can0),\n\tSH_PFC_FUNCTION(can1),\n\tSH_PFC_FUNCTION(can_clk),\n\tSH_PFC_FUNCTION(canfd0),\n\tSH_PFC_FUNCTION(canfd1),\n\tSH_PFC_FUNCTION(du),\n\tSH_PFC_FUNCTION(i2c0),\n\tSH_PFC_FUNCTION(i2c1),\n\tSH_PFC_FUNCTION(i2c2),\n\tSH_PFC_FUNCTION(i2c3),\n\tSH_PFC_FUNCTION(mlb_3pin),\n\tSH_PFC_FUNCTION(mmc),\n\tSH_PFC_FUNCTION(msiof0),\n\tSH_PFC_FUNCTION(msiof1),\n\tSH_PFC_FUNCTION(msiof2),\n\tSH_PFC_FUNCTION(msiof3),\n\tSH_PFC_FUNCTION(pwm0),\n\tSH_PFC_FUNCTION(pwm1),\n\tSH_PFC_FUNCTION(pwm2),\n\tSH_PFC_FUNCTION(pwm3),\n\tSH_PFC_FUNCTION(qspi0),\n\tSH_PFC_FUNCTION(qspi1),\n\tSH_PFC_FUNCTION(rpc),\n\tSH_PFC_FUNCTION(scif0),\n\tSH_PFC_FUNCTION(scif1),\n\tSH_PFC_FUNCTION(scif2),\n\tSH_PFC_FUNCTION(scif3),\n\tSH_PFC_FUNCTION(scif4),\n\tSH_PFC_FUNCTION(scif5),\n\tSH_PFC_FUNCTION(scif_clk),\n\tSH_PFC_FUNCTION(ssi),\n\tSH_PFC_FUNCTION(usb0),\n\tSH_PFC_FUNCTION(vin4),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n#define F_(x, y)\tFN_##y\n#define FM(x)\t\tFN_##x\n\t{ PINMUX_CFG_REG_VAR(\"GPSR0\", 0xe6060100, 32,\n\t\t\t     GROUP(-23, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_0_8_FN,\tGPSR0_8,\n\t\tGP_0_7_FN,\tGPSR0_7,\n\t\tGP_0_6_FN,\tGPSR0_6,\n\t\tGP_0_5_FN,\tGPSR0_5,\n\t\tGP_0_4_FN,\tGPSR0_4,\n\t\tGP_0_3_FN,\tGPSR0_3,\n\t\tGP_0_2_FN,\tGPSR0_2,\n\t\tGP_0_1_FN,\tGPSR0_1,\n\t\tGP_0_0_FN,\tGPSR0_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xe6060104, 32, 1, GROUP(\n\t\tGP_1_31_FN,\tGPSR1_31,\n\t\tGP_1_30_FN,\tGPSR1_30,\n\t\tGP_1_29_FN,\tGPSR1_29,\n\t\tGP_1_28_FN,\tGPSR1_28,\n\t\tGP_1_27_FN,\tGPSR1_27,\n\t\tGP_1_26_FN,\tGPSR1_26,\n\t\tGP_1_25_FN,\tGPSR1_25,\n\t\tGP_1_24_FN,\tGPSR1_24,\n\t\tGP_1_23_FN,\tGPSR1_23,\n\t\tGP_1_22_FN,\tGPSR1_22,\n\t\tGP_1_21_FN,\tGPSR1_21,\n\t\tGP_1_20_FN,\tGPSR1_20,\n\t\tGP_1_19_FN,\tGPSR1_19,\n\t\tGP_1_18_FN,\tGPSR1_18,\n\t\tGP_1_17_FN,\tGPSR1_17,\n\t\tGP_1_16_FN,\tGPSR1_16,\n\t\tGP_1_15_FN,\tGPSR1_15,\n\t\tGP_1_14_FN,\tGPSR1_14,\n\t\tGP_1_13_FN,\tGPSR1_13,\n\t\tGP_1_12_FN,\tGPSR1_12,\n\t\tGP_1_11_FN,\tGPSR1_11,\n\t\tGP_1_10_FN,\tGPSR1_10,\n\t\tGP_1_9_FN,\tGPSR1_9,\n\t\tGP_1_8_FN,\tGPSR1_8,\n\t\tGP_1_7_FN,\tGPSR1_7,\n\t\tGP_1_6_FN,\tGPSR1_6,\n\t\tGP_1_5_FN,\tGPSR1_5,\n\t\tGP_1_4_FN,\tGPSR1_4,\n\t\tGP_1_3_FN,\tGPSR1_3,\n\t\tGP_1_2_FN,\tGPSR1_2,\n\t\tGP_1_1_FN,\tGPSR1_1,\n\t\tGP_1_0_FN,\tGPSR1_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xe6060108, 32, 1, GROUP(\n\t\tGP_2_31_FN,\tGPSR2_31,\n\t\tGP_2_30_FN,\tGPSR2_30,\n\t\tGP_2_29_FN,\tGPSR2_29,\n\t\tGP_2_28_FN,\tGPSR2_28,\n\t\tGP_2_27_FN,\tGPSR2_27,\n\t\tGP_2_26_FN,\tGPSR2_26,\n\t\tGP_2_25_FN,\tGPSR2_25,\n\t\tGP_2_24_FN,\tGPSR2_24,\n\t\tGP_2_23_FN,\tGPSR2_23,\n\t\tGP_2_22_FN,\tGPSR2_22,\n\t\tGP_2_21_FN,\tGPSR2_21,\n\t\tGP_2_20_FN,\tGPSR2_20,\n\t\tGP_2_19_FN,\tGPSR2_19,\n\t\tGP_2_18_FN,\tGPSR2_18,\n\t\tGP_2_17_FN,\tGPSR2_17,\n\t\tGP_2_16_FN,\tGPSR2_16,\n\t\tGP_2_15_FN,\tGPSR2_15,\n\t\tGP_2_14_FN,\tGPSR2_14,\n\t\tGP_2_13_FN,\tGPSR2_13,\n\t\tGP_2_12_FN,\tGPSR2_12,\n\t\tGP_2_11_FN,\tGPSR2_11,\n\t\tGP_2_10_FN,\tGPSR2_10,\n\t\tGP_2_9_FN,\tGPSR2_9,\n\t\tGP_2_8_FN,\tGPSR2_8,\n\t\tGP_2_7_FN,\tGPSR2_7,\n\t\tGP_2_6_FN,\tGPSR2_6,\n\t\tGP_2_5_FN,\tGPSR2_5,\n\t\tGP_2_4_FN,\tGPSR2_4,\n\t\tGP_2_3_FN,\tGPSR2_3,\n\t\tGP_2_2_FN,\tGPSR2_2,\n\t\tGP_2_1_FN,\tGPSR2_1,\n\t\tGP_2_0_FN,\tGPSR2_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR3\", 0xe606010c, 32,\n\t\t\t     GROUP(-22, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_3_9_FN,\tGPSR3_9,\n\t\tGP_3_8_FN,\tGPSR3_8,\n\t\tGP_3_7_FN,\tGPSR3_7,\n\t\tGP_3_6_FN,\tGPSR3_6,\n\t\tGP_3_5_FN,\tGPSR3_5,\n\t\tGP_3_4_FN,\tGPSR3_4,\n\t\tGP_3_3_FN,\tGPSR3_3,\n\t\tGP_3_2_FN,\tGPSR3_2,\n\t\tGP_3_1_FN,\tGPSR3_1,\n\t\tGP_3_0_FN,\tGPSR3_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xe6060110, 32, 1, GROUP(\n\t\tGP_4_31_FN,\tGPSR4_31,\n\t\tGP_4_30_FN,\tGPSR4_30,\n\t\tGP_4_29_FN,\tGPSR4_29,\n\t\tGP_4_28_FN,\tGPSR4_28,\n\t\tGP_4_27_FN,\tGPSR4_27,\n\t\tGP_4_26_FN,\tGPSR4_26,\n\t\tGP_4_25_FN,\tGPSR4_25,\n\t\tGP_4_24_FN,\tGPSR4_24,\n\t\tGP_4_23_FN,\tGPSR4_23,\n\t\tGP_4_22_FN,\tGPSR4_22,\n\t\tGP_4_21_FN,\tGPSR4_21,\n\t\tGP_4_20_FN,\tGPSR4_20,\n\t\tGP_4_19_FN,\tGPSR4_19,\n\t\tGP_4_18_FN,\tGPSR4_18,\n\t\tGP_4_17_FN,\tGPSR4_17,\n\t\tGP_4_16_FN,\tGPSR4_16,\n\t\tGP_4_15_FN,\tGPSR4_15,\n\t\tGP_4_14_FN,\tGPSR4_14,\n\t\tGP_4_13_FN,\tGPSR4_13,\n\t\tGP_4_12_FN,\tGPSR4_12,\n\t\tGP_4_11_FN,\tGPSR4_11,\n\t\tGP_4_10_FN,\tGPSR4_10,\n\t\tGP_4_9_FN,\tGPSR4_9,\n\t\tGP_4_8_FN,\tGPSR4_8,\n\t\tGP_4_7_FN,\tGPSR4_7,\n\t\tGP_4_6_FN,\tGPSR4_6,\n\t\tGP_4_5_FN,\tGPSR4_5,\n\t\tGP_4_4_FN,\tGPSR4_4,\n\t\tGP_4_3_FN,\tGPSR4_3,\n\t\tGP_4_2_FN,\tGPSR4_2,\n\t\tGP_4_1_FN,\tGPSR4_1,\n\t\tGP_4_0_FN,\tGPSR4_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR5\", 0xe6060114, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_5_20_FN,\tGPSR5_20,\n\t\tGP_5_19_FN,\tGPSR5_19,\n\t\tGP_5_18_FN,\tGPSR5_18,\n\t\tGP_5_17_FN,\tGPSR5_17,\n\t\tGP_5_16_FN,\tGPSR5_16,\n\t\tGP_5_15_FN,\tGPSR5_15,\n\t\tGP_5_14_FN,\tGPSR5_14,\n\t\tGP_5_13_FN,\tGPSR5_13,\n\t\tGP_5_12_FN,\tGPSR5_12,\n\t\tGP_5_11_FN,\tGPSR5_11,\n\t\tGP_5_10_FN,\tGPSR5_10,\n\t\tGP_5_9_FN,\tGPSR5_9,\n\t\tGP_5_8_FN,\tGPSR5_8,\n\t\tGP_5_7_FN,\tGPSR5_7,\n\t\tGP_5_6_FN,\tGPSR5_6,\n\t\tGP_5_5_FN,\tGPSR5_5,\n\t\tGP_5_4_FN,\tGPSR5_4,\n\t\tGP_5_3_FN,\tGPSR5_3,\n\t\tGP_5_2_FN,\tGPSR5_2,\n\t\tGP_5_1_FN,\tGPSR5_1,\n\t\tGP_5_0_FN,\tGPSR5_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR6\", 0xe6060118, 32,\n\t\t\t     GROUP(-18, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_6_13_FN,\tGPSR6_13,\n\t\tGP_6_12_FN,\tGPSR6_12,\n\t\tGP_6_11_FN,\tGPSR6_11,\n\t\tGP_6_10_FN,\tGPSR6_10,\n\t\tGP_6_9_FN,\tGPSR6_9,\n\t\tGP_6_8_FN,\tGPSR6_8,\n\t\tGP_6_7_FN,\tGPSR6_7,\n\t\tGP_6_6_FN,\tGPSR6_6,\n\t\tGP_6_5_FN,\tGPSR6_5,\n\t\tGP_6_4_FN,\tGPSR6_4,\n\t\tGP_6_3_FN,\tGPSR6_3,\n\t\tGP_6_2_FN,\tGPSR6_2,\n\t\tGP_6_1_FN,\tGPSR6_1,\n\t\tGP_6_0_FN,\tGPSR6_0, ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG(\"IPSR0\", 0xe6060200, 32, 4, GROUP(\n\t\tIP0_31_28\n\t\tIP0_27_24\n\t\tIP0_23_20\n\t\tIP0_19_16\n\t\tIP0_15_12\n\t\tIP0_11_8\n\t\tIP0_7_4\n\t\tIP0_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR1\", 0xe6060204, 32, 4, GROUP(\n\t\tIP1_31_28\n\t\tIP1_27_24\n\t\tIP1_23_20\n\t\tIP1_19_16\n\t\tIP1_15_12\n\t\tIP1_11_8\n\t\tIP1_7_4\n\t\tIP1_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR2\", 0xe6060208, 32, 4, GROUP(\n\t\tIP2_31_28\n\t\tIP2_27_24\n\t\tIP2_23_20\n\t\tIP2_19_16\n\t\tIP2_15_12\n\t\tIP2_11_8\n\t\tIP2_7_4\n\t\tIP2_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR3\", 0xe606020c, 32, 4, GROUP(\n\t\tIP3_31_28\n\t\tIP3_27_24\n\t\tIP3_23_20\n\t\tIP3_19_16\n\t\tIP3_15_12\n\t\tIP3_11_8\n\t\tIP3_7_4\n\t\tIP3_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR4\", 0xe6060210, 32, 4, GROUP(\n\t\tIP4_31_28\n\t\tIP4_27_24\n\t\tIP4_23_20\n\t\tIP4_19_16\n\t\tIP4_15_12\n\t\tIP4_11_8\n\t\tIP4_7_4\n\t\tIP4_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR5\", 0xe6060214, 32, 4, GROUP(\n\t\tIP5_31_28\n\t\tIP5_27_24\n\t\tIP5_23_20\n\t\tIP5_19_16\n\t\tIP5_15_12\n\t\tIP5_11_8\n\t\tIP5_7_4\n\t\tIP5_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR6\", 0xe6060218, 32, 4, GROUP(\n\t\tIP6_31_28\n\t\tIP6_27_24\n\t\tIP6_23_20\n\t\tIP6_19_16\n\t\tIP6_15_12\n\t\tIP6_11_8\n\t\tIP6_7_4\n\t\tIP6_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR7\", 0xe606021c, 32, 4, GROUP(\n\t\tIP7_31_28\n\t\tIP7_27_24\n\t\tIP7_23_20\n\t\tIP7_19_16\n\t\tIP7_15_12\n\t\tIP7_11_8\n\t\tIP7_7_4\n\t\tIP7_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR8\", 0xe6060220, 32, 4, GROUP(\n\t\tIP8_31_28\n\t\tIP8_27_24\n\t\tIP8_23_20\n\t\tIP8_19_16\n\t\tIP8_15_12\n\t\tIP8_11_8\n\t\tIP8_7_4\n\t\tIP8_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR9\", 0xe6060224, 32, 4, GROUP(\n\t\tIP9_31_28\n\t\tIP9_27_24\n\t\tIP9_23_20\n\t\tIP9_19_16\n\t\tIP9_15_12\n\t\tIP9_11_8\n\t\tIP9_7_4\n\t\tIP9_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR10\", 0xe6060228, 32, 4, GROUP(\n\t\tIP10_31_28\n\t\tIP10_27_24\n\t\tIP10_23_20\n\t\tIP10_19_16\n\t\tIP10_15_12\n\t\tIP10_11_8\n\t\tIP10_7_4\n\t\tIP10_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR11\", 0xe606022c, 32, 4, GROUP(\n\t\tIP11_31_28\n\t\tIP11_27_24\n\t\tIP11_23_20\n\t\tIP11_19_16\n\t\tIP11_15_12\n\t\tIP11_11_8\n\t\tIP11_7_4\n\t\tIP11_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR12\", 0xe6060230, 32, 4, GROUP(\n\t\tIP12_31_28\n\t\tIP12_27_24\n\t\tIP12_23_20\n\t\tIP12_19_16\n\t\tIP12_15_12\n\t\tIP12_11_8\n\t\tIP12_7_4\n\t\tIP12_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR13\", 0xe6060234, 32,\n\t\t\t     GROUP(-24, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP13_7_4\n\t\tIP13_3_0 ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL0\", 0xe6060500, 32,\n\t\t\t     GROUP(-1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2, -1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, -4, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tMOD_SEL0_30\n\t\tMOD_SEL0_29\n\t\tMOD_SEL0_28\n\t\tMOD_SEL0_27\n\t\tMOD_SEL0_26\n\t\tMOD_SEL0_25\n\t\tMOD_SEL0_24_23\n\t\tMOD_SEL0_22_21\n\t\tMOD_SEL0_20_19\n\t\tMOD_SEL0_18_17\n\t\t \n\t\tMOD_SEL0_15\n\t\tMOD_SEL0_14\n\t\tMOD_SEL0_13\n\t\tMOD_SEL0_12\n\t\tMOD_SEL0_11\n\t\tMOD_SEL0_10\n\t\t \n\t\tMOD_SEL0_5\n\t\tMOD_SEL0_4\n\t\tMOD_SEL0_3\n\t\tMOD_SEL0_2\n\t\tMOD_SEL0_1\n\t\tMOD_SEL0_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL1\", 0xe6060504, 32,\n\t\t\t     GROUP(1, 1, 1, 1, 1, 1, -26),\n\t\t\t     GROUP(\n\t\tMOD_SEL1_31\n\t\tMOD_SEL1_30\n\t\tMOD_SEL1_29\n\t\tMOD_SEL1_28\n\t\tMOD_SEL1_27\n\t\tMOD_SEL1_26\n\t\t  ))\n\t},\n\t{   }\n};\n\nenum ioctrl_regs {\n\tPOCCTRL0,\n\tPOCCTRL2,\n\tTDSELCTRL,\n};\n\nstatic const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {\n\t[POCCTRL0] = { 0xe6060380, },\n\t[POCCTRL2] = { 0xe6060388, },\n\t[TDSELCTRL] = { 0xe60603c0, },\n\t{   }\n};\n\n\nstatic int r8a77995_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tswitch (pin) {\n\tcase RCAR_GP_PIN(3, 0) ... RCAR_GP_PIN(3, 9):\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL0].reg;\n\t\treturn 29 - (pin - RCAR_GP_PIN(3, 0));\n\n\tcase PIN_VDDQ_AVB0:\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL2].reg;\n\t\treturn 0;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUEN0\", 0xe6060400, \"PUD0\", 0xe6060440) {\n\t\t[ 0] = RCAR_GP_PIN(1, 9),\t \n\t\t[ 1] = RCAR_GP_PIN(1, 8),\t \n\t\t[ 2] = RCAR_GP_PIN(1, 7),\t \n\t\t[ 3] = RCAR_GP_PIN(1, 6),\t \n\t\t[ 4] = RCAR_GP_PIN(1, 5),\t \n\t\t[ 5] = RCAR_GP_PIN(1, 4),\t \n\t\t[ 6] = RCAR_GP_PIN(1, 3),\t \n\t\t[ 7] = RCAR_GP_PIN(1, 2),\t \n\t\t[ 8] = RCAR_GP_PIN(1, 1),\t \n\t\t[ 9] = RCAR_GP_PIN(1, 0),\t \n\t\t[10] = PIN_MLB_REF,\t\t \n\t\t[11] = RCAR_GP_PIN(0, 8),\t \n\t\t[12] = RCAR_GP_PIN(0, 7),\t \n\t\t[13] = RCAR_GP_PIN(0, 6),\t \n\t\t[14] = RCAR_GP_PIN(0, 5),\t \n\t\t[15] = RCAR_GP_PIN(0, 4),\t \n\t\t[16] = RCAR_GP_PIN(0, 3),\t \n\t\t[17] = RCAR_GP_PIN(0, 2),\t \n\t\t[18] = RCAR_GP_PIN(0, 1),\t \n\t\t[19] = RCAR_GP_PIN(0, 0),\t \n\t\t[20] = PIN_PRESETOUT_N,\t\t \n\t\t[21] = PIN_DU_DOTCLKIN0,\t \n\t\t[22] = PIN_FSCLKST_N,\t\t \n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = PIN_TDI,\t\t\t \n\t\t[29] = PIN_TMS,\t\t\t \n\t\t[30] = PIN_TCK,\t\t\t \n\t\t[31] = PIN_TRST_N,\t\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN1\", 0xe6060404, \"PUD1\", 0xe6060444) {\n\t\t[ 0] = RCAR_GP_PIN(2, 9),\t \n\t\t[ 1] = RCAR_GP_PIN(2, 8),\t \n\t\t[ 2] = RCAR_GP_PIN(2, 7),\t \n\t\t[ 3] = RCAR_GP_PIN(2, 6),\t \n\t\t[ 4] = RCAR_GP_PIN(2, 5),\t \n\t\t[ 5] = RCAR_GP_PIN(2, 4),\t \n\t\t[ 6] = RCAR_GP_PIN(2, 3),\t \n\t\t[ 7] = RCAR_GP_PIN(2, 2),\t \n\t\t[ 8] = RCAR_GP_PIN(2, 1),\t \n\t\t[ 9] = RCAR_GP_PIN(2, 0),\t \n\t\t[10] = RCAR_GP_PIN(1, 31),\t \n\t\t[11] = RCAR_GP_PIN(1, 30),\t \n\t\t[12] = RCAR_GP_PIN(1, 29),\t \n\t\t[13] = RCAR_GP_PIN(1, 28),\t \n\t\t[14] = RCAR_GP_PIN(1, 27),\t \n\t\t[15] = RCAR_GP_PIN(1, 26),\t \n\t\t[16] = RCAR_GP_PIN(1, 25),\t \n\t\t[17] = RCAR_GP_PIN(1, 24),\t \n\t\t[18] = RCAR_GP_PIN(1, 23),\t \n\t\t[19] = RCAR_GP_PIN(1, 22),\t \n\t\t[20] = RCAR_GP_PIN(1, 21),\t \n\t\t[21] = RCAR_GP_PIN(1, 20),\t \n\t\t[22] = RCAR_GP_PIN(1, 19),\t \n\t\t[23] = RCAR_GP_PIN(1, 18),\t \n\t\t[24] = RCAR_GP_PIN(1, 17),\t \n\t\t[25] = RCAR_GP_PIN(1, 16),\t \n\t\t[26] = RCAR_GP_PIN(1, 15),\t \n\t\t[27] = RCAR_GP_PIN(1, 14),\t \n\t\t[28] = RCAR_GP_PIN(1, 13),\t \n\t\t[29] = RCAR_GP_PIN(1, 12),\t \n\t\t[30] = RCAR_GP_PIN(1, 11),\t \n\t\t[31] = RCAR_GP_PIN(1, 10),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN2\", 0xe6060408, \"PUD2\", 0xe6060448) {\n\t\t[ 0] = RCAR_GP_PIN(3, 8),\t \n\t\t[ 1] = RCAR_GP_PIN(3, 7),\t \n\t\t[ 2] = RCAR_GP_PIN(3, 6),\t \n\t\t[ 3] = RCAR_GP_PIN(3, 5),\t \n\t\t[ 4] = RCAR_GP_PIN(3, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(3, 3),\t \n\t\t[ 6] = RCAR_GP_PIN(3, 2),\t \n\t\t[ 7] = RCAR_GP_PIN(3, 1),\t \n\t\t[ 8] = RCAR_GP_PIN(3, 0),\t \n\t\t[ 9] = RCAR_GP_PIN(4, 0),\t \n\t\t[10] = RCAR_GP_PIN(2, 31),\t \n\t\t[11] = RCAR_GP_PIN(2, 30),\t \n\t\t[12] = RCAR_GP_PIN(2, 29),\t \n\t\t[13] = RCAR_GP_PIN(2, 28),\t \n\t\t[14] = RCAR_GP_PIN(2, 27),\t \n\t\t[15] = RCAR_GP_PIN(2, 26),\t \n\t\t[16] = RCAR_GP_PIN(2, 25),\t \n\t\t[17] = RCAR_GP_PIN(2, 24),\t \n\t\t[18] = RCAR_GP_PIN(2, 23),\t \n\t\t[19] = RCAR_GP_PIN(2, 22),\t \n\t\t[20] = RCAR_GP_PIN(2, 21),\t \n\t\t[21] = RCAR_GP_PIN(2, 20),\t \n\t\t[22] = RCAR_GP_PIN(2, 19),\t \n\t\t[23] = RCAR_GP_PIN(2, 18),\t \n\t\t[24] = RCAR_GP_PIN(2, 17),\t \n\t\t[25] = RCAR_GP_PIN(2, 16),\t \n\t\t[26] = RCAR_GP_PIN(2, 15),\t \n\t\t[27] = RCAR_GP_PIN(2, 14),\t \n\t\t[28] = RCAR_GP_PIN(2, 13),\t \n\t\t[29] = RCAR_GP_PIN(2, 12),\t \n\t\t[30] = RCAR_GP_PIN(2, 11),\t \n\t\t[31] = RCAR_GP_PIN(2, 10),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN3\", 0xe606040c, \"PUD3\", 0xe606044c) {\n\t\t[ 0] = RCAR_GP_PIN(4, 31),\t \n\t\t[ 1] = RCAR_GP_PIN(5, 2),\t \n\t\t[ 2] = RCAR_GP_PIN(5, 1),\t \n\t\t[ 3] = RCAR_GP_PIN(5, 0),\t \n\t\t[ 4] = RCAR_GP_PIN(4, 27),\t \n\t\t[ 5] = RCAR_GP_PIN(4, 26),\t \n\t\t[ 6] = RCAR_GP_PIN(4, 25),\t \n\t\t[ 7] = RCAR_GP_PIN(4, 24),\t \n\t\t[ 8] = RCAR_GP_PIN(4, 23),\t \n\t\t[ 9] = RCAR_GP_PIN(4, 22),\t \n\t\t[10] = RCAR_GP_PIN(4, 21),\t \n\t\t[11] = RCAR_GP_PIN(4, 20),\t \n\t\t[12] = RCAR_GP_PIN(4, 19),\t \n\t\t[13] = RCAR_GP_PIN(4, 18),\t \n\t\t[14] = RCAR_GP_PIN(4, 17),\t \n\t\t[15] = RCAR_GP_PIN(4, 16),\t \n\t\t[16] = RCAR_GP_PIN(4, 15),\t \n\t\t[17] = RCAR_GP_PIN(4, 14),\t \n\t\t[18] = RCAR_GP_PIN(4, 13),\t \n\t\t[19] = RCAR_GP_PIN(4, 12),\t \n\t\t[20] = RCAR_GP_PIN(4, 11),\t \n\t\t[21] = RCAR_GP_PIN(4, 10),\t \n\t\t[22] = RCAR_GP_PIN(4, 9),\t \n\t\t[23] = RCAR_GP_PIN(4, 8),\t \n\t\t[24] = RCAR_GP_PIN(4, 7),\t \n\t\t[25] = RCAR_GP_PIN(4, 6),\t \n\t\t[26] = RCAR_GP_PIN(4, 5),\t \n\t\t[27] = RCAR_GP_PIN(4, 4),\t \n\t\t[28] = RCAR_GP_PIN(4, 3),\t \n\t\t[29] = RCAR_GP_PIN(4, 2),\t \n\t\t[30] = RCAR_GP_PIN(4, 1),\t \n\t\t[31] = RCAR_GP_PIN(3, 9),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN4\", 0xe6060410, \"PUD4\", 0xe6060450) {\n\t\t[ 0] = RCAR_GP_PIN(6, 10),\t \n\t\t[ 1] = RCAR_GP_PIN(6, 9),\t \n\t\t[ 2] = RCAR_GP_PIN(6, 8),\t \n\t\t[ 3] = RCAR_GP_PIN(6, 7),\t \n\t\t[ 4] = RCAR_GP_PIN(6, 6),\t \n\t\t[ 5] = RCAR_GP_PIN(6, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(6, 4),\t \n\t\t[ 7] = RCAR_GP_PIN(6, 3),\t \n\t\t[ 8] = RCAR_GP_PIN(6, 2),\t \n\t\t[ 9] = RCAR_GP_PIN(6, 1),\t \n\t\t[10] = RCAR_GP_PIN(6, 0),\t \n\t\t[11] = RCAR_GP_PIN(5, 20),\t \n\t\t[12] = RCAR_GP_PIN(5, 19),\t \n\t\t[13] = RCAR_GP_PIN(5, 18),\t \n\t\t[14] = RCAR_GP_PIN(5, 17),\t \n\t\t[15] = RCAR_GP_PIN(5, 16),\t \n\t\t[16] = RCAR_GP_PIN(5, 15),\t \n\t\t[17] = RCAR_GP_PIN(5, 14),\t \n\t\t[18] = RCAR_GP_PIN(5, 13),\t \n\t\t[19] = RCAR_GP_PIN(5, 12),\t \n\t\t[20] = RCAR_GP_PIN(5, 11),\t \n\t\t[21] = RCAR_GP_PIN(5, 10),\t \n\t\t[22] = RCAR_GP_PIN(5, 9),\t \n\t\t[23] = RCAR_GP_PIN(5, 8),\t \n\t\t[24] = RCAR_GP_PIN(5, 7),\t \n\t\t[25] = RCAR_GP_PIN(5, 6),\t \n\t\t[26] = RCAR_GP_PIN(5, 5),\t \n\t\t[27] = RCAR_GP_PIN(5, 4),\t \n\t\t[28] = RCAR_GP_PIN(5, 3),\t \n\t\t[29] = RCAR_GP_PIN(4, 30),\t \n\t\t[30] = RCAR_GP_PIN(4, 29),\t \n\t\t[31] = RCAR_GP_PIN(4, 28),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN5\", 0xe6060414, \"PUD4\", 0xe6060454) {\n\t\t[ 0] = SH_PFC_PIN_NONE,\n\t\t[ 1] = SH_PFC_PIN_NONE,\n\t\t[ 2] = SH_PFC_PIN_NONE,\n\t\t[ 3] = SH_PFC_PIN_NONE,\n\t\t[ 4] = SH_PFC_PIN_NONE,\n\t\t[ 5] = SH_PFC_PIN_NONE,\n\t\t[ 6] = SH_PFC_PIN_NONE,\n\t\t[ 7] = SH_PFC_PIN_NONE,\n\t\t[ 8] = SH_PFC_PIN_NONE,\n\t\t[ 9] = SH_PFC_PIN_NONE,\n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = RCAR_GP_PIN(6, 13),\t \n\t\t[30] = RCAR_GP_PIN(6, 12),\t \n\t\t[31] = RCAR_GP_PIN(6, 11),\t \n\t} },\n\t{   }\n};\n\nstatic const struct pinmux_bias_reg *\nr8a77995_pin_to_bias_reg(const struct sh_pfc *pfc, unsigned int pin,\n\t\t\t unsigned int *puen_bit, unsigned int *pud_bit)\n{\n\tconst struct pinmux_bias_reg *reg;\n\tunsigned int bit;\n\n\treg = rcar_pin_to_bias_reg(pfc->info, pin, &bit);\n\tif (!reg)\n\t\treturn reg;\n\n\t*puen_bit = bit;\n\n\t \n\tswitch (pin) {\n\tcase RCAR_GP_PIN(3, 0):\t \n\t\t*pud_bit = 7;\n\t\tbreak;\n\n\tcase RCAR_GP_PIN(3, 1):\t \n\t\t*pud_bit = 8;\n\t\tbreak;\n\n\tdefault:\n\t\t*pud_bit = bit;\n\t\tbreak;\n\t}\n\n\treturn reg;\n}\n\nstatic unsigned int r8a77995_pinmux_get_bias(struct sh_pfc *pfc,\n\t\t\t\t\t     unsigned int pin)\n{\n\tconst struct pinmux_bias_reg *reg;\n\tunsigned int puen_bit, pud_bit;\n\n\treg = r8a77995_pin_to_bias_reg(pfc, pin, &puen_bit, &pud_bit);\n\tif (!reg)\n\t\treturn PIN_CONFIG_BIAS_DISABLE;\n\n\tif (!(sh_pfc_read(pfc, reg->puen) & BIT(puen_bit)))\n\t\treturn PIN_CONFIG_BIAS_DISABLE;\n\telse if (sh_pfc_read(pfc, reg->pud) & BIT(pud_bit))\n\t\treturn PIN_CONFIG_BIAS_PULL_UP;\n\telse\n\t\treturn PIN_CONFIG_BIAS_PULL_DOWN;\n}\n\nstatic void r8a77995_pinmux_set_bias(struct sh_pfc *pfc, unsigned int pin,\n\t\t\t\t     unsigned int bias)\n{\n\tconst struct pinmux_bias_reg *reg;\n\tunsigned int puen_bit, pud_bit;\n\tu32 enable, updown;\n\n\treg = r8a77995_pin_to_bias_reg(pfc, pin, &puen_bit, &pud_bit);\n\tif (!reg)\n\t\treturn;\n\n\tenable = sh_pfc_read(pfc, reg->puen) & ~BIT(puen_bit);\n\tif (bias != PIN_CONFIG_BIAS_DISABLE) {\n\t\tenable |= BIT(puen_bit);\n\n\t\tupdown = sh_pfc_read(pfc, reg->pud) & ~BIT(pud_bit);\n\t\tif (bias == PIN_CONFIG_BIAS_PULL_UP)\n\t\t\tupdown |= BIT(pud_bit);\n\n\t\tsh_pfc_write(pfc, reg->pud, updown);\n\t}\n\tsh_pfc_write(pfc, reg->puen, enable);\n}\n\nstatic const struct sh_pfc_soc_operations r8a77995_pfc_ops = {\n\t.pin_to_pocctrl = r8a77995_pin_to_pocctrl,\n\t.get_bias = r8a77995_pinmux_get_bias,\n\t.set_bias = r8a77995_pinmux_set_bias,\n};\n\nconst struct sh_pfc_soc_info r8a77995_pinmux_info = {\n\t.name = \"r8a77995_pfc\",\n\t.ops = &r8a77995_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\t.ioctrl_regs = pinmux_ioctrl_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}