{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 2190 -defaultsOSRD
preplace port clk_da_dynamic -pg 1 -y 2250 -defaultsOSRD
preplace port clk_ad_static -pg 1 -y 2230 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 2210 -defaultsOSRD
preplace port clk_pl_50M -pg 1 -y 1690 -defaultsOSRD
preplace portBus da -pg 1 -y 1600 -defaultsOSRD
preplace portBus ad -pg 1 -y 1790 -defaultsOSRD
preplace inst dac|mux_reciever_out -pg 1 -lvl 3 -y 2010 -defaultsOSRD
preplace inst debug_ctrl|axi_gpio_0 -pg 1 -lvl 1 -y 820 -defaultsOSRD
preplace inst debug_ctrl|xlslice_clk_psen_4 -pg 1 -lvl 2 -y 210 -defaultsOSRD
preplace inst core|clk_dynamic -pg 1 -lvl 6 -y 1690 -defaultsOSRD
preplace inst adc|xlconstant_0 -pg 1 -lvl 1 -y 2000 -defaultsOSRD
preplace inst debug_ctrl|xlslice_fifo_read_start_2 -pg 1 -lvl 2 -y 1210 -defaultsOSRD
preplace inst dac -pg 1 -lvl 3 -y 1710 -defaultsOSRD
preplace inst debug_ctrl|xlslice_dac_8_15 -pg 1 -lvl 2 -y 810 -defaultsOSRD
preplace inst core|xlconcat_irq -pg 1 -lvl 5 -y 1450 -defaultsOSRD
preplace inst dac|DUCWrapper_0 -pg 1 -lvl 2 -y 2000 -defaultsOSRD
preplace inst debug_ctrl|xlslice_reciever_out_7 -pg 1 -lvl 2 -y 410 -defaultsOSRD
preplace inst core|axis_data_fifo_dac -pg 1 -lvl 6 -y 1430 -defaultsOSRD
preplace inst core|system_ila_dma -pg 1 -lvl 7 -y 1600 -defaultsOSRD
preplace inst core|reset_static -pg 1 -lvl 6 -y 2720 -defaultsOSRD
preplace inst dac|xlslice_sender -pg 1 -lvl 1 -y 1970 -defaultsOSRD
preplace inst debug_ctrl|xlslice_clk_psincdec_5 -pg 1 -lvl 2 -y 510 -defaultsOSRD
preplace inst core -pg 1 -lvl 2 -y 1330 -defaultsOSRD
preplace inst debug_ctrl|xlslice_counter_trigger_16_31 -pg 1 -lvl 2 -y 1010 -defaultsOSRD
preplace inst core|axis_data_fifo_adc -pg 1 -lvl 3 -y 1610 -defaultsOSRD
preplace inst core|clk_static -pg 1 -lvl 6 -y 2900 -defaultsOSRD
preplace inst debug_ctrl|xlslice_adc_fifo_reset_10 -pg 1 -lvl 2 -y 1410 -defaultsOSRD
preplace inst adc|adc_axis_0 -pg 1 -lvl 4 -y 2180 -defaultsOSRD
preplace inst debug_ctrl|xlslice_reciever_in_9 -pg 1 -lvl 2 -y 710 -defaultsOSRD
preplace inst debug_ctrl|xlslice_adc_0_7 -pg 1 -lvl 2 -y 910 -defaultsOSRD
preplace inst adc|DDCWrapper_0 -pg 1 -lvl 1 -y 1820 -defaultsOSRD
preplace inst dac|mux_data_available -pg 1 -lvl 4 -y 1810 -defaultsOSRD
preplace inst debug_ctrl|xlslice_clk_psclk_3 -pg 1 -lvl 2 -y 310 -defaultsOSRD
preplace inst core|reset_dynamic -pg 1 -lvl 7 -y 2100 -defaultsOSRD
preplace inst core|processing_system7_0 -pg 1 -lvl 6 -y 2210 -defaultsOSRD
preplace inst dac|xlconstant_0 -pg 1 -lvl 3 -y 1690 -defaultsOSRD
preplace inst debug_ctrl|xlslice_count_trigger_clear_0 -pg 1 -lvl 2 -y 1110 -defaultsOSRD
preplace inst core|axi_dma_0 -pg 1 -lvl 4 -y 1700 -defaultsOSRD
preplace inst debug_ctrl -pg 1 -lvl 3 -y 180 -defaultsOSRD
preplace inst debug_ctrl|xlslice_dac_fifo_reset_11 -pg 1 -lvl 2 -y 1510 -defaultsOSRD
preplace inst debug_ctrl|xlslice_duc_sync_6 -pg 1 -lvl 2 -y 110 -defaultsOSRD
preplace inst debug_ctrl|xlslice_ddc_sync_8 -pg 1 -lvl 2 -y 610 -defaultsOSRD
preplace inst core|mux_dac_fifo_reset -pg 1 -lvl 2 -y 1800 -defaultsOSRD
preplace inst core|mux_adc_fifo_reset -pg 1 -lvl 5 -y 1930 -defaultsOSRD
preplace inst core|xlconstant_zero -pg 1 -lvl 1 -y 1800 -defaultsOSRD
preplace inst core|ps7_0_axi_periph -pg 1 -lvl 6 -y 2480 -defaultsOSRD
preplace inst adc|mux_reciever_in -pg 1 -lvl 3 -y 1990 -defaultsOSRD
preplace inst adc|xlconcat_0 -pg 1 -lvl 2 -y 1990 -defaultsOSRD
preplace inst dac|dac_axis_0 -pg 1 -lvl 3 -y 1820 -defaultsOSRD
preplace inst debug_ctrl|xlslice_fifo_write_start_1 -pg 1 -lvl 2 -y 1310 -defaultsOSRD
preplace inst core|axi_interconnect_0 -pg 1 -lvl 5 -y 2190 -defaultsOSRD
preplace inst adc -pg 1 -lvl 1 -y 1850 -defaultsOSRD
preplace netloc debug_ctrl|xlslice_dac_8_15_Dout 1 2 1 NJ
preplace netloc core|S00_AXI_1 1 4 1 3030
preplace netloc probe9_1 1 1 1 1520
preplace netloc dac|xlslice_dac_8_15_Dout 1 0 3 NJ 1850 NJ 1850 N
preplace netloc debug_ctrl|ps7_0_axi_periph_M00_AXI 1 0 1 N
preplace netloc debug_ctrl|xlslice_reciever_out_7_Dout 1 2 1 NJ
preplace netloc core|S01_AXI_1 1 4 1 3010
preplace netloc core|probe8_1 1 0 7 1710J 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 4150J
preplace netloc reset_dynamic_peripheral_aresetn 1 0 3 50 3080 NJ 3080 4770
preplace netloc processing_system7_0_FIXED_IO 1 2 2 NJ 2210 NJ
preplace netloc core|Net 1 0 7 NJ 1910 NJ 1910 NJ 1910 NJ 1910 3090 1800 3440J 1810 4140
preplace netloc core|probe9_1 1 0 7 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 4130J
preplace netloc debug_ctrl|clk_wiz_0_clk_out1 1 0 1 N
preplace netloc debug_ctrl|xlslice_adc_0_7_Dout 1 2 1 NJ
preplace netloc core_prog_full1 1 0 3 90 3120 NJ 3120 4750
preplace netloc core|clk_static_clk_out1 1 2 6 2200 1710 2530 2040 3110 2030 3480 1820 4090 2270 NJ
preplace netloc core|xlconcat_irq_dout 1 5 1 3450
preplace netloc dac|dac_axis_0_axis_tvalid_output 1 3 1 N
preplace netloc debug_ctrl_Dout1 1 1 3 1550 10 NJ 10 6250
preplace netloc adc|DDCWrapper_0_io_out_data 1 1 1 610
preplace netloc debug_ctrl|rst_ps7_0_50M_peripheral_aresetn 1 0 1 N
preplace netloc debug_ctrl|axi_gpio_0_gpio_io_o 1 1 1 5300
preplace netloc core|axis_data_fifo_dac_M_AXIS 1 3 4 2550 1570 NJ 1570 NJ 1570 4070J
preplace netloc core|axi_dma_0_M_AXIS_MM2S 1 4 3 2960 1320 3430 1330 4050
preplace netloc mux_0_data_out 1 1 3 1580 2990 4790J 1600 6340
preplace netloc core|axis_data_fifo_adc_almost_full 1 4 3 3010 1280 NJ 1280 3990
preplace netloc debug_ctrl_Dout2 1 1 3 1580 20 NJ 20 6240
preplace netloc xlslice_reciever_in_10_Dout 1 0 4 70 3100 1540 3030 4840J 2160 6290
preplace netloc clk_pl_50M_1 1 0 2 NJ 1690 NJ
preplace netloc adc|router_1 1 0 3 NJ 2170 NJ 2170 790
preplace netloc debug_ctrl_Dout4 1 1 3 1560 1160 4790J 1590 6250
preplace netloc processing_system7_0_DDR 1 2 2 NJ 2190 NJ
preplace netloc core|processing_system7_0_FIXED_IO 1 6 2 NJ 2210 NJ
preplace netloc core|prog_empty 1 3 4 2520J 1580 NJ 1580 NJ 1580 4080J
preplace netloc dac|DUCWrapper_0_io_out_dac 1 2 1 N
preplace netloc debug_ctrl_Dout6 1 1 3 1550 3020 4820J 2150 6300
preplace netloc adc|fifo_almost_full1_1 1 0 4 NJ 2250 NJ 2250 NJ 2250 1050
preplace netloc dac|mux_reciever_out_data_out 1 3 1 5850
preplace netloc xlslice_reciever_out_8_Dout 1 0 4 40 3070 NJ 3070 NJ 3070 6320
preplace netloc dac|xlconstant_0_dout 1 3 1 5830
preplace netloc probe28_1 1 1 3 1570 3050 4860J 2180 6270
preplace netloc dac|mux_0_data_out 1 4 1 6100
preplace netloc debug_ctrl|xlslice_reciever_out_8_Dout 1 2 1 NJ
preplace netloc debug_ctrl|xlslice_clk_psen_4_Dout 1 2 1 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 4750
preplace netloc core|psclk_1 1 0 7 NJ 1710 NJ 1710 2180J 1720 2510J 1840 3040J 1810 3410 1540 4050J
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 0 3 60 3090 NJ 3090 4830
preplace netloc clk_dynamic_clk_out_200M 1 0 4 30 3060 NJ 3060 4870 2250 NJ
preplace netloc dac|Conn1 1 0 3 NJ 1790 NJ 1790 N
preplace netloc core|axis_data_fifo_adc_almost_full1 1 3 4 2500J 1560 2940 1290 NJ 1290 4180
preplace netloc core|probe28_1 1 0 7 NJ 2820 NJ 2820 NJ 2820 NJ 2820 NJ 2820 NJ 2820 4200
preplace netloc core|processing_system7_0_FCLK_RESET0_N 1 5 2 3510 2340 4190
preplace netloc core|prog_full 1 3 5 2520J 1830 2990 1780 NJ 1780 4010 2370 NJ
preplace netloc dac|xlslice_sender_Dout 1 1 1 NJ
preplace netloc dac|clk_wiz_0_clk_out1 1 0 3 NJ 1810 5240 1810 NJ
preplace netloc debug_ctrl|xlslice_reciever_in_10_Dout 1 2 1 NJ
preplace netloc core|axis_data_fifo_adc_M_AXIS 1 6 2 4040 1200 4590J
preplace netloc core|axis_data_fifo_dac_almost_empty 1 3 5 2540J 1820 3000 1790 NJ 1790 4170 2000 4570J
preplace netloc core|Net1 1 0 7 NJ 1930 1900 1890 NJ 1890 NJ 1890 3070J 1840 NJ 1840 4000J
preplace netloc adc|Net 1 0 4 NJ 1910 NJ 1910 NJ 1910 1060
preplace netloc xlslice_reciever_out_7_Dout 1 2 2 4880 2260 6330
preplace netloc core|psincdec_1 1 0 7 1720J 1900 NJ 1900 NJ 1900 NJ 1900 3080J 1850 3470 1550 4140J
preplace netloc debug_ctrl|xlslice_adc_fifo_reset_10_Dout 1 2 1 NJ
preplace netloc xlslice_dac_8_15_Dout 1 2 2 4850 2130 6260
preplace netloc adc|div_1 1 0 4 NJ 2070 NJ 2070 NJ 2070 1040J
preplace netloc adc|Net1 1 0 4 NJ 2150 NJ 2150 NJ 2150 NJ
preplace netloc core|processing_system7_0_M_AXI_GP0 1 5 2 3500 2320 3990
preplace netloc core|mux_adc_fifo_reset1_data_out 1 5 2 3430 1560 3990J
preplace netloc core|axi_dma_0_mm2s_introut 1 4 3 2950 1260 NJ 1260 4060
preplace netloc adc|io_in_sync_1 1 0 1 260
preplace netloc adc|Net2 1 0 1 270
preplace netloc debug_ctrl|axi_gpio_0_gpio2_io_o 1 1 1 5310
preplace netloc core|probe26_1 1 0 7 1740J 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 4160
preplace netloc adc|Net3 1 0 1 290
preplace netloc ad_1 1 0 1 NJ
preplace netloc axis1_1 1 2 1 4800
preplace netloc core|clk_dynamic_clk_out_200M 1 6 2 4030 2290 NJ
preplace netloc dac|rst_ps7_0_50M_peripheral_aresetn 1 0 3 NJ 1890 5250 1830 NJ
preplace netloc adc_axis2 1 1 1 1500
preplace netloc core|reset_dynamic_peripheral_aresetn 1 7 1 4560
preplace netloc adc|adc_axis_0_axis 1 4 1 N
preplace netloc adc|ad_1 1 0 3 280 1920 NJ 1920 790J
preplace netloc dac|xlslice_reciever_out_7_Dout 1 0 3 NJ 1910 NJ 1910 5530
preplace netloc dac|dac_axis_0_da_out 1 0 5 5030 2090 NJ 2090 5540 2090 5840 1730 NJ
preplace netloc debug_ctrl|xlslice_duc_sync_6_Dout 1 2 1 NJ
preplace netloc core_almost_empty 1 0 3 80 3110 NJ 3110 4760
preplace netloc xlslice_duc_sync_6_Dout 1 2 2 4860 2140 6310
preplace netloc adc|mux_reciever_in_data_out 1 3 2 1050 2070 1340J
preplace netloc core|processing_system7_0_DDR 1 6 2 4020J 2200 4580J
preplace netloc core|s2mm_prmry_reset_out_n 1 4 3 2980J 1710 3440J 1600 4040J
preplace netloc core|mux_dac_fifo_reset1_data_out 1 2 5 2190 1860 NJ 1860 3060J 1830 NJ 1830 4160J
preplace netloc core|axis_data_fifo_adc_almost_empty 1 4 3 3000 1270 NJ 1270 4000
preplace netloc core|xlconstant_one_dout 1 1 4 1910 1930 NJ 1930 NJ 1930 NJ
preplace netloc div_1 1 0 4 20 2310 1530 3040 4850J 2170 6280
preplace netloc core|S_AXIS_1 1 0 7 NJ 1320 NJ 1320 2200 1300 NJ 1300 NJ 1300 NJ 1300 NJ
preplace netloc dac|xlslice_duc_sync_6_Dout 1 0 2 NJ 1870 5230
preplace netloc debug_ctrl|xlslice_dac_fifo_reset_11_Dout 1 2 1 NJ
preplace netloc core|ps7_0_axi_periph_M01_AXI 1 3 4 2560 2620 NJ 2620 NJ 2620 4000
preplace netloc core|ps7_0_axi_periph_M00_AXI 1 6 2 4220J 2260 4580J
preplace netloc core|prog_empty_1 1 6 1 4110
preplace netloc debug_ctrl|xlslice_clk_psclk_3_Dout 1 2 1 NJ
preplace netloc core|probe10_1 1 0 7 NJ 2030 NJ 2030 NJ 2030 NJ 2030 3020J 2040 3420J 2310 4150J
preplace netloc adc|fifo_almost_empty_1 1 0 4 NJ 2230 NJ 2230 NJ 2230 N
preplace netloc core|psen_1 1 0 7 NJ 1730 1920J 1720 2170J 1730 2500J 1850 3050J 1820 3460 1800 4020J
preplace netloc clk_wiz_0_clk_out1 1 0 4 20 1700 1510J 3000 4780 2230 NJ
preplace netloc debug_ctrl_Dout14 1 1 3 1560 3010 4810J 2120 6240
preplace netloc debug_ctrl|xlslice_clk_psincdec_5_Dout 1 2 1 NJ
preplace netloc core|rst_ps7_0_50M_peripheral_aresetn 1 1 7 1920 1880 NJ 1880 2550 1920 3100 2350 3490 2330 4210 2330 NJ
preplace netloc core|clk_dynamic_locked 1 6 1 4180
preplace netloc core|prog_full_1 1 6 1 4110
preplace netloc core|mm2s_prmry_reset_out_n 1 4 3 NJ 1700 3420J 1590 4100J
preplace netloc core|psdone 1 6 1 4120
preplace netloc core|axi_dma_0_s2mm_introut 1 4 3 2970 1330 3480J 1320 4020
preplace netloc adc|xlconcat_0_dout 1 2 1 N
preplace netloc core|clk_pl_50M_1 1 0 6 1730J 2340 NJ 2340 NJ 2340 NJ 2340 NJ 2340 3430J
preplace netloc adc|xlconstant_0_dout 1 1 1 NJ
preplace netloc core|clk_static_locked 1 5 2 3510 2830 4000
preplace netloc core|axi_interconnect_0_M00_AXI 1 5 1 N
levelinfo -pg 1 0 320 1800 5080 6360 -top 0 -bot 3130
levelinfo -hier adc * 450 700 910 1190 *
levelinfo -hier core * 1820 2040 2350 2750 3260 3750 4390 *
levelinfo -hier dac * 5130 5390 5690 5970 *
levelinfo -hier debug_ctrl * 5160 5410 *
"
}
{
   "da_clkrst_cnt":"4"
}
