// Seed: 1202966659
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  logic id_5 (
      id_3,
      id_2 & 1 == 1 <= 1 & 1,
      1,
      id_0 + 1,
      id_4
  );
endmodule
