{
  "module_name": "camcc-sm6350.c",
  "hash_id": "b7336b17ab05aeae44246b68b4d20d7c9f15c005d4c3c135578fadd0b7c68fce",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/camcc-sm6350.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm6350-camcc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n\nenum {\n\tDT_BI_TCXO,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_CAMCC_PLL0_OUT_EVEN,\n\tP_CAMCC_PLL0_OUT_MAIN,\n\tP_CAMCC_PLL1_OUT_EVEN,\n\tP_CAMCC_PLL1_OUT_MAIN,\n\tP_CAMCC_PLL2_OUT_EARLY,\n\tP_CAMCC_PLL2_OUT_MAIN,\n\tP_CAMCC_PLL3_OUT_MAIN,\n};\n\nstatic struct pll_vco fabia_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\n \nstatic const struct alpha_pll_config camcc_pll0_config = {\n\t.l = 0x1f,\n\t.alpha = 0x4000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002067,\n\t.test_ctl_val = 0x40000000,\n\t.test_ctl_hi_val = 0x00000002,\n\t.user_ctl_val = 0x00000101,\n\t.user_ctl_hi_val = 0x00004805,\n};\n\nstatic struct clk_alpha_pll camcc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_camcc_pll0_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv camcc_pll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_camcc_pll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_camcc_pll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_pll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&camcc_pll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config camcc_pll1_config = {\n\t.l = 0x2a,\n\t.alpha = 0x1555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002067,\n\t.test_ctl_val = 0x40000000,\n\t.test_ctl_hi_val = 0x00000000,\n\t.user_ctl_val = 0x00000101,\n\t.user_ctl_hi_val = 0x00004805,\n};\n\nstatic struct clk_alpha_pll camcc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_camcc_pll1_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv camcc_pll1_out_even = {\n\t.offset = 0x1000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_camcc_pll1_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_camcc_pll1_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_pll1_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&camcc_pll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config camcc_pll2_config = {\n\t.l = 0x64,\n\t.alpha = 0x0,\n\t.post_div_val = 0x3 << 8,\n\t.post_div_mask = 0x3 << 8,\n\t.aux_output_mask = BIT(1),\n\t.main_output_mask = BIT(0),\n\t.early_output_mask = BIT(3),\n\t.config_ctl_val = 0x20000800,\n\t.config_ctl_hi_val = 0x400003d2,\n\t.test_ctl_val = 0x04000400,\n\t.test_ctl_hi_val = 0x00004000,\n};\n\nstatic struct clk_alpha_pll camcc_pll2 = {\n\t.offset = 0x2000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_AGERA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_pll2\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_agera_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor camcc_pll2_out_early = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_pll2_out_early\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&camcc_pll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_camcc_pll2_out_main[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv camcc_pll2_out_main = {\n\t.offset = 0x2000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_camcc_pll2_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_camcc_pll2_out_main),\n\t.width = 2,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_AGERA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_pll2_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&camcc_pll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config camcc_pll3_config = {\n\t.l = 0x14,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002067,\n\t.test_ctl_val = 0x40000000,\n\t.test_ctl_hi_val = 0x00000002,\n\t.user_ctl_val = 0x00000001,\n\t.user_ctl_hi_val = 0x00014805,\n};\n\nstatic struct clk_alpha_pll camcc_pll3 = {\n\t.offset = 0x3000,\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_pll3\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map camcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map camcc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL0_OUT_MAIN, 1 },\n\t{ P_CAMCC_PLL1_OUT_EVEN, 3 },\n\t{ P_CAMCC_PLL2_OUT_MAIN, 4 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_1[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll0.clkr.hw },\n\t{ .hw = &camcc_pll1_out_even.clkr.hw },\n\t{ .hw = &camcc_pll2_out_main.clkr.hw },\n};\n\nstatic const struct parent_map camcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL0_OUT_MAIN, 1 },\n\t{ P_CAMCC_PLL3_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_2[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll0.clkr.hw },\n\t{ .hw = &camcc_pll3.clkr.hw },\n};\n\nstatic const struct parent_map camcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL2_OUT_EARLY, 3 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_3[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll2_out_early.hw },\n};\n\nstatic const struct parent_map camcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL0_OUT_MAIN, 1 },\n\t{ P_CAMCC_PLL1_OUT_EVEN, 3 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_4[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll0.clkr.hw },\n\t{ .hw = &camcc_pll1_out_even.clkr.hw },\n};\n\nstatic const struct parent_map camcc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL0_OUT_MAIN, 1 },\n\t{ P_CAMCC_PLL1_OUT_EVEN, 3 },\n\t{ P_CAMCC_PLL3_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_5[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll0.clkr.hw },\n\t{ .hw = &camcc_pll1_out_even.clkr.hw },\n\t{ .hw = &camcc_pll3.clkr.hw },\n};\n\nstatic const struct parent_map camcc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL0_OUT_MAIN, 1 },\n\t{ P_CAMCC_PLL2_OUT_MAIN, 4 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_6[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll0.clkr.hw },\n\t{ .hw = &camcc_pll2_out_main.clkr.hw },\n};\n\nstatic const struct parent_map camcc_parent_map_7[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL0_OUT_MAIN, 1 },\n\t{ P_CAMCC_PLL1_OUT_MAIN, 2 },\n\t{ P_CAMCC_PLL2_OUT_MAIN, 4 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_7[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll0.clkr.hw },\n\t{ .hw = &camcc_pll1.clkr.hw },\n\t{ .hw = &camcc_pll2_out_main.clkr.hw },\n};\n\nstatic const struct parent_map camcc_parent_map_8[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL0_OUT_MAIN, 1 },\n\t{ P_CAMCC_PLL1_OUT_MAIN, 2 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_8[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll0.clkr.hw },\n\t{ .hw = &camcc_pll1.clkr.hw },\n};\n\nstatic const struct parent_map camcc_parent_map_9[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAMCC_PLL2_OUT_MAIN, 4 },\n};\n\nstatic const struct clk_parent_data camcc_parent_data_9[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &camcc_pll2_out_main.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_camcc_bps_clk_src[] = {\n\tF(200000000, P_CAMCC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(320000000, P_CAMCC_PLL2_OUT_MAIN, 1.5, 0, 0),\n\tF(404000000, P_CAMCC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(480000000, P_CAMCC_PLL2_OUT_MAIN, 1, 0, 0),\n\tF(600000000, P_CAMCC_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_bps_clk_src = {\n\t.cmd_rcgr = 0x6010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_1,\n\t.freq_tbl = ftbl_camcc_bps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_bps_clk_src\",\n\t\t.parent_data = camcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_cci_0_clk_src[] = {\n\tF(37500000, P_CAMCC_PLL0_OUT_EVEN, 8, 0, 0),\n\tF(50000000, P_CAMCC_PLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_CAMCC_PLL0_OUT_EVEN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_cci_0_clk_src = {\n\t.cmd_rcgr = 0xf004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_0,\n\t.freq_tbl = ftbl_camcc_cci_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_cci_0_clk_src\",\n\t\t.parent_data = camcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_cci_1_clk_src = {\n\t.cmd_rcgr = 0x10004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_0,\n\t.freq_tbl = ftbl_camcc_cci_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_cci_1_clk_src\",\n\t\t.parent_data = camcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_cphy_rx_clk_src[] = {\n\tF(150000000, P_CAMCC_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_CAMCC_PLL0_OUT_MAIN, 2, 0, 0),\n\tF(384000000, P_CAMCC_PLL3_OUT_MAIN, 1, 0, 0),\n\tF(400000000, P_CAMCC_PLL0_OUT_MAIN, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_cphy_rx_clk_src = {\n\t.cmd_rcgr = 0x9064,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_2,\n\t.freq_tbl = ftbl_camcc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_cphy_rx_clk_src\",\n\t\t.parent_data = camcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_csi0phytimer_clk_src[] = {\n\tF(300000000, P_CAMCC_PLL0_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x5004,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_0,\n\t.freq_tbl = ftbl_camcc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_csi0phytimer_clk_src\",\n\t\t.parent_data = camcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x5028,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_0,\n\t.freq_tbl = ftbl_camcc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_csi1phytimer_clk_src\",\n\t\t.parent_data = camcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x504c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_0,\n\t.freq_tbl = ftbl_camcc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_csi2phytimer_clk_src\",\n\t\t.parent_data = camcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_csi3phytimer_clk_src = {\n\t.cmd_rcgr = 0x5070,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_0,\n\t.freq_tbl = ftbl_camcc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_csi3phytimer_clk_src\",\n\t\t.parent_data = camcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_fast_ahb_clk_src[] = {\n\tF(100000000, P_CAMCC_PLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_CAMCC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(300000000, P_CAMCC_PLL0_OUT_MAIN, 2, 0, 0),\n\tF(404000000, P_CAMCC_PLL1_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_fast_ahb_clk_src = {\n\t.cmd_rcgr = 0x603c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_4,\n\t.freq_tbl = ftbl_camcc_fast_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_fast_ahb_clk_src\",\n\t\t.parent_data = camcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_icp_clk_src[] = {\n\tF(240000000, P_CAMCC_PLL0_OUT_MAIN, 2.5, 0, 0),\n\tF(384000000, P_CAMCC_PLL3_OUT_MAIN, 1, 0, 0),\n\tF(404000000, P_CAMCC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(600000000, P_CAMCC_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_icp_clk_src = {\n\t.cmd_rcgr = 0xe014,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_5,\n\t.freq_tbl = ftbl_camcc_icp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_icp_clk_src\",\n\t\t.parent_data = camcc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_5),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_ife_0_clk_src[] = {\n\tF(240000000, P_CAMCC_PLL0_OUT_MAIN, 2.5, 0, 0),\n\tF(320000000, P_CAMCC_PLL2_OUT_MAIN, 1.5, 0, 0),\n\tF(404000000, P_CAMCC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(480000000, P_CAMCC_PLL2_OUT_MAIN, 1, 0, 0),\n\tF(600000000, P_CAMCC_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_ife_0_clk_src = {\n\t.cmd_rcgr = 0x9010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_1,\n\t.freq_tbl = ftbl_camcc_ife_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_ife_0_clk_src\",\n\t\t.parent_data = camcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_ife_0_csid_clk_src = {\n\t.cmd_rcgr = 0x903c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_2,\n\t.freq_tbl = ftbl_camcc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_ife_0_csid_clk_src\",\n\t\t.parent_data = camcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_ife_1_clk_src = {\n\t.cmd_rcgr = 0xa010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_1,\n\t.freq_tbl = ftbl_camcc_ife_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_ife_1_clk_src\",\n\t\t.parent_data = camcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_ife_1_csid_clk_src = {\n\t.cmd_rcgr = 0xa034,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_2,\n\t.freq_tbl = ftbl_camcc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_ife_1_csid_clk_src\",\n\t\t.parent_data = camcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_ife_2_clk_src = {\n\t.cmd_rcgr = 0xb00c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_1,\n\t.freq_tbl = ftbl_camcc_ife_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_ife_2_clk_src\",\n\t\t.parent_data = camcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_ife_2_csid_clk_src = {\n\t.cmd_rcgr = 0xb030,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_2,\n\t.freq_tbl = ftbl_camcc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_ife_2_csid_clk_src\",\n\t\t.parent_data = camcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_ife_lite_clk_src[] = {\n\tF(320000000, P_CAMCC_PLL2_OUT_MAIN, 1.5, 0, 0),\n\tF(400000000, P_CAMCC_PLL0_OUT_MAIN, 1.5, 0, 0),\n\tF(480000000, P_CAMCC_PLL2_OUT_MAIN, 1, 0, 0),\n\tF(600000000, P_CAMCC_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_ife_lite_clk_src = {\n\t.cmd_rcgr = 0xc004,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_6,\n\t.freq_tbl = ftbl_camcc_ife_lite_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_ife_lite_clk_src\",\n\t\t.parent_data = camcc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_6),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_ife_lite_csid_clk_src = {\n\t.cmd_rcgr = 0xc024,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_2,\n\t.freq_tbl = ftbl_camcc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_ife_lite_csid_clk_src\",\n\t\t.parent_data = camcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_ipe_0_clk_src[] = {\n\tF(240000000, P_CAMCC_PLL2_OUT_MAIN, 2, 0, 0),\n\tF(320000000, P_CAMCC_PLL2_OUT_MAIN, 1.5, 0, 0),\n\tF(404000000, P_CAMCC_PLL1_OUT_MAIN, 2, 0, 0),\n\tF(538666667, P_CAMCC_PLL1_OUT_MAIN, 1.5, 0, 0),\n\tF(600000000, P_CAMCC_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_ipe_0_clk_src = {\n\t.cmd_rcgr = 0x7010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_7,\n\t.freq_tbl = ftbl_camcc_ipe_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_ipe_0_clk_src\",\n\t\t.parent_data = camcc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_7),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_jpeg_clk_src[] = {\n\tF(66666667, P_CAMCC_PLL0_OUT_MAIN, 9, 0, 0),\n\tF(133333333, P_CAMCC_PLL0_OUT_MAIN, 4.5, 0, 0),\n\tF(200000000, P_CAMCC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(404000000, P_CAMCC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(480000000, P_CAMCC_PLL2_OUT_MAIN, 1, 0, 0),\n\tF(600000000, P_CAMCC_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_jpeg_clk_src = {\n\t.cmd_rcgr = 0xd004,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_1,\n\t.freq_tbl = ftbl_camcc_jpeg_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_jpeg_clk_src\",\n\t\t.parent_data = camcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_lrme_clk_src[] = {\n\tF(200000000, P_CAMCC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(269333333, P_CAMCC_PLL1_OUT_MAIN, 3, 0, 0),\n\tF(323200000, P_CAMCC_PLL1_OUT_MAIN, 2.5, 0, 0),\n\tF(404000000, P_CAMCC_PLL1_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_lrme_clk_src = {\n\t.cmd_rcgr = 0x11004,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_8,\n\t.freq_tbl = ftbl_camcc_lrme_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_lrme_clk_src\",\n\t\t.parent_data = camcc_parent_data_8,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_8),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_mclk0_clk_src[] = {\n\tF(19200000, P_CAMCC_PLL2_OUT_EARLY, 1, 1, 50),\n\tF(24000000, P_CAMCC_PLL2_OUT_EARLY, 10, 1, 4),\n\tF(64000000, P_CAMCC_PLL2_OUT_EARLY, 15, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_mclk0_clk_src = {\n\t.cmd_rcgr = 0x4004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_3,\n\t.freq_tbl = ftbl_camcc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_mclk0_clk_src\",\n\t\t.parent_data = camcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_mclk1_clk_src = {\n\t.cmd_rcgr = 0x4024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_3,\n\t.freq_tbl = ftbl_camcc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_mclk1_clk_src\",\n\t\t.parent_data = camcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_mclk2_clk_src = {\n\t.cmd_rcgr = 0x4044,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_3,\n\t.freq_tbl = ftbl_camcc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_mclk2_clk_src\",\n\t\t.parent_data = camcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_mclk3_clk_src = {\n\t.cmd_rcgr = 0x4064,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_3,\n\t.freq_tbl = ftbl_camcc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_mclk3_clk_src\",\n\t\t.parent_data = camcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 camcc_mclk4_clk_src = {\n\t.cmd_rcgr = 0x4084,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_3,\n\t.freq_tbl = ftbl_camcc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_mclk4_clk_src\",\n\t\t.parent_data = camcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_camcc_slow_ahb_clk_src[] = {\n\tF(80000000, P_CAMCC_PLL2_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 camcc_slow_ahb_clk_src = {\n\t.cmd_rcgr = 0x6058,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = camcc_parent_map_9,\n\t.freq_tbl = ftbl_camcc_slow_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"camcc_slow_ahb_clk_src\",\n\t\t.parent_data = camcc_parent_data_9,\n\t\t.num_parents = ARRAY_SIZE(camcc_parent_data_9),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch camcc_bps_ahb_clk = {\n\t.halt_reg = 0x6070,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_bps_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_bps_areg_clk = {\n\t.halt_reg = 0x6054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_bps_areg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_fast_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_bps_axi_clk = {\n\t.halt_reg = 0x6038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_bps_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_bps_clk = {\n\t.halt_reg = 0x6028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_bps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_bps_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_camnoc_axi_clk = {\n\t.halt_reg = 0x13004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_camnoc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_cci_0_clk = {\n\t.halt_reg = 0xf01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_cci_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cci_0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_cci_1_clk = {\n\t.halt_reg = 0x1001c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1001c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_cci_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cci_1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_core_ahb_clk = {\n\t.halt_reg = 0x14010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x14010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_core_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_cpas_ahb_clk = {\n\t.halt_reg = 0x12004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x12004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_cpas_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_csi0phytimer_clk = {\n\t.halt_reg = 0x501c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_csi0phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_csi1phytimer_clk = {\n\t.halt_reg = 0x5040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_csi1phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_csi2phytimer_clk = {\n\t.halt_reg = 0x5064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_csi2phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_csi3phytimer_clk = {\n\t.halt_reg = 0x5088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_csi3phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_csi3phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_csiphy0_clk = {\n\t.halt_reg = 0x5020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_csiphy0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_csiphy1_clk = {\n\t.halt_reg = 0x5044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_csiphy1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_csiphy2_clk = {\n\t.halt_reg = 0x5068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_csiphy2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_csiphy3_clk = {\n\t.halt_reg = 0x508c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x508c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_csiphy3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_icp_clk = {\n\t.halt_reg = 0xe02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xe02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_icp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_icp_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_icp_ts_clk = {\n\t.halt_reg = 0xe00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xe00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_icp_ts_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_0_axi_clk = {\n\t.halt_reg = 0x9080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_0_clk = {\n\t.halt_reg = 0x9028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_0_cphy_rx_clk = {\n\t.halt_reg = 0x907c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x907c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_0_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_0_csid_clk = {\n\t.halt_reg = 0x9054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_0_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_0_csid_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_0_dsp_clk = {\n\t.halt_reg = 0x9038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_0_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_1_axi_clk = {\n\t.halt_reg = 0xa058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_1_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_1_clk = {\n\t.halt_reg = 0xa028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_1_cphy_rx_clk = {\n\t.halt_reg = 0xa054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_1_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_1_csid_clk = {\n\t.halt_reg = 0xa04c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa04c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_1_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_1_csid_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_1_dsp_clk = {\n\t.halt_reg = 0xa030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_1_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_2_axi_clk = {\n\t.halt_reg = 0xb054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_2_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_2_clk = {\n\t.halt_reg = 0xb024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_2_cphy_rx_clk = {\n\t.halt_reg = 0xb050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_2_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_2_csid_clk = {\n\t.halt_reg = 0xb048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_2_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_2_csid_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_2_dsp_clk = {\n\t.halt_reg = 0xb02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_2_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_lite_clk = {\n\t.halt_reg = 0xc01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_lite_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_lite_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_lite_cphy_rx_clk = {\n\t.halt_reg = 0xc044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_lite_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ife_lite_csid_clk = {\n\t.halt_reg = 0xc03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ife_lite_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ife_lite_csid_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ipe_0_ahb_clk = {\n\t.halt_reg = 0x7040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ipe_0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ipe_0_areg_clk = {\n\t.halt_reg = 0x703c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x703c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ipe_0_areg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_fast_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ipe_0_axi_clk = {\n\t.halt_reg = 0x7038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ipe_0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_ipe_0_clk = {\n\t.halt_reg = 0x7028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_ipe_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_ipe_0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_jpeg_clk = {\n\t.halt_reg = 0xd01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xd01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_jpeg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_jpeg_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_lrme_clk = {\n\t.halt_reg = 0x1101c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1101c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_lrme_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_lrme_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_mclk0_clk = {\n\t.halt_reg = 0x401c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_mclk0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_mclk1_clk = {\n\t.halt_reg = 0x403c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x403c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_mclk1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_mclk2_clk = {\n\t.halt_reg = 0x405c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x405c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_mclk2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_mclk3_clk = {\n\t.halt_reg = 0x407c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x407c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_mclk3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_mclk4_clk = {\n\t.halt_reg = 0x409c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x409c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_mclk4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&camcc_mclk4_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_soc_ahb_clk = {\n\t.halt_reg = 0x1400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_soc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camcc_sys_tmr_clk = {\n\t.halt_reg = 0xe034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xe034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camcc_sys_tmr_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc bps_gdsc = {\n\t.gdscr = 0x6004,\n\t.pd = {\n\t\t.name = \"bps_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc ipe_0_gdsc = {\n\t.gdscr = 0x7004,\n\t.pd = {\n\t\t.name = \"ipe_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc ife_0_gdsc = {\n\t.gdscr = 0x9004,\n\t.pd = {\n\t\t.name = \"ife_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ife_1_gdsc = {\n\t.gdscr = 0xa004,\n\t.pd = {\n\t\t.name = \"ife_1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ife_2_gdsc = {\n\t.gdscr = 0xb004,\n\t.pd = {\n\t\t.name = \"ife_2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc titan_top_gdsc = {\n\t.gdscr = 0x14004,\n\t.pd = {\n\t\t.name = \"titan_top_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_hw *camcc_sm6350_hws[] = {\n\t[CAMCC_PLL2_OUT_EARLY] = &camcc_pll2_out_early.hw,\n};\n\nstatic struct clk_regmap *camcc_sm6350_clocks[] = {\n\t[CAMCC_BPS_AHB_CLK] = &camcc_bps_ahb_clk.clkr,\n\t[CAMCC_BPS_AREG_CLK] = &camcc_bps_areg_clk.clkr,\n\t[CAMCC_BPS_AXI_CLK] = &camcc_bps_axi_clk.clkr,\n\t[CAMCC_BPS_CLK] = &camcc_bps_clk.clkr,\n\t[CAMCC_BPS_CLK_SRC] = &camcc_bps_clk_src.clkr,\n\t[CAMCC_CAMNOC_AXI_CLK] = &camcc_camnoc_axi_clk.clkr,\n\t[CAMCC_CCI_0_CLK] = &camcc_cci_0_clk.clkr,\n\t[CAMCC_CCI_0_CLK_SRC] = &camcc_cci_0_clk_src.clkr,\n\t[CAMCC_CCI_1_CLK] = &camcc_cci_1_clk.clkr,\n\t[CAMCC_CCI_1_CLK_SRC] = &camcc_cci_1_clk_src.clkr,\n\t[CAMCC_CORE_AHB_CLK] = &camcc_core_ahb_clk.clkr,\n\t[CAMCC_CPAS_AHB_CLK] = &camcc_cpas_ahb_clk.clkr,\n\t[CAMCC_CPHY_RX_CLK_SRC] = &camcc_cphy_rx_clk_src.clkr,\n\t[CAMCC_CSI0PHYTIMER_CLK] = &camcc_csi0phytimer_clk.clkr,\n\t[CAMCC_CSI0PHYTIMER_CLK_SRC] = &camcc_csi0phytimer_clk_src.clkr,\n\t[CAMCC_CSI1PHYTIMER_CLK] = &camcc_csi1phytimer_clk.clkr,\n\t[CAMCC_CSI1PHYTIMER_CLK_SRC] = &camcc_csi1phytimer_clk_src.clkr,\n\t[CAMCC_CSI2PHYTIMER_CLK] = &camcc_csi2phytimer_clk.clkr,\n\t[CAMCC_CSI2PHYTIMER_CLK_SRC] = &camcc_csi2phytimer_clk_src.clkr,\n\t[CAMCC_CSI3PHYTIMER_CLK] = &camcc_csi3phytimer_clk.clkr,\n\t[CAMCC_CSI3PHYTIMER_CLK_SRC] = &camcc_csi3phytimer_clk_src.clkr,\n\t[CAMCC_CSIPHY0_CLK] = &camcc_csiphy0_clk.clkr,\n\t[CAMCC_CSIPHY1_CLK] = &camcc_csiphy1_clk.clkr,\n\t[CAMCC_CSIPHY2_CLK] = &camcc_csiphy2_clk.clkr,\n\t[CAMCC_CSIPHY3_CLK] = &camcc_csiphy3_clk.clkr,\n\t[CAMCC_FAST_AHB_CLK_SRC] = &camcc_fast_ahb_clk_src.clkr,\n\t[CAMCC_ICP_CLK] = &camcc_icp_clk.clkr,\n\t[CAMCC_ICP_CLK_SRC] = &camcc_icp_clk_src.clkr,\n\t[CAMCC_ICP_TS_CLK] = &camcc_icp_ts_clk.clkr,\n\t[CAMCC_IFE_0_AXI_CLK] = &camcc_ife_0_axi_clk.clkr,\n\t[CAMCC_IFE_0_CLK] = &camcc_ife_0_clk.clkr,\n\t[CAMCC_IFE_0_CLK_SRC] = &camcc_ife_0_clk_src.clkr,\n\t[CAMCC_IFE_0_CPHY_RX_CLK] = &camcc_ife_0_cphy_rx_clk.clkr,\n\t[CAMCC_IFE_0_CSID_CLK] = &camcc_ife_0_csid_clk.clkr,\n\t[CAMCC_IFE_0_CSID_CLK_SRC] = &camcc_ife_0_csid_clk_src.clkr,\n\t[CAMCC_IFE_0_DSP_CLK] = &camcc_ife_0_dsp_clk.clkr,\n\t[CAMCC_IFE_1_AXI_CLK] = &camcc_ife_1_axi_clk.clkr,\n\t[CAMCC_IFE_1_CLK] = &camcc_ife_1_clk.clkr,\n\t[CAMCC_IFE_1_CLK_SRC] = &camcc_ife_1_clk_src.clkr,\n\t[CAMCC_IFE_1_CPHY_RX_CLK] = &camcc_ife_1_cphy_rx_clk.clkr,\n\t[CAMCC_IFE_1_CSID_CLK] = &camcc_ife_1_csid_clk.clkr,\n\t[CAMCC_IFE_1_CSID_CLK_SRC] = &camcc_ife_1_csid_clk_src.clkr,\n\t[CAMCC_IFE_1_DSP_CLK] = &camcc_ife_1_dsp_clk.clkr,\n\t[CAMCC_IFE_2_AXI_CLK] = &camcc_ife_2_axi_clk.clkr,\n\t[CAMCC_IFE_2_CLK] = &camcc_ife_2_clk.clkr,\n\t[CAMCC_IFE_2_CLK_SRC] = &camcc_ife_2_clk_src.clkr,\n\t[CAMCC_IFE_2_CPHY_RX_CLK] = &camcc_ife_2_cphy_rx_clk.clkr,\n\t[CAMCC_IFE_2_CSID_CLK] = &camcc_ife_2_csid_clk.clkr,\n\t[CAMCC_IFE_2_CSID_CLK_SRC] = &camcc_ife_2_csid_clk_src.clkr,\n\t[CAMCC_IFE_2_DSP_CLK] = &camcc_ife_2_dsp_clk.clkr,\n\t[CAMCC_IFE_LITE_CLK] = &camcc_ife_lite_clk.clkr,\n\t[CAMCC_IFE_LITE_CLK_SRC] = &camcc_ife_lite_clk_src.clkr,\n\t[CAMCC_IFE_LITE_CPHY_RX_CLK] = &camcc_ife_lite_cphy_rx_clk.clkr,\n\t[CAMCC_IFE_LITE_CSID_CLK] = &camcc_ife_lite_csid_clk.clkr,\n\t[CAMCC_IFE_LITE_CSID_CLK_SRC] = &camcc_ife_lite_csid_clk_src.clkr,\n\t[CAMCC_IPE_0_AHB_CLK] = &camcc_ipe_0_ahb_clk.clkr,\n\t[CAMCC_IPE_0_AREG_CLK] = &camcc_ipe_0_areg_clk.clkr,\n\t[CAMCC_IPE_0_AXI_CLK] = &camcc_ipe_0_axi_clk.clkr,\n\t[CAMCC_IPE_0_CLK] = &camcc_ipe_0_clk.clkr,\n\t[CAMCC_IPE_0_CLK_SRC] = &camcc_ipe_0_clk_src.clkr,\n\t[CAMCC_JPEG_CLK] = &camcc_jpeg_clk.clkr,\n\t[CAMCC_JPEG_CLK_SRC] = &camcc_jpeg_clk_src.clkr,\n\t[CAMCC_LRME_CLK] = &camcc_lrme_clk.clkr,\n\t[CAMCC_LRME_CLK_SRC] = &camcc_lrme_clk_src.clkr,\n\t[CAMCC_MCLK0_CLK] = &camcc_mclk0_clk.clkr,\n\t[CAMCC_MCLK0_CLK_SRC] = &camcc_mclk0_clk_src.clkr,\n\t[CAMCC_MCLK1_CLK] = &camcc_mclk1_clk.clkr,\n\t[CAMCC_MCLK1_CLK_SRC] = &camcc_mclk1_clk_src.clkr,\n\t[CAMCC_MCLK2_CLK] = &camcc_mclk2_clk.clkr,\n\t[CAMCC_MCLK2_CLK_SRC] = &camcc_mclk2_clk_src.clkr,\n\t[CAMCC_MCLK3_CLK] = &camcc_mclk3_clk.clkr,\n\t[CAMCC_MCLK3_CLK_SRC] = &camcc_mclk3_clk_src.clkr,\n\t[CAMCC_MCLK4_CLK] = &camcc_mclk4_clk.clkr,\n\t[CAMCC_MCLK4_CLK_SRC] = &camcc_mclk4_clk_src.clkr,\n\t[CAMCC_PLL0] = &camcc_pll0.clkr,\n\t[CAMCC_PLL0_OUT_EVEN] = &camcc_pll0_out_even.clkr,\n\t[CAMCC_PLL1] = &camcc_pll1.clkr,\n\t[CAMCC_PLL1_OUT_EVEN] = &camcc_pll1_out_even.clkr,\n\t[CAMCC_PLL2] = &camcc_pll2.clkr,\n\t[CAMCC_PLL2_OUT_MAIN] = &camcc_pll2_out_main.clkr,\n\t[CAMCC_PLL3] = &camcc_pll3.clkr,\n\t[CAMCC_SLOW_AHB_CLK_SRC] = &camcc_slow_ahb_clk_src.clkr,\n\t[CAMCC_SOC_AHB_CLK] = &camcc_soc_ahb_clk.clkr,\n\t[CAMCC_SYS_TMR_CLK] = &camcc_sys_tmr_clk.clkr,\n};\n\nstatic struct gdsc *camcc_sm6350_gdscs[] = {\n\t[BPS_GDSC] = &bps_gdsc,\n\t[IPE_0_GDSC] = &ipe_0_gdsc,\n\t[IFE_0_GDSC] = &ife_0_gdsc,\n\t[IFE_1_GDSC] = &ife_1_gdsc,\n\t[IFE_2_GDSC] = &ife_2_gdsc,\n\t[TITAN_TOP_GDSC] = &titan_top_gdsc,\n};\n\nstatic const struct regmap_config camcc_sm6350_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x16000,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc camcc_sm6350_desc = {\n\t.config = &camcc_sm6350_regmap_config,\n\t.clk_hws = camcc_sm6350_hws,\n\t.num_clk_hws = ARRAY_SIZE(camcc_sm6350_hws),\n\t.clks = camcc_sm6350_clocks,\n\t.num_clks = ARRAY_SIZE(camcc_sm6350_clocks),\n\t.gdscs = camcc_sm6350_gdscs,\n\t.num_gdscs = ARRAY_SIZE(camcc_sm6350_gdscs),\n};\n\nstatic const struct of_device_id camcc_sm6350_match_table[] = {\n\t{ .compatible = \"qcom,sm6350-camcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, camcc_sm6350_match_table);\n\nstatic int camcc_sm6350_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &camcc_sm6350_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_fabia_pll_configure(&camcc_pll0, regmap, &camcc_pll0_config);\n\tclk_fabia_pll_configure(&camcc_pll1, regmap, &camcc_pll1_config);\n\tclk_agera_pll_configure(&camcc_pll2, regmap, &camcc_pll2_config);\n\tclk_fabia_pll_configure(&camcc_pll3, regmap, &camcc_pll3_config);\n\n\treturn qcom_cc_really_probe(pdev, &camcc_sm6350_desc, regmap);\n}\n\nstatic struct platform_driver camcc_sm6350_driver = {\n\t.probe = camcc_sm6350_probe,\n\t.driver = {\n\t\t.name = \"sm6350-camcc\",\n\t\t.of_match_table = camcc_sm6350_match_table,\n\t},\n};\n\nstatic int __init camcc_sm6350_init(void)\n{\n\treturn platform_driver_register(&camcc_sm6350_driver);\n}\nsubsys_initcall(camcc_sm6350_init);\n\nstatic void __exit camcc_sm6350_exit(void)\n{\n\tplatform_driver_unregister(&camcc_sm6350_driver);\n}\nmodule_exit(camcc_sm6350_exit);\n\nMODULE_DESCRIPTION(\"QTI CAMCC SM6350 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}