Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/my_homework/VIVADO/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a7fe511d7fde4e2dbe5570af212e2ecb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Hard_CPU_behav xil_defaultlib.Hard_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in1' [C:/Users/1/Desktop/sCPU/sCPU.srcs/sources_1/new/CPU.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsRegister
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.LeftShift_2
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.remove_shake
Compiling module xil_defaultlib.clk_slow
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.Hard_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot Hard_CPU_behav
