/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [29:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire [4:0] celloutsig_0_75z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_59z = ~(celloutsig_0_23z & celloutsig_0_8z);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? in_data[116] : celloutsig_1_0z);
  assign celloutsig_1_8z = !(celloutsig_1_5z ? celloutsig_1_7z : celloutsig_1_3z);
  assign celloutsig_1_16z = !(celloutsig_1_11z[0] ? celloutsig_1_5z : celloutsig_1_6z);
  assign celloutsig_1_0z = ~((in_data[119] | in_data[135]) & (in_data[144] | in_data[157]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z | celloutsig_1_2z) & (celloutsig_1_3z | celloutsig_1_0z));
  assign celloutsig_0_74z = celloutsig_0_59z ^ celloutsig_0_2z;
  assign celloutsig_0_10z = celloutsig_0_3z[2] ^ celloutsig_0_5z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 30'h00000000;
    else _00_ <= { in_data[71:66], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 3'h0;
    else _01_ <= in_data[33:31];
  assign celloutsig_1_4z = { in_data[135:134], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } > { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[175:174], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } > { in_data[159:155], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_8z } > { in_data[126:109], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[187:168] <= { in_data[126:108], celloutsig_1_0z };
  assign celloutsig_1_15z = in_data[118:99] <= { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_18z = in_data[153:151] || { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_15z = { celloutsig_0_11z[7:6], _01_, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_10z } < { _00_[25:10], celloutsig_0_13z };
  assign celloutsig_0_6z = celloutsig_0_2z & ~(_01_[0]);
  assign celloutsig_1_2z = in_data[140] & ~(celloutsig_1_0z);
  assign celloutsig_0_75z = { celloutsig_0_21z[6:3], celloutsig_0_15z } % { 1'h1, celloutsig_0_13z[2:0], celloutsig_0_46z };
  assign celloutsig_1_11z = { in_data[172:161], celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_12z = - { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_21z = - celloutsig_0_4z[9:1];
  assign celloutsig_0_46z = & celloutsig_0_26z;
  assign celloutsig_1_9z = & { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, in_data[115:107] };
  assign celloutsig_0_8z = | in_data[82:72];
  assign celloutsig_0_2z = | { _01_[0], celloutsig_0_0z, _01_, _01_ };
  assign celloutsig_0_0z = in_data[50] & in_data[28];
  assign celloutsig_1_5z = celloutsig_1_2z & celloutsig_1_1z;
  assign celloutsig_0_23z = celloutsig_0_11z[3] & celloutsig_0_14z[2];
  assign celloutsig_0_5z = | { _01_, in_data[24:22] };
  assign celloutsig_0_4z = in_data[19:9] << in_data[51:41];
  assign celloutsig_0_11z = in_data[31:24] << { celloutsig_0_3z[2:0], celloutsig_0_5z, _01_, celloutsig_0_6z };
  assign celloutsig_0_13z = celloutsig_0_11z[7:2] << celloutsig_0_3z;
  assign celloutsig_0_14z = { _00_[9:8], celloutsig_0_6z } << celloutsig_0_13z[3:1];
  assign celloutsig_0_3z = { in_data[11:7], celloutsig_0_2z } - { _01_[1:0], _01_, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z } - celloutsig_1_12z;
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_3z } - celloutsig_1_11z[8:4];
  assign celloutsig_0_26z = _00_[28:25] ^ { celloutsig_0_4z[1], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_17z = ~((celloutsig_1_3z & celloutsig_1_6z) | (celloutsig_1_15z & celloutsig_1_13z[0]));
  assign { out_data[128], out_data[100:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
