# Tiny Tapeout project information
project:
  title:        "USB CDC (Serial) Device"      # Project title
  author:       "Uri Shaked"      # Your name
  discord:      "urish"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "USB to UART bridge, 115200 baud rate"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     48000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_urish_usb_cdc"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:
    - "tt_um_usb_cdc.v"
    - "uart_rx.v"
    - "uart_tx.v"
    - "usb_cdc/usb_cdc/bulk_endp.v"
    - "usb_cdc/usb_cdc/ctrl_endp.v"
    - "usb_cdc/usb_cdc/in_fifo.v"
    - "usb_cdc/usb_cdc/out_fifo.v"
    - "usb_cdc/usb_cdc/phy_rx.v"
    - "usb_cdc/usb_cdc/phy_tx.v"
    - "usb_cdc/usb_cdc/sie.v"
    - "usb_cdc/usb_cdc/usb_cdc.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: "RX"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: "TX"
  uo[5]: ""
  uo[6]: ""
  uo[7]: "configured"

  # Bidirectional pins
  uio[0]: "usb_p"
  uio[1]: "usb_n"
  uio[2]: "dp_pu_o"
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
