#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Nov  6 14:55:01 2025
# Process ID         : 9276
# Current directory  : C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent12856 C:\Users\Varada Govind\Documents\Coding\Verilog\Sequential Logic\Shift Register\Shift Register.xpr
# Log file           : C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register/vivado.log
# Journal file       : C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register\vivado.jou
# Running On         : AsusTuf-A16
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16366 MB
# Swap memory        : 3087 MB
# Total Virtual      : 19453 MB
# Available Virtual  : 11282 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/Shift Register/Shift Register.xpr}
update_compile_order -fileset sources_1
create_project Nov6 {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6} -part xc7a15tcpg236-1
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new
file mkdir {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new}
close [ open {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Register.v} w ]
add_files {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Register.v}}
update_compile_order -fileset sources_1
remove_files  {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Register.v}}
file delete -force {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Register.v}
close [ open {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Reg.v} w ]
add_files {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Reg.v}}
close [ open {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/UR.v} w ]
add_files {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/UR.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files  {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Reg.v}}
file delete -force {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sources_1/new/Universal_Reg.v}
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new
file mkdir {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new}
close [ open {C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new/TB.v} w ]
add_files -fileset sim_1 {{C:/Users/Varada Govind/Documents/IIITA/5th Sem/Embedded System Design/Nov6/Nov6.srcs/sim_1/new/TB.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_project {Shift Register}
close_project
launch_simulation
launch_simulation
launch_simulation
source TB.tcl
close_sim
