Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jan 16 17:11:33 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 904 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.700        0.000                      0                 2678        0.044        0.000                      0                 2678        3.000        0.000                       0                   910  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          4.700        0.000                      0                 2678        0.176        0.000                      0                 2678        6.642        0.000                       0                   906  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        4.702        0.000                      0                 2678        0.176        0.000                      0                 2678        6.642        0.000                       0                   906  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          4.700        0.000                      0                 2678        0.044        0.000                      0                 2678  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        4.700        0.000                      0                 2678        0.044        0.000                      0                 2678  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 1.567ns (15.026%)  route 8.861ns (84.974%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.430    10.133    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 1.567ns (15.201%)  route 8.742ns (84.799%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.310    10.013    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.801    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 1.567ns (15.201%)  route 8.742ns (84.799%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.310    10.013    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.567ns (15.379%)  route 8.622ns (84.621%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.191     9.894    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.567ns (15.379%)  route 8.622ns (84.621%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.191     9.894    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.567ns (15.564%)  route 8.501ns (84.436%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.070     9.773    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.818    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.567ns (15.564%)  route 8.501ns (84.436%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.070     9.773    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 1.567ns (15.927%)  route 8.272ns (84.073%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.840     9.543    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.132    14.837    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.827    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 2.102ns (23.326%)  route 6.909ns (76.674%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 14.661 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X4Y99          FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 f  xvga1/hcount_reg[5]/Q
                         net (fo=124, routed)         2.767     2.813    xvga1/hcount_reg[10]_0[5]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.097     2.910 r  xvga1/font_addr0_carry_i_33__0/O
                         net (fo=1, routed)           0.000     2.910    xvga1/font_addr0_carry_i_33__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.213 r  xvga1/font_addr0_carry_i_11__0/O[1]
                         net (fo=28, routed)          1.877     5.090    kbdexport1/sel0_3[2]
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.225     5.315 r  kbdexport1/font_addr0_carry__1_i_4__3/O
                         net (fo=2, routed)           0.709     6.024    kbdexport1/font_addr0_carry__1_i_4__3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.097     6.121 r  kbdexport1/font_addr0_carry__0_i_17__3/O
                         net (fo=1, routed)           0.809     6.930    kbdexport1/font_addr0_carry__0_i_17__3_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.097     7.027 r  kbdexport1/font_addr0_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000     7.027    face/cd_out5/messageoutarray4_reg[37]_0[2]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     7.294 r  face/cd_out5/font_addr0_carry__0/O[3]
                         net (fo=1, routed)           0.326     7.620    face/cd_out5/font_addr0[9]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.518     8.138 r  face/cd_out5/f_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.138    face/cd_out5/f_i_2__4_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.295 r  face/cd_out5/f_i_1__4/O[0]
                         net (fo=1, routed)           0.421     8.716    face/cd_out5/f/addr[10]
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.181    14.661    face/cd_out5/f/clk
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.009    
                         clock uncertainty           -0.132    14.877    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.554    14.323    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.852ns (20.777%)  route 7.062ns (79.223%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 14.661 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X4Y99          FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 f  xvga1/hcount_reg[5]/Q
                         net (fo=124, routed)         2.767     2.813    xvga1/hcount_reg[10]_0[5]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.097     2.910 r  xvga1/font_addr0_carry_i_33__0/O
                         net (fo=1, routed)           0.000     2.910    xvga1/font_addr0_carry_i_33__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.213 r  xvga1/font_addr0_carry_i_11__0/O[1]
                         net (fo=28, routed)          1.877     5.090    kbdexport1/sel0_3[2]
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.225     5.315 r  kbdexport1/font_addr0_carry__1_i_4__3/O
                         net (fo=2, routed)           0.709     6.024    kbdexport1/font_addr0_carry__1_i_4__3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.097     6.121 r  kbdexport1/font_addr0_carry__0_i_17__3/O
                         net (fo=1, routed)           0.809     6.930    kbdexport1/font_addr0_carry__0_i_17__3_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.097     7.027 r  kbdexport1/font_addr0_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000     7.027    face/cd_out5/messageoutarray4_reg[37]_0[2]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     7.294 r  face/cd_out5/font_addr0_carry__0/O[3]
                         net (fo=1, routed)           0.326     7.620    face/cd_out5/font_addr0[9]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.425     8.045 r  face/cd_out5/f_i_2__4/O[3]
                         net (fo=1, routed)           0.573     8.618    face/cd_out5/f/addr[9]
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.181    14.661    face/cd_out5/f/clk
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.009    
                         clock uncertainty           -0.132    14.877    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.567    14.310    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  5.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.994%)  route 0.120ns (46.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X4Y76          FDRE                                         r  kbdexport1/cstring_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  kbdexport1/cstring_reg[60]/Q
                         net (fo=6, routed)           0.120    -0.312    kbdexport1/currentkeyboard[60]
    SLICE_X4Y77          FDRE                                         r  kbdexport1/messageoutarray1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X4Y77          FDRE                                         r  kbdexport1/messageoutarray1_reg[60]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.070    -0.488    kbdexport1/messageoutarray1_reg[60]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.966%)  route 0.134ns (45.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.594    -0.570    kbdexport1/clk_out_65mhz
    SLICE_X2Y72          FDRE                                         r  kbdexport1/cstring_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  kbdexport1/cstring_reg[42]/Q
                         net (fo=6, routed)           0.134    -0.272    kbdexport1/currentkeyboard[42]
    SLICE_X5Y71          FDRE                                         r  kbdexport1/messageoutarray4_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X5Y71          FDRE                                         r  kbdexport1/messageoutarray4_reg[42]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.075    -0.461    kbdexport1/messageoutarray4_reg[42]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.570    -0.594    kbdexport1/kbd/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  kbdexport1/kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.339    kbdexport1/kbd/myps2/p_1_in
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.045    -0.294 r  kbdexport1/kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    kbdexport1/kbd/myps2_n_1
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.839    -0.834    kbdexport1/kbd/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.091    -0.490    kbdexport1/kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.889%)  route 0.119ns (42.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.565    -0.599    kbdexport1/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  kbdexport1/cstring_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  kbdexport1/cstring_reg[112]/Q
                         net (fo=6, routed)           0.119    -0.316    kbdexport1/currentkeyboard[112]
    SLICE_X15Y72         FDRE                                         r  kbdexport1/messageoutarray4_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.833    -0.840    kbdexport1/clk_out_65mhz
    SLICE_X15Y72         FDRE                                         r  kbdexport1/messageoutarray4_reg[112]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.070    -0.516    kbdexport1/messageoutarray4_reg[112]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.150%)  route 0.118ns (41.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X6Y76          FDRE                                         r  kbdexport1/cstring_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  kbdexport1/cstring_reg[124]/Q
                         net (fo=6, routed)           0.118    -0.291    kbdexport1/currentkeyboard[124]
    SLICE_X5Y76          FDSE                                         r  kbdexport1/messageoutarray4_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X5Y76          FDSE                                         r  kbdexport1/messageoutarray4_reg[124]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X5Y76          FDSE (Hold_fdse_C_D)         0.066    -0.494    kbdexport1/messageoutarray4_reg[124]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[51]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.115%)  route 0.152ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X7Y74          FDRE                                         r  kbdexport1/cstring_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[51]/Q
                         net (fo=6, routed)           0.152    -0.281    kbdexport1/currentkeyboard[51]
    SLICE_X7Y73          FDSE                                         r  kbdexport1/messageoutarray3_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X7Y73          FDSE                                         r  kbdexport1/messageoutarray3_reg[51]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X7Y73          FDSE (Hold_fdse_C_D)         0.070    -0.490    kbdexport1/messageoutarray3_reg[51]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.545%)  route 0.126ns (43.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.593    -0.571    kbdexport1/clk_out_65mhz
    SLICE_X6Y77          FDRE                                         r  kbdexport1/cstring_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  kbdexport1/cstring_reg[12]/Q
                         net (fo=6, routed)           0.126    -0.281    kbdexport1/currentkeyboard[12]
    SLICE_X5Y77          FDRE                                         r  kbdexport1/messageoutarray2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X5Y77          FDRE                                         r  kbdexport1/messageoutarray2_reg[12]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.066    -0.492    kbdexport1/messageoutarray2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.023%)  route 0.187ns (56.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X5Y75          FDRE                                         r  kbdexport1/cstring_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[76]/Q
                         net (fo=6, routed)           0.187    -0.247    kbdexport1/currentkeyboard[76]
    SLICE_X3Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X3Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[76]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.076    -0.460    kbdexport1/messageoutarray4_reg[76]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.598%)  route 0.162ns (53.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X7Y76          FDRE                                         r  kbdexport1/cstring_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  kbdexport1/cstring_reg[92]/Q
                         net (fo=6, routed)           0.162    -0.271    kbdexport1/currentkeyboard[92]
    SLICE_X5Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X5Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[92]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.075    -0.485    kbdexport1/messageoutarray4_reg[92]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 kbdexport1/messageout_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageout_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.124%)  route 0.134ns (41.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.596    -0.568    kbdexport1/clk_out_65mhz
    SLICE_X3Y80          FDRE                                         r  kbdexport1/messageout_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  kbdexport1/messageout_index_reg[1]/Q
                         net (fo=7, routed)           0.134    -0.293    kbdexport1/messageout_index[1]
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  kbdexport1/messageout_index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    kbdexport1/messageout_index[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  kbdexport1/messageout_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.866    -0.807    kbdexport1/clk_out_65mhz
    SLICE_X1Y79          FDRE                                         r  kbdexport1/messageout_index_reg[0]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.464    kbdexport1/messageout_index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y36     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y34     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y25     face/cd_in1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y33     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y41     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y32     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 1.567ns (15.026%)  route 8.861ns (84.974%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.430    10.133    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.835    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 1.567ns (15.201%)  route 8.742ns (84.799%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.310    10.013    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.803    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 1.567ns (15.201%)  route 8.742ns (84.799%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.310    10.013    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.835    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.567ns (15.379%)  route 8.622ns (84.621%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.191     9.894    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.821    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.567ns (15.379%)  route 8.622ns (84.621%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.191     9.894    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.832    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.567ns (15.564%)  route 8.501ns (84.436%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.070     9.773    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.130    14.841    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.820    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.567ns (15.564%)  route 8.501ns (84.436%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.070     9.773    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.130    14.841    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.831    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 1.567ns (15.927%)  route 8.272ns (84.073%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.840     9.543    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.130    14.839    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 2.102ns (23.326%)  route 6.909ns (76.674%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 14.661 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X4Y99          FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 f  xvga1/hcount_reg[5]/Q
                         net (fo=124, routed)         2.767     2.813    xvga1/hcount_reg[10]_0[5]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.097     2.910 r  xvga1/font_addr0_carry_i_33__0/O
                         net (fo=1, routed)           0.000     2.910    xvga1/font_addr0_carry_i_33__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.213 r  xvga1/font_addr0_carry_i_11__0/O[1]
                         net (fo=28, routed)          1.877     5.090    kbdexport1/sel0_3[2]
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.225     5.315 r  kbdexport1/font_addr0_carry__1_i_4__3/O
                         net (fo=2, routed)           0.709     6.024    kbdexport1/font_addr0_carry__1_i_4__3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.097     6.121 r  kbdexport1/font_addr0_carry__0_i_17__3/O
                         net (fo=1, routed)           0.809     6.930    kbdexport1/font_addr0_carry__0_i_17__3_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.097     7.027 r  kbdexport1/font_addr0_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000     7.027    face/cd_out5/messageoutarray4_reg[37]_0[2]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     7.294 r  face/cd_out5/font_addr0_carry__0/O[3]
                         net (fo=1, routed)           0.326     7.620    face/cd_out5/font_addr0[9]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.518     8.138 r  face/cd_out5/f_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.138    face/cd_out5/f_i_2__4_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.295 r  face/cd_out5/f_i_1__4/O[0]
                         net (fo=1, routed)           0.421     8.716    face/cd_out5/f/addr[10]
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.181    14.661    face/cd_out5/f/clk
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.009    
                         clock uncertainty           -0.130    14.879    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.554    14.325    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.852ns (20.777%)  route 7.062ns (79.223%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 14.661 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X4Y99          FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 f  xvga1/hcount_reg[5]/Q
                         net (fo=124, routed)         2.767     2.813    xvga1/hcount_reg[10]_0[5]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.097     2.910 r  xvga1/font_addr0_carry_i_33__0/O
                         net (fo=1, routed)           0.000     2.910    xvga1/font_addr0_carry_i_33__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.213 r  xvga1/font_addr0_carry_i_11__0/O[1]
                         net (fo=28, routed)          1.877     5.090    kbdexport1/sel0_3[2]
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.225     5.315 r  kbdexport1/font_addr0_carry__1_i_4__3/O
                         net (fo=2, routed)           0.709     6.024    kbdexport1/font_addr0_carry__1_i_4__3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.097     6.121 r  kbdexport1/font_addr0_carry__0_i_17__3/O
                         net (fo=1, routed)           0.809     6.930    kbdexport1/font_addr0_carry__0_i_17__3_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.097     7.027 r  kbdexport1/font_addr0_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000     7.027    face/cd_out5/messageoutarray4_reg[37]_0[2]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     7.294 r  face/cd_out5/font_addr0_carry__0/O[3]
                         net (fo=1, routed)           0.326     7.620    face/cd_out5/font_addr0[9]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.425     8.045 r  face/cd_out5/f_i_2__4/O[3]
                         net (fo=1, routed)           0.573     8.618    face/cd_out5/f/addr[9]
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.181    14.661    face/cd_out5/f/clk
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.009    
                         clock uncertainty           -0.130    14.879    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.567    14.312    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  5.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.994%)  route 0.120ns (46.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X4Y76          FDRE                                         r  kbdexport1/cstring_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  kbdexport1/cstring_reg[60]/Q
                         net (fo=6, routed)           0.120    -0.312    kbdexport1/currentkeyboard[60]
    SLICE_X4Y77          FDRE                                         r  kbdexport1/messageoutarray1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X4Y77          FDRE                                         r  kbdexport1/messageoutarray1_reg[60]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.070    -0.488    kbdexport1/messageoutarray1_reg[60]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.966%)  route 0.134ns (45.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.594    -0.570    kbdexport1/clk_out_65mhz
    SLICE_X2Y72          FDRE                                         r  kbdexport1/cstring_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  kbdexport1/cstring_reg[42]/Q
                         net (fo=6, routed)           0.134    -0.272    kbdexport1/currentkeyboard[42]
    SLICE_X5Y71          FDRE                                         r  kbdexport1/messageoutarray4_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X5Y71          FDRE                                         r  kbdexport1/messageoutarray4_reg[42]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.075    -0.461    kbdexport1/messageoutarray4_reg[42]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.570    -0.594    kbdexport1/kbd/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  kbdexport1/kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.339    kbdexport1/kbd/myps2/p_1_in
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.045    -0.294 r  kbdexport1/kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    kbdexport1/kbd/myps2_n_1
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.839    -0.834    kbdexport1/kbd/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.091    -0.490    kbdexport1/kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.889%)  route 0.119ns (42.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.565    -0.599    kbdexport1/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  kbdexport1/cstring_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  kbdexport1/cstring_reg[112]/Q
                         net (fo=6, routed)           0.119    -0.316    kbdexport1/currentkeyboard[112]
    SLICE_X15Y72         FDRE                                         r  kbdexport1/messageoutarray4_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.833    -0.840    kbdexport1/clk_out_65mhz
    SLICE_X15Y72         FDRE                                         r  kbdexport1/messageoutarray4_reg[112]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.070    -0.516    kbdexport1/messageoutarray4_reg[112]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.150%)  route 0.118ns (41.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X6Y76          FDRE                                         r  kbdexport1/cstring_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  kbdexport1/cstring_reg[124]/Q
                         net (fo=6, routed)           0.118    -0.291    kbdexport1/currentkeyboard[124]
    SLICE_X5Y76          FDSE                                         r  kbdexport1/messageoutarray4_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X5Y76          FDSE                                         r  kbdexport1/messageoutarray4_reg[124]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X5Y76          FDSE (Hold_fdse_C_D)         0.066    -0.494    kbdexport1/messageoutarray4_reg[124]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[51]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.115%)  route 0.152ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X7Y74          FDRE                                         r  kbdexport1/cstring_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[51]/Q
                         net (fo=6, routed)           0.152    -0.281    kbdexport1/currentkeyboard[51]
    SLICE_X7Y73          FDSE                                         r  kbdexport1/messageoutarray3_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X7Y73          FDSE                                         r  kbdexport1/messageoutarray3_reg[51]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X7Y73          FDSE (Hold_fdse_C_D)         0.070    -0.490    kbdexport1/messageoutarray3_reg[51]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.545%)  route 0.126ns (43.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.593    -0.571    kbdexport1/clk_out_65mhz
    SLICE_X6Y77          FDRE                                         r  kbdexport1/cstring_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  kbdexport1/cstring_reg[12]/Q
                         net (fo=6, routed)           0.126    -0.281    kbdexport1/currentkeyboard[12]
    SLICE_X5Y77          FDRE                                         r  kbdexport1/messageoutarray2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X5Y77          FDRE                                         r  kbdexport1/messageoutarray2_reg[12]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.066    -0.492    kbdexport1/messageoutarray2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.023%)  route 0.187ns (56.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X5Y75          FDRE                                         r  kbdexport1/cstring_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[76]/Q
                         net (fo=6, routed)           0.187    -0.247    kbdexport1/currentkeyboard[76]
    SLICE_X3Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X3Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[76]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.076    -0.460    kbdexport1/messageoutarray4_reg[76]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.598%)  route 0.162ns (53.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X7Y76          FDRE                                         r  kbdexport1/cstring_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  kbdexport1/cstring_reg[92]/Q
                         net (fo=6, routed)           0.162    -0.271    kbdexport1/currentkeyboard[92]
    SLICE_X5Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X5Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[92]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.075    -0.485    kbdexport1/messageoutarray4_reg[92]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 kbdexport1/messageout_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageout_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.124%)  route 0.134ns (41.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.596    -0.568    kbdexport1/clk_out_65mhz
    SLICE_X3Y80          FDRE                                         r  kbdexport1/messageout_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  kbdexport1/messageout_index_reg[1]/Q
                         net (fo=7, routed)           0.134    -0.293    kbdexport1/messageout_index[1]
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  kbdexport1/messageout_index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    kbdexport1/messageout_index[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  kbdexport1/messageout_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.866    -0.807    kbdexport1/clk_out_65mhz
    SLICE_X1Y79          FDRE                                         r  kbdexport1/messageout_index_reg[0]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.464    kbdexport1/messageout_index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y36     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y34     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y25     face/cd_in1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y33     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y41     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y32     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         7.692       6.642      SLICE_X2Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X6Y65      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 1.567ns (15.026%)  route 8.861ns (84.974%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.430    10.133    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 1.567ns (15.201%)  route 8.742ns (84.799%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.310    10.013    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.801    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 1.567ns (15.201%)  route 8.742ns (84.799%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.310    10.013    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.567ns (15.379%)  route 8.622ns (84.621%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.191     9.894    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.567ns (15.379%)  route 8.622ns (84.621%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.191     9.894    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.567ns (15.564%)  route 8.501ns (84.436%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.070     9.773    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.818    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.567ns (15.564%)  route 8.501ns (84.436%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.070     9.773    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 1.567ns (15.927%)  route 8.272ns (84.073%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.840     9.543    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.132    14.837    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.827    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 2.102ns (23.326%)  route 6.909ns (76.674%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 14.661 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X4Y99          FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 f  xvga1/hcount_reg[5]/Q
                         net (fo=124, routed)         2.767     2.813    xvga1/hcount_reg[10]_0[5]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.097     2.910 r  xvga1/font_addr0_carry_i_33__0/O
                         net (fo=1, routed)           0.000     2.910    xvga1/font_addr0_carry_i_33__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.213 r  xvga1/font_addr0_carry_i_11__0/O[1]
                         net (fo=28, routed)          1.877     5.090    kbdexport1/sel0_3[2]
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.225     5.315 r  kbdexport1/font_addr0_carry__1_i_4__3/O
                         net (fo=2, routed)           0.709     6.024    kbdexport1/font_addr0_carry__1_i_4__3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.097     6.121 r  kbdexport1/font_addr0_carry__0_i_17__3/O
                         net (fo=1, routed)           0.809     6.930    kbdexport1/font_addr0_carry__0_i_17__3_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.097     7.027 r  kbdexport1/font_addr0_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000     7.027    face/cd_out5/messageoutarray4_reg[37]_0[2]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     7.294 r  face/cd_out5/font_addr0_carry__0/O[3]
                         net (fo=1, routed)           0.326     7.620    face/cd_out5/font_addr0[9]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.518     8.138 r  face/cd_out5/f_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.138    face/cd_out5/f_i_2__4_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.295 r  face/cd_out5/f_i_1__4/O[0]
                         net (fo=1, routed)           0.421     8.716    face/cd_out5/f/addr[10]
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.181    14.661    face/cd_out5/f/clk
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.009    
                         clock uncertainty           -0.132    14.877    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.554    14.323    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.852ns (20.777%)  route 7.062ns (79.223%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 14.661 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X4Y99          FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 f  xvga1/hcount_reg[5]/Q
                         net (fo=124, routed)         2.767     2.813    xvga1/hcount_reg[10]_0[5]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.097     2.910 r  xvga1/font_addr0_carry_i_33__0/O
                         net (fo=1, routed)           0.000     2.910    xvga1/font_addr0_carry_i_33__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.213 r  xvga1/font_addr0_carry_i_11__0/O[1]
                         net (fo=28, routed)          1.877     5.090    kbdexport1/sel0_3[2]
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.225     5.315 r  kbdexport1/font_addr0_carry__1_i_4__3/O
                         net (fo=2, routed)           0.709     6.024    kbdexport1/font_addr0_carry__1_i_4__3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.097     6.121 r  kbdexport1/font_addr0_carry__0_i_17__3/O
                         net (fo=1, routed)           0.809     6.930    kbdexport1/font_addr0_carry__0_i_17__3_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.097     7.027 r  kbdexport1/font_addr0_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000     7.027    face/cd_out5/messageoutarray4_reg[37]_0[2]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     7.294 r  face/cd_out5/font_addr0_carry__0/O[3]
                         net (fo=1, routed)           0.326     7.620    face/cd_out5/font_addr0[9]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.425     8.045 r  face/cd_out5/f_i_2__4/O[3]
                         net (fo=1, routed)           0.573     8.618    face/cd_out5/f/addr[9]
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.181    14.661    face/cd_out5/f/clk
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.009    
                         clock uncertainty           -0.132    14.877    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.567    14.310    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  5.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.994%)  route 0.120ns (46.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X4Y76          FDRE                                         r  kbdexport1/cstring_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  kbdexport1/cstring_reg[60]/Q
                         net (fo=6, routed)           0.120    -0.312    kbdexport1/currentkeyboard[60]
    SLICE_X4Y77          FDRE                                         r  kbdexport1/messageoutarray1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X4Y77          FDRE                                         r  kbdexport1/messageoutarray1_reg[60]/C
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.070    -0.356    kbdexport1/messageoutarray1_reg[60]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.966%)  route 0.134ns (45.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.594    -0.570    kbdexport1/clk_out_65mhz
    SLICE_X2Y72          FDRE                                         r  kbdexport1/cstring_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  kbdexport1/cstring_reg[42]/Q
                         net (fo=6, routed)           0.134    -0.272    kbdexport1/currentkeyboard[42]
    SLICE_X5Y71          FDRE                                         r  kbdexport1/messageoutarray4_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X5Y71          FDRE                                         r  kbdexport1/messageoutarray4_reg[42]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.132    -0.404    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.075    -0.329    kbdexport1/messageoutarray4_reg[42]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.570    -0.594    kbdexport1/kbd/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  kbdexport1/kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.339    kbdexport1/kbd/myps2/p_1_in
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.045    -0.294 r  kbdexport1/kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    kbdexport1/kbd/myps2_n_1
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.839    -0.834    kbdexport1/kbd/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.091    -0.358    kbdexport1/kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.889%)  route 0.119ns (42.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.565    -0.599    kbdexport1/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  kbdexport1/cstring_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  kbdexport1/cstring_reg[112]/Q
                         net (fo=6, routed)           0.119    -0.316    kbdexport1/currentkeyboard[112]
    SLICE_X15Y72         FDRE                                         r  kbdexport1/messageoutarray4_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.833    -0.840    kbdexport1/clk_out_65mhz
    SLICE_X15Y72         FDRE                                         r  kbdexport1/messageoutarray4_reg[112]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.070    -0.384    kbdexport1/messageoutarray4_reg[112]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.150%)  route 0.118ns (41.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X6Y76          FDRE                                         r  kbdexport1/cstring_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  kbdexport1/cstring_reg[124]/Q
                         net (fo=6, routed)           0.118    -0.291    kbdexport1/currentkeyboard[124]
    SLICE_X5Y76          FDSE                                         r  kbdexport1/messageoutarray4_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X5Y76          FDSE                                         r  kbdexport1/messageoutarray4_reg[124]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.132    -0.428    
    SLICE_X5Y76          FDSE (Hold_fdse_C_D)         0.066    -0.362    kbdexport1/messageoutarray4_reg[124]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[51]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.115%)  route 0.152ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X7Y74          FDRE                                         r  kbdexport1/cstring_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[51]/Q
                         net (fo=6, routed)           0.152    -0.281    kbdexport1/currentkeyboard[51]
    SLICE_X7Y73          FDSE                                         r  kbdexport1/messageoutarray3_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X7Y73          FDSE                                         r  kbdexport1/messageoutarray3_reg[51]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.132    -0.428    
    SLICE_X7Y73          FDSE (Hold_fdse_C_D)         0.070    -0.358    kbdexport1/messageoutarray3_reg[51]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.545%)  route 0.126ns (43.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.593    -0.571    kbdexport1/clk_out_65mhz
    SLICE_X6Y77          FDRE                                         r  kbdexport1/cstring_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  kbdexport1/cstring_reg[12]/Q
                         net (fo=6, routed)           0.126    -0.281    kbdexport1/currentkeyboard[12]
    SLICE_X5Y77          FDRE                                         r  kbdexport1/messageoutarray2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X5Y77          FDRE                                         r  kbdexport1/messageoutarray2_reg[12]/C
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.066    -0.360    kbdexport1/messageoutarray2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.023%)  route 0.187ns (56.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X5Y75          FDRE                                         r  kbdexport1/cstring_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[76]/Q
                         net (fo=6, routed)           0.187    -0.247    kbdexport1/currentkeyboard[76]
    SLICE_X3Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X3Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[76]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.132    -0.404    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.076    -0.328    kbdexport1/messageoutarray4_reg[76]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.598%)  route 0.162ns (53.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X7Y76          FDRE                                         r  kbdexport1/cstring_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  kbdexport1/cstring_reg[92]/Q
                         net (fo=6, routed)           0.162    -0.271    kbdexport1/currentkeyboard[92]
    SLICE_X5Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X5Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[92]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.132    -0.428    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.075    -0.353    kbdexport1/messageoutarray4_reg[92]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 kbdexport1/messageout_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageout_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.124%)  route 0.134ns (41.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.596    -0.568    kbdexport1/clk_out_65mhz
    SLICE_X3Y80          FDRE                                         r  kbdexport1/messageout_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  kbdexport1/messageout_index_reg[1]/Q
                         net (fo=7, routed)           0.134    -0.293    kbdexport1/messageout_index[1]
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  kbdexport1/messageout_index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    kbdexport1/messageout_index[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  kbdexport1/messageout_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.866    -0.807    kbdexport1/clk_out_65mhz
    SLICE_X1Y79          FDRE                                         r  kbdexport1/messageout_index_reg[0]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.332    kbdexport1/messageout_index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 1.567ns (15.026%)  route 8.861ns (84.974%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.430    10.133    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 1.567ns (15.201%)  route 8.742ns (84.799%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.310    10.013    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.801    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 1.567ns (15.201%)  route 8.742ns (84.799%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.310    10.013    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.567ns (15.379%)  route 8.622ns (84.621%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.191     9.894    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 1.567ns (15.379%)  route 8.622ns (84.621%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.191     9.894    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.567ns (15.564%)  route 8.501ns (84.436%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.070     9.773    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.818    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.567ns (15.564%)  route 8.501ns (84.436%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.070     9.773    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 1.567ns (15.927%)  route 8.272ns (84.073%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X5Y99          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         2.479     2.524    xvga1/hcount_reg[10]_0[1]
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     2.924 r  xvga1/font_addr0_carry_i_7__1/O[1]
                         net (fo=2, routed)           0.455     3.379    face/cd_in2/hcount_reg[0][0]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_S_O)       0.335     3.714 r  face/cd_in2/rgb_reg[2]_i_90/O
                         net (fo=1, routed)           0.000     3.714    face/cd_in2/rgb_reg[2]_i_90_n_0
    SLICE_X8Y65          MUXF8 (Prop_muxf8_I1_O)      0.067     3.781 r  face/cd_in2/rgb_reg[2]_i_40/O
                         net (fo=1, routed)           1.253     5.035    xvga1/hcount_reg[0]_4
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.230     5.265 r  xvga1/rgb[2]_i_14/O
                         net (fo=1, routed)           0.571     5.835    xvga1/rgb[2]_i_14_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.097     5.932 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.674     6.606    xvga1/rgb[2]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.097     6.703 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.840     9.543    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.132    14.837    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.827    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 2.102ns (23.326%)  route 6.909ns (76.674%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 14.661 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X4Y99          FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 f  xvga1/hcount_reg[5]/Q
                         net (fo=124, routed)         2.767     2.813    xvga1/hcount_reg[10]_0[5]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.097     2.910 r  xvga1/font_addr0_carry_i_33__0/O
                         net (fo=1, routed)           0.000     2.910    xvga1/font_addr0_carry_i_33__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.213 r  xvga1/font_addr0_carry_i_11__0/O[1]
                         net (fo=28, routed)          1.877     5.090    kbdexport1/sel0_3[2]
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.225     5.315 r  kbdexport1/font_addr0_carry__1_i_4__3/O
                         net (fo=2, routed)           0.709     6.024    kbdexport1/font_addr0_carry__1_i_4__3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.097     6.121 r  kbdexport1/font_addr0_carry__0_i_17__3/O
                         net (fo=1, routed)           0.809     6.930    kbdexport1/font_addr0_carry__0_i_17__3_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.097     7.027 r  kbdexport1/font_addr0_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000     7.027    face/cd_out5/messageoutarray4_reg[37]_0[2]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     7.294 r  face/cd_out5/font_addr0_carry__0/O[3]
                         net (fo=1, routed)           0.326     7.620    face/cd_out5/font_addr0[9]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.518     8.138 r  face/cd_out5/f_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.138    face/cd_out5/f_i_2__4_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.295 r  face/cd_out5/f_i_1__4/O[0]
                         net (fo=1, routed)           0.421     8.716    face/cd_out5/f/addr[10]
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.181    14.661    face/cd_out5/f/clk
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.009    
                         clock uncertainty           -0.132    14.877    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.554    14.323    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.852ns (20.777%)  route 7.062ns (79.223%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 14.661 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.322    -0.295    xvga1/clk_out_65mhz
    SLICE_X4Y99          FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.341     0.046 f  xvga1/hcount_reg[5]/Q
                         net (fo=124, routed)         2.767     2.813    xvga1/hcount_reg[10]_0[5]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.097     2.910 r  xvga1/font_addr0_carry_i_33__0/O
                         net (fo=1, routed)           0.000     2.910    xvga1/font_addr0_carry_i_33__0_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.213 r  xvga1/font_addr0_carry_i_11__0/O[1]
                         net (fo=28, routed)          1.877     5.090    kbdexport1/sel0_3[2]
    SLICE_X13Y81         LUT6 (Prop_lut6_I2_O)        0.225     5.315 r  kbdexport1/font_addr0_carry__1_i_4__3/O
                         net (fo=2, routed)           0.709     6.024    kbdexport1/font_addr0_carry__1_i_4__3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.097     6.121 r  kbdexport1/font_addr0_carry__0_i_17__3/O
                         net (fo=1, routed)           0.809     6.930    kbdexport1/font_addr0_carry__0_i_17__3_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.097     7.027 r  kbdexport1/font_addr0_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000     7.027    face/cd_out5/messageoutarray4_reg[37]_0[2]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     7.294 r  face/cd_out5/font_addr0_carry__0/O[3]
                         net (fo=1, routed)           0.326     7.620    face/cd_out5/font_addr0[9]
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.425     8.045 r  face/cd_out5/f_i_2__4/O[3]
                         net (fo=1, routed)           0.573     8.618    face/cd_out5/f/addr[9]
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         1.181    14.661    face/cd_out5/f/clk
    RAMB18_X0Y30         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.009    
                         clock uncertainty           -0.132    14.877    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.567    14.310    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  5.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.994%)  route 0.120ns (46.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X4Y76          FDRE                                         r  kbdexport1/cstring_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  kbdexport1/cstring_reg[60]/Q
                         net (fo=6, routed)           0.120    -0.312    kbdexport1/currentkeyboard[60]
    SLICE_X4Y77          FDRE                                         r  kbdexport1/messageoutarray1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X4Y77          FDRE                                         r  kbdexport1/messageoutarray1_reg[60]/C
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.070    -0.356    kbdexport1/messageoutarray1_reg[60]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.966%)  route 0.134ns (45.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.594    -0.570    kbdexport1/clk_out_65mhz
    SLICE_X2Y72          FDRE                                         r  kbdexport1/cstring_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  kbdexport1/cstring_reg[42]/Q
                         net (fo=6, routed)           0.134    -0.272    kbdexport1/currentkeyboard[42]
    SLICE_X5Y71          FDRE                                         r  kbdexport1/messageoutarray4_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X5Y71          FDRE                                         r  kbdexport1/messageoutarray4_reg[42]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.132    -0.404    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.075    -0.329    kbdexport1/messageoutarray4_reg[42]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.570    -0.594    kbdexport1/kbd/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  kbdexport1/kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.339    kbdexport1/kbd/myps2/p_1_in
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.045    -0.294 r  kbdexport1/kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    kbdexport1/kbd/myps2_n_1
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.839    -0.834    kbdexport1/kbd/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.091    -0.358    kbdexport1/kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.889%)  route 0.119ns (42.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.565    -0.599    kbdexport1/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  kbdexport1/cstring_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  kbdexport1/cstring_reg[112]/Q
                         net (fo=6, routed)           0.119    -0.316    kbdexport1/currentkeyboard[112]
    SLICE_X15Y72         FDRE                                         r  kbdexport1/messageoutarray4_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.833    -0.840    kbdexport1/clk_out_65mhz
    SLICE_X15Y72         FDRE                                         r  kbdexport1/messageoutarray4_reg[112]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.070    -0.384    kbdexport1/messageoutarray4_reg[112]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.150%)  route 0.118ns (41.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X6Y76          FDRE                                         r  kbdexport1/cstring_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  kbdexport1/cstring_reg[124]/Q
                         net (fo=6, routed)           0.118    -0.291    kbdexport1/currentkeyboard[124]
    SLICE_X5Y76          FDSE                                         r  kbdexport1/messageoutarray4_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X5Y76          FDSE                                         r  kbdexport1/messageoutarray4_reg[124]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.132    -0.428    
    SLICE_X5Y76          FDSE (Hold_fdse_C_D)         0.066    -0.362    kbdexport1/messageoutarray4_reg[124]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[51]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.115%)  route 0.152ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X7Y74          FDRE                                         r  kbdexport1/cstring_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[51]/Q
                         net (fo=6, routed)           0.152    -0.281    kbdexport1/currentkeyboard[51]
    SLICE_X7Y73          FDSE                                         r  kbdexport1/messageoutarray3_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X7Y73          FDSE                                         r  kbdexport1/messageoutarray3_reg[51]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.132    -0.428    
    SLICE_X7Y73          FDSE (Hold_fdse_C_D)         0.070    -0.358    kbdexport1/messageoutarray3_reg[51]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.545%)  route 0.126ns (43.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.593    -0.571    kbdexport1/clk_out_65mhz
    SLICE_X6Y77          FDRE                                         r  kbdexport1/cstring_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  kbdexport1/cstring_reg[12]/Q
                         net (fo=6, routed)           0.126    -0.281    kbdexport1/currentkeyboard[12]
    SLICE_X5Y77          FDRE                                         r  kbdexport1/messageoutarray2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X5Y77          FDRE                                         r  kbdexport1/messageoutarray2_reg[12]/C
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.066    -0.360    kbdexport1/messageoutarray2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.023%)  route 0.187ns (56.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.590    -0.574    kbdexport1/clk_out_65mhz
    SLICE_X5Y75          FDRE                                         r  kbdexport1/cstring_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  kbdexport1/cstring_reg[76]/Q
                         net (fo=6, routed)           0.187    -0.247    kbdexport1/currentkeyboard[76]
    SLICE_X3Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X3Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[76]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.132    -0.404    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.076    -0.328    kbdexport1/messageoutarray4_reg[76]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.598%)  route 0.162ns (53.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.591    -0.573    kbdexport1/clk_out_65mhz
    SLICE_X7Y76          FDRE                                         r  kbdexport1/cstring_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  kbdexport1/cstring_reg[92]/Q
                         net (fo=6, routed)           0.162    -0.271    kbdexport1/currentkeyboard[92]
    SLICE_X5Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.859    -0.814    kbdexport1/clk_out_65mhz
    SLICE_X5Y76          FDRE                                         r  kbdexport1/messageoutarray4_reg[92]/C
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.132    -0.428    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.075    -0.353    kbdexport1/messageoutarray4_reg[92]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 kbdexport1/messageout_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageout_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.124%)  route 0.134ns (41.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.596    -0.568    kbdexport1/clk_out_65mhz
    SLICE_X3Y80          FDRE                                         r  kbdexport1/messageout_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  kbdexport1/messageout_index_reg[1]/Q
                         net (fo=7, routed)           0.134    -0.293    kbdexport1/messageout_index[1]
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  kbdexport1/messageout_index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    kbdexport1/messageout_index[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  kbdexport1/messageout_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=904, routed)         0.866    -0.807    kbdexport1/clk_out_65mhz
    SLICE_X1Y79          FDRE                                         r  kbdexport1/messageout_index_reg[0]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.332    kbdexport1/messageout_index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.084    





