Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu Mar 30 14:25:48 2023
| Host              : cad105.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
| Design            : design_1_wrapper
| Device            : xcvm1802-vsva2197
| Speed File        : -2MP  PRODUCTION 2.03 2021-08-23
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   25        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       0.945      2.388
2   27        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       0.897      2.436
3   29        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       1.103      2.230
4   31        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       0.922      2.411
5   33        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       0.836      2.497
6   35        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       0.724      2.609
7   37        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       0.996      2.337
8   39        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       0.905      2.428
9   41        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       1.016      2.317
10  43        [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.333       0.714      2.619


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_primitive     clkout1_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.945      2.388


Slack (MET) :             2.388ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.741ns
  Reference Relative Delay:   0.147ns
  Relative CRPR:              0.899ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            0.945ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.675     6.014    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X56Y21         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.092     6.106 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.767     6.873    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X55Y21         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.863     4.819    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X55Y21         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.307     5.126    
    SLICE_X55Y21         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.132    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           6.873    
                         clock arrival                          5.132    
  -------------------------------------------------------------------
                         relative delay                         1.741    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.230     5.142    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X47Y24         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.068     5.210 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.332     5.542    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X51Y21         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.278     5.663    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X51Y21         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.307     5.356    
    SLICE_X51Y21         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.039     5.395    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.542    
                         clock arrival                          5.395    
  -------------------------------------------------------------------
                         relative delay                         0.147    



Id: 2
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive     clkout2_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.897      2.436


Slack (MET) :             2.436ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.000ns
  Reference Relative Delay:  -0.581ns
  Relative CRPR:              0.934ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            0.897ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.270     5.655    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X53Y15         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     5.745 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.737     6.482    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X52Y14         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.256     5.168    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X52Y14         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.307     5.475    
    SLICE_X52Y14         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.482    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           6.482    
                         clock arrival                          5.482    
  -------------------------------------------------------------------
                         relative delay                         1.000    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.881     4.837    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X50Y15         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.071     4.908 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.260     5.168    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X53Y13         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.678     6.017    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X53Y13         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.307     5.710    
    SLICE_X53Y13         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.039     5.749    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.168    
                         clock arrival                          5.749    
  -------------------------------------------------------------------
                         relative delay                        -0.581    



Id: 3
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_primitive     clkout1_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         1.103      2.230


Slack (MET) :             2.230ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.833ns
  Reference Relative Delay:   0.081ns
  Relative CRPR:              0.899ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            1.103ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.668     6.007    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X50Y13         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.092     6.099 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.874     6.973    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X49Y13         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.871     4.827    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X49Y13         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.307     5.134    
    SLICE_X49Y13         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.140    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           6.973    
                         clock arrival                          5.140    
  -------------------------------------------------------------------
                         relative delay                         1.833    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.252     5.164    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X44Y13         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.071     5.235 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.255     5.490    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X45Y15         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.292     5.677    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X45Y15         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.307     5.370    
    SLICE_X45Y15         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.039     5.409    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.490    
                         clock arrival                          5.409    
  -------------------------------------------------------------------
                         relative delay                         0.081    



Id: 4
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_primitive     clkout1_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.922      2.411


Slack (MET) :             2.411ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.555ns
  Reference Relative Delay:  -0.002ns
  Relative CRPR:              0.885ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            0.922ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.280     5.619    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X165Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y95        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     5.711 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.720     6.431    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X163Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.607     4.563    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X163Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.307     4.870    
    SLICE_X163Y95        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.876    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           6.431    
                         clock arrival                          4.876    
  -------------------------------------------------------------------
                         relative delay                         1.555    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.887     4.799    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X165Y97        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y97        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     4.869 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.248     5.117    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X166Y97        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.002     5.387    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X166Y97        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism             -0.307     5.080    
    SLICE_X166Y97        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.039     5.119    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.117    
                         clock arrival                          5.119    
  -------------------------------------------------------------------
                         relative delay                        -0.002    



Id: 5
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive     clkout2_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.836      2.497


Slack (MET) :             2.497ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.982ns
  Reference Relative Delay:  -0.488ns
  Relative CRPR:              0.884ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            0.836ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.991     5.376    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X161Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y94        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     5.468 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.633     6.101    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X158Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      2.893     4.805    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X158Y94        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.307     5.112    
    SLICE_X158Y94        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.119    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           6.101    
                         clock arrival                          5.119    
  -------------------------------------------------------------------
                         relative delay                         0.982    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.607     4.563    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X163Y95        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y95        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.068     4.631 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.243     4.874    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X163Y93        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.291     5.630    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X163Y93        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.307     5.323    
    SLICE_X163Y93        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.039     5.362    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.874    
                         clock arrival                          5.362    
  -------------------------------------------------------------------
                         relative delay                        -0.488    



Id: 6
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_primitive     clkout1_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.724      2.609


Slack (MET) :             2.609ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.546ns
  Reference Relative Delay:   0.118ns
  Relative CRPR:              0.954ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            0.724ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.678     6.017    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X46Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.109 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.577     6.686    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X45Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.871     4.827    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X45Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.307     5.134    
    SLICE_X45Y9          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.140    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           6.686    
                         clock arrival                          5.140    
  -------------------------------------------------------------------
                         relative delay                         1.546    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.253     5.165    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X46Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.070     5.235 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.275     5.510    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X49Y8          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.275     5.660    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X49Y8          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.307     5.353    
    SLICE_X49Y8          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.039     5.392    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.510    
                         clock arrival                          5.392    
  -------------------------------------------------------------------
                         relative delay                         0.118    



Id: 7
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive     clkout2_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.996      2.337


Slack (MET) :             2.337ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.072ns
  Reference Relative Delay:  -0.612ns
  Relative CRPR:              0.938ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            0.996ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.282     5.667    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X45Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     5.758 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.785     6.543    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X43Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.246     5.158    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X43Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.307     5.465    
    SLICE_X43Y9          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.471    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           6.543    
                         clock arrival                          5.471    
  -------------------------------------------------------------------
                         relative delay                         1.072    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.870     4.826    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X47Y9          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     4.896 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.234     5.130    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X48Y10         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.671     6.010    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X48Y10         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism             -0.307     5.703    
    SLICE_X48Y10         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.039     5.742    design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.130    
                         clock arrival                          5.742    
  -------------------------------------------------------------------
                         relative delay                        -0.612    



Id: 8
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive     clkout2_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.905      2.428


Slack (MET) :             2.428ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.960ns
  Reference Relative Delay:  -0.594ns
  Relative CRPR:              0.899ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            0.905ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.265     5.650    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X61Y12         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     5.740 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.687     6.427    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X60Y12         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.241     5.153    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X60Y12         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.307     5.460    
    SLICE_X60Y12         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.467    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           6.427    
                         clock arrival                          5.467    
  -------------------------------------------------------------------
                         relative delay                         0.960    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.866     4.822    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X51Y11         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.068     4.890 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.252     5.142    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X51Y12         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.665     6.004    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X51Y12         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.307     5.697    
    SLICE_X51Y12         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.039     5.736    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           5.142    
                         clock arrival                          5.736    
  -------------------------------------------------------------------
                         relative delay                        -0.594    



Id: 9
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_primitive     clkout1_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.016      2.317


Slack (MET) :             2.317ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.741ns
  Reference Relative Delay:   0.076ns
  Relative CRPR:              0.899ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            1.016ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.676     6.015    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X52Y12         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     6.107 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.779     6.886    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X52Y10         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.875     4.831    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X52Y10         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.307     5.138    
    SLICE_X52Y10         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     5.145    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           6.886    
                         clock arrival                          5.145    
  -------------------------------------------------------------------
                         relative delay                         1.741    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.251     5.163    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X50Y12         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.071     5.234 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.255     5.489    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X50Y10         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.296     5.681    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X50Y10         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.307     5.374    
    SLICE_X50Y10         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.039     5.413    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.489    
                         clock arrival                          5.413    
  -------------------------------------------------------------------
                         relative delay                         0.076    



Id: 10
set_bus_skew -from [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.333
Requirement: 3.333ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive     clkout2_primitive     design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.714      2.619


Slack (MET) :             2.619ns  (requirement - actual skew)
  Endpoint Source:        design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Endpoint Destination:   design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Reference Source:       design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive)
  Reference Destination:  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.724ns
  Reference Relative Delay:  -0.639ns
  Relative CRPR:              0.899ns
  Uncertainty:                0.250ns
  Actual Bus Skew:            0.714ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.921 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.386     2.307    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.385 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        3.285     5.670    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X52Y24         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     5.762 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.417     6.179    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X47Y24         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     1.517 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.332     1.849    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.912 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.230     5.142    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X47Y24         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.307     5.449    
    SLICE_X47Y24         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     5.455    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           6.179    
                         clock arrival                          5.455    
  -------------------------------------------------------------------
                         relative delay                         0.724    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.563     1.563    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.558 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.335     1.893    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X11Y1         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.956 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=3384, routed)        2.860     4.816    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X59Y23         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     4.885 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.195     5.080    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X59Y24         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=29, routed)          1.870     1.870    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X11Y0           MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.878 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.383     2.261    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X11Y10        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     2.339 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=257387, routed)      3.648     5.987    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X59Y24         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism             -0.307     5.680    
    SLICE_X59Y24         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.039     5.719    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.080    
                         clock arrival                          5.719    
  -------------------------------------------------------------------
                         relative delay                        -0.639    



