INFO-FLOW: Workspace /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1 opened at Wed Oct 16 08:42:40 CEST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.17 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_interface -clock_enable=0 
Execute     config_interface -expose_global=0 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=slave 
Execute     config_interface -register_io=off 
Execute     config_interface -trim_dangling_port=0 
Command   open_solution done; 0.38 sec.
Execute   set_part xczu9eg-ffvb1156-2-i -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_export -format ip_catalog -rtl verilog -vivado_phys_opt place -vivado_report_level 0 
Execute   config_interface -clock_enable=0 -expose_global=0 -m_axi_addr64 -m_axi_offset slave -register_io off -trim_dangling_port=0 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'batch_align2d_hls/align2d.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling batch_align2d_hls/align2d.c as C
Execute       get_default_platform 
Execute       is_encrypted batch_align2d_hls/align2d.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "batch_align2d_hls/align2d.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot" -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c" 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E batch_align2d_hls/align2d.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c
WARNING: [HLS 200-40] In file included from batch_align2d_hls/align2d.c:2:
In file included from batch_align2d_hls/align2d.h:11:
In file included from batch_align2d_hls/datatypes.h:18:
In file included from /cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_cint.h:83:
In file included from /cad/xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_apint.h:57:
/cad/xilinx/Vivado/2018.3/common/technology/autopilot/etc/autopilot_dt.h:133:13: warning: 'bool' macro redefined
#    define bool uint1
            ^
/cad/xilinx/Vivado/2018.3/lnx64/tools/clang/bin/../lib/clang/3.1/include/stdbool.h:31:9: note: previous definition is here
#define bool _Bool
        ^
1 warning generated.
Command       clang done; 2.01 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c std=gnu89 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot" -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c"  -o "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 1.81 sec.
INFO-FLOW: Done: GCC PP time: 3.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c std=gnu89 -directive=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.17 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c std=gnu89 -directive=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.align2d.pp.0.c.diag.yml /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.align2d.pp.0.c.out.log 2> /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.align2d.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/tidy-3.1.align2d.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/tidy-3.1.align2d.pp.0.c.out.log 2> /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/tidy-3.1.align2d.pp.0.c.err.log 
Command         ap_eval done; 0.16 sec.
Execute         ap_eval exec -ignorestderr /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.align2d.pp.0.c.out.log 2> /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.align2d.pp.0.c.err.log 
Command       tidy_31 done; 0.27 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.1.c std=gnu89 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.18 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /cad/xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot" -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.bc" 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.bc
Command       clang done; 1.79 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.g.bc -hls-opt -except-internalize batch_align2D -L/cad/xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.87 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 533.414 ; gain = 4.242 ; free physical = 5953 ; free virtual = 37159
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 533.414 ; gain = 4.242 ; free physical = 5953 ; free virtual = 37159
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.pp.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/cad/xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.88 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top batch_align2D -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.0.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'compute_inverse_hessian' into 'batch_align2D' (batch_align2d_hls/align2d.c:158).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 533.414 ; gain = 4.242 ; free physical = 5955 ; free virtual = 37161
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.1.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 533.414 ; gain = 4.242 ; free physical = 5956 ; free virtual = 37163
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.1.bc to /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.1.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (batch_align2d_hls/align2d.c:152) in function 'batch_align2D' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'ref_patch_with_border'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cur_px_estimate'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H_inv' (batch_align2d_hls/align2d.c:145) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'ref_patch_with_border'  accessed through non-constant indices on dimension 1 (batch_align2d_hls/align2d.c:138:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ref_patch_with_border'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'H_inv' (batch_align2d_hls/align2d.c:145) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'cur_px_estimate.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cur_px_estimate.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cur_px_estimate.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cur_px_estimate.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'cur_px_estimate.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cur_px_estimate.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cur_px_estimate.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cur_px_estimate.3' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'ref_patch_with_border_ptr' in function 'batch_align2D' (batch_align2d_hls/align2d.c:138:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cur_px_estimate_ptr' in function 'batch_align2D' (batch_align2d_hls/align2d.c:139:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'inv_out' in function 'batch_align2D' (batch_align2d_hls/align2d.c:178:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cur_px_estimate_ptr' in function 'batch_align2D' (batch_align2d_hls/align2d.c:181:2).
Command         transform done; 3.97 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8floatP.i4' into 'batch_align2D' (batch_align2d_hls/align2d.c:181).
Command         transform done; 2.54 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 661.301 ; gain = 132.129 ; free physical = 5877 ; free virtual = 37101
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.2.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 400 on port 'patches' (batch_align2d_hls/align2d.c:138:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 473760 on port 'pyr' (batch_align2d_hls/align2d.c:136:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'pos' (batch_align2d_hls/align2d.c:139:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 36 on port 'debug' (batch_align2d_hls/align2d.c:178:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 8 on port 'pos' (batch_align2d_hls/align2d.c:181:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 4.47 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 661.301 ; gain = 132.129 ; free physical = 5736 ; free virtual = 37047
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.04 sec.
Command     elaborate done; 19.45 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'batch_align2D' ...
Execute       ap_set_top_model batch_align2D 
Execute       get_model_list batch_align2D -filter all-wo-channel -topdown 
Execute       preproc_iomode -model batch_align2D 
Execute       get_model_list batch_align2D -filter all-wo-channel 
INFO-FLOW: Model list for configure: batch_align2D
INFO-FLOW: Configuring Module : batch_align2D ...
Execute       set_default_model batch_align2D 
Execute       apply_spec_resource_limit batch_align2D 
INFO-FLOW: Model list for preprocess: batch_align2D
INFO-FLOW: Preprocessing Module: batch_align2D ...
Execute       set_default_model batch_align2D 
Execute       cdfg_preprocess -model batch_align2D 
Command       cdfg_preprocess done; 0.17 sec.
Execute       rtl_gen_preprocess batch_align2D 
WARNING: [SYN 201-107] Renaming port name 'batch_align2D/pos' to 'batch_align2D/pos_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: batch_align2D
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_align2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_align2D 
Execute       schedule -model batch_align2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..pyr_data_ptr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..ref_patch_with_border_ptr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.batch_align2D.cur_px_estimate.gep2.cur_px_estimate_ptr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_69', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_69', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_69', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_69', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_69', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_69', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_84_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_84_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_84_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_84_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_84_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_84_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_84_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_84_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_84_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_84_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_84_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_84_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_84_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_84_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_84_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_84_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_84_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158) and 'fadd' operation ('tmp_84_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:158).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.inv_out.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.cur_px_estimate_ptr.batch_align2D.cur_px_estimate.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.41 sec.
INFO: [HLS 200-111]  Elapsed time: 27.97 seconds; current allocated memory: 121.617 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.verbose.sched.rpt -verbose -f 
Command       report done; 3.74 sec.
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.sched.adb -f 
Command       db_write done; 1.96 sec.
INFO-FLOW: Finish scheduling batch_align2D.
Execute       set_default_model batch_align2D 
Execute       bind -model batch_align2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=batch_align2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.76 sec.
INFO: [HLS 200-111]  Elapsed time: 7.47 seconds; current allocated memory: 138.722 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.verbose.bind.rpt -verbose -f 
Command       report done; 3.07 sec.
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.bind.adb -f 
Command       db_write done; 2.65 sec.
INFO-FLOW: Finish binding batch_align2D.
Execute       get_model_list batch_align2D -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess batch_align2D 
INFO-FLOW: Model list for RTL generation: batch_align2D
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_align2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model batch_align2D -vendor xilinx -mg_file /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/pyr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/patches' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/pos_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/debug' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/pyr_data_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/img_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/img_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/ref_patch_with_border_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/cur_px_estimate_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/levels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/converged' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/n_iter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/transfer_pyr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D/inv_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'batch_align2D' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_587' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_585' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_597' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_513' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_514' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_515' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_516' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_517' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_518' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_519' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_520' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_521' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_523' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_524' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_525' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_526' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_527' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_528' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_529' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_530' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_531' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_532' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_534' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_535' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_536' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_537' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_538' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_539' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_540' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_541' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_542' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_543' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_545' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_546' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_547' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_548' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_549' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_550' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_551' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_552' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_553' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_554' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_556' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_557' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_558' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_559' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_560' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_561' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_562' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_563' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_564' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_565' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_567' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_568' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_569' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_570' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_571' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_572' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_573' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_574' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_575' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_576' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_578' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_579' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_580' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_581' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_582' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_583' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_584' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_586' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_589' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_590' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_591' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_592' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_593' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_594' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_595' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_596' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_687' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_685' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_697' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_613' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_614' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_615' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_616' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_617' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_618' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_619' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_620' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_621' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_623' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_624' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_625' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_626' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_627' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_628' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_629' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_630' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_631' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_632' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_634' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_635' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_636' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_637' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_638' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_639' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_640' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_641' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_642' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_643' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_645' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_646' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_647' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_648' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_649' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_650' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_651' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_652' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_653' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_654' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_656' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_657' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_658' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_659' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_660' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_661' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_662' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_663' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_664' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_665' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_667' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_668' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_669' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_670' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_671' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_672' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_673' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_674' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_675' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_676' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_678' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_679' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_680' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_681' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_682' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_683' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_684' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_686' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_689' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_690' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_691' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_692' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_693' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_694' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_695' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_696' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_601' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_602' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_603' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_604' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_605' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_606' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_607' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_608' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_609' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_610' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_612' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_522' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_533' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_544' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_566' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_577' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_588' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_598' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_599' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_600' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_611' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_622' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_633' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_644' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_655' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_666' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_677' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_688' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_698' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ref_patch_with_borde' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'pyr_data_ptr', 'ref_patch_with_border_ptr', 'cur_px_estimate_ptr' and 'inv_out' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Bundling port 'img_w', 'img_h', 'levels', 'converged', 'n_iter' and 'transfer_pyr' to AXI-Lite port param.
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_fdiv_32ns_32ns_32_8_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_mux_1007_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_mux_1287_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_mux_366_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_align2D'.
Command       create_rtl_model done; 4.67 sec.
INFO: [HLS 200-111]  Elapsed time: 10.4 seconds; current allocated memory: 162.670 MB.
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_align2D -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/systemc/batch_align2D -synmodules batch_align2D 
Execute       gen_rtl batch_align2D -istop -style xilinx -f -lang vhdl -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/vhdl/batch_align2D 
Command       gen_rtl done; 0.66 sec.
Execute       gen_rtl batch_align2D -istop -style xilinx -f -lang vlog -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/verilog/batch_align2D 
Command       gen_rtl done; 0.35 sec.
Execute       export_constraint_db -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.constraint.tcl -f -tool general 
Execute       report -model batch_align2D -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.design.xml -verbose -f -dv 
Command       report done; 0.62 sec.
Execute       report -model batch_align2D -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 1.15 sec.
Execute       gen_tb_info batch_align2D -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D -p /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db 
Execute       report -model batch_align2D -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/batch_align2D_csynth.rpt -f 
Command       report done; 0.33 sec.
Execute       report -model batch_align2D -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/batch_align2D_csynth.xml -f -x 
Command       report done; 0.31 sec.
Execute       report -model batch_align2D -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.verbose.rpt -verbose -f 
Command       report done; 3.54 sec.
Execute       db_write -model batch_align2D -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.adb -f 
Command       db_write done; 3.25 sec.
Execute       sc_get_clocks batch_align2D 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain batch_align2D 
INFO-FLOW: Model list for RTL component generation: batch_align2D
INFO-FLOW: Handling components in module [batch_align2D] ... 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.compgen.tcl 
INFO-FLOW: Found component batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component batch_align2D_fdiv_32ns_32ns_32_8_1.
INFO-FLOW: Append model batch_align2D_fdiv_32ns_32ns_32_8_1
INFO-FLOW: Found component batch_align2D_sitofp_32s_32_3_1.
INFO-FLOW: Append model batch_align2D_sitofp_32s_32_3_1
INFO-FLOW: Found component batch_align2D_mux_1287_8_1_1.
INFO-FLOW: Append model batch_align2D_mux_1287_8_1_1
INFO-FLOW: Found component batch_align2D_mux_1007_8_1_1.
INFO-FLOW: Append model batch_align2D_mux_1007_8_1_1
INFO-FLOW: Found component batch_align2D_mux_366_32_1_1.
INFO-FLOW: Append model batch_align2D_mux_366_32_1_1
INFO-FLOW: Found component batch_align2D_pyr_data.
INFO-FLOW: Append model batch_align2D_pyr_data
INFO-FLOW: Found component batch_align2D_ctrl_s_axi.
INFO-FLOW: Append model batch_align2D_ctrl_s_axi
INFO-FLOW: Found component batch_align2D_param_s_axi.
INFO-FLOW: Append model batch_align2D_param_s_axi
INFO-FLOW: Found component batch_align2D_pyr_m_axi.
INFO-FLOW: Append model batch_align2D_pyr_m_axi
INFO-FLOW: Found component batch_align2D_patches_m_axi.
INFO-FLOW: Append model batch_align2D_patches_m_axi
INFO-FLOW: Found component batch_align2D_pos_r_m_axi.
INFO-FLOW: Append model batch_align2D_pos_r_m_axi
INFO-FLOW: Found component batch_align2D_debug_m_axi.
INFO-FLOW: Append model batch_align2D_debug_m_axi
INFO-FLOW: Append model batch_align2D
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1 batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1 batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1 batch_align2D_fdiv_32ns_32ns_32_8_1 batch_align2D_sitofp_32s_32_3_1 batch_align2D_mux_1287_8_1_1 batch_align2D_mux_1007_8_1_1 batch_align2D_mux_366_32_1_1 batch_align2D_pyr_data batch_align2D_ctrl_s_axi batch_align2D_param_s_axi batch_align2D_pyr_m_axi batch_align2D_patches_m_axi batch_align2D_pos_r_m_axi batch_align2D_debug_m_axi batch_align2D
INFO-FLOW: To file: write model batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model batch_align2D_fdiv_32ns_32ns_32_8_1
INFO-FLOW: To file: write model batch_align2D_sitofp_32s_32_3_1
INFO-FLOW: To file: write model batch_align2D_mux_1287_8_1_1
INFO-FLOW: To file: write model batch_align2D_mux_1007_8_1_1
INFO-FLOW: To file: write model batch_align2D_mux_366_32_1_1
INFO-FLOW: To file: write model batch_align2D_pyr_data
INFO-FLOW: To file: write model batch_align2D_ctrl_s_axi
INFO-FLOW: To file: write model batch_align2D_param_s_axi
INFO-FLOW: To file: write model batch_align2D_pyr_m_axi
INFO-FLOW: To file: write model batch_align2D_patches_m_axi
INFO-FLOW: To file: write model batch_align2D_pos_r_m_axi
INFO-FLOW: To file: write model batch_align2D_debug_m_axi
INFO-FLOW: To file: write model batch_align2D
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.13 sec.
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'batch_align2D_pyr_data_ram (RAM)' using block RAMs with power-on initialization.
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Execute         source ./ctrl.slave.tcl 
Execute         source ./param.slave.tcl 
Execute         is_m_axi_addr64 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.69 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.14 sec.
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.15 sec.
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=batch_align2D xml_exists=0
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.compgen.tcl 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.constraint.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=16 #gSsdmPorts=0
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.constraint.tcl 
Execute       sc_get_clocks batch_align2D 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_ap_fdiv_6_no_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_ap_sitofp_1_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 741.312 ; gain = 212.141 ; free physical = 4957 ; free virtual = 36327
INFO: [SYSC 207-301] Generating SystemC RTL for batch_align2D.
INFO: [VHDL 208-304] Generating VHDL RTL for batch_align2D.
INFO: [VLOG 209-307] Generating Verilog RTL for batch_align2D.
Command     autosyn done; 39.35 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 58.82 sec.
Command ap_source done; 59.31 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1 opened at Wed Oct 16 08:44:17 CEST 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_interface -clock_enable=0 
Execute     config_interface -expose_global=0 
Execute     config_interface -m_axi_addr64=1 
Execute     config_interface -m_axi_offset=slave 
Execute     config_interface -register_io=off 
Execute     config_interface -trim_dangling_port=0 
Command   open_solution done; 0.3 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=batch_align2D xml_exists=1
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.compgen.tcl 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.constraint.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=batch_align2D
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=batch_align2D
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.constraint.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.constraint.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/ip/pack.sh
Command   export_design done; 31.54 sec.
Command ap_source done; 31.84 sec.
Execute cleanup_all 
