ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f7xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	NMI_Handler:
  26              	.LFB138:
  27              		.file 1 "Src/stm32f7xx_it.c"
   1:Src/stm32f7xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f7xx_it.c **** /**
   3:Src/stm32f7xx_it.c ****   ******************************************************************************
   4:Src/stm32f7xx_it.c ****   * @file    stm32f7xx_it.c
   5:Src/stm32f7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f7xx_it.c ****   ******************************************************************************
   7:Src/stm32f7xx_it.c ****   *
   8:Src/stm32f7xx_it.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
   9:Src/stm32f7xx_it.c ****   *
  10:Src/stm32f7xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  11:Src/stm32f7xx_it.c ****   * are permitted provided that the following conditions are met:
  12:Src/stm32f7xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  13:Src/stm32f7xx_it.c ****   *      this list of conditions and the following disclaimer.
  14:Src/stm32f7xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  15:Src/stm32f7xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  16:Src/stm32f7xx_it.c ****   *      and/or other materials provided with the distribution.
  17:Src/stm32f7xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  18:Src/stm32f7xx_it.c ****   *      may be used to endorse or promote products derived from this software
  19:Src/stm32f7xx_it.c ****   *      without specific prior written permission.
  20:Src/stm32f7xx_it.c ****   *
  21:Src/stm32f7xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Src/stm32f7xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Src/stm32f7xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  24:Src/stm32f7xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  25:Src/stm32f7xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  26:Src/stm32f7xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  27:Src/stm32f7xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  28:Src/stm32f7xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  29:Src/stm32f7xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30:Src/stm32f7xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:Src/stm32f7xx_it.c ****   *
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 2


  32:Src/stm32f7xx_it.c ****   ******************************************************************************
  33:Src/stm32f7xx_it.c ****   */
  34:Src/stm32f7xx_it.c **** /* USER CODE END Header */
  35:Src/stm32f7xx_it.c **** 
  36:Src/stm32f7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  37:Src/stm32f7xx_it.c **** #include "main.h"
  38:Src/stm32f7xx_it.c **** #include "stm32f7xx_it.h"
  39:Src/stm32f7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  40:Src/stm32f7xx_it.c **** /* USER CODE BEGIN Includes */
  41:Src/stm32f7xx_it.c **** /* USER CODE END Includes */
  42:Src/stm32f7xx_it.c **** 
  43:Src/stm32f7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  44:Src/stm32f7xx_it.c **** /* USER CODE BEGIN TD */
  45:Src/stm32f7xx_it.c **** 
  46:Src/stm32f7xx_it.c **** /* USER CODE END TD */
  47:Src/stm32f7xx_it.c **** 
  48:Src/stm32f7xx_it.c **** /* Private define ------------------------------------------------------------*/
  49:Src/stm32f7xx_it.c **** /* USER CODE BEGIN PD */
  50:Src/stm32f7xx_it.c ****  
  51:Src/stm32f7xx_it.c **** /* USER CODE END PD */
  52:Src/stm32f7xx_it.c **** 
  53:Src/stm32f7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  54:Src/stm32f7xx_it.c **** /* USER CODE BEGIN PM */
  55:Src/stm32f7xx_it.c **** 
  56:Src/stm32f7xx_it.c **** /* USER CODE END PM */
  57:Src/stm32f7xx_it.c **** 
  58:Src/stm32f7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  59:Src/stm32f7xx_it.c **** /* USER CODE BEGIN PV */
  60:Src/stm32f7xx_it.c **** 
  61:Src/stm32f7xx_it.c **** /* USER CODE END PV */
  62:Src/stm32f7xx_it.c **** 
  63:Src/stm32f7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  64:Src/stm32f7xx_it.c **** /* USER CODE BEGIN PFP */
  65:Src/stm32f7xx_it.c **** 
  66:Src/stm32f7xx_it.c **** /* USER CODE END PFP */
  67:Src/stm32f7xx_it.c **** 
  68:Src/stm32f7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  69:Src/stm32f7xx_it.c **** /* USER CODE BEGIN 0 */
  70:Src/stm32f7xx_it.c **** 
  71:Src/stm32f7xx_it.c **** /* USER CODE END 0 */
  72:Src/stm32f7xx_it.c **** 
  73:Src/stm32f7xx_it.c **** /* External variables --------------------------------------------------------*/
  74:Src/stm32f7xx_it.c **** /* USER CODE BEGIN EV */
  75:Src/stm32f7xx_it.c **** 
  76:Src/stm32f7xx_it.c **** /* USER CODE END EV */
  77:Src/stm32f7xx_it.c **** 
  78:Src/stm32f7xx_it.c **** /******************************************************************************/
  79:Src/stm32f7xx_it.c **** /*           Cortex-M7 Processor Interruption and Exception Handlers          */ 
  80:Src/stm32f7xx_it.c **** /******************************************************************************/
  81:Src/stm32f7xx_it.c **** /**
  82:Src/stm32f7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  83:Src/stm32f7xx_it.c ****   */
  84:Src/stm32f7xx_it.c **** void NMI_Handler(void)
  85:Src/stm32f7xx_it.c **** {
  28              		.loc 1 85 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 3


  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
  86:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  87:Src/stm32f7xx_it.c **** 
  88:Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  89:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  90:Src/stm32f7xx_it.c **** 
  91:Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  92:Src/stm32f7xx_it.c **** }
  40              		.loc 1 92 0
  41 0004 00BF     		nop
  42 0006 BD46     		mov	sp, r7
  43              	.LCFI2:
  44              		.cfi_def_cfa_register 13
  45              		@ sp needed
  46 0008 5DF8047B 		ldr	r7, [sp], #4
  47              	.LCFI3:
  48              		.cfi_restore 7
  49              		.cfi_def_cfa_offset 0
  50 000c 7047     		bx	lr
  51              		.cfi_endproc
  52              	.LFE138:
  54              		.section	.text.HardFault_Handler,"ax",%progbits
  55              		.align	1
  56              		.global	HardFault_Handler
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  60              		.fpu fpv5-sp-d16
  62              	HardFault_Handler:
  63              	.LFB139:
  93:Src/stm32f7xx_it.c **** 
  94:Src/stm32f7xx_it.c **** /**
  95:Src/stm32f7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  96:Src/stm32f7xx_it.c ****   */
  97:Src/stm32f7xx_it.c **** void HardFault_Handler(void)
  98:Src/stm32f7xx_it.c **** {
  64              		.loc 1 98 0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 1, uses_anonymous_args = 0
  68              		@ link register save eliminated.
  69 0000 80B4     		push	{r7}
  70              	.LCFI4:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 7, -4
  73 0002 00AF     		add	r7, sp, #0
  74              	.LCFI5:
  75              		.cfi_def_cfa_register 7
  76              	.L3:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 4


  99:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
 100:Src/stm32f7xx_it.c **** 
 101:Src/stm32f7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
 102:Src/stm32f7xx_it.c ****   while (1)
  77              		.loc 1 102 0 discriminator 1
  78 0004 FEE7     		b	.L3
  79              		.cfi_endproc
  80              	.LFE139:
  82              		.section	.text.MemManage_Handler,"ax",%progbits
  83              		.align	1
  84              		.global	MemManage_Handler
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu fpv5-sp-d16
  90              	MemManage_Handler:
  91              	.LFB140:
 103:Src/stm32f7xx_it.c ****   {
 104:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 105:Src/stm32f7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 106:Src/stm32f7xx_it.c ****   }
 107:Src/stm32f7xx_it.c **** }
 108:Src/stm32f7xx_it.c **** 
 109:Src/stm32f7xx_it.c **** /**
 110:Src/stm32f7xx_it.c ****   * @brief This function handles Memory management fault.
 111:Src/stm32f7xx_it.c ****   */
 112:Src/stm32f7xx_it.c **** void MemManage_Handler(void)
 113:Src/stm32f7xx_it.c **** {
  92              		.loc 1 113 0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 1, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  97 0000 80B4     		push	{r7}
  98              	.LCFI6:
  99              		.cfi_def_cfa_offset 4
 100              		.cfi_offset 7, -4
 101 0002 00AF     		add	r7, sp, #0
 102              	.LCFI7:
 103              		.cfi_def_cfa_register 7
 104              	.L5:
 114:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 115:Src/stm32f7xx_it.c **** 
 116:Src/stm32f7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 117:Src/stm32f7xx_it.c ****   while (1)
 105              		.loc 1 117 0 discriminator 1
 106 0004 FEE7     		b	.L5
 107              		.cfi_endproc
 108              	.LFE140:
 110              		.section	.text.BusFault_Handler,"ax",%progbits
 111              		.align	1
 112              		.global	BusFault_Handler
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu fpv5-sp-d16
 118              	BusFault_Handler:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 5


 119              	.LFB141:
 118:Src/stm32f7xx_it.c ****   {
 119:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 120:Src/stm32f7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 121:Src/stm32f7xx_it.c ****   }
 122:Src/stm32f7xx_it.c **** }
 123:Src/stm32f7xx_it.c **** 
 124:Src/stm32f7xx_it.c **** /**
 125:Src/stm32f7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 126:Src/stm32f7xx_it.c ****   */
 127:Src/stm32f7xx_it.c **** void BusFault_Handler(void)
 128:Src/stm32f7xx_it.c **** {
 120              		.loc 1 128 0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 1, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125 0000 80B4     		push	{r7}
 126              	.LCFI8:
 127              		.cfi_def_cfa_offset 4
 128              		.cfi_offset 7, -4
 129 0002 00AF     		add	r7, sp, #0
 130              	.LCFI9:
 131              		.cfi_def_cfa_register 7
 132              	.L7:
 129:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 130:Src/stm32f7xx_it.c **** 
 131:Src/stm32f7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 132:Src/stm32f7xx_it.c ****   while (1)
 133              		.loc 1 132 0 discriminator 1
 134 0004 FEE7     		b	.L7
 135              		.cfi_endproc
 136              	.LFE141:
 138              		.section	.text.UsageFault_Handler,"ax",%progbits
 139              		.align	1
 140              		.global	UsageFault_Handler
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu fpv5-sp-d16
 146              	UsageFault_Handler:
 147              	.LFB142:
 133:Src/stm32f7xx_it.c ****   {
 134:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 135:Src/stm32f7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 136:Src/stm32f7xx_it.c ****   }
 137:Src/stm32f7xx_it.c **** }
 138:Src/stm32f7xx_it.c **** 
 139:Src/stm32f7xx_it.c **** /**
 140:Src/stm32f7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 141:Src/stm32f7xx_it.c ****   */
 142:Src/stm32f7xx_it.c **** void UsageFault_Handler(void)
 143:Src/stm32f7xx_it.c **** {
 148              		.loc 1 143 0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 6


 152              		@ link register save eliminated.
 153 0000 80B4     		push	{r7}
 154              	.LCFI10:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 7, -4
 157 0002 00AF     		add	r7, sp, #0
 158              	.LCFI11:
 159              		.cfi_def_cfa_register 7
 160              	.L9:
 144:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 145:Src/stm32f7xx_it.c **** 
 146:Src/stm32f7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 147:Src/stm32f7xx_it.c ****   while (1)
 161              		.loc 1 147 0 discriminator 1
 162 0004 FEE7     		b	.L9
 163              		.cfi_endproc
 164              	.LFE142:
 166              		.section	.text.SVC_Handler,"ax",%progbits
 167              		.align	1
 168              		.global	SVC_Handler
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv5-sp-d16
 174              	SVC_Handler:
 175              	.LFB143:
 148:Src/stm32f7xx_it.c ****   {
 149:Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 150:Src/stm32f7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 151:Src/stm32f7xx_it.c ****   }
 152:Src/stm32f7xx_it.c **** }
 153:Src/stm32f7xx_it.c **** 
 154:Src/stm32f7xx_it.c **** /**
 155:Src/stm32f7xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 156:Src/stm32f7xx_it.c ****   */
 157:Src/stm32f7xx_it.c **** void SVC_Handler(void)
 158:Src/stm32f7xx_it.c **** {
 176              		.loc 1 158 0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 1, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 181 0000 80B4     		push	{r7}
 182              	.LCFI12:
 183              		.cfi_def_cfa_offset 4
 184              		.cfi_offset 7, -4
 185 0002 00AF     		add	r7, sp, #0
 186              	.LCFI13:
 187              		.cfi_def_cfa_register 7
 159:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 160:Src/stm32f7xx_it.c **** 
 161:Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 162:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 163:Src/stm32f7xx_it.c **** 
 164:Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 165:Src/stm32f7xx_it.c **** }
 188              		.loc 1 165 0
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 7


 189 0004 00BF     		nop
 190 0006 BD46     		mov	sp, r7
 191              	.LCFI14:
 192              		.cfi_def_cfa_register 13
 193              		@ sp needed
 194 0008 5DF8047B 		ldr	r7, [sp], #4
 195              	.LCFI15:
 196              		.cfi_restore 7
 197              		.cfi_def_cfa_offset 0
 198 000c 7047     		bx	lr
 199              		.cfi_endproc
 200              	.LFE143:
 202              		.section	.text.DebugMon_Handler,"ax",%progbits
 203              		.align	1
 204              		.global	DebugMon_Handler
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu fpv5-sp-d16
 210              	DebugMon_Handler:
 211              	.LFB144:
 166:Src/stm32f7xx_it.c **** 
 167:Src/stm32f7xx_it.c **** /**
 168:Src/stm32f7xx_it.c ****   * @brief This function handles Debug monitor.
 169:Src/stm32f7xx_it.c ****   */
 170:Src/stm32f7xx_it.c **** void DebugMon_Handler(void)
 171:Src/stm32f7xx_it.c **** {
 212              		.loc 1 171 0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 1, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 217 0000 80B4     		push	{r7}
 218              	.LCFI16:
 219              		.cfi_def_cfa_offset 4
 220              		.cfi_offset 7, -4
 221 0002 00AF     		add	r7, sp, #0
 222              	.LCFI17:
 223              		.cfi_def_cfa_register 7
 172:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 173:Src/stm32f7xx_it.c **** 
 174:Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 175:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 176:Src/stm32f7xx_it.c **** 
 177:Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 178:Src/stm32f7xx_it.c **** }
 224              		.loc 1 178 0
 225 0004 00BF     		nop
 226 0006 BD46     		mov	sp, r7
 227              	.LCFI18:
 228              		.cfi_def_cfa_register 13
 229              		@ sp needed
 230 0008 5DF8047B 		ldr	r7, [sp], #4
 231              	.LCFI19:
 232              		.cfi_restore 7
 233              		.cfi_def_cfa_offset 0
 234 000c 7047     		bx	lr
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 8


 235              		.cfi_endproc
 236              	.LFE144:
 238              		.section	.text.PendSV_Handler,"ax",%progbits
 239              		.align	1
 240              		.global	PendSV_Handler
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 244              		.fpu fpv5-sp-d16
 246              	PendSV_Handler:
 247              	.LFB145:
 179:Src/stm32f7xx_it.c **** 
 180:Src/stm32f7xx_it.c **** /**
 181:Src/stm32f7xx_it.c ****   * @brief This function handles Pendable request for system service.
 182:Src/stm32f7xx_it.c ****   */
 183:Src/stm32f7xx_it.c **** void PendSV_Handler(void)
 184:Src/stm32f7xx_it.c **** {
 248              		.loc 1 184 0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 1, uses_anonymous_args = 0
 252              		@ link register save eliminated.
 253 0000 80B4     		push	{r7}
 254              	.LCFI20:
 255              		.cfi_def_cfa_offset 4
 256              		.cfi_offset 7, -4
 257 0002 00AF     		add	r7, sp, #0
 258              	.LCFI21:
 259              		.cfi_def_cfa_register 7
 185:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 186:Src/stm32f7xx_it.c **** 
 187:Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 188:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 189:Src/stm32f7xx_it.c **** 
 190:Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 191:Src/stm32f7xx_it.c **** }
 260              		.loc 1 191 0
 261 0004 00BF     		nop
 262 0006 BD46     		mov	sp, r7
 263              	.LCFI22:
 264              		.cfi_def_cfa_register 13
 265              		@ sp needed
 266 0008 5DF8047B 		ldr	r7, [sp], #4
 267              	.LCFI23:
 268              		.cfi_restore 7
 269              		.cfi_def_cfa_offset 0
 270 000c 7047     		bx	lr
 271              		.cfi_endproc
 272              	.LFE145:
 274              		.section	.text.SysTick_Handler,"ax",%progbits
 275              		.align	1
 276              		.global	SysTick_Handler
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu fpv5-sp-d16
 282              	SysTick_Handler:
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 9


 283              	.LFB146:
 192:Src/stm32f7xx_it.c **** 
 193:Src/stm32f7xx_it.c **** /**
 194:Src/stm32f7xx_it.c ****   * @brief This function handles System tick timer.
 195:Src/stm32f7xx_it.c ****   */
 196:Src/stm32f7xx_it.c **** void SysTick_Handler(void)
 197:Src/stm32f7xx_it.c **** {
 284              		.loc 1 197 0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 1, uses_anonymous_args = 0
 288 0000 80B5     		push	{r7, lr}
 289              	.LCFI24:
 290              		.cfi_def_cfa_offset 8
 291              		.cfi_offset 7, -8
 292              		.cfi_offset 14, -4
 293 0002 00AF     		add	r7, sp, #0
 294              	.LCFI25:
 295              		.cfi_def_cfa_register 7
 198:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 199:Src/stm32f7xx_it.c **** 
 200:Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 201:Src/stm32f7xx_it.c ****   HAL_IncTick();
 296              		.loc 1 201 0
 297 0004 FFF7FEFF 		bl	HAL_IncTick
 202:Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 203:Src/stm32f7xx_it.c **** 
 204:Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 205:Src/stm32f7xx_it.c **** }
 298              		.loc 1 205 0
 299 0008 00BF     		nop
 300 000a 80BD     		pop	{r7, pc}
 301              		.cfi_endproc
 302              	.LFE146:
 304              		.text
 305              	.Letext0:
 306              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/machine/_default_types
 307              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/sys/_stdint.h"
 308              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 309              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 310              		.file 6 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/sys/lock.h"
 311              		.file 7 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/sys/_types.h"
 312              		.file 8 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h
 313              		.file 9 "/usr/local/Cellar/arm-none-eabi-gcc/20180627/arm-none-eabi/include/sys/reent.h"
ARM GAS  /var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_it.c
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:18     .text.NMI_Handler:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:25     .text.NMI_Handler:0000000000000000 NMI_Handler
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:55     .text.HardFault_Handler:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:62     .text.HardFault_Handler:0000000000000000 HardFault_Handler
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:83     .text.MemManage_Handler:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:90     .text.MemManage_Handler:0000000000000000 MemManage_Handler
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:111    .text.BusFault_Handler:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:118    .text.BusFault_Handler:0000000000000000 BusFault_Handler
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:139    .text.UsageFault_Handler:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:146    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:167    .text.SVC_Handler:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:174    .text.SVC_Handler:0000000000000000 SVC_Handler
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:203    .text.DebugMon_Handler:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:210    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:239    .text.PendSV_Handler:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:246    .text.PendSV_Handler:0000000000000000 PendSV_Handler
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:275    .text.SysTick_Handler:0000000000000000 $t
/var/folders/n8/cvzdcwlj0vl4g_wtyz1ffy300000gn/T//ccqIHrHI.s:282    .text.SysTick_Handler:0000000000000000 SysTick_Handler

UNDEFINED SYMBOLS
HAL_IncTick
