Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_acc_top glbl -Oenable_linking_all_libraries -prj example_acc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s example_acc 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/AESL_autofifo_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_acc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_acc_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_acc_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_acc_flow_control_loop_pi...
Compiling module xil_defaultlib.example_acc_regslice_both(DataWi...
Compiling module xil_defaultlib.example_acc
Compiling module xil_defaultlib.AESL_autofifo_data_out
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_acc_top
Compiling module work.glbl
Built simulation snapshot example_acc
