--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 489217 paths analyzed, 3185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.792ns.
--------------------------------------------------------------------------------
Slack:                  6.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.688ns (Levels of Logic = 9)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y31.A3      net (fanout=2)        0.614   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.688ns (3.377ns logic, 10.311ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.681ns (Levels of Logic = 10)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y33.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X13Y33.C4      net (fanout=2)        1.318   cpu16/alu16/M_add_sum[11]
    SLICE_X13Y33.C       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X13Y33.A2      net (fanout=1)        0.542   cpu16/alu16/N48
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.681ns (3.480ns logic, 10.201ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.536ns (Levels of Logic = 9)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y31.A4      net (fanout=2)        0.552   cpu16/alu16/M_add_sum[4]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.536ns (3.287ns logic, 10.249ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.515ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X6Y26.B6       net (fanout=6)        1.616   random/M_random2_num[4]
    SLICE_X6Y26.B        Tilo                  0.235   M_random_out[39]
                                                       random/Mmux_out<39>11
    SLICE_X10Y29.C1      net (fanout=2)        1.229   M_random_out[39]
    SLICE_X10Y29.CMUX    Tilo                  0.403   Sh379
                                                       Sh3792_G
                                                       Sh3792
    SLICE_X10Y29.A3      net (fanout=1)        0.829   Sh3792
    SLICE_X10Y29.A       Tilo                  0.235   Sh379
                                                       Sh3795
    SLICE_X10Y28.B2      net (fanout=3)        0.932   Sh379
    SLICE_X10Y28.B       Tilo                  0.235   instruction[9]
                                                       Mmux_instruction21
    SLICE_X15Y32.B2      net (fanout=16)       1.883   instruction[9]
    SLICE_X15Y32.B       Tilo                  0.259   cpu16/M_regs_q_12_0
                                                       cpu16/alu16/Mmux_result3251
    SLICE_X13Y28.B5      net (fanout=1)        1.229   cpu16/alu16/Mmux_result325
    SLICE_X13Y28.B       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result36
    SLICE_X13Y28.A5      net (fanout=1)        0.230   cpu16/alu16/Mmux_result37
    SLICE_X13Y28.A       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y33.B3      net (fanout=1)        1.600   cpu16/alu16/Mmux_result39
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.515ns (2.754ns logic, 10.761ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  6.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.465ns (Levels of Logic = 9)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y33.C6      net (fanout=2)        1.198   cpu16/alu16/M_add_sum[7]
    SLICE_X13Y33.C       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X13Y33.A2      net (fanout=1)        0.542   cpu16/alu16/N48
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.465ns (3.387ns logic, 10.078ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.464ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y31.A3      net (fanout=2)        0.614   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.464ns (3.406ns logic, 10.058ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.457ns (Levels of Logic = 10)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y33.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X13Y33.C4      net (fanout=2)        1.318   cpu16/alu16/M_add_sum[11]
    SLICE_X13Y33.C       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X13Y33.A2      net (fanout=1)        0.542   cpu16/alu16/N48
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.457ns (3.509ns logic, 9.948ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_5 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.465ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.598 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_5 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.430   random/M_random1_num[7]
                                                       random/random1/M_w_q_5
    SLICE_X4Y26.A1       net (fanout=6)        1.470   random/M_random1_num[5]
    SLICE_X4Y26.A        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<5>11
    SLICE_X4Y23.D1       net (fanout=2)        1.594   M_random_out[5]
    SLICE_X4Y23.CMUX     Topdc                 0.456   M_w_q_21_0
                                                       Sh7582_F
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y31.A3      net (fanout=2)        0.614   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.465ns (3.308ns logic, 10.157ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_5 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.458ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (0.598 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_5 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.430   random/M_random1_num[7]
                                                       random/random1/M_w_q_5
    SLICE_X4Y26.A1       net (fanout=6)        1.470   random/M_random1_num[5]
    SLICE_X4Y26.A        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<5>11
    SLICE_X4Y23.D1       net (fanout=2)        1.594   M_random_out[5]
    SLICE_X4Y23.CMUX     Topdc                 0.456   M_w_q_21_0
                                                       Sh7582_F
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y33.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X13Y33.C4      net (fanout=2)        1.318   cpu16/alu16/M_add_sum[11]
    SLICE_X13Y33.C       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X13Y33.A2      net (fanout=1)        0.542   cpu16/alu16/N48
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.458ns (3.411ns logic, 10.047ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.423ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X15Y32.B5      net (fanout=18)       1.131   instruction[7]
    SLICE_X15Y32.B       Tilo                  0.259   cpu16/M_regs_q_12_0
                                                       cpu16/alu16/Mmux_result3251
    SLICE_X13Y28.B5      net (fanout=1)        1.229   cpu16/alu16/Mmux_result325
    SLICE_X13Y28.B       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result36
    SLICE_X13Y28.A5      net (fanout=1)        0.230   cpu16/alu16/Mmux_result37
    SLICE_X13Y28.A       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y33.B3      net (fanout=1)        1.600   cpu16/alu16/Mmux_result39
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.423ns (2.843ns logic, 10.580ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  6.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.411ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.DMUX    Topbd                 0.695   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y31.A1      net (fanout=2)        0.570   cpu16/alu16/M_add_sum[3]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.411ns (3.279ns logic, 10.132ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.388ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.BMUX    Topbb                 0.464   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y31.A2      net (fanout=2)        0.778   cpu16/alu16/M_add_sum[1]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.388ns (3.048ns logic, 10.340ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  6.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_6 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.381ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_6 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_6
    SLICE_X6Y26.B1       net (fanout=6)        1.482   random/M_random2_num[6]
    SLICE_X6Y26.B        Tilo                  0.235   M_random_out[39]
                                                       random/Mmux_out<39>11
    SLICE_X10Y29.C1      net (fanout=2)        1.229   M_random_out[39]
    SLICE_X10Y29.CMUX    Tilo                  0.403   Sh379
                                                       Sh3792_G
                                                       Sh3792
    SLICE_X10Y29.A3      net (fanout=1)        0.829   Sh3792
    SLICE_X10Y29.A       Tilo                  0.235   Sh379
                                                       Sh3795
    SLICE_X10Y28.B2      net (fanout=3)        0.932   Sh379
    SLICE_X10Y28.B       Tilo                  0.235   instruction[9]
                                                       Mmux_instruction21
    SLICE_X15Y32.B2      net (fanout=16)       1.883   instruction[9]
    SLICE_X15Y32.B       Tilo                  0.259   cpu16/M_regs_q_12_0
                                                       cpu16/alu16/Mmux_result3251
    SLICE_X13Y28.B5      net (fanout=1)        1.229   cpu16/alu16/Mmux_result325
    SLICE_X13Y28.B       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result36
    SLICE_X13Y28.A5      net (fanout=1)        0.230   cpu16/alu16/Mmux_result37
    SLICE_X13Y28.A       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y33.B3      net (fanout=1)        1.600   cpu16/alu16/Mmux_result39
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.381ns (2.754ns logic, 10.627ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  6.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.312ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y31.A4      net (fanout=2)        0.552   cpu16/alu16/M_add_sum[4]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.312ns (3.316ns logic, 9.996ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_5 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.313ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.598 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_5 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.430   random/M_random1_num[7]
                                                       random/random1/M_w_q_5
    SLICE_X4Y26.A1       net (fanout=6)        1.470   random/M_random1_num[5]
    SLICE_X4Y26.A        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<5>11
    SLICE_X4Y23.D1       net (fanout=2)        1.594   M_random_out[5]
    SLICE_X4Y23.CMUX     Topdc                 0.456   M_w_q_21_0
                                                       Sh7582_F
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y31.A4      net (fanout=2)        0.552   cpu16/alu16/M_add_sum[4]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.313ns (3.218ns logic, 10.095ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  6.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.291ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X6Y26.B6       net (fanout=6)        1.616   random/M_random2_num[4]
    SLICE_X6Y26.B        Tilo                  0.235   M_random_out[39]
                                                       random/Mmux_out<39>11
    SLICE_X10Y29.C1      net (fanout=2)        1.229   M_random_out[39]
    SLICE_X10Y29.CMUX    Tilo                  0.403   Sh379
                                                       Sh3792_G
                                                       Sh3792
    SLICE_X10Y29.A3      net (fanout=1)        0.829   Sh3792
    SLICE_X10Y29.A       Tilo                  0.235   Sh379
                                                       Sh3795
    SLICE_X10Y28.B2      net (fanout=3)        0.932   Sh379
    SLICE_X10Y28.B       Tilo                  0.235   instruction[9]
                                                       Mmux_instruction21
    SLICE_X15Y32.B2      net (fanout=16)       1.883   instruction[9]
    SLICE_X15Y32.B       Tilo                  0.259   cpu16/M_regs_q_12_0
                                                       cpu16/alu16/Mmux_result3251
    SLICE_X13Y28.B5      net (fanout=1)        1.229   cpu16/alu16/Mmux_result325
    SLICE_X13Y28.B       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result36
    SLICE_X13Y28.A5      net (fanout=1)        0.230   cpu16/alu16/Mmux_result37
    SLICE_X13Y28.A       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y33.B3      net (fanout=1)        1.600   cpu16/alu16/Mmux_result39
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.291ns (2.783ns logic, 10.508ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  6.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.241ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y33.C6      net (fanout=2)        1.198   cpu16/alu16/M_add_sum[7]
    SLICE_X13Y33.C       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X13Y33.A2      net (fanout=1)        0.542   cpu16/alu16/N48
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.241ns (3.416ns logic, 9.825ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  6.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_0 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.240ns (Levels of Logic = 8)
  Clock Path Skew:      -0.061ns (0.598 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_0 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.AQ       Tcko                  0.430   random/M_random1_num[3]
                                                       random/random1/M_w_q_0
    SLICE_X6Y28.A4       net (fanout=6)        1.848   random/M_random1_num[0]
    SLICE_X6Y28.A        Tilo                  0.235   M_random_out[35]
                                                       random/Mmux_out<3>11
    SLICE_X8Y28.D2       net (fanout=2)        0.985   M_random_out[3]
    SLICE_X8Y28.CMUX     Topdc                 0.456   Sh3794
                                                       Sh3794_F
                                                       Sh3794
    SLICE_X10Y29.A5      net (fanout=1)        0.608   Sh3794
    SLICE_X10Y29.A       Tilo                  0.235   Sh379
                                                       Sh3795
    SLICE_X10Y28.B2      net (fanout=3)        0.932   Sh379
    SLICE_X10Y28.B       Tilo                  0.235   instruction[9]
                                                       Mmux_instruction21
    SLICE_X15Y32.B2      net (fanout=16)       1.883   instruction[9]
    SLICE_X15Y32.B       Tilo                  0.259   cpu16/M_regs_q_12_0
                                                       cpu16/alu16/Mmux_result3251
    SLICE_X13Y28.B5      net (fanout=1)        1.229   cpu16/alu16/Mmux_result325
    SLICE_X13Y28.B       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result36
    SLICE_X13Y28.A5      net (fanout=1)        0.230   cpu16/alu16/Mmux_result37
    SLICE_X13Y28.A       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y33.B3      net (fanout=1)        1.600   cpu16/alu16/Mmux_result39
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.240ns (2.712ns logic, 10.528ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  6.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_5 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.242ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.598 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_5 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.430   random/M_random1_num[7]
                                                       random/random1/M_w_q_5
    SLICE_X4Y26.A1       net (fanout=6)        1.470   random/M_random1_num[5]
    SLICE_X4Y26.A        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<5>11
    SLICE_X4Y23.D1       net (fanout=2)        1.594   M_random_out[5]
    SLICE_X4Y23.CMUX     Topdc                 0.456   M_w_q_21_0
                                                       Sh7582_F
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y33.C6      net (fanout=2)        1.198   cpu16/alu16/M_add_sum[7]
    SLICE_X13Y33.C       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X13Y33.A2      net (fanout=1)        0.542   cpu16/alu16/N48
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.242ns (3.318ns logic, 9.924ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  6.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_5 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.241ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.601 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_5 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.430   random/M_random1_num[7]
                                                       random/random1/M_w_q_5
    SLICE_X4Y26.A1       net (fanout=6)        1.470   random/M_random1_num[5]
    SLICE_X4Y26.A        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<5>11
    SLICE_X4Y23.D1       net (fanout=2)        1.594   M_random_out[5]
    SLICE_X4Y23.CMUX     Topdc                 0.456   M_w_q_21_0
                                                       Sh7582_F
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y31.A3      net (fanout=2)        0.614   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.241ns (3.337ns logic, 9.904ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_5 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.234ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.601 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_5 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.430   random/M_random1_num[7]
                                                       random/random1/M_w_q_5
    SLICE_X4Y26.A1       net (fanout=6)        1.470   random/M_random1_num[5]
    SLICE_X4Y26.A        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<5>11
    SLICE_X4Y23.D1       net (fanout=2)        1.594   M_random_out[5]
    SLICE_X4Y23.CMUX     Topdc                 0.456   M_w_q_21_0
                                                       Sh7582_F
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.COUT    Topcyb                0.483   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y33.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X13Y33.C4      net (fanout=2)        1.318   cpu16/alu16/M_add_sum[11]
    SLICE_X13Y33.C       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322_SW0
    SLICE_X13Y33.A2      net (fanout=1)        0.542   cpu16/alu16/N48
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.234ns (3.440ns logic, 9.794ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.199ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X15Y32.B5      net (fanout=18)       1.131   instruction[7]
    SLICE_X15Y32.B       Tilo                  0.259   cpu16/M_regs_q_12_0
                                                       cpu16/alu16/Mmux_result3251
    SLICE_X13Y28.B5      net (fanout=1)        1.229   cpu16/alu16/Mmux_result325
    SLICE_X13Y28.B       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result36
    SLICE_X13Y28.A5      net (fanout=1)        0.230   cpu16/alu16/Mmux_result37
    SLICE_X13Y28.A       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y33.B3      net (fanout=1)        1.600   cpu16/alu16/Mmux_result39
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.199ns (2.872ns logic, 10.327ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  6.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_5 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.200ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.598 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_5 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.430   random/M_random1_num[7]
                                                       random/random1/M_w_q_5
    SLICE_X4Y26.A1       net (fanout=6)        1.470   random/M_random1_num[5]
    SLICE_X4Y26.A        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<5>11
    SLICE_X4Y23.D1       net (fanout=2)        1.594   M_random_out[5]
    SLICE_X4Y23.CMUX     Topdc                 0.456   M_w_q_21_0
                                                       Sh7582_F
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X15Y32.B5      net (fanout=18)       1.131   instruction[7]
    SLICE_X15Y32.B       Tilo                  0.259   cpu16/M_regs_q_12_0
                                                       cpu16/alu16/Mmux_result3251
    SLICE_X13Y28.B5      net (fanout=1)        1.229   cpu16/alu16/Mmux_result325
    SLICE_X13Y28.B       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result36
    SLICE_X13Y28.A5      net (fanout=1)        0.230   cpu16/alu16/Mmux_result37
    SLICE_X13Y28.A       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y33.B3      net (fanout=1)        1.600   cpu16/alu16/Mmux_result39
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.200ns (2.774ns logic, 10.426ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  6.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.187ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.DMUX    Topbd                 0.695   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y31.A1      net (fanout=2)        0.570   cpu16/alu16/M_add_sum[3]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.187ns (3.308ns logic, 9.879ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  6.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_5 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.188ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.598 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_5 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.430   random/M_random1_num[7]
                                                       random/random1/M_w_q_5
    SLICE_X4Y26.A1       net (fanout=6)        1.470   random/M_random1_num[5]
    SLICE_X4Y26.A        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<5>11
    SLICE_X4Y23.D1       net (fanout=2)        1.594   M_random_out[5]
    SLICE_X4Y23.CMUX     Topdc                 0.456   M_w_q_21_0
                                                       Sh7582_F
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.DMUX    Topbd                 0.695   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y31.A1      net (fanout=2)        0.570   cpu16/alu16/M_add_sum[3]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.188ns (3.210ns logic, 9.978ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  6.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.164ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.BMUX    Topbb                 0.464   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y31.A2      net (fanout=2)        0.778   cpu16/alu16/M_add_sum[1]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.164ns (3.077ns logic, 10.087ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_6 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.157ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.689 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_6 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.CQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_6
    SLICE_X6Y26.B1       net (fanout=6)        1.482   random/M_random2_num[6]
    SLICE_X6Y26.B        Tilo                  0.235   M_random_out[39]
                                                       random/Mmux_out<39>11
    SLICE_X10Y29.C1      net (fanout=2)        1.229   M_random_out[39]
    SLICE_X10Y29.CMUX    Tilo                  0.403   Sh379
                                                       Sh3792_G
                                                       Sh3792
    SLICE_X10Y29.A3      net (fanout=1)        0.829   Sh3792
    SLICE_X10Y29.A       Tilo                  0.235   Sh379
                                                       Sh3795
    SLICE_X10Y28.B2      net (fanout=3)        0.932   Sh379
    SLICE_X10Y28.B       Tilo                  0.235   instruction[9]
                                                       Mmux_instruction21
    SLICE_X15Y32.B2      net (fanout=16)       1.883   instruction[9]
    SLICE_X15Y32.B       Tilo                  0.259   cpu16/M_regs_q_12_0
                                                       cpu16/alu16/Mmux_result3251
    SLICE_X13Y28.B5      net (fanout=1)        1.229   cpu16/alu16/Mmux_result325
    SLICE_X13Y28.B       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result36
    SLICE_X13Y28.A5      net (fanout=1)        0.230   cpu16/alu16/Mmux_result37
    SLICE_X13Y28.A       Tilo                  0.259   cpu16/alu16/Mmux_result36
                                                       cpu16/alu16/Mmux_result38
    SLICE_X13Y33.B3      net (fanout=1)        1.600   cpu16/alu16/Mmux_result39
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X13Y30.AX      net (fanout=2)        0.960   cpu16/M_alu16_result[0]
    SLICE_X13Y30.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.157ns (2.783ns logic, 10.374ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  6.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random1/M_w_q_5 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.165ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.598 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random1/M_w_q_5 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.430   random/M_random1_num[7]
                                                       random/random1/M_w_q_5
    SLICE_X4Y26.A1       net (fanout=6)        1.470   random/M_random1_num[5]
    SLICE_X4Y26.A        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<5>11
    SLICE_X4Y23.D1       net (fanout=2)        1.594   M_random_out[5]
    SLICE_X4Y23.CMUX     Topdc                 0.456   M_w_q_21_0
                                                       Sh7582_F
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.B1      net (fanout=18)       1.670   instruction[7]
    SLICE_X12Y31.BMUX    Topbb                 0.464   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X13Y31.A2      net (fanout=2)        0.778   cpu16/alu16/M_add_sum[1]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.165ns (2.979ns logic, 10.186ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  6.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.146ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X13Y32.A3      net (fanout=18)       1.051   instruction[7]
    SLICE_X13Y32.A       Tilo                  0.259   cpu16/alu16/add/N107
                                                       cpu16/alu16/add/Mmux_xb1111
    SLICE_X12Y34.A2      net (fanout=4)        0.952   cpu16/alu16/add/Mmux_xb111
    SLICE_X12Y34.DMUX    Topad                 0.667   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_lut<12>
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X12Y35.A2      net (fanout=3)        0.726   cpu16/alu16/M_add_n
    SLICE_X12Y35.A       Tilo                  0.254   cpu16/M_reg_mux8_out[15]
                                                       cpu16/alu16/Mmux_result39
    SLICE_X13Y33.B5      net (fanout=1)        0.781   cpu16/alu16/Mmux_result310
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.146ns (3.246ns logic, 9.900ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  6.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               random/random2/M_w_q_4 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.142ns (Levels of Logic = 9)
  Clock Path Skew:      -0.069ns (0.686 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: random/random2/M_w_q_4 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.AQ       Tcko                  0.525   random/M_random2_num[7]
                                                       random/random2/M_w_q_4
    SLICE_X4Y26.B1       net (fanout=6)        1.987   random/M_random2_num[4]
    SLICE_X4Y26.B        Tilo                  0.254   M_random_out[37]
                                                       random/Mmux_out<37>11
    SLICE_X4Y23.C1       net (fanout=2)        1.231   M_random_out[37]
    SLICE_X4Y23.CMUX     Tilo                  0.430   M_w_q_21_0
                                                       Sh7582_G
                                                       Sh7582
    SLICE_X8Y26.A3       net (fanout=1)        1.079   Sh7582
    SLICE_X8Y26.A        Tilo                  0.254   Sh7583
                                                       Sh7585
    SLICE_X9Y28.D1       net (fanout=2)        0.880   Sh758
    SLICE_X9Y28.D        Tilo                  0.259   instruction[7]
                                                       Mmux_instruction17
    SLICE_X12Y31.C6      net (fanout=18)       1.279   instruction[7]
    SLICE_X12Y31.COUT    Topcyc                0.328   cpu16/M_regs_q_15_0
                                                       cpu16/alu16/add/Madd_sumI_lut<2>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y32.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X13Y31.A3      net (fanout=2)        0.614   cpu16/alu16/M_add_sum[5]
    SLICE_X13Y31.A       Tilo                  0.259   cpu16/alu16/Mmux_result317
                                                       cpu16/alu16/Mmux_result319
    SLICE_X13Y33.A4      net (fanout=1)        1.359   cpu16/alu16/Mmux_result318
    SLICE_X13Y33.A       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result322
    SLICE_X13Y33.B6      net (fanout=1)        0.143   cpu16/alu16/Mmux_result324
    SLICE_X13Y33.B       Tilo                  0.259   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result323
    SLICE_X12Y28.AX      net (fanout=2)        1.213   cpu16/M_alu16_result[0]
    SLICE_X12Y28.CLK     Tdick                 0.085   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.142ns (3.222ns logic, 9.920ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: p1c4/M_sync_out/CLK
  Logical resource: p2c1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: p1c4/M_sync_out/CLK
  Logical resource: p1c1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: p1c4/M_sync_out/CLK
  Logical resource: p2c2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: p1c4/M_sync_out/CLK
  Logical resource: p1c2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: p1c4/M_sync_out/CLK
  Logical resource: p2c3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: p1c4/M_sync_out/CLK
  Logical resource: p1c3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: p1c4/M_sync_out/CLK
  Logical resource: p2c4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: p1c4/M_sync_out/CLK
  Logical resource: p1c4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: startCond/M_sync_out/CLK
  Logical resource: startCond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[3]/CLK
  Logical resource: p2c2/M_ctr_q_0/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[3]/CLK
  Logical resource: p2c2/M_ctr_q_1/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[3]/CLK
  Logical resource: p2c2/M_ctr_q_2/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[3]/CLK
  Logical resource: p2c2/M_ctr_q_3/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[7]/CLK
  Logical resource: p2c2/M_ctr_q_4/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[7]/CLK
  Logical resource: p2c2/M_ctr_q_5/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[7]/CLK
  Logical resource: p2c2/M_ctr_q_6/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[7]/CLK
  Logical resource: p2c2/M_ctr_q_7/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[11]/CLK
  Logical resource: p2c2/M_ctr_q_8/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[11]/CLK
  Logical resource: p2c2/M_ctr_q_9/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[11]/CLK
  Logical resource: p2c2/M_ctr_q_10/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[11]/CLK
  Logical resource: p2c2/M_ctr_q_11/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[15]/CLK
  Logical resource: p2c2/M_ctr_q_12/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[15]/CLK
  Logical resource: p2c2/M_ctr_q_13/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[15]/CLK
  Logical resource: p2c2/M_ctr_q_14/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[15]/CLK
  Logical resource: p2c2/M_ctr_q_15/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[19]/CLK
  Logical resource: p2c2/M_ctr_q_16/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[19]/CLK
  Logical resource: p2c2/M_ctr_q_17/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: p2c2/M_ctr_q[19]/CLK
  Logical resource: p2c2/M_ctr_q_18/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.792|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 489217 paths, 0 nets, and 3647 connections

Design statistics:
   Minimum period:  13.792ns{1}   (Maximum frequency:  72.506MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  4 02:15:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



