
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.542713                       # Number of seconds simulated
sim_ticks                                542713179000                       # Number of ticks simulated
final_tick                               542713179000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 957594                       # Simulator instruction rate (inst/s)
host_op_rate                                  1576698                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            11655131104                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662192                       # Number of bytes of host memory used
host_seconds                                    46.56                       # Real time elapsed on the host
sim_insts                                    44589714                       # Number of instructions simulated
sim_ops                                      73417832                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          434944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             457728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     80757440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80757440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1261835                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1261835                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              41982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             801425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                843407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         41982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148803167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148803167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148803167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             41982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            801425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            149646574                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877741                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916907                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1085426358                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589714                       # Number of instructions committed
system.cpu.committedOps                      73417832                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895910                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232451                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895910                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691543                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686385                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933078                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1085426358                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574735                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175844      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543753     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417832                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.347823                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.630308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.347823                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433991                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839012                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       804255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         804255                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21643267                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21643267                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21643267                       # number of overall hits
system.cpu.dcache.overall_hits::total        21643267                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38729                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      5012286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5012286                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5051015                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5051015                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5051015                       # number of overall misses
system.cpu.dcache.overall_misses::total       5051015                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1271268500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1271268500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 459784542000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 459784542000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 461055810500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 461055810500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 461055810500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 461055810500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.861730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.861730                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.189217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189217                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.189217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189217                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32824.717912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32824.717912                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 91731.505744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91731.505744                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91279.833954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91279.833954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91279.833954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91279.833954                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11169                       # number of writebacks
system.cpu.dcache.writebacks::total             11169                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      5012286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5012286                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5051015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5051015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5051015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5051015                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1232539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1232539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 454772256000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 454772256000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 456004795500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 456004795500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 456004795500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 456004795500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.861730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.861730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.189217                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.189217                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.189217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.189217                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31824.717912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31824.717912                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 90731.505744                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90731.505744                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90279.833954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90279.833954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90279.833954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90279.833954                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44915                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.432250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916907                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168305.918539                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.432250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834170                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916551                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916551                       # number of overall hits
system.cpu.icache.overall_hits::total        59916551                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     97555000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97555000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     97555000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97555000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     97555000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97555000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916907                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 274030.898876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 274030.898876                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 274030.898876                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 274030.898876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 274030.898876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 274030.898876                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     97199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     97199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     97199000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97199000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 273030.898876                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 273030.898876                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 273030.898876                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 273030.898876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 273030.898876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 273030.898876                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2020.654595                       # Cycle average of tags in use
system.l2.tags.total_refs                    10110246                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24179                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    418.141610                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.489626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.790212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2009.374756                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.981140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986648                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1885                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  80906171                       # Number of tag accesses
system.l2.tags.data_accesses                 80906171                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11169                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11169                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         5013917                       # number of WriteClean hits
system.l2.WriteClean_hits::total              5013917                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data           2501675                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              2501675                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   139                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21356                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21495                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21495                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21495                       # number of overall hits
system.l2.overall_hits::total                   21495                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data         2503913                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2503913                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6559                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17373                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17373                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23932                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24288                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data              23932                       # number of overall misses
system.l2.overall_misses::total                 24288                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 416967727500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 416967727500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   3873903500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3873903500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     96653000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96653000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    950207500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    950207500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      96653000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4824111000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4920764000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     96653000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4824111000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4920764000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      5013917                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          5013917                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       5005588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5005588                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45783                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45783                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.500224                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500224                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.979248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979248                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448579                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.526823                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.530503                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.526823                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.530503                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 166526.443810                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 166526.443810                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 590624.104284                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 590624.104284                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 271497.191011                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 271497.191011                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 54694.497208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 54694.497208                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 271497.191011                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 201575.756310                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202600.625823                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 271497.191011                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 201575.756310                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202600.625823                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21746                       # number of writebacks
system.l2.writebacks::total                     21746                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data      2503913                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2503913                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6559                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17373                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17373                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24288                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24288                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 391928635000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 391928635000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3808313500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3808313500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     93093000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93093000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    776477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    776477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     93093000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4584791000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4677884000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     93093000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4584791000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4677884000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.500224                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500224                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.979248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448579                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.526823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.530503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.526823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.530503                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 156526.458787                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 156526.458787                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 580624.104284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 580624.104284                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 261497.191011                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 261497.191011                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 44694.497208                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 44694.497208                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 261497.191011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 191575.756310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 192600.625823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 261497.191011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 191575.756310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 192600.625823                       # average overall mshr miss latency
system.l2.replacements                          22131                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5869.685361                       # Cycle average of tags in use
system.l3.tags.total_refs                     5064217                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      7823                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    647.349738                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      185.109889                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        105.620697                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5578.954776                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.022596                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.012893                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.681025                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.716514                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6256                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6193                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   5072139                       # Number of tag accesses
system.l3.tags.data_accesses                  5072139                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21746                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21746                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         2514264                       # number of WriteClean hits
system.l3.WriteClean_hits::total              2514264                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data           1250845                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              1250845                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 29                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    29                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16973                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16973                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17002                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17002                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17002                       # number of overall hits
system.l3.overall_hits::total                   17002                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data         1253188                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total            1253188                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6410                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6410                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          400                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             756                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6810                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7166                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data               6810                       # number of overall misses
system.l3.overall_misses::total                  7166                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 343741225000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 343741225000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   3732226000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3732226000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     89177000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    305320000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    394497000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      89177000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    4037546000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4126723000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     89177000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   4037546000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4126723000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21746                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21746                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      2514264                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          2514264                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data       2504033                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          2504033                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17373                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17729                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23812                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24168                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23812                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24168                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.500468                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.500468                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.995496                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.995496                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.023024                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.042642                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.285990                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.296508                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.285990                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.296508                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 274293.422056                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 274293.422056                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 582250.546022                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 582250.546022                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 250497.191011                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data       763300                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 521821.428571                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 250497.191011                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 592884.875184                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 575875.383757                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 250497.191011                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 592884.875184                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 575875.383757                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 1127                       # number of writebacks
system.l3.writebacks::total                      1127                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           14                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data      1253188                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total       1253188                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6410                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6410                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          400                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          756                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6810                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7166                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6810                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7166                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 323699101500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 323699101500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   3629666000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3629666000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     83481000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    298920000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    382401000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     83481000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   3928586000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4012067000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     83481000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   3928586000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4012067000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.500468                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.500468                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.995496                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.995496                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.023024                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.042642                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.285990                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.296508                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.285990                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.296508                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 258300.511575                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 258300.511575                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 566250.546022                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 566250.546022                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 234497.191011                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data       747300                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 505821.428571                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 234497.191011                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 576884.875184                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 559875.383757                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 234497.191011                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 576884.875184                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 559875.383757                       # average overall mshr miss latency
system.l3.replacements                           1567                       # number of replacements
system.membus.snoop_filter.tot_requests       1261605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1254453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                756                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1127                       # Transaction distribution
system.membus.trans_dist::WriteClean          1260708                       # Transaction distribution
system.membus.trans_dist::CleanEvict               40                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1253202                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6396                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           756                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2529381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2529381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2529381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     81215168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     81215168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81215168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1260354                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1260354    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1260354                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9276577500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36458500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5096332                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5050549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3775715                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3775715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         8788889                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34571                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5005588                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5005588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38729                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15160862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15161620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    324512832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              324538560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3798670                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243062080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8850041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.426632                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494588                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5074326     57.34%     57.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3775715     42.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8850041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10080256500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2570934500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 542713179000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17729                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22873                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         3774972                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             545                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         2504033                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        2504033                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17729                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      7592517                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    163851392                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1262275                       # Total snoops (count)
system.tol3bus.snoopTraffic                  80757440                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3812327                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.331104                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.470610                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2550052     66.89%     66.89% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1262275     33.11%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3812327                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5068168000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1288268500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
