Date: Sun, 29 Aug 1999 21:57:06 -0700 (PDT)
From: Andre Hedrick <>
Subject: Re: VIA chipset hangs???
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/8/30/1

I see the closing in on a chipset quirk in the near future, Martin?
We trust that Dan did the homework for you and me.
Dan, could you send us the vender:device ids and verifiy that it is not a
revision thinky also?
Andre Hedrick
The Linux IDE guy
On Sun, 29 Aug 1999, Dan Hollis wrote:
> On Sun, 29 Aug 1999, Andre Hedrick wrote:
> > Greetings Martin,
> > If we are discussing "CPU to PCI write buffer".
> > 00:00.0 Class 0600: 1106:0597 (rev 04)
> > 70: c1 88 ec 41 00 80 40 00 00 00 00 00 00 00 80 40  hangs
> > 70: 41 88 ec 41 00 80 40 00 00 00 00 00 00 00 80 40
> >     ^--- here is the offending bit based upon imperical data.
> > I will have to hunt through the "pdf's" again to verify that it has
> > identical effects for all VIA chipset host-base.
> 
> >From the 597 (vp3) documentation:
> 
> Device 0 Offset 70 - PCI buffer control - RW
> ------------------------------------------------------------
> Bit 7 - CPU to PCI Post-Write - 0 disable(default), 1 enable
> 
> I checked the documentation, and Device 0 Offset 70 bit 7 seems to be
> exactly the same function for 595 (vp2/97), 598 (mvp3), and 691 (apollopro).
> 
> -Dan
> 
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/