diff --git a/arch/arm/boot/dts/sun8i-v3s.dtsi b/arch/arm/boot/dts/sun8i-v3s.dtsi
index 89abd4cc7e23..58c43d304ac9 100644
--- a/arch/arm/boot/dts/sun8i-v3s.dtsi
+++ b/arch/arm/boot/dts/sun8i-v3s.dtsi
@@ -336,12 +336,41 @@ csi1_8bit_pins: csi1-8bit-pins {
 				function = "csi";
 			};

+		lcd_rgb666_pins: lcd-rgb666-pins {
+			pins = "PE0", "PE1", "PE2", "PE3", "PE4",
+			   "PE5", "PE6", "PE7", "PE8", "PE9",
+			   "PE10", "PE11", "PE12", "PE13", "PE14",
+			   "PE15", "PE16", "PE17", "PE18", "PE19",
+			   "PE23", "PE24";
+				function = "lcd";
+		};
+
+			pwm1_pins: pwm1-pins{
+				pins = "PB5";
+				function = "pwm1";
+			};
+
+			pwm0_pins: pwm0-pins {
+				pins = "PB4";
+				function = "pwm0";
+			};
+
 			/omit-if-no-ref/
 			csi1_mclk_pin: csi1-mclk-pin {
 				pins = "PE1";
 				function = "csi";
 			};

+			emac_rgmii_pins: emac-rgmii-pins {
+				pins = "PD0", "PD1", "PD2", "PD3",
+		               "PD4", "PD5", "PD7",
+		               "PD8", "PD9", "PD10",
+		               "PD12", "PD13", "PD15",
+		               "PD16", "PD17";
+			function = "emac";
+		        drive-strength = <40>;
+			};
+
 			i2c0_pins: i2c0-pins {
 				pins = "PB6", "PB7";
 				function = "i2c0";
@@ -401,6 +430,14 @@ wdt0: watchdog@1c20ca0 {
 			clocks = <&osc24M>;
 		};

+		pwm: pwm@1c21400 {
+			compatible = "allwinner,sun7i-a20-pwm";
+			reg = <0x01c21400 0x400>;
+			clocks = <&osc24M>;
+			#pwm-cells = <3>;
+			status = "disabled";
+		};
+
 		lradc: lradc@1c22800 {
 			compatible = "allwinner,sun4i-a10-lradc-keys";
 			reg = <0x01c22800 0x400>;
