//XOR Gate Data Flow Code <VHDH>

library ieee;
use ieee.std_logic_1164.all;

entity xorgate is
port (A,B:in std_logic; Y:out std_logic);
end

architecture arc_xor of xorgate is
begin
Y<=A xor B;
end;
