
---------- Begin Simulation Statistics ----------
final_tick                               537120652500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 358778                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697436                       # Number of bytes of host memory used
host_op_rate                                   576776                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4719.30                       # Real time elapsed on the host
host_tick_rate                              113813683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1693181917                       # Number of instructions simulated
sim_ops                                    2721975778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.537121                       # Number of seconds simulated
sim_ticks                                537120652500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 772700807                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1255720029                       # number of cc regfile writes
system.cpu.committedInsts                  1693181917                       # Number of Instructions Simulated
system.cpu.committedOps                    2721975778                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.634451                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.634451                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                1948679571                       # number of floating regfile reads
system.cpu.fp_regfile_writes                947792898                       # number of floating regfile writes
system.cpu.idleCycles                          143031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                41797                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 73782254                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.534518                       # Inst execution rate
system.cpu.iew.exec_refs                     94157704                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   23490719                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11703750                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              70733029                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                409                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23512421                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          2723813794                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              70666985                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             48410                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            2722683810                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents               22300739                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6966                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  40751                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              26959793                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            423                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        29766                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12031                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                4607440593                       # num instructions consuming a value
system.cpu.iew.wb_count                    2722649217                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.546286                       # average fanout of values written-back
system.cpu.iew.wb_producers                2516978945                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.534486                       # insts written-back per cycle
system.cpu.iew.wb_sent                     2722653947                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2880833693                       # number of integer regfile reads
system.cpu.int_regfile_writes              1667552645                       # number of integer regfile writes
system.cpu.ipc                               1.576165                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.576165                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             54002      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1774281301     65.17%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10082      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3088      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            53382460      1.96%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 677      0.00%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd            133461496      4.90%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu            213544881      7.84%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                24477      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc           347002592     12.74%     92.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     92.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     92.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift          106780762      3.92%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              16      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             10      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             70523743      2.59%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23486378      0.86%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          170167      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6082      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2722732220                       # Type of FU issued
system.cpu.iq.fp_alu_accesses              1350897329                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads          2378793438                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses   1027880865                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes         1028355630                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   709486956                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.260579                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               402374389     56.71%     56.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     56.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     822      0.00%     56.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd             178718773     25.19%     81.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   660      0.00%     81.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd               23378550      3.30%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu               17030436      2.40%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  20407      0.00%     87.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc              65049078      9.17%     96.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift             22748066      3.21%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  76469      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 22833      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             62533      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3909      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             2081267845                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         4850502487                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1694768352                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1697296591                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 2723813265                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                2722732220                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 529                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1838009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            246254                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             73                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2934848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1074098275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.534900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.311897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            66407744      6.18%      6.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           233406182     21.73%     27.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           163653948     15.24%     43.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           307395847     28.62%     71.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           277386165     25.83%     97.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            24804647      2.31%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1043502      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 226      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1074098275                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.534563                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             42805                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2046                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             70733029                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23512421                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              3058643153                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                       1074241306                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                73985640                       # Number of BP lookups
system.cpu.branchPred.condPredicted          73840386                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             41018                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26851826                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26848036                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.985886                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   35760                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           25518                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10749                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14769                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          847                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1650253                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             40085                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1073799788                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.534901                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.638078                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       214471294     19.97%     19.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       270049595     25.15%     45.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       277875921     25.88%     71.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        51515891      4.80%     75.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        77730000      7.24%     83.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55367      0.01%     83.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        11994580      1.12%     84.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2394767      0.22%     84.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       167712373     15.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1073799788                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           1693181917                       # Number of instructions committed
system.cpu.commit.opsCommitted             2721975778                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    94037686                       # Number of memory references committed
system.cpu.commit.loads                      70566506                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   73733719                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                 1027871756                       # Number of committed floating point instructions.
system.cpu.commit.integer                  1817711192                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 32257                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        25590      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   1773708582     65.16%     65.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        10045      0.00%     65.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2882      0.00%     65.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd     53380956      1.96%     67.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     67.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd    133461278      4.90%     72.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu    213542416      7.85%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        22804      0.00%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc    347002296     12.75%     92.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     92.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     92.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift    106780661      3.92%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     96.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     70401537      2.59%     99.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     23465962      0.86%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       164969      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5218      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   2721975778                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     167712373                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     94071739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         94071739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     94071739                       # number of overall hits
system.cpu.dcache.overall_hits::total        94071739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16829                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16829                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16829                       # number of overall misses
system.cpu.dcache.overall_misses::total         16829                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1015046951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1015046951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1015046951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1015046951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     94088568                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     94088568                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     94088568                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     94088568                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000179                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60315.345594                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60315.345594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60315.345594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60315.345594                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       104826                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1145                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.551092                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3694                       # number of writebacks
system.cpu.dcache.writebacks::total              3694                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12109                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4720                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4720                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    313314451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    313314451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    313314451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    313314451                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66380.180297                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66380.180297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66380.180297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66380.180297                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3694                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     70601644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70601644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    945297500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    945297500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     70617382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70617382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60064.652434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60064.652434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3635                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3635                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    244999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    244999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67400.137552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67400.137552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     23470095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23470095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69749451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69749451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23471186                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23471186                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63931.669111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63931.669111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68314951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68314951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62963.088479                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62963.088479                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.880507                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            94076459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4718                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          19939.902289                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.880507                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          911                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         188181854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        188181854                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                131638017                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             397450773                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 356145301                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             188823433                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  40751                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             26840812                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1599                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             2724370796                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                382817                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    70654116                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23490725                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1289                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           248                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             124705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     1695582459                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    73985640                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           26894545                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1073924095                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   84570                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  701                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6384                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 398273312                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2039                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1074098275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.537809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.069845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                534690244     49.78%     49.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 77846263      7.25%     57.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 46046318      4.29%     61.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 40458883      3.77%     65.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 17503039      1.63%     66.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 91718916      8.54%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 69243796      6.45%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 82254811      7.66%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                114336005     10.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1074098275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.068872                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.578400                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    398269820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        398269820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    398269820                       # number of overall hits
system.cpu.icache.overall_hits::total       398269820                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3490                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3490                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3490                       # number of overall misses
system.cpu.icache.overall_misses::total          3490                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210139999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210139999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210139999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210139999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    398273310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    398273310                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    398273310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    398273310                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60212.034097                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60212.034097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60212.034097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60212.034097                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          749                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2073                       # number of writebacks
system.cpu.icache.writebacks::total              2073                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          905                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          905                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          905                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          905                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2585                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2585                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    164875999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    164875999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    164875999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    164875999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63781.817795                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63781.817795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63781.817795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63781.817795                       # average overall mshr miss latency
system.cpu.icache.replacements                   2073                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    398269820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       398269820                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3490                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3490                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210139999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210139999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    398273310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    398273310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60212.034097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60212.034097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          905                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          905                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    164875999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    164875999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63781.817795                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63781.817795                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.965278                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           398272405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          154070.562863                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.965278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         796549205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        796549205                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   398274103                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1129                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       35402                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  166523                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 423                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  41241                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1105                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 537120652500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  40751                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                247480587                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                57429410                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7918                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 427774927                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             341364682                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             2723997589                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                182427                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 14335                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              271605950                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  49701                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             776                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          3872824978                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  5847342713                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               2882620105                       # Number of integer rename lookups
system.cpu.rename.fpLookups                1949231209                       # Number of floating rename lookups
system.cpu.rename.committedMaps            3870225497                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2599472                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     386                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 349                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 727999851                       # count of insts added to the skid buffer
system.cpu.rob.reads                       3629710066                       # The number of ROB reads
system.cpu.rob.writes                      5447550847                       # The number of ROB writes
system.cpu.thread_0.numInsts               1693181917                       # Number of Instructions committed
system.cpu.thread_0.numOps                 2721975778                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.073339343500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          348                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          348                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              156895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5383                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7300                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5766                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7300                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5766                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    201                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7300                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.379310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.879420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.049332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            330     94.83%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      4.02%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           348                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.456897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.429773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              278     79.89%     79.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      3.16%     83.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34      9.77%     92.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      5.75%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           348                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  467200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               369024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  537120647000                       # Total gap between requests
system.mem_ctrls.avgGap                   41108269.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       157056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       297280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       366528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 292403.576866745076                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 553469.688079067157                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 682394.166550875641                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2582                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4718                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5766                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     85021000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    161777500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 15573822035500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32928.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34289.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2700975032.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       165248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       301952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        467200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       165248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       165248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        64832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        64832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2582                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4718                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7300                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1013                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1013                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       307655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       562168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           869823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       307655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       307655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       120703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          120703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       120703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       307655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       562168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          990526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7099                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5727                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          494                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               113692250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35495000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          246798500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16015.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34765.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5236                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4009                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.76                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   229.239295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.862643                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   246.974853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1377     38.54%     38.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1114     31.18%     69.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          417     11.67%     81.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          223      6.24%     87.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          126      3.53%     91.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           61      1.71%     92.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           50      1.40%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           42      1.18%     95.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          163      4.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                454336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             366528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.845873                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.682394                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13830180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7335735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26639340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14903100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 42399711120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7955082450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 199555313760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  249972815685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.394161                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 518725777250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17935580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    459295250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11738160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6223800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24047520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14991840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 42399711120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7945837050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 199563099360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  249965648850                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.380818                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 518746036500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17935580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    439036000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1013                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4754                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1084                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1084                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3634                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7240                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7240                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13132                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13132                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20372                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       297920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       297920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       538368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       538368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  836288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7305                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000958                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030943                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7298     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7305                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 537120652500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38422500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13745250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25093250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
