library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity program_counter_reg is

	generic (
		DATA_WIDTH : natural := 8
	);

	port (
		D	 	: in  std_logic_vector ((DATA_WIDTH-1) downto 0);	--Input data
		LD  	: in  std_logic;												--Load
		INC   : in  std_logic;												--Count up by 1 when set high
		CLK 	: in  std_logic;												--Clock
		RESET : in  std_logic;
		Y	 	: out std_logic_vector((DATA_WIDTH-1) downto 0)	--Output (supports tri-state)
	);

end entity;


architecture v1 of program_counter_reg is
-- ******************************************
-- DO NOT MODIFY ANYTHING ABOVE THIS LINE --
-- ******************************************

begin

	Y <= (others => '0');
				
end v1;