<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>hls_dummy</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.591</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>28</Best-caseLatency>
            <Average-caseLatency>28</Average-caseLatency>
            <Worst-caseLatency>28</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>24</DataflowPipelineThroughput>
            <Interval-min>24</Interval-min>
            <Interval-max>24</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>0</DSP>
            <FF>4276</FF>
            <LUT>39168</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>x_in</name>
            <Object>x_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1000</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_ap_vld</name>
            <Object>x_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0_ap_vld</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1_ap_vld</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2_ap_vld</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3_ap_vld</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4_ap_vld</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5_ap_vld</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6_ap_vld</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7_ap_vld</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8_ap_vld</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9_ap_vld</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>hls_dummy</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0</InstName>
                    <ModuleName>sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>48</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_operator_s_fu_1500</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1500</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1510</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1510</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1520</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1520</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1528</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1528</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1538</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1538</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1548</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1548</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1556</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1556</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1566</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1566</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1576</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1576</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1584</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1584</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1594</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1594</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1604</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1604</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1612</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1612</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1622</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1622</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1632</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1632</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1640</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1640</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1650</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1650</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1660</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1660</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1668</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1668</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1678</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1678</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1688</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1688</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1696</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1696</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1706</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1706</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_1716</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1716</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret32_operator_s_fu_1724</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1724</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret33_operator_s_fu_1734</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1734</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret34_operator_s_fu_1744</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1744</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret35_operator_s_fu_1752</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1752</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret36_operator_s_fu_1762</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1762</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret37_operator_s_fu_1772</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1772</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret39_operator_s_fu_1780</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1780</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret40_operator_s_fu_1790</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1790</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret41_operator_s_fu_1800</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1800</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret42_operator_s_fu_1808</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1808</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret43_operator_s_fu_1818</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1818</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret44_operator_s_fu_1828</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1828</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret47_operator_s_fu_1836</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1836</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret48_operator_s_fu_1846</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1846</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret49_operator_s_fu_1856</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1856</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret50_operator_s_fu_1864</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1864</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret51_operator_s_fu_1874</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1874</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret52_operator_s_fu_1884</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1884</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret54_operator_s_fu_1892</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1892</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret55_operator_s_fu_1902</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1902</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret56_operator_s_fu_1912</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1912</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret57_operator_s_fu_1920</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1920</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret58_operator_s_fu_1930</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1930</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret59_operator_s_fu_1940</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1940</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret64_operator_s_fu_1948</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1948</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret65_operator_s_fu_1958</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1958</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret66_operator_s_fu_1968</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1968</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret67_operator_s_fu_1976</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1976</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret68_operator_s_fu_1986</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1986</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret69_operator_s_fu_1996</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1996</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret71_operator_s_fu_2004</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2004</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret72_operator_s_fu_2014</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2014</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret73_operator_s_fu_2024</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2024</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret74_operator_s_fu_2032</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2032</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret75_operator_s_fu_2042</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2042</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret76_operator_s_fu_2052</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2052</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret79_operator_s_fu_2060</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2060</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret80_operator_s_fu_2070</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2070</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret81_operator_s_fu_2080</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2080</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret82_operator_s_fu_2088</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2088</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret83_operator_s_fu_2098</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2098</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret84_operator_s_fu_2108</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2108</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret86_operator_s_fu_2116</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2116</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret87_operator_s_fu_2126</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2126</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret88_operator_s_fu_2136</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2136</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret89_operator_s_fu_2144</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2144</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret90_operator_s_fu_2154</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2154</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret91_operator_s_fu_2164</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2164</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret63_operator_s_fu_2176</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2176</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret98_operator_s_fu_2184</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2184</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret_operator_s_fu_2192</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2192</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln94_fu_4814_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_U0</InstName>
                    <ModuleName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>54</ID>
                    <BindInstances>sub_ln187_fu_4162_p2 sub_ln196_fu_294_p2 sub_ln197_fu_308_p2 mul_10s_10s_18_1_1_U10 sub_ln196_1_fu_354_p2 sub_ln197_1_fu_364_p2 mul_10s_10s_18_1_1_U11 sub_ln196_2_fu_410_p2 sub_ln197_2_fu_420_p2 mul_10s_10s_18_1_1_U12 sub_ln196_3_fu_466_p2 sub_ln197_3_fu_476_p2 mul_10s_10s_18_1_1_U13 sub_ln196_4_fu_522_p2 sub_ln197_4_fu_532_p2 mul_10s_10s_18_1_1_U14 sub_ln196_5_fu_578_p2 sub_ln197_5_fu_588_p2 mul_10s_10s_18_1_1_U15 sub_ln196_6_fu_634_p2 sub_ln197_6_fu_644_p2 mul_10s_10s_18_1_1_U16 sub_ln196_7_fu_690_p2 sub_ln197_7_fu_700_p2 mul_10s_10s_18_1_1_U17 sub_ln196_8_fu_746_p2 sub_ln197_8_fu_756_p2 mul_10s_10s_18_1_1_U18 add_ln199_fu_6270_p2 acc_11_fu_24734_p2 sub_ln187_1_fu_6311_p2 sub_ln196_9_fu_798_p2 sub_ln197_9_fu_804_p2 mul_10s_10s_18_1_1_U19 sub_ln196_10_fu_834_p2 sub_ln197_10_fu_840_p2 mul_10s_10s_18_1_1_U20 sub_ln196_11_fu_882_p2 sub_ln197_11_fu_888_p2 mul_10s_10s_18_1_1_U21 sub_ln196_12_fu_930_p2 sub_ln197_12_fu_936_p2 mul_10s_10s_18_1_1_U22 sub_ln196_13_fu_978_p2 sub_ln197_13_fu_984_p2 mul_10s_10s_18_1_1_U23 sub_ln196_14_fu_1026_p2 sub_ln197_14_fu_1032_p2 mul_10s_10s_18_1_1_U24 sub_ln196_15_fu_1074_p2 sub_ln197_15_fu_1080_p2 mul_10s_10s_18_1_1_U25 sub_ln196_16_fu_1122_p2 sub_ln197_16_fu_1128_p2 mul_10s_10s_18_1_1_U26 sub_ln196_17_fu_1170_p2 sub_ln197_17_fu_1176_p2 mul_10s_10s_18_1_1_U27 add_ln199_9_fu_8359_p2 acc_24_fu_24773_p2 sub_ln187_2_fu_8400_p2 sub_ln196_18_fu_1218_p2 sub_ln197_18_fu_1224_p2 mul_10s_10s_18_1_1_U28 sub_ln196_19_fu_1254_p2 sub_ln197_19_fu_1260_p2 mul_10s_10s_18_1_1_U29 sub_ln196_20_fu_1290_p2 sub_ln197_20_fu_1296_p2 mul_10s_10s_18_1_1_U30 sub_ln196_21_fu_1338_p2 sub_ln197_21_fu_1344_p2 mul_10s_10s_18_1_1_U31 sub_ln196_22_fu_1386_p2 sub_ln197_22_fu_1392_p2 mul_10s_10s_18_1_1_U32 sub_ln196_23_fu_1434_p2 sub_ln197_23_fu_1440_p2 mul_10s_10s_18_1_1_U33 sub_ln196_24_fu_1482_p2 sub_ln197_24_fu_1488_p2 mul_10s_10s_18_1_1_U34 sub_ln196_25_fu_1530_p2 sub_ln197_25_fu_1536_p2 mul_10s_10s_18_1_1_U35 sub_ln196_26_fu_1578_p2 sub_ln197_26_fu_1584_p2 mul_10s_10s_18_1_1_U36 add_ln199_18_fu_10434_p2 acc_37_fu_24812_p2 sub_ln187_3_fu_10475_p2 sub_ln196_27_fu_1626_p2 sub_ln197_27_fu_1632_p2 mul_10s_10s_18_1_1_U37 sub_ln196_28_fu_1662_p2 sub_ln197_28_fu_1668_p2 mul_10s_10s_18_1_1_U38 sub_ln196_29_fu_1698_p2 sub_ln197_29_fu_1704_p2 mul_10s_10s_18_1_1_U39 sub_ln196_30_fu_1734_p2 sub_ln197_30_fu_1740_p2 mul_10s_10s_18_1_1_U40 sub_ln196_31_fu_1782_p2 sub_ln197_31_fu_1788_p2 mul_10s_10s_18_1_1_U41 sub_ln196_32_fu_1830_p2 sub_ln197_32_fu_1836_p2 mul_10s_10s_18_1_1_U42 sub_ln196_33_fu_1878_p2 sub_ln197_33_fu_1884_p2 mul_10s_10s_18_1_1_U43 sub_ln196_34_fu_1926_p2 sub_ln197_34_fu_1932_p2 mul_10s_10s_18_1_1_U44 sub_ln196_35_fu_1974_p2 sub_ln197_35_fu_1980_p2 mul_10s_10s_18_1_1_U45 add_ln199_27_fu_12499_p2 acc_50_fu_24851_p2 sub_ln187_4_fu_12540_p2 sub_ln196_36_fu_2022_p2 sub_ln197_36_fu_2028_p2 mul_10s_10s_18_1_1_U46 sub_ln196_37_fu_2058_p2 sub_ln197_37_fu_2064_p2 mul_10s_10s_18_1_1_U47 sub_ln196_38_fu_2094_p2 sub_ln197_38_fu_2100_p2 mul_10s_10s_18_1_1_U48 sub_ln196_39_fu_2130_p2 sub_ln197_39_fu_2136_p2 mul_10s_10s_18_1_1_U49 sub_ln196_40_fu_2166_p2 sub_ln197_40_fu_2172_p2 mul_10s_10s_18_1_1_U50 sub_ln196_41_fu_2214_p2 sub_ln197_41_fu_2220_p2 mul_10s_10s_18_1_1_U51 sub_ln196_42_fu_2262_p2 sub_ln197_42_fu_2268_p2 mul_10s_10s_18_1_1_U52 sub_ln196_43_fu_2310_p2 sub_ln197_43_fu_2316_p2 mul_10s_10s_18_1_1_U53 sub_ln196_44_fu_2358_p2 sub_ln197_44_fu_2364_p2 mul_10s_10s_18_1_1_U54 add_ln199_36_fu_14554_p2 acc_63_fu_24890_p2 sub_ln187_5_fu_14595_p2 sub_ln196_45_fu_2406_p2 sub_ln197_45_fu_2412_p2 mul_10s_10s_18_1_1_U55 sub_ln196_46_fu_2442_p2 sub_ln197_46_fu_2448_p2 mul_10s_10s_18_1_1_U56 sub_ln196_47_fu_2478_p2 sub_ln197_47_fu_2484_p2 mul_10s_10s_18_1_1_U57 sub_ln196_48_fu_2514_p2 sub_ln197_48_fu_2520_p2 mul_10s_10s_18_1_1_U58 sub_ln196_49_fu_2550_p2 sub_ln197_49_fu_2556_p2 mul_10s_10s_18_1_1_U59 sub_ln196_50_fu_2586_p2 sub_ln197_50_fu_2592_p2 mul_10s_10s_18_1_1_U60 sub_ln196_51_fu_2634_p2 sub_ln197_51_fu_2640_p2 mul_10s_10s_18_1_1_U61 sub_ln196_52_fu_2682_p2 sub_ln197_52_fu_2688_p2 mul_10s_10s_18_1_1_U62 sub_ln196_53_fu_2730_p2 sub_ln197_53_fu_2736_p2 mul_10s_10s_18_1_1_U63 add_ln199_45_fu_16599_p2 acc_76_fu_24929_p2 sub_ln187_6_fu_16640_p2 sub_ln196_54_fu_2778_p2 sub_ln197_54_fu_2784_p2 mul_10s_10s_18_1_1_U64 sub_ln196_55_fu_2814_p2 sub_ln197_55_fu_2820_p2 mul_10s_10s_18_1_1_U65 sub_ln196_56_fu_2850_p2 sub_ln197_56_fu_2856_p2 mul_10s_10s_18_1_1_U66 sub_ln196_57_fu_2886_p2 sub_ln197_57_fu_2892_p2 mul_10s_10s_18_1_1_U67 sub_ln196_58_fu_2922_p2 sub_ln197_58_fu_2928_p2 mul_10s_10s_18_1_1_U68 sub_ln196_59_fu_2958_p2 sub_ln197_59_fu_2964_p2 mul_10s_10s_18_1_1_U69 sub_ln196_60_fu_2994_p2 sub_ln197_60_fu_3000_p2 mul_10s_10s_18_1_1_U70 sub_ln196_61_fu_3042_p2 sub_ln197_61_fu_3048_p2 mul_10s_10s_18_1_1_U71 sub_ln196_62_fu_3090_p2 sub_ln197_62_fu_3096_p2 mul_10s_10s_18_1_1_U72 add_ln199_54_fu_18634_p2 acc_89_fu_24968_p2 sub_ln187_7_fu_18675_p2 sub_ln196_63_fu_3138_p2 sub_ln197_63_fu_3144_p2 mul_10s_10s_18_1_1_U73 sub_ln196_64_fu_3174_p2 sub_ln197_64_fu_3180_p2 mul_10s_10s_18_1_1_U74 sub_ln196_65_fu_3210_p2 sub_ln197_65_fu_3216_p2 mul_10s_10s_18_1_1_U75 sub_ln196_66_fu_3246_p2 sub_ln197_66_fu_3252_p2 mul_10s_10s_18_1_1_U76 sub_ln196_67_fu_3282_p2 sub_ln197_67_fu_3288_p2 mul_10s_10s_18_1_1_U77 sub_ln196_68_fu_3318_p2 sub_ln197_68_fu_3324_p2 mul_10s_10s_18_1_1_U78 sub_ln196_69_fu_3354_p2 sub_ln197_69_fu_3360_p2 mul_10s_10s_18_1_1_U79 sub_ln196_70_fu_3390_p2 sub_ln197_70_fu_3396_p2 mul_10s_10s_18_1_1_U80 sub_ln196_71_fu_3438_p2 sub_ln197_71_fu_3444_p2 mul_10s_10s_18_1_1_U81 add_ln199_63_fu_20659_p2 acc_102_fu_25007_p2 sub_ln187_8_fu_20700_p2 sub_ln196_72_fu_3486_p2 sub_ln197_72_fu_3492_p2 mul_10s_10s_18_1_1_U82 sub_ln196_73_fu_3522_p2 sub_ln197_73_fu_3528_p2 mul_10s_10s_18_1_1_U83 sub_ln196_74_fu_3558_p2 sub_ln197_74_fu_3564_p2 mul_10s_10s_18_1_1_U84 sub_ln196_75_fu_3594_p2 sub_ln197_75_fu_3600_p2 mul_10s_10s_18_1_1_U85 sub_ln196_76_fu_3630_p2 sub_ln197_76_fu_3636_p2 mul_10s_10s_18_1_1_U86 sub_ln196_77_fu_3666_p2 sub_ln197_77_fu_3672_p2 mul_10s_10s_18_1_1_U87 sub_ln196_78_fu_3702_p2 sub_ln197_78_fu_3708_p2 mul_10s_10s_18_1_1_U88 sub_ln196_79_fu_3738_p2 sub_ln197_79_fu_3744_p2 mul_10s_10s_18_1_1_U89 sub_ln196_80_fu_3774_p2 sub_ln197_80_fu_3780_p2 mul_10s_10s_18_1_1_U90 add_ln199_72_fu_22674_p2 acc_115_fu_25046_p2 sub_ln187_9_fu_22715_p2 sub_ln196_81_fu_3822_p2 sub_ln197_81_fu_3828_p2 mul_10s_10s_18_1_1_U91 sub_ln196_82_fu_3858_p2 sub_ln197_82_fu_3864_p2 mul_10s_10s_18_1_1_U92 sub_ln196_83_fu_3894_p2 sub_ln197_83_fu_3900_p2 mul_10s_10s_18_1_1_U93 sub_ln196_84_fu_3930_p2 sub_ln197_84_fu_3936_p2 mul_10s_10s_18_1_1_U94 sub_ln196_85_fu_3966_p2 sub_ln197_85_fu_3972_p2 mul_10s_10s_18_1_1_U95 sub_ln196_86_fu_4002_p2 sub_ln197_86_fu_4008_p2 mul_10s_10s_18_1_1_U96 sub_ln196_87_fu_4038_p2 sub_ln197_87_fu_4044_p2 mul_10s_10s_18_1_1_U97 sub_ln196_88_fu_4074_p2 sub_ln197_88_fu_4080_p2 mul_10s_10s_18_1_1_U98 sub_ln196_89_fu_4110_p2 sub_ln197_89_fu_4116_p2 mul_10s_10s_18_1_1_U99 add_ln199_81_fu_24679_p2 acc_128_fu_25085_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_10_1_U0</InstName>
                    <ModuleName>sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_10_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>88</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry1218_proc_U0</InstName>
                    <ModuleName>Block_entry1218_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>102</ID>
                </Instance>
            </InstancesList>
            <BindInstances>sparse_arr_feat_reduce_out_U sparse_arr_feat_reduce_out_1_U sparse_arr_feat_reduce_out_2_U sparse_arr_feat_reduce_out_3_U sparse_arr_feat_reduce_out_4_U sparse_arr_feat_reduce_out_5_U sparse_arr_feat_reduce_out_6_U sparse_arr_feat_reduce_out_7_U sparse_arr_feat_reduce_out_8_U sparse_arr_feat_reduce_out_9_U sparse_arr_hash_reduce_out_U sparse_arr_hash_reduce_out_1_U sparse_arr_hash_reduce_out_2_U sparse_arr_hash_reduce_out_3_U sparse_arr_hash_reduce_out_4_U sparse_arr_hash_reduce_out_5_U sparse_arr_hash_reduce_out_6_U sparse_arr_hash_reduce_out_7_U sparse_arr_hash_reduce_out_8_U sparse_arr_hash_reduce_out_9_U sparse_arr_hash_reduce_out_10_U sparse_arr_hash_reduce_out_11_U sparse_arr_hash_reduce_out_12_U sparse_arr_hash_reduce_out_13_U sparse_arr_hash_reduce_out_14_U sparse_arr_hash_reduce_out_15_U sparse_arr_hash_reduce_out_16_U sparse_arr_hash_reduce_out_17_U sparse_arr_hash_reduce_out_18_U sparse_arr_hash_reduce_out_19_U sparse_arr_feat_conv1_out_U sparse_arr_feat_conv1_out_1_U sparse_arr_feat_conv1_out_2_U sparse_arr_feat_conv1_out_3_U sparse_arr_feat_conv1_out_4_U sparse_arr_feat_conv1_out_5_U sparse_arr_feat_conv1_out_6_U sparse_arr_feat_conv1_out_7_U sparse_arr_feat_conv1_out_8_U sparse_arr_feat_conv1_out_9_U sparse_arr_feat_act1_out_U sparse_arr_feat_act1_out_1_U sparse_arr_feat_act1_out_2_U sparse_arr_feat_act1_out_3_U sparse_arr_feat_act1_out_4_U sparse_arr_feat_act1_out_5_U sparse_arr_feat_act1_out_6_U sparse_arr_feat_act1_out_7_U sparse_arr_feat_act1_out_8_U sparse_arr_feat_act1_out_9_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>operator_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.028</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4</Name>
            <Loops>
                <MaxPixelsLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>23</Average-caseLatency>
                    <Worst-caseLatency>23</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.115 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.115 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.115 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MaxPixelsLoop>
                        <Name>MaxPixelsLoop</Name>
                        <Slack>3.65</Slack>
                        <TripCount>10</TripCount>
                        <Latency>21</Latency>
                        <AbsoluteTimeLatency>0.105 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_operator_s_fu_1500</Instance>
                            <Instance>grp_operator_s_fu_1510</Instance>
                            <Instance>grp_operator_s_fu_1520</Instance>
                            <Instance>grp_operator_s_fu_1528</Instance>
                            <Instance>grp_operator_s_fu_1538</Instance>
                            <Instance>grp_operator_s_fu_1548</Instance>
                            <Instance>grp_operator_s_fu_1556</Instance>
                            <Instance>grp_operator_s_fu_1566</Instance>
                            <Instance>grp_operator_s_fu_1576</Instance>
                            <Instance>grp_operator_s_fu_1584</Instance>
                            <Instance>grp_operator_s_fu_1594</Instance>
                            <Instance>grp_operator_s_fu_1604</Instance>
                            <Instance>grp_operator_s_fu_1612</Instance>
                            <Instance>grp_operator_s_fu_1622</Instance>
                            <Instance>grp_operator_s_fu_1632</Instance>
                            <Instance>grp_operator_s_fu_1640</Instance>
                            <Instance>grp_operator_s_fu_1650</Instance>
                            <Instance>grp_operator_s_fu_1660</Instance>
                            <Instance>grp_operator_s_fu_1668</Instance>
                            <Instance>grp_operator_s_fu_1678</Instance>
                            <Instance>grp_operator_s_fu_1688</Instance>
                            <Instance>grp_operator_s_fu_1696</Instance>
                            <Instance>grp_operator_s_fu_1706</Instance>
                            <Instance>grp_operator_s_fu_1716</Instance>
                            <Instance>call_ret32_operator_s_fu_1724</Instance>
                            <Instance>call_ret33_operator_s_fu_1734</Instance>
                            <Instance>call_ret34_operator_s_fu_1744</Instance>
                            <Instance>call_ret35_operator_s_fu_1752</Instance>
                            <Instance>call_ret36_operator_s_fu_1762</Instance>
                            <Instance>call_ret37_operator_s_fu_1772</Instance>
                            <Instance>call_ret39_operator_s_fu_1780</Instance>
                            <Instance>call_ret40_operator_s_fu_1790</Instance>
                            <Instance>call_ret41_operator_s_fu_1800</Instance>
                            <Instance>call_ret42_operator_s_fu_1808</Instance>
                            <Instance>call_ret43_operator_s_fu_1818</Instance>
                            <Instance>call_ret44_operator_s_fu_1828</Instance>
                            <Instance>call_ret47_operator_s_fu_1836</Instance>
                            <Instance>call_ret48_operator_s_fu_1846</Instance>
                            <Instance>call_ret49_operator_s_fu_1856</Instance>
                            <Instance>call_ret50_operator_s_fu_1864</Instance>
                            <Instance>call_ret51_operator_s_fu_1874</Instance>
                            <Instance>call_ret52_operator_s_fu_1884</Instance>
                            <Instance>call_ret54_operator_s_fu_1892</Instance>
                            <Instance>call_ret55_operator_s_fu_1902</Instance>
                            <Instance>call_ret56_operator_s_fu_1912</Instance>
                            <Instance>call_ret57_operator_s_fu_1920</Instance>
                            <Instance>call_ret58_operator_s_fu_1930</Instance>
                            <Instance>call_ret59_operator_s_fu_1940</Instance>
                            <Instance>call_ret64_operator_s_fu_1948</Instance>
                            <Instance>call_ret65_operator_s_fu_1958</Instance>
                            <Instance>call_ret66_operator_s_fu_1968</Instance>
                            <Instance>call_ret67_operator_s_fu_1976</Instance>
                            <Instance>call_ret68_operator_s_fu_1986</Instance>
                            <Instance>call_ret69_operator_s_fu_1996</Instance>
                            <Instance>call_ret71_operator_s_fu_2004</Instance>
                            <Instance>call_ret72_operator_s_fu_2014</Instance>
                            <Instance>call_ret73_operator_s_fu_2024</Instance>
                            <Instance>call_ret74_operator_s_fu_2032</Instance>
                            <Instance>call_ret75_operator_s_fu_2042</Instance>
                            <Instance>call_ret76_operator_s_fu_2052</Instance>
                            <Instance>call_ret79_operator_s_fu_2060</Instance>
                            <Instance>call_ret80_operator_s_fu_2070</Instance>
                            <Instance>call_ret81_operator_s_fu_2080</Instance>
                            <Instance>call_ret82_operator_s_fu_2088</Instance>
                            <Instance>call_ret83_operator_s_fu_2098</Instance>
                            <Instance>call_ret84_operator_s_fu_2108</Instance>
                            <Instance>call_ret86_operator_s_fu_2116</Instance>
                            <Instance>call_ret87_operator_s_fu_2126</Instance>
                            <Instance>call_ret88_operator_s_fu_2136</Instance>
                            <Instance>call_ret89_operator_s_fu_2144</Instance>
                            <Instance>call_ret90_operator_s_fu_2154</Instance>
                            <Instance>call_ret91_operator_s_fu_2164</Instance>
                            <Instance>call_ret63_operator_s_fu_2176</Instance>
                            <Instance>call_ret98_operator_s_fu_2184</Instance>
                            <Instance>call_ret_operator_s_fu_2192</Instance>
                        </InstanceList>
                    </MaxPixelsLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1768</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9711</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MaxPixelsLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_4814_p2" SOURCE="firmware/hls_dummy.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.591</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>954</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>27401</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_fu_4162_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_fu_294_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_fu_308_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U10" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_1_fu_354_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_1_fu_364_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U11" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_2_fu_410_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_2_fu_420_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U12" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_3_fu_466_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_3_fu_476_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U13" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_4_fu_522_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_4_fu_532_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U14" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_5_fu_578_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_5_fu_588_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U15" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_6_fu_634_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_6_fu_644_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U16" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_7_fu_690_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_7_fu_700_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U17" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_8_fu_746_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_8_fu_756_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U18" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_6270_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_11_fu_24734_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_1_fu_6311_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_9_fu_798_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_9_fu_804_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U19" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_10_fu_834_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_10_fu_840_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U20" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_11_fu_882_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_11_fu_888_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U21" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_12_fu_930_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_12_fu_936_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U22" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_13_fu_978_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_13_fu_984_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U23" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_14_fu_1026_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_14_fu_1032_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U24" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_15_fu_1074_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_15_fu_1080_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U25" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_16_fu_1122_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_16_fu_1128_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U26" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_17_fu_1170_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_17_fu_1176_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U27" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_9_fu_8359_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_24_fu_24773_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_2_fu_8400_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_18_fu_1218_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_18_fu_1224_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U28" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_19_fu_1254_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_19_fu_1260_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U29" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_20_fu_1290_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_20_fu_1296_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U30" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_21_fu_1338_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_21_fu_1344_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U31" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_22_fu_1386_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_22_fu_1392_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U32" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_23_fu_1434_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_23_fu_1440_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U33" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_24_fu_1482_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_24_fu_1488_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U34" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_25_fu_1530_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_25_fu_1536_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U35" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_26_fu_1578_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_26_fu_1584_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U36" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_18_fu_10434_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_37_fu_24812_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_3_fu_10475_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_27_fu_1626_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_27_fu_1632_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U37" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_28_fu_1662_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_28_fu_1668_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U38" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_29_fu_1698_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_29_fu_1704_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U39" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_30_fu_1734_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_30_fu_1740_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U40" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_31_fu_1782_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_31_fu_1788_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U41" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_32_fu_1830_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_32_fu_1836_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U42" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_33_fu_1878_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_33_fu_1884_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U43" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_34_fu_1926_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_34_fu_1932_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U44" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_35_fu_1974_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_35_fu_1980_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U45" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_27_fu_12499_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_50_fu_24851_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_4_fu_12540_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_36_fu_2022_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_36_fu_2028_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U46" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_37_fu_2058_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_37_fu_2064_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U47" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_38_fu_2094_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_38_fu_2100_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U48" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_39_fu_2130_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_39_fu_2136_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U49" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_40_fu_2166_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_40_fu_2172_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U50" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_41_fu_2214_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_41_fu_2220_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U51" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_42_fu_2262_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_42_fu_2268_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U52" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_43_fu_2310_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_43_fu_2316_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U53" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_44_fu_2358_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_44_fu_2364_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U54" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_36_fu_14554_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_63_fu_24890_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_5_fu_14595_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_45_fu_2406_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_45_fu_2412_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U55" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_46_fu_2442_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_46_fu_2448_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U56" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_47_fu_2478_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_47_fu_2484_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U57" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_48_fu_2514_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_48_fu_2520_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U58" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_49_fu_2550_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_49_fu_2556_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U59" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_50_fu_2586_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_50_fu_2592_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U60" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_51_fu_2634_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_51_fu_2640_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U61" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_52_fu_2682_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_52_fu_2688_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U62" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_53_fu_2730_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_53_fu_2736_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U63" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_45_fu_16599_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_76_fu_24929_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_6_fu_16640_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_54_fu_2778_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_54_fu_2784_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U64" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_55_fu_2814_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_55_fu_2820_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U65" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_56_fu_2850_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_56_fu_2856_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U66" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_57_fu_2886_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_57_fu_2892_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U67" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_58_fu_2922_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_58_fu_2928_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U68" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_59_fu_2958_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_59_fu_2964_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U69" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_60_fu_2994_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_60_fu_3000_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U70" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_61_fu_3042_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_61_fu_3048_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U71" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_62_fu_3090_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_62_fu_3096_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U72" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_54_fu_18634_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_89_fu_24968_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_7_fu_18675_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_63_fu_3138_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_63_fu_3144_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U73" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_64_fu_3174_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_64_fu_3180_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U74" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_65_fu_3210_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_65_fu_3216_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U75" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_66_fu_3246_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_66_fu_3252_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U76" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_67_fu_3282_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_67_fu_3288_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U77" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_68_fu_3318_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_68_fu_3324_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U78" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_69_fu_3354_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_69_fu_3360_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U79" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_70_fu_3390_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_70_fu_3396_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U80" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_71_fu_3438_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_71_fu_3444_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U81" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_63_fu_20659_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_102_fu_25007_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_8_fu_20700_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_72_fu_3486_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_72_fu_3492_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U82" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_73_fu_3522_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_73_fu_3528_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U83" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_74_fu_3558_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_74_fu_3564_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U84" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_75_fu_3594_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_75_fu_3600_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U85" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_76_fu_3630_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_76_fu_3636_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U86" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_77_fu_3666_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_77_fu_3672_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U87" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_78_fu_3702_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_78_fu_3708_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U88" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_79_fu_3738_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_79_fu_3744_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U89" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_80_fu_3774_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_80_fu_3780_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U90" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_72_fu_22674_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_115_fu_25046_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_9_fu_22715_p2" SOURCE="firmware/hls_dummy.cpp:187" URAM="0" VARIABLE="sub_ln187_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_81_fu_3822_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_81_fu_3828_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U91" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_82_fu_3858_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_82_fu_3864_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U92" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_83_fu_3894_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_83_fu_3900_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U93" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_84_fu_3930_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_84_fu_3936_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U94" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_85_fu_3966_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_85_fu_3972_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U95" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_86_fu_4002_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_86_fu_4008_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U96" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_87_fu_4038_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_87_fu_4044_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U97" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_88_fu_4074_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_88_fu_4080_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U98" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln196_89_fu_4110_p2" SOURCE="firmware/hls_dummy.cpp:196" URAM="0" VARIABLE="sub_ln196_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_89_fu_4116_p2" SOURCE="firmware/hls_dummy.cpp:197" URAM="0" VARIABLE="sub_ln197_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_18_1_1_U99" SOURCE="firmware/hls_dummy.cpp:152" URAM="0" VARIABLE="mul_ln152_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_81_fu_24679_p2" SOURCE="firmware/hls_dummy.cpp:199" URAM="0" VARIABLE="add_ln199_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_128_fu_25085_p2" SOURCE="firmware/hls_dummy.cpp:203" URAM="0" VARIABLE="acc_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_10_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.457</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>361</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry1218_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>hls_dummy</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.591</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>24</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>24</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>4276</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>39168</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_1_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_2_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_3_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_4_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_5_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_6_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_7_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_8_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_9_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_1_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_2_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_3_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_4_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_5_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_6_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_7_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_8_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_9_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_10_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_11_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_12_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_13_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_14_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_15_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_16_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_17_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_18_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_19_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_1_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_2_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_3_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_4_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_5_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_6_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_7_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_8_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_9_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_1_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_2_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_3_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_4_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_5_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_6_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_7_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_8_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_act1_out_9_U" SOURCE="firmware/hls_dummy.cpp:378" URAM="0" VARIABLE="sparse_arr_feat_act1_out_9"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="x_in" index="0" direction="in" srcType="ap_fixed&lt;10, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="x_in" name="x_in" usage="data" direction="in"/>
                <hwRef type="port" interface="x_in_ap_vld" name="x_in_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer2_out" index="1" direction="out" srcType="ap_fixed&lt;10, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="layer2_out_0" name="layer2_out_0" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_0_ap_vld" name="layer2_out_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_1" name="layer2_out_1" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_1_ap_vld" name="layer2_out_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_2" name="layer2_out_2" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_2_ap_vld" name="layer2_out_2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_3" name="layer2_out_3" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_3_ap_vld" name="layer2_out_3_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_4" name="layer2_out_4" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_4_ap_vld" name="layer2_out_4_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_5" name="layer2_out_5" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_5_ap_vld" name="layer2_out_5_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_6" name="layer2_out_6" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_6_ap_vld" name="layer2_out_6_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_7" name="layer2_out_7" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_7_ap_vld" name="layer2_out_7_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_8" name="layer2_out_8" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_8_ap_vld" name="layer2_out_8_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_9" name="layer2_out_9" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_9_ap_vld" name="layer2_out_9_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="x_in" type="data" busTypeName="data" protocol="ap_vld" mode="slave" dataWidth="1000">
            <portMaps>
                <portMap portMapName="x_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="x_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_6" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_7" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_8" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_9" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="layer2_out_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="layer2_out_0">ap_vld, out, 10</column>
                    <column name="layer2_out_1">ap_vld, out, 10</column>
                    <column name="layer2_out_2">ap_vld, out, 10</column>
                    <column name="layer2_out_3">ap_vld, out, 10</column>
                    <column name="layer2_out_4">ap_vld, out, 10</column>
                    <column name="layer2_out_5">ap_vld, out, 10</column>
                    <column name="layer2_out_6">ap_vld, out, 10</column>
                    <column name="layer2_out_7">ap_vld, out, 10</column>
                    <column name="layer2_out_8">ap_vld, out, 10</column>
                    <column name="layer2_out_9">ap_vld, out, 10</column>
                    <column name="x_in">ap_vld, in, 1000</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x_in">in, ap_fixed&lt;10 2 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer2_out">out, ap_fixed&lt;10 2 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="x_in">x_in, port</column>
                    <column name="x_in">x_in_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_0, port</column>
                    <column name="layer2_out">layer2_out_0_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_1, port</column>
                    <column name="layer2_out">layer2_out_1_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_2, port</column>
                    <column name="layer2_out">layer2_out_2_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_3, port</column>
                    <column name="layer2_out">layer2_out_3_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_4, port</column>
                    <column name="layer2_out">layer2_out_4_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_5, port</column>
                    <column name="layer2_out">layer2_out_5_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_6, port</column>
                    <column name="layer2_out">layer2_out_6_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_7, port</column>
                    <column name="layer2_out">layer2_out_7_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_8, port</column>
                    <column name="layer2_out">layer2_out_8_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_9, port</column>
                    <column name="layer2_out">layer2_out_9_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="firmware/hls_dummy.cpp:35" status="valid" parentFunction="find_active" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:68" status="valid" parentFunction="sparse_input_reduce" variable="j_h_arr" isDirective="0" options="variable=j_h_arr type=complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:69" status="valid" parentFunction="sparse_input_reduce" variable="j_w_arr" isDirective="0" options="variable=j_w_arr type=complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:70" status="valid" parentFunction="sparse_input_reduce" variable="pair_arr" isDirective="0" options="variable=pair_arr type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:75" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/hls_dummy.cpp:95" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:105" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/hls_dummy.cpp:128" status="valid" parentFunction="mult_for_sparse_conv_kernel3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:132" status="valid" parentFunction="mult_for_sparse_conv_kernel3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:175" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:180" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:186" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:193" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/hls_dummy.cpp:211" status="valid" parentFunction="sparse_relu" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:244" status="valid" parentFunction="sparse_pooling_avg" variable="hash_tmp" isDirective="0" options="variable=hash_tmp type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:247" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:257" status="valid" parentFunction="sparse_pooling_avg" variable="sparse_arr_feat_in_copy" isDirective="0" options="variable=sparse_arr_feat_in_copy type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:259" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:267" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:275" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:281" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:314" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:320" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:328" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="firmware/hls_dummy.cpp:346" status="valid" parentFunction="hls_dummy" variable="x_in" isDirective="0" options="variable=x_in complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:347" status="valid" parentFunction="hls_dummy" variable="layer2_out" isDirective="0" options="variable=layer2_out complete dim=0"/>
        <Pragma type="interface" location="firmware/hls_dummy.cpp:348" status="valid" parentFunction="hls_dummy" variable="x_in,layer2_out" isDirective="0" options="ap_vld port=x_in,layer2_out"/>
        <Pragma type="dataflow" location="firmware/hls_dummy.cpp:349" status="warning" parentFunction="hls_dummy" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:368" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_reduce_out" isDirective="0" options="variable=sparse_arr_feat_reduce_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:369" status="valid" parentFunction="hls_dummy" variable="sparse_arr_hash_reduce_out" isDirective="0" options="variable=sparse_arr_hash_reduce_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:373" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_conv1_out" isDirective="0" options="variable=sparse_arr_feat_conv1_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:377" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_act1_out" isDirective="0" options="variable=sparse_arr_feat_act1_out complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:381" status="valid" parentFunction="hls_dummy" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:19" status="valid" parentFunction="conv_1d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:22" status="valid" parentFunction="conv_1d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:25" status="valid" parentFunction="conv_1d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:27" status="valid" parentFunction="conv_1d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:28" status="valid" parentFunction="conv_1d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv1d_latency.h:31" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_latency.h:35" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:41" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:48" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:52" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:62" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:69" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:72" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:80" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:98" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:99" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_conv1d_latency.h:102" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_latency.h:105" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:106" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:107" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete dim=0"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv1d_latency.h:110" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:119" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:138" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:160" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:20" status="valid" parentFunction="conv_2d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:23" status="valid" parentFunction="conv_2d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:26" status="valid" parentFunction="conv_2d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:28" status="valid" parentFunction="conv_2d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:29" status="valid" parentFunction="conv_2d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv2d_latency.h:32" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_latency.h:36" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:42" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:49" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:53" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:63" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:70" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:73" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:81" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:33" status="valid" parentFunction="conv_2d_resource_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:35" status="valid" parentFunction="conv_2d_resource_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:38" status="valid" parentFunction="conv_2d_resource_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:48" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:52" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_resource.h:59" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:67" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:71" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:95" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:99" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_stream.h:21" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="firmware/nnet_utils/nnet_conv2d_stream.h:27" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_stream.h:28" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_stream.h:48" status="valid" parentFunction="conv_2d_buffer_resource_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="firmware/nnet_utils/nnet_conv2d_stream.h:54" status="valid" parentFunction="conv_2d_buffer_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv2d_stream.h:73" status="valid" parentFunction="conv_2d_cl" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:17" status="valid" parentFunction="scale_index_k_gte_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:38" status="valid" parentFunction="scale_index_k_lt_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:61" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:74" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:84" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:87" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:89" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:93" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:97" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:103" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:129" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:133" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options="II = CONFIG_T::reuse_factor"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:136" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:139" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:156" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:162" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:165" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:175" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:184" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:190" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:206" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:221" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:225" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options="variable = shift_buffer complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:229" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:240" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:258" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:272" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:275" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:294" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:328" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:338" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:341" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:360" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:44" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:53" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:64" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:75" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_latency.h:21" status="valid" parentFunction="dense_latency" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_latency.h:26" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:29" status="valid" parentFunction="dense_latency" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:30" status="valid" parentFunction="dense_latency" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:31" status="valid" parentFunction="dense_latency" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_dense_latency.h:33" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::multiplier_limit"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:28" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:29" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:30" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:33" status="warning" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:37" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:41" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:47" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:56" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:81" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:102" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:103" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:104" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:107" status="warning" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:111" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:115" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:136" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:143" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:163" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:184" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:185" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:186" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:189" status="warning" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:193" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:197" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:203" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:205" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="tmpmult" isDirective="0" options="variable=tmpmult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:209" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:219" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:223" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:229" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:239" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:249" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_resource.h:259" status="valid" parentFunction="dense_resource" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:25" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:34" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:46" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:58" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:72" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:82" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_types.h:28" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

