{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677098844855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677098844855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 22 15:47:24 2023 " "Processing started: Wed Feb 22 15:47:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677098844855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677098844855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677098844856 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677098845471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_MDR " "Found entity 1: mux_MDR" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrightarithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrightarithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRightArithmetic " "Found entity 1: shiftRightArithmetic" {  } { { "shiftRightArithmetic.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRightArithmetic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "shiftRight.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRight.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftLeft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateright.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateright.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateRight " "Found entity 1: rotateRight" {  } { { "rotateRight.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateRight.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateleft.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateLeft " "Found entity 1: rotateLeft" {  } { { "rotateLeft.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateLeft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Negate " "Found entity 1: Negate" {  } { { "Negate.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Negate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_32_1.v(38) " "Verilog HDL warning at mux_32_1.v(38): extended using \"x\" or \"z\"" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677098845560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845560 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_32_5.v(40) " "Verilog HDL warning at encoder_32_5.v(40): extended using \"x\" or \"z\"" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677098845563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_64_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_64_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_64_bit " "Found entity 1: reg_64_bit" {  } { { "reg_64_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/reg_64_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_32_bit " "Found entity 1: Not_32_bit" {  } { { "Not_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Not_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32_bit " "Found entity 1: Or_32_bit" {  } { { "Or_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32_bit " "Found entity 1: And_32_bit" {  } { { "And_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/And_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845603 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_tb.v(45) " "Verilog HDL information at bus_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677098845606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tb " "Found entity 1: bus_tb" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_bus_tb " "Found entity 1: and_bus_tb" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_32_bit " "Found entity 1: pc_32_bit" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_bus_tb " "Found entity 1: Or_bus_tb" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_bus_tb " "Found entity 1: add_bus_tb" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_bus_tb " "Found entity 1: sub_bus_tb" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_bus_tb " "Found entity 1: mul_bus_tb" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_bus_tb " "Found entity 1: div_bus_tb" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_bus_tb " "Found entity 1: shr_bus_tb" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_bus_tb " "Found entity 1: shra_bus_tb" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_bus_tb " "Found entity 1: shl_bus_tb" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_bus_tb " "Found entity 1: ror_bus_tb" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_bus_tb " "Found entity 1: rol_bus_tb" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_bus_tb " "Found entity 1: neg_bus_tb" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677098845656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "controlIn bus.v(82) " "Verilog HDL Implicit Net warning at bus.v(82): created implicit net for \"controlIn\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemIn bus.v(84) " "Verilog HDL Implicit Net warning at bus.v(84): created implicit net for \"MemIn\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"clear\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R0in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R4in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R5in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R6in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R7in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R8in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R9in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R10in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R11in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R12in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R13in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R14in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R15in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"HIin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"LOin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"Zhighin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin bus_tb.v(23) " "Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for \"OutPortin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin bus_tb.v(23) " "Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for \"Cin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zin bus_tb.v(23) " "Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for \"Zin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in Or_bus_tb.v(19) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin Or_bus_tb.v(20) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin Or_bus_tb.v(21) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin Or_bus_tb.v(21) " "Verilog HDL Implicit Net warning at Or_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "Or_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845659 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in add_bus_tb.v(19) " "Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin add_bus_tb.v(20) " "Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin add_bus_tb.v(21) " "Verilog HDL Implicit Net warning at add_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin add_bus_tb.v(21) " "Verilog HDL Implicit Net warning at add_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "add_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in sub_bus_tb.v(19) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin sub_bus_tb.v(20) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin sub_bus_tb.v(21) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin sub_bus_tb.v(21) " "Verilog HDL Implicit Net warning at sub_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "sub_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845663 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in mul_bus_tb.v(19) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845664 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in mul_bus_tb.v(20) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin mul_bus_tb.v(21) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin mul_bus_tb.v(21) " "Verilog HDL Implicit Net warning at mul_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "mul_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845666 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in div_bus_tb.v(19) " "Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in div_bus_tb.v(20) " "Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin div_bus_tb.v(21) " "Verilog HDL Implicit Net warning at div_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin div_bus_tb.v(21) " "Verilog HDL Implicit Net warning at div_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "div_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in shr_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin shr_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin shr_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin shr_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shr_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "shr_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in shra_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin shra_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin shra_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin shra_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shra_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "shra_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in shl_bus_tb.v(19) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin shl_bus_tb.v(20) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin shl_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin shl_bus_tb.v(21) " "Verilog HDL Implicit Net warning at shl_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "shl_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in ror_bus_tb.v(19) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin ror_bus_tb.v(20) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin ror_bus_tb.v(21) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin ror_bus_tb.v(21) " "Verilog HDL Implicit Net warning at ror_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "ror_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R0in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R1in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in rol_bus_tb.v(19) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin rol_bus_tb.v(20) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin rol_bus_tb.v(21) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin rol_bus_tb.v(21) " "Verilog HDL Implicit Net warning at rol_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "rol_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"clear\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R2in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R3in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R4in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R5in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R6in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R7in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R8in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in neg_bus_tb.v(19) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for \"R9in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R10in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R11in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R12in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R13in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R14in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"R15in\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"HIin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"LOin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin neg_bus_tb.v(20) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for \"Zhighin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin neg_bus_tb.v(21) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(21): created implicit net for \"OutPortin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin neg_bus_tb.v(21) " "Verilog HDL Implicit Net warning at neg_bus_tb.v(21): created implicit net for \"Cin\"" {  } { { "neg_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098845675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus " "Elaborating entity \"bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677098845729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_MDR mux_MDR:MDRmux " "Elaborating entity \"mux_MDR\" for hierarchy \"mux_MDR:MDRmux\"" {  } { { "bus.v" "MDRmux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845738 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_MDR.v(10) " "Verilog HDL Always Construct warning at mux_MDR.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677098845739 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_MDR.v(10) " "Inferred latch for \"out\[0\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845739 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_MDR.v(10) " "Inferred latch for \"out\[1\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845739 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_MDR.v(10) " "Inferred latch for \"out\[2\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845739 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_MDR.v(10) " "Inferred latch for \"out\[3\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_MDR.v(10) " "Inferred latch for \"out\[4\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_MDR.v(10) " "Inferred latch for \"out\[5\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_MDR.v(10) " "Inferred latch for \"out\[6\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_MDR.v(10) " "Inferred latch for \"out\[7\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_MDR.v(10) " "Inferred latch for \"out\[8\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_MDR.v(10) " "Inferred latch for \"out\[9\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_MDR.v(10) " "Inferred latch for \"out\[10\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_MDR.v(10) " "Inferred latch for \"out\[11\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_MDR.v(10) " "Inferred latch for \"out\[12\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_MDR.v(10) " "Inferred latch for \"out\[13\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_MDR.v(10) " "Inferred latch for \"out\[14\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_MDR.v(10) " "Inferred latch for \"out\[15\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_MDR.v(10) " "Inferred latch for \"out\[16\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_MDR.v(10) " "Inferred latch for \"out\[17\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_MDR.v(10) " "Inferred latch for \"out\[18\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_MDR.v(10) " "Inferred latch for \"out\[19\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_MDR.v(10) " "Inferred latch for \"out\[20\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_MDR.v(10) " "Inferred latch for \"out\[21\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845740 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_MDR.v(10) " "Inferred latch for \"out\[22\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_MDR.v(10) " "Inferred latch for \"out\[23\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_MDR.v(10) " "Inferred latch for \"out\[24\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_MDR.v(10) " "Inferred latch for \"out\[25\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_MDR.v(10) " "Inferred latch for \"out\[26\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_MDR.v(10) " "Inferred latch for \"out\[27\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_MDR.v(10) " "Inferred latch for \"out\[28\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_MDR.v(10) " "Inferred latch for \"out\[29\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_MDR.v(10) " "Inferred latch for \"out\[30\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_MDR.v(10) " "Inferred latch for \"out\[31\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845741 "|bus|mux_MDR:MDRmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 mux_32_1:mux " "Elaborating entity \"mux_32_1\" for hierarchy \"mux_32_1:mux\"" {  } { { "bus.v" "mux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:encoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845748 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(15) " "Verilog HDL Case Statement warning at encoder_32_5.v(15): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 15 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1677098845749 "|bus|encoder_32_5:encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(15) " "Verilog HDL Case Statement information at encoder_32_5.v(15): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1677098845749 "|bus|encoder_32_5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register0 " "Elaborating entity \"register\" for hierarchy \"register:register0\"" {  } { { "bus.v" "register0" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845750 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear register.v(13) " "Verilog HDL Always Construct warning at register.v(13): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677098845752 "|bus|register:register0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable register.v(16) " "Verilog HDL Always Construct warning at register.v(16): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d register.v(17) " "Verilog HDL Always Construct warning at register.v(17): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q register.v(11) " "Verilog HDL Always Construct warning at register.v(11): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] register.v(16) " "Inferred latch for \"q\[0\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] register.v(16) " "Inferred latch for \"q\[1\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] register.v(16) " "Inferred latch for \"q\[2\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] register.v(16) " "Inferred latch for \"q\[3\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] register.v(16) " "Inferred latch for \"q\[4\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] register.v(16) " "Inferred latch for \"q\[5\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] register.v(16) " "Inferred latch for \"q\[6\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] register.v(16) " "Inferred latch for \"q\[7\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] register.v(16) " "Inferred latch for \"q\[8\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] register.v(16) " "Inferred latch for \"q\[9\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] register.v(16) " "Inferred latch for \"q\[10\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] register.v(16) " "Inferred latch for \"q\[11\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] register.v(16) " "Inferred latch for \"q\[12\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] register.v(16) " "Inferred latch for \"q\[13\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845753 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] register.v(16) " "Inferred latch for \"q\[14\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] register.v(16) " "Inferred latch for \"q\[15\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] register.v(16) " "Inferred latch for \"q\[16\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] register.v(16) " "Inferred latch for \"q\[17\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] register.v(16) " "Inferred latch for \"q\[18\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] register.v(16) " "Inferred latch for \"q\[19\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] register.v(16) " "Inferred latch for \"q\[20\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] register.v(16) " "Inferred latch for \"q\[21\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] register.v(16) " "Inferred latch for \"q\[22\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] register.v(16) " "Inferred latch for \"q\[23\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] register.v(16) " "Inferred latch for \"q\[24\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] register.v(16) " "Inferred latch for \"q\[25\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] register.v(16) " "Inferred latch for \"q\[26\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] register.v(16) " "Inferred latch for \"q\[27\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] register.v(16) " "Inferred latch for \"q\[28\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] register.v(16) " "Inferred latch for \"q\[29\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] register.v(16) " "Inferred latch for \"q\[30\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] register.v(16) " "Inferred latch for \"q\[31\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845754 "|bus|register:register0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_32_bit pc_32_bit:registerPC " "Elaborating entity \"pc_32_bit\" for hierarchy \"pc_32_bit:registerPC\"" {  } { { "bus.v" "registerPC" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845783 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear pc_32_bit.v(14) " "Verilog HDL Always Construct warning at pc_32_bit.v(14): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677098845785 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IncPC pc_32_bit.v(17) " "Verilog HDL Always Construct warning at pc_32_bit.v(17): variable \"IncPC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677098845785 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q pc_32_bit.v(18) " "Verilog HDL Always Construct warning at pc_32_bit.v(18): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable pc_32_bit.v(20) " "Verilog HDL Always Construct warning at pc_32_bit.v(20): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d pc_32_bit.v(21) " "Verilog HDL Always Construct warning at pc_32_bit.v(21): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q pc_32_bit.v(12) " "Verilog HDL Always Construct warning at pc_32_bit.v(12): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] pc_32_bit.v(17) " "Inferred latch for \"q\[0\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] pc_32_bit.v(17) " "Inferred latch for \"q\[1\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] pc_32_bit.v(17) " "Inferred latch for \"q\[2\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] pc_32_bit.v(17) " "Inferred latch for \"q\[3\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] pc_32_bit.v(17) " "Inferred latch for \"q\[4\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] pc_32_bit.v(17) " "Inferred latch for \"q\[5\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845786 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] pc_32_bit.v(17) " "Inferred latch for \"q\[6\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] pc_32_bit.v(17) " "Inferred latch for \"q\[7\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] pc_32_bit.v(17) " "Inferred latch for \"q\[8\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] pc_32_bit.v(17) " "Inferred latch for \"q\[9\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] pc_32_bit.v(17) " "Inferred latch for \"q\[10\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] pc_32_bit.v(17) " "Inferred latch for \"q\[11\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] pc_32_bit.v(17) " "Inferred latch for \"q\[12\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] pc_32_bit.v(17) " "Inferred latch for \"q\[13\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] pc_32_bit.v(17) " "Inferred latch for \"q\[14\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] pc_32_bit.v(17) " "Inferred latch for \"q\[15\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845787 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] pc_32_bit.v(17) " "Inferred latch for \"q\[16\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] pc_32_bit.v(17) " "Inferred latch for \"q\[17\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] pc_32_bit.v(17) " "Inferred latch for \"q\[18\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] pc_32_bit.v(17) " "Inferred latch for \"q\[19\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] pc_32_bit.v(17) " "Inferred latch for \"q\[20\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] pc_32_bit.v(17) " "Inferred latch for \"q\[21\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] pc_32_bit.v(17) " "Inferred latch for \"q\[22\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] pc_32_bit.v(17) " "Inferred latch for \"q\[23\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] pc_32_bit.v(17) " "Inferred latch for \"q\[24\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] pc_32_bit.v(17) " "Inferred latch for \"q\[25\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845788 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] pc_32_bit.v(17) " "Inferred latch for \"q\[26\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845789 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] pc_32_bit.v(17) " "Inferred latch for \"q\[27\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845789 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] pc_32_bit.v(17) " "Inferred latch for \"q\[28\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845789 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] pc_32_bit.v(17) " "Inferred latch for \"q\[29\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845789 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] pc_32_bit.v(17) " "Inferred latch for \"q\[30\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845789 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] pc_32_bit.v(17) " "Inferred latch for \"q\[31\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677098845789 "|bus|pc_32_bit:registerPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:this_alu " "Elaborating entity \"alu\" for hierarchy \"alu:this_alu\"" {  } { { "bus.v" "this_alu" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:this_alu\|adder:adds " "Elaborating entity \"adder\" for hierarchy \"alu:this_alu\|adder:adds\"" {  } { { "alu.v" "adds" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_32_bit alu:this_alu\|And_32_bit:ands " "Elaborating entity \"And_32_bit\" for hierarchy \"alu:this_alu\|And_32_bit:ands\"" {  } { { "alu.v" "ands" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_32_bit alu:this_alu\|Or_32_bit:ors " "Elaborating entity \"Or_32_bit\" for hierarchy \"alu:this_alu\|Or_32_bit:ors\"" {  } { { "alu.v" "ors" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight alu:this_alu\|shiftRight:shr " "Elaborating entity \"shiftRight\" for hierarchy \"alu:this_alu\|shiftRight:shr\"" {  } { { "alu.v" "shr" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft alu:this_alu\|shiftLeft:shl " "Elaborating entity \"shiftLeft\" for hierarchy \"alu:this_alu\|shiftLeft:shl\"" {  } { { "alu.v" "shl" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRightArithmetic alu:this_alu\|shiftRightArithmetic:shra " "Elaborating entity \"shiftRightArithmetic\" for hierarchy \"alu:this_alu\|shiftRightArithmetic:shra\"" {  } { { "alu.v" "shra" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateRight alu:this_alu\|rotateRight:ror " "Elaborating entity \"rotateRight\" for hierarchy \"alu:this_alu\|rotateRight:ror\"" {  } { { "alu.v" "ror" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateLeft alu:this_alu\|rotateLeft:rol " "Elaborating entity \"rotateLeft\" for hierarchy \"alu:this_alu\|rotateLeft:rol\"" {  } { { "alu.v" "rol" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier alu:this_alu\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"alu:this_alu\|multiplier:mul\"" {  } { { "alu.v" "mul" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845827 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(13) " "Verilog HDL Case Statement warning at multiplier.v(13): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677098845838 "|bus|alu:this_alu|multiplier:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(15) " "Verilog HDL Case Statement warning at multiplier.v(15): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677098845838 "|bus|alu:this_alu|multiplier:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(17) " "Verilog HDL Case Statement warning at multiplier.v(17): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677098845838 "|bus|alu:this_alu|multiplier:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider alu:this_alu\|divider:div " "Elaborating entity \"divider\" for hierarchy \"alu:this_alu\|divider:div\"" {  } { { "alu.v" "div" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negate alu:this_alu\|Negate:neg " "Elaborating entity \"Negate\" for hierarchy \"alu:this_alu\|Negate:neg\"" {  } { { "alu.v" "neg" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_32_bit alu:this_alu\|Not_32_bit:nots " "Elaborating entity \"Not_32_bit\" for hierarchy \"alu:this_alu\|Not_32_bit:nots\"" {  } { { "alu.v" "nots" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677098845849 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1677098846416 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg " "Generated suppressed messages file C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677098846539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677098846683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846683 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "92 " "Design contains 92 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0in " "No output dependent on input pin \"R0in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R0in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1in " "No output dependent on input pin \"R1in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3in " "No output dependent on input pin \"R3in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4in " "No output dependent on input pin \"R4in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5in " "No output dependent on input pin \"R5in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7in " "No output dependent on input pin \"R7in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8in " "No output dependent on input pin \"R8in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R8in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9in " "No output dependent on input pin \"R9in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R9in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10in " "No output dependent on input pin \"R10in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R10in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11in " "No output dependent on input pin \"R11in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R11in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12in " "No output dependent on input pin \"R12in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R12in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zhighin " "No output dependent on input pin \"Zhighin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Zhighin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zlowin " "No output dependent on input pin \"Zlowin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Zlowin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutPortin " "No output dependent on input pin \"OutPortin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|OutPortin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Yin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0out " "No output dependent on input pin \"R0out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1out " "No output dependent on input pin \"R1out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3out " "No output dependent on input pin \"R3out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R3out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4out " "No output dependent on input pin \"R4out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R4out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5out " "No output dependent on input pin \"R5out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R5out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6out " "No output dependent on input pin \"R6out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R6out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7out " "No output dependent on input pin \"R7out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R7out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8out " "No output dependent on input pin \"R8out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R8out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9out " "No output dependent on input pin \"R9out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R9out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10out " "No output dependent on input pin \"R10out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R10out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11out " "No output dependent on input pin \"R11out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R11out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12out " "No output dependent on input pin \"R12out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R12out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13out " "No output dependent on input pin \"R13out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R13out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14out " "No output dependent on input pin \"R14out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R14out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15out " "No output dependent on input pin \"R15out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|R15out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZHIout " "No output dependent on input pin \"ZHIout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|ZHIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZLOout " "No output dependent on input pin \"ZLOout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|ZLOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inportout " "No output dependent on input pin \"Inportout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Inportout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout " "No output dependent on input pin \"Cout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Cout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read " "No output dependent on input pin \"read\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[0\] " "No output dependent on input pin \"Mdatain\[0\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[1\] " "No output dependent on input pin \"Mdatain\[1\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[2\] " "No output dependent on input pin \"Mdatain\[2\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[3\] " "No output dependent on input pin \"Mdatain\[3\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[4\] " "No output dependent on input pin \"Mdatain\[4\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[5\] " "No output dependent on input pin \"Mdatain\[5\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[6\] " "No output dependent on input pin \"Mdatain\[6\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[7\] " "No output dependent on input pin \"Mdatain\[7\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[8\] " "No output dependent on input pin \"Mdatain\[8\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[9\] " "No output dependent on input pin \"Mdatain\[9\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[10\] " "No output dependent on input pin \"Mdatain\[10\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[11\] " "No output dependent on input pin \"Mdatain\[11\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[12\] " "No output dependent on input pin \"Mdatain\[12\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[13\] " "No output dependent on input pin \"Mdatain\[13\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[14\] " "No output dependent on input pin \"Mdatain\[14\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[15\] " "No output dependent on input pin \"Mdatain\[15\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[16\] " "No output dependent on input pin \"Mdatain\[16\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[17\] " "No output dependent on input pin \"Mdatain\[17\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[18\] " "No output dependent on input pin \"Mdatain\[18\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[19\] " "No output dependent on input pin \"Mdatain\[19\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[20\] " "No output dependent on input pin \"Mdatain\[20\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[21\] " "No output dependent on input pin \"Mdatain\[21\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[22\] " "No output dependent on input pin \"Mdatain\[22\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[23\] " "No output dependent on input pin \"Mdatain\[23\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[24\] " "No output dependent on input pin \"Mdatain\[24\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[25\] " "No output dependent on input pin \"Mdatain\[25\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[26\] " "No output dependent on input pin \"Mdatain\[26\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[27\] " "No output dependent on input pin \"Mdatain\[27\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[28\] " "No output dependent on input pin \"Mdatain\[28\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[29\] " "No output dependent on input pin \"Mdatain\[29\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[30\] " "No output dependent on input pin \"Mdatain\[30\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[31\] " "No output dependent on input pin \"Mdatain\[31\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|Mdatain[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[0\] " "No output dependent on input pin \"operation\[0\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|operation[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[1\] " "No output dependent on input pin \"operation\[1\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|operation[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[2\] " "No output dependent on input pin \"operation\[2\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|operation[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[3\] " "No output dependent on input pin \"operation\[3\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|operation[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[4\] " "No output dependent on input pin \"operation\[4\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677098846729 "|bus|operation[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677098846729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "92 " "Implemented 92 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677098846743 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677098846743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677098846743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 359 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 359 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677098846797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 22 15:47:26 2023 " "Processing ended: Wed Feb 22 15:47:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677098846797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677098846797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677098846797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677098846797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677098848675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677098848676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 22 15:47:28 2023 " "Processing started: Wed Feb 22 15:47:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677098848676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677098848676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bus -c bus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677098848676 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677098848838 ""}
{ "Info" "0" "" "Project  = bus" {  } {  } 0 0 "Project  = bus" 0 0 "Fitter" 0 0 1677098848838 ""}
{ "Info" "0" "" "Revision = bus" {  } {  } 0 0 "Revision = bus" 0 0 "Fitter" 0 0 1677098848838 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1677098848982 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"bus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677098848990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677098849042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677098849042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677098849042 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677098849124 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677098849136 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677098849458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677098849458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677098849458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677098849458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677098849460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677098849460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677098849460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677098849460 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677098849460 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677098849460 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677098849463 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "92 92 " "No exact pin location assignment(s) for 92 pins of 92 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Pin clear not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clear } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0in " "Pin R0in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1in " "Pin R1in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2in " "Pin R2in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3in " "Pin R3in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4in " "Pin R4in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5in " "Pin R5in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6in " "Pin R6in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7in " "Pin R7in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8in " "Pin R8in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R8in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9in " "Pin R9in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R9in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10in " "Pin R10in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R10in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11in " "Pin R11in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R11in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12in " "Pin R12in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R12in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13in " "Pin R13in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R13in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R14in " "Pin R14in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R14in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R14in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R15in " "Pin R15in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R15in } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R15in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIin " "Pin HIin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HIin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HIin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOin " "Pin LOin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LOin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zhighin " "Pin Zhighin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Zhighin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zhighin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zlowin " "Pin Zlowin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Zlowin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zlowin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin " "Pin PCin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDRin " "Pin MDRin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MDRin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDRin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutPortin " "Pin OutPortin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutPortin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutPortin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cin " "Pin Cin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Cin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MARin " "Pin MARin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MARin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MARin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin " "Pin IRin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IRin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Yin " "Pin Yin not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Yin } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Yin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0out " "Pin R0out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R0out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1out " "Pin R1out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R1out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2out " "Pin R2out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R2out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3out " "Pin R3out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R3out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4out " "Pin R4out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R4out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5out " "Pin R5out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R5out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6out " "Pin R6out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R6out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7out " "Pin R7out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R7out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8out " "Pin R8out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R8out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9out " "Pin R9out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R9out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10out " "Pin R10out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R10out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11out " "Pin R11out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R11out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12out " "Pin R12out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R12out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13out " "Pin R13out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R13out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R14out " "Pin R14out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R14out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R14out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R15out " "Pin R15out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { R15out } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R15out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIout " "Pin HIout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { HIout } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HIout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOout " "Pin LOout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LOout } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZHIout " "Pin ZHIout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ZHIout } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZHIout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZLOout " "Pin ZLOout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ZLOout } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZLOout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout " "Pin PCout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCout } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDRout " "Pin MDRout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MDRout } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDRout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inportout " "Pin Inportout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Inportout } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inportout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Pin Cout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Cout } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IncPC " "Pin IncPC not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IncPC } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IncPC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read " "Pin read not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { read } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[0\] " "Pin Mdatain\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[0] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[1\] " "Pin Mdatain\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[1] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[2\] " "Pin Mdatain\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[2] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[3\] " "Pin Mdatain\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[3] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[4\] " "Pin Mdatain\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[4] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[5\] " "Pin Mdatain\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[5] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[6\] " "Pin Mdatain\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[6] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[7\] " "Pin Mdatain\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[7] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[8\] " "Pin Mdatain\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[8] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[9\] " "Pin Mdatain\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[9] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[10\] " "Pin Mdatain\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[10] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[11\] " "Pin Mdatain\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[11] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[12\] " "Pin Mdatain\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[12] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[13\] " "Pin Mdatain\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[13] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[14\] " "Pin Mdatain\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[14] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[15\] " "Pin Mdatain\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[15] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[16\] " "Pin Mdatain\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[16] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[17\] " "Pin Mdatain\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[17] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[18\] " "Pin Mdatain\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[18] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[19\] " "Pin Mdatain\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[19] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[20\] " "Pin Mdatain\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[20] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[21\] " "Pin Mdatain\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[21] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[22\] " "Pin Mdatain\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[22] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[23\] " "Pin Mdatain\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[23] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[24\] " "Pin Mdatain\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[24] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[25\] " "Pin Mdatain\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[25] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[26\] " "Pin Mdatain\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[26] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[27\] " "Pin Mdatain\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[27] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[28\] " "Pin Mdatain\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[28] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[29\] " "Pin Mdatain\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[29] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[30\] " "Pin Mdatain\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[30] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[31\] " "Pin Mdatain\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Mdatain[31] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation\[0\] " "Pin operation\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { operation[0] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operation[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation\[1\] " "Pin operation\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { operation[1] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operation[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation\[2\] " "Pin operation\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { operation[2] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operation[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation\[3\] " "Pin operation\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { operation[3] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operation[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation\[4\] " "Pin operation\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { operation[4] } } } { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operation[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677098850339 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1677098850339 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus.sdc " "Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677098850475 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677098850476 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1677098850476 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1677098850477 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677098850478 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1677098850478 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677098850478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677098850480 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677098850480 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677098850480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677098850482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677098850482 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677098850483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677098850483 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677098850483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677098850483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1677098850483 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677098850483 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "92 unused 2.5V 92 0 0 " "Number of I/O pins in group: 92 (unused VREF, 2.5V VCCIO, 92 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1677098850486 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1677098850486 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1677098850486 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677098850487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677098850487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677098850487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677098850487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677098850487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677098850487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677098850487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677098850487 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1677098850487 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1677098850487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677098850564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677098851652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677098851695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677098851702 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677098851912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677098851912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677098852074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1677098852526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677098852526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677098852605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1677098852606 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1677098852606 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677098852606 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1677098852612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677098852652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677098852940 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677098852977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677098853305 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677098853627 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.fit.smsg " "Generated suppressed messages file C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677098854508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677098854768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 22 15:47:34 2023 " "Processing ended: Wed Feb 22 15:47:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677098854768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677098854768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677098854768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677098854768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677098856296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677098856297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 22 15:47:36 2023 " "Processing started: Wed Feb 22 15:47:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677098856297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677098856297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bus -c bus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677098856297 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677098857332 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677098857360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677098857833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 22 15:47:37 2023 " "Processing ended: Wed Feb 22 15:47:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677098857833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677098857833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677098857833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677098857833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677098858432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677098859834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677098859835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 22 15:47:39 2023 " "Processing started: Wed Feb 22 15:47:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677098859835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677098859835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bus -c bus " "Command: quartus_sta bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677098859835 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1677098859983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677098860303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677098860303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677098860356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677098860356 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus.sdc " "Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1677098860535 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1677098860535 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1677098860536 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1677098860536 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1677098860536 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1677098860536 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1677098860537 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1677098860549 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1677098860552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098860553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098860558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098860560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098860561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098860563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098860566 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1677098860588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1677098860615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1677098861157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1677098861216 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1677098861217 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1677098861217 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1677098861217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861245 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1677098861258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1677098861394 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1677098861395 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1677098861395 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1677098861395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677098861411 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677098861550 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677098861550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677098861627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 22 15:47:41 2023 " "Processing ended: Wed Feb 22 15:47:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677098861627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677098861627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677098861627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677098861627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677098863422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677098863423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 22 15:47:43 2023 " "Processing started: Wed Feb 22 15:47:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677098863423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677098863423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bus -c bus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677098863423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_6_1200mv_85c_slow.vo C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/ simulation " "Generated file bus_6_1200mv_85c_slow.vo in folder \"C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677098863993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_6_1200mv_0c_slow.vo C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/ simulation " "Generated file bus_6_1200mv_0c_slow.vo in folder \"C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677098864026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_min_1200mv_0c_fast.vo C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/ simulation " "Generated file bus_min_1200mv_0c_fast.vo in folder \"C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677098864054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus.vo C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/ simulation " "Generated file bus.vo in folder \"C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677098864080 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_6_1200mv_85c_v_slow.sdo C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/ simulation " "Generated file bus_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677098864105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_6_1200mv_0c_v_slow.sdo C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/ simulation " "Generated file bus_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677098864133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_min_1200mv_0c_v_fast.sdo C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/ simulation " "Generated file bus_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677098864154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_v.sdo C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/ simulation " "Generated file bus_v.sdo in folder \"C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677098864182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677098864256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 22 15:47:44 2023 " "Processing ended: Wed Feb 22 15:47:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677098864256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677098864256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677098864256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677098864256 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 370 s " "Quartus II Full Compilation was successful. 0 errors, 370 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677098871070 ""}
