{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 22:38:38 2024 " "Info: Processing started: Thu Mar 28 22:38:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 264 496 664 280 "CPR2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 240 496 664 256 "CPR1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 216 496 664 232 "CPR0" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2 register register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 171.5 MHz 5.831 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 171.5 MHz between source register \"register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2\" and destination register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (period= 5.831 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.559 ns + Longest register register " "Info: + Longest register to register delay is 5.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X26_Y16_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N5; Fanout = 2; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.202 ns) 1.293 ns ALU_parallel_8b:inst3\|74181:inst\|47~51 2 COMB LCCOMB_X25_Y16_N12 2 " "Info: 2: + IC(1.091 ns) + CELL(0.202 ns) = 1.293 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|47~51'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 ALU_parallel_8b:inst3|74181:inst|47~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.616 ns) 2.973 ns ALU_parallel_8b:inst3\|74181:inst\|75~308 3 COMB LCCOMB_X25_Y16_N24 3 " "Info: 3: + IC(1.064 ns) + CELL(0.616 ns) = 2.973 ns; Loc. = LCCOMB_X25_Y16_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|75~308'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { ALU_parallel_8b:inst3|74181:inst|47~51 ALU_parallel_8b:inst3|74181:inst|75~308 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 3.720 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X25_Y16_N0 3 " "Info: 4: + IC(0.381 ns) + CELL(0.366 ns) = 3.720 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 4.306 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X25_Y16_N28 2 " "Info: 5: + IC(0.380 ns) + CELL(0.206 ns) = 4.306 ns; Loc. = LCCOMB_X25_Y16_N28; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 4.884 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X25_Y16_N22 1 " "Info: 6: + IC(0.372 ns) + CELL(0.206 ns) = 4.884 ns; Loc. = LCCOMB_X25_Y16_N22; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 5.451 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X25_Y16_N14 1 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 5.451 ns; Loc. = LCCOMB_X25_Y16_N14; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.559 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 8 REG LCFF_X25_Y16_N15 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 5.559 ns; Loc. = LCFF_X25_Y16_N15; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.910 ns ( 34.36 % ) " "Info: Total cell delay = 1.910 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.649 ns ( 65.64 % ) " "Info: Total interconnect delay = 3.649 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 ALU_parallel_8b:inst3|74181:inst|47~51 ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} ALU_parallel_8b:inst3|74181:inst|47~51 {} ALU_parallel_8b:inst3|74181:inst|75~308 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.091ns 1.064ns 0.381ns 0.380ns 0.372ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.616ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.989 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.370 ns) 3.667 ns inst9 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(2.157 ns) + CELL(0.370 ns) = 3.667 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 4.404 ns inst9~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.404 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 5.989 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X25_Y16_N15 1 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 5.989 ns; Loc. = LCFF_X25_Y16_N15; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 36.33 % ) " "Info: Total cell delay = 2.176 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.813 ns ( 63.67 % ) " "Info: Total interconnect delay = 3.813 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.157ns 0.737ns 0.919ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.997 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 5.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.370 ns) 3.672 ns inst7 2 COMB LCCOMB_X33_Y10_N12 1 " "Info: 2: + IC(2.162 ns) + CELL(0.370 ns) = 3.672 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { CLK inst7 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.000 ns) 4.411 ns inst7~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.739 ns) + CELL(0.000 ns) = 4.411 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.997 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X26_Y16_N5 2 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 5.997 ns; Loc. = LCFF_X26_Y16_N5; Fanout = 2; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 36.28 % ) " "Info: Total cell delay = 2.176 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.821 ns ( 63.72 % ) " "Info: Total interconnect delay = 3.821 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CLK inst7 inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CLK {} CLK~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.162ns 0.739ns 0.920ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.157ns 0.737ns 0.919ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CLK inst7 inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CLK {} CLK~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.162ns 0.739ns 0.920ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 ALU_parallel_8b:inst3|74181:inst|47~51 ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} ALU_parallel_8b:inst3|74181:inst|47~51 {} ALU_parallel_8b:inst3|74181:inst|75~308 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.091ns 1.064ns 0.381ns 0.380ns 0.372ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.616ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.157ns 0.737ns 0.919ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CLK inst7 inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CLK {} CLK~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.162ns 0.739ns 0.920ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst S1 CPR2 7.872 ns register " "Info: tsu for register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (data pin = \"S1\", clock pin = \"CPR2\") is 7.872 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.793 ns + Longest pin register " "Info: + Longest pin to register delay is 12.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns S1 1 PIN PIN_80 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 8; PIN Node = 'S1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 744 1112 1280 760 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.222 ns) + CELL(0.624 ns) 8.830 ns ALU_parallel_8b:inst3\|74181:inst\|44~17 2 COMB LCCOMB_X26_Y16_N4 2 " "Info: 2: + IC(7.222 ns) + CELL(0.624 ns) = 8.830 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|44~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.846 ns" { S1 ALU_parallel_8b:inst3|74181:inst|44~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.647 ns) 10.207 ns ALU_parallel_8b:inst3\|74181:inst\|75~308 3 COMB LCCOMB_X25_Y16_N24 3 " "Info: 3: + IC(0.730 ns) + CELL(0.647 ns) = 10.207 ns; Loc. = LCCOMB_X25_Y16_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|75~308'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { ALU_parallel_8b:inst3|74181:inst|44~17 ALU_parallel_8b:inst3|74181:inst|75~308 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 10.954 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X25_Y16_N0 3 " "Info: 4: + IC(0.381 ns) + CELL(0.366 ns) = 10.954 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 11.540 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X25_Y16_N28 2 " "Info: 5: + IC(0.380 ns) + CELL(0.206 ns) = 11.540 ns; Loc. = LCCOMB_X25_Y16_N28; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 12.118 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X25_Y16_N22 1 " "Info: 6: + IC(0.372 ns) + CELL(0.206 ns) = 12.118 ns; Loc. = LCCOMB_X25_Y16_N22; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 12.685 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X25_Y16_N14 1 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 12.685 ns; Loc. = LCCOMB_X25_Y16_N14; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.793 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 8 REG LCFF_X25_Y16_N15 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 12.793 ns; Loc. = LCFF_X25_Y16_N15; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.347 ns ( 26.16 % ) " "Info: Total cell delay = 3.347 ns ( 26.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.446 ns ( 73.84 % ) " "Info: Total interconnect delay = 9.446 ns ( 73.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.793 ns" { S1 ALU_parallel_8b:inst3|74181:inst|44~17 ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.793 ns" { S1 {} S1~combout {} ALU_parallel_8b:inst3|74181:inst|44~17 {} ALU_parallel_8b:inst3|74181:inst|75~308 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.222ns 0.730ns 0.381ns 0.380ns 0.372ns 0.361ns 0.000ns } { 0.000ns 0.984ns 0.624ns 0.647ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 4.881 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR2\" to destination register is 4.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CPR2 1 CLK PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_133; Fanout = 1; CLK Node = 'CPR2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 264 496 664 280 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.206 ns) 2.559 ns inst9 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(1.368 ns) + CELL(0.206 ns) = 2.559 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CPR2 inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 3.296 ns inst9~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 3.296 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 4.881 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X25_Y16_N15 1 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 4.881 ns; Loc. = LCFF_X25_Y16_N15; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 38.05 % ) " "Info: Total cell delay = 1.857 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.024 ns ( 61.95 % ) " "Info: Total interconnect delay = 3.024 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { CPR2 inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { CPR2 {} CPR2~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.368ns 0.737ns 0.919ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.793 ns" { S1 ALU_parallel_8b:inst3|74181:inst|44~17 ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.793 ns" { S1 {} S1~combout {} ALU_parallel_8b:inst3|74181:inst|44~17 {} ALU_parallel_8b:inst3|74181:inst|75~308 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.222ns 0.730ns 0.381ns 0.380ns 0.372ns 0.361ns 0.000ns } { 0.000ns 0.984ns 0.624ns 0.647ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { CPR2 inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { CPR2 {} CPR2~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.368ns 0.737ns 0.919ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q5 register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst2 12.585 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q5\" through register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst2\" is 12.585 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.989 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.370 ns) 3.667 ns inst9 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(2.157 ns) + CELL(0.370 ns) = 3.667 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 4.404 ns inst9~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.404 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 5.989 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst2 4 REG LCFF_X25_Y16_N3 1 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 5.989 ns; Loc. = LCFF_X25_Y16_N3; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 36.33 % ) " "Info: Total cell delay = 2.176 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.813 ns ( 63.67 % ) " "Info: Total interconnect delay = 3.813 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.157ns 0.737ns 0.919ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.292 ns + Longest register pin " "Info: + Longest register to pin delay is 6.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst2 1 REG LCFF_X25_Y16_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N3; Fanout = 1; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.196 ns) + CELL(3.096 ns) 6.292 ns Q5 2 PIN PIN_11 0 " "Info: 2: + IC(3.196 ns) + CELL(3.096 ns) = 6.292 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'Q5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 Q5 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 264 1944 2120 280 "Q5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 49.21 % ) " "Info: Total cell delay = 3.096 ns ( 49.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.196 ns ( 50.79 % ) " "Info: Total interconnect delay = 3.196 ns ( 50.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 Q5 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 {} Q5 {} } { 0.000ns 3.196ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.157ns 0.737ns 0.919ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 Q5 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst2 {} Q5 {} } { 0.000ns 3.196ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK uRD 6.851 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"uRD\" is 6.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.455 ns) + CELL(3.256 ns) 6.851 ns uRD 2 PIN PIN_86 0 " "Info: 2: + IC(2.455 ns) + CELL(3.256 ns) = 6.851 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'uRD'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.711 ns" { CLK uRD } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 880 648 824 896 "uRD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.396 ns ( 64.17 % ) " "Info: Total cell delay = 4.396 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.455 ns ( 35.83 % ) " "Info: Total interconnect delay = 2.455 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.851 ns" { CLK uRD } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.851 ns" { CLK {} CLK~combout {} uRD {} } { 0.000ns 0.000ns 2.455ns } { 0.000ns 1.140ns 3.256ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst u7 CLK 2.773 ns register " "Info: th for register \"register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst\" (data pin = \"u7\", clock pin = \"CLK\") is 2.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.997 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.370 ns) 3.672 ns inst7 2 COMB LCCOMB_X33_Y10_N12 1 " "Info: 2: + IC(2.162 ns) + CELL(0.370 ns) = 3.672 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { CLK inst7 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.000 ns) 4.411 ns inst7~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.739 ns) + CELL(0.000 ns) = 4.411 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.997 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X26_Y16_N13 2 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 5.997 ns; Loc. = LCFF_X26_Y16_N13; Fanout = 2; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 36.28 % ) " "Info: Total cell delay = 2.176 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.821 ns ( 63.72 % ) " "Info: Total interconnect delay = 3.821 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CLK inst7 inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CLK {} CLK~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.162ns 0.739ns 0.920ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.530 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns u7 1 PIN PIN_131 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 2; PIN Node = 'u7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { u7 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/microprogram_calculate.bdf" { { 88 776 944 104 "u7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.460 ns) 3.530 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst 2 REG LCFF_X26_Y16_N13 2 " "Info: 2: + IC(1.920 ns) + CELL(0.460 ns) = 3.530 ns; Loc. = LCFF_X26_Y16_N13; Fanout = 2; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { u7 register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 45.61 % ) " "Info: Total cell delay = 1.610 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.920 ns ( 54.39 % ) " "Info: Total interconnect delay = 1.920 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.530 ns" { u7 register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.530 ns" { u7 {} u7~combout {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.920ns } { 0.000ns 1.150ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { CLK inst7 inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { CLK {} CLK~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.162ns 0.739ns 0.920ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.530 ns" { u7 register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.530 ns" { u7 {} u7~combout {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.920ns } { 0.000ns 1.150ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 22:38:38 2024 " "Info: Processing ended: Thu Mar 28 22:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
